Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:33:18 2022
****************************************


  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          3.8810                     1.9620 &   3.9620 r
  la_data_in[25] (net)                                   2   0.3399 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9620 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0651   3.9034   0.9500  -1.7419  -1.6476 &   2.3144 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1110   0.9500            0.0143 &   2.3288 r
  mprj/buf_i[153] (net)                                  2   0.0118 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0320   0.1110   0.9500  -0.0147  -0.0150 &   2.3138 r
  data arrival time                                                                                                  2.3138

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8093   1.0500   0.0000   4.4099 &   5.4714 r
  clock reconvergence pessimism                                                                           0.0000     5.4714
  clock uncertainty                                                                                       0.1000     5.5714
  library hold time                                                                     1.0000            0.1176     5.6890
  data required time                                                                                                 5.6890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6890
  data arrival time                                                                                                 -2.3138
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2605 
  total derate : arrival time                                                                             0.0981 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3587 

  slack (with derating applied) (VIOLATED)                                                               -3.3752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0166 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          3.9102                     1.9804 &   3.9804 r
  la_data_in[24] (net)                                   2   0.3427 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9804 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1237   3.9318   0.9500  -1.7826  -1.6918 &   2.2887 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1142   0.9500            0.0161 &   2.3048 r
  mprj/buf_i[152] (net)                                  2   0.0139 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1142   0.9500   0.0000   0.0005 &   2.3053 r
  data arrival time                                                                                                  2.3053

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8107   1.0500   0.0000   4.3936 &   5.4551 r
  clock reconvergence pessimism                                                                           0.0000     5.4551
  clock uncertainty                                                                                       0.1000     5.5551
  library hold time                                                                     1.0000            0.1174     5.6725
  data required time                                                                                                 5.6725
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6725
  data arrival time                                                                                                 -2.3053
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3672

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2598 
  total derate : arrival time                                                                             0.0995 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3592 

  slack (with derating applied) (VIOLATED)                                                               -3.3672 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0080 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             3.7651                     1.9074 &   3.9074 r
  la_oenb[22] (net)                                      2   0.3299 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9074 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8344   3.7859   0.9500  -1.6021  -1.5097 &   2.3976 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1264   0.9500            0.0358 &   2.4335 r
  mprj/buf_i[86] (net)                                   2   0.0272 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0377   0.1264   0.9500  -0.0184  -0.0181 &   2.4154 r
  data arrival time                                                                                                  2.4154

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8092   1.0500   0.0000   4.4116 &   5.4731 r
  clock reconvergence pessimism                                                                           0.0000     5.4731
  clock uncertainty                                                                                       0.1000     5.5731
  library hold time                                                                     1.0000            0.1167     5.6899
  data required time                                                                                                 5.6899
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6899
  data arrival time                                                                                                 -2.4154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2606 
  total derate : arrival time                                                                             0.0921 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3527 

  slack (with derating applied) (VIOLATED)                                                               -3.2745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9218 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[24] (in)                                                             3.8786                     1.9678 &   3.9678 r
  la_oenb[24] (net)                                      2   0.3401 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9678 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8910   3.8994   0.9500  -1.6595  -1.5654 &   2.4024 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1096   0.9500            0.0131 &   2.4155 r
  mprj/buf_i[88] (net)                                   2   0.0109 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0137   0.1096   0.9500  -0.0061  -0.0060 &   2.4095 r
  data arrival time                                                                                                  2.4095

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8102   1.0500   0.0000   4.4006 &   5.4621 r
  clock reconvergence pessimism                                                                           0.0000     5.4621
  clock uncertainty                                                                                       0.1000     5.5621
  library hold time                                                                     1.0000            0.1177     5.6798
  data required time                                                                                                 5.6798
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6798
  data arrival time                                                                                                 -2.4095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2703

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2601 
  total derate : arrival time                                                                             0.0933 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3534 

  slack (with derating applied) (VIOLATED)                                                               -3.2703 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9169 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             3.7647                     1.9077 &   3.9077 r
  la_oenb[23] (net)                                      2   0.3299 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9077 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8142   3.7853   0.9500  -1.6075  -1.5157 &   2.3919 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1190   0.9500            0.0290 &   2.4210 r
  mprj/buf_i[87] (net)                                   2   0.0203 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1190   0.9500   0.0000   0.0008 &   2.4218 r
  data arrival time                                                                                                  2.4218

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8106   1.0500   0.0000   4.3949 &   5.4565 r
  clock reconvergence pessimism                                                                           0.0000     5.4565
  clock uncertainty                                                                                       0.1000     5.5565
  library hold time                                                                     1.0000            0.1172     5.6736
  data required time                                                                                                 5.6736
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6736
  data arrival time                                                                                                 -2.4218
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2518

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2598 
  total derate : arrival time                                                                             0.0910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3508 

  slack (with derating applied) (VIOLATED)                                                               -3.2518 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9010 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[31] (in)                                                          4.5000                     2.2600 &   4.2600 r
  la_data_in[31] (net)                                   2   0.3935 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2600 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.4811   4.5338   0.9500  -1.9216  -1.7825 &   2.4775 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1157   0.9500           -0.0211 &   2.4565 r
  mprj/buf_i[159] (net)                                  1   0.0089 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1157   0.9500   0.0000   0.0003 &   2.4568 r
  data arrival time                                                                                                  2.4568

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8109   1.0500   0.0000   4.3915 &   5.4530 r
  clock reconvergence pessimism                                                                           0.0000     5.4530
  clock uncertainty                                                                                       0.1000     5.5530
  library hold time                                                                     1.0000            0.1173     5.6704
  data required time                                                                                                 5.6704
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6704
  data arrival time                                                                                                 -2.4568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2136

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2597 
  total derate : arrival time                                                                             0.1095 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3691 

  slack (with derating applied) (VIOLATED)                                                               -3.2136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8444 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[43] (in)                                                             4.4583                     2.2093 &   4.2093 r
  la_oenb[43] (net)                                      2   0.3881 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2093 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3487   4.5015   0.9500  -1.8215  -1.6502 &   2.5591 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1476   0.9500            0.0107 &   2.5698 r
  mprj/buf_i[107] (net)                                  2   0.0348 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0774   0.1478   0.9500  -0.0370  -0.0362 &   2.5336 r
  data arrival time                                                                                                  2.5336

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8127   1.0500   0.0000   4.3582 &   5.4197 r
  clock reconvergence pessimism                                                                           0.0000     5.4197
  clock uncertainty                                                                                       0.1000     5.5197
  library hold time                                                                     1.0000            0.1155     5.6352
  data required time                                                                                                 5.6352
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6352
  data arrival time                                                                                                 -2.5336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2581 
  total derate : arrival time                                                                             0.1074 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3655 

  slack (with derating applied) (VIOLATED)                                                               -3.1016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7361 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[34] (in)                                                          4.0606                     2.0621 &   4.0621 r
  la_data_in[34] (net)                                   2   0.3567 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0621 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6272   4.0814   0.9500  -1.5161  -1.4030 &   2.6592 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1156   0.9500            0.0086 &   2.6677 r
  mprj/buf_i[162] (net)                                  2   0.0134 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1156   0.9500   0.0000   0.0005 &   2.6682 r
  data arrival time                                                                                                  2.6682

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8120   1.0500   0.0000   4.3734 &   5.4349 r
  clock reconvergence pessimism                                                                           0.0000     5.4349
  clock uncertainty                                                                                       0.1000     5.5349
  library hold time                                                                     1.0000            0.1173     5.6523
  data required time                                                                                                 5.6523
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6523
  data arrival time                                                                                                 -2.6682
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9841

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2588 
  total derate : arrival time                                                                             0.0862 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3450 

  slack (with derating applied) (VIOLATED)                                                               -2.9841 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6390 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             3.8107                     1.9505 &   3.9505 r
  la_oenb[21] (net)                                      2   0.3353 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9505 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0006   3.8262   0.9500  -1.7146  -1.6443 &   2.3062 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1149   0.9500            0.0229 &   2.3291 r
  mprj/buf_i[85] (net)                                   2   0.0159 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0378   0.1149   0.9500  -0.0174  -0.0177 &   2.3114 r
  data arrival time                                                                                                  2.3114

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8028   1.0500   0.0000   3.9287 &   4.9903 r
  clock reconvergence pessimism                                                                           0.0000     4.9903
  clock uncertainty                                                                                       0.1000     5.0903
  library hold time                                                                     1.0000            0.1174     5.2077
  data required time                                                                                                 5.2077
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2077
  data arrival time                                                                                                 -2.3114
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2376 
  total derate : arrival time                                                                             0.0960 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3337 

  slack (with derating applied) (VIOLATED)                                                               -2.8963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5626 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             3.6587                     1.8567 &   3.8567 r
  la_oenb[20] (net)                                      2   0.3210 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8567 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8250   3.6780   0.9500  -1.5972  -1.5142 &   2.3425 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1169   0.9500            0.0333 &   2.3758 r
  mprj/buf_i[84] (net)                                   2   0.0197 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0491   0.1169   0.9500  -0.0227  -0.0230 &   2.3527 r
  data arrival time                                                                                                  2.3527

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8026   1.0500   0.0000   3.9401 &   5.0016 r
  clock reconvergence pessimism                                                                           0.0000     5.0016
  clock uncertainty                                                                                       0.1000     5.1016
  library hold time                                                                     1.0000            0.1173     5.2189
  data required time                                                                                                 5.2189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2189
  data arrival time                                                                                                 -2.3527
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2382 
  total derate : arrival time                                                                             0.0914 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3295 

  slack (with derating applied) (VIOLATED)                                                               -2.8662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5366 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[35] (in)                                                          3.7204                     1.8527 &   3.8527 r
  la_data_in[35] (net)                                   2   0.3239 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8527 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1171   3.7526   0.9500  -1.2054  -1.0636 &   2.7892 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1051   0.9500            0.0172 &   2.8063 r
  mprj/buf_i[163] (net)                                  2   0.0091 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1051   0.9500   0.0000   0.0003 &   2.8066 r
  data arrival time                                                                                                  2.8066

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8120   1.0500   0.0000   4.3734 &   5.4349 r
  clock reconvergence pessimism                                                                           0.0000     5.4349
  clock uncertainty                                                                                       0.1000     5.5349
  library hold time                                                                     1.0000            0.1188     5.6537
  data required time                                                                                                 5.6537
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6537
  data arrival time                                                                                                 -2.8066
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8471

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2588 
  total derate : arrival time                                                                             0.0718 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3306 

  slack (with derating applied) (VIOLATED)                                                               -2.8471 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5165 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          3.6717                     1.8787 &   3.8787 r
  la_data_in[21] (net)                                   2   0.3230 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8787 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8111   3.6868   0.9500  -1.5934  -1.5219 &   2.3568 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1154   0.9500            0.0314 &   2.3882 r
  mprj/buf_i[149] (net)                                  2   0.0182 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0327   0.1154   0.9500  -0.0150  -0.0151 &   2.3731 r
  data arrival time                                                                                                  2.3731

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8029   1.0500   0.0000   3.9264 &   4.9879 r
  clock reconvergence pessimism                                                                           0.0000     4.9879
  clock uncertainty                                                                                       0.1000     5.0879
  library hold time                                                                     1.0000            0.1174     5.2053
  data required time                                                                                                 5.2053
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2053
  data arrival time                                                                                                 -2.3731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2375 
  total derate : arrival time                                                                             0.0901 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3276 

  slack (with derating applied) (VIOLATED)                                                               -2.8322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5046 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             4.0201                     2.0307 &   4.0307 r
  la_oenb[13] (net)                                      2   0.3519 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0307 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.1629   4.0455   0.9500  -1.7543  -1.6488 &   2.3819 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1291   0.9500            0.0233 &   2.4051 r
  mprj/buf_i[77] (net)                                   2   0.0261 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0134   0.1291   0.9500  -0.0069  -0.0062 &   2.3990 r
  data arrival time                                                                                                  2.3990

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8029   1.0500   0.0000   3.9268 &   4.9883 r
  clock reconvergence pessimism                                                                           0.0000     4.9883
  clock uncertainty                                                                                       0.1000     5.0883
  library hold time                                                                     1.0000            0.1166     5.2049
  data required time                                                                                                 5.2049
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2049
  data arrival time                                                                                                 -2.3990
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2375 
  total derate : arrival time                                                                             0.0995 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3370 

  slack (with derating applied) (VIOLATED)                                                               -2.8059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4688 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             4.3772                     2.2114 &   4.2114 r
  la_oenb[36] (net)                                      2   0.3834 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2114 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3648   4.4048   0.9500  -1.4022  -1.2567 &   2.9547 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1261   0.9500           -0.0004 &   2.9543 r
  mprj/buf_i[100] (net)                                  2   0.0186 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0556   0.1261   0.9500  -0.0253  -0.0258 &   2.9285 r
  data arrival time                                                                                                  2.9285

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8117   1.0500   0.0000   4.3781 &   5.4396 r
  clock reconvergence pessimism                                                                           0.0000     5.4396
  clock uncertainty                                                                                       0.1000     5.5396
  library hold time                                                                     1.0000            0.1168     5.6563
  data required time                                                                                                 5.6563
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6563
  data arrival time                                                                                                 -2.9285
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2590 
  total derate : arrival time                                                                             0.0828 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3418 

  slack (with derating applied) (VIOLATED)                                                               -2.7279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3861 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[32] (in)                                                             3.9770                     1.9986 &   3.9986 r
  la_oenb[32] (net)                                      2   0.3475 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9986 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0966   4.0051   0.9500  -1.1964  -1.0538 &   2.9448 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1132   0.9500            0.0105 &   2.9553 r
  mprj/buf_i[96] (net)                                   1   0.0124 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0408   0.1132   0.9500  -0.0192  -0.0197 &   2.9356 r
  data arrival time                                                                                                  2.9356

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8117   1.0500   0.0000   4.3786 &   5.4402 r
  clock reconvergence pessimism                                                                           0.0000     5.4402
  clock uncertainty                                                                                       0.1000     5.5402
  library hold time                                                                     1.0000            0.1175     5.6576
  data required time                                                                                                 5.6576
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6576
  data arrival time                                                                                                 -2.9356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7221

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2591 
  total derate : arrival time                                                                             0.0720 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3311 

  slack (with derating applied) (VIOLATED)                                                               -2.7221 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3910 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[28] (in)                                                          3.7817                     1.8975 &   3.8975 r
  la_data_in[28] (net)                                   2   0.3301 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8975 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7593   3.8094   0.9500  -1.0678  -0.9296 &   2.9678 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1155   0.9500            0.0244 &   2.9923 r
  mprj/buf_i[156] (net)                                  2   0.0167 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0343   0.1155   0.9500  -0.0159  -0.0162 &   2.9761 r
  data arrival time                                                                                                  2.9761

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8092   1.0500   0.0000   4.4107 &   5.4722 r
  clock reconvergence pessimism                                                                           0.0000     5.4722
  clock uncertainty                                                                                       0.1000     5.5722
  library hold time                                                                     1.0000            0.1174     5.6895
  data required time                                                                                                 5.6895
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6895
  data arrival time                                                                                                 -2.9761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7135

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2606 
  total derate : arrival time                                                                             0.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3262 

  slack (with derating applied) (VIOLATED)                                                               -2.7135 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3873 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[31] (in)                                                             3.8577                     1.9420 &   3.9420 r
  la_oenb[31] (net)                                      2   0.3372 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9420 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8991   3.8840   0.9500  -1.0973  -0.9608 &   2.9812 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1002   0.9500            0.0038 &   2.9850 r
  mprj/buf_i[95] (net)                                   1   0.0042 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1002   0.9500   0.0000   0.0001 &   2.9851 r
  data arrival time                                                                                                  2.9851

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8109   1.0500   0.0000   4.3909 &   5.4525 r
  clock reconvergence pessimism                                                                           0.0000     5.4525
  clock uncertainty                                                                                       0.1000     5.5525
  library hold time                                                                     1.0000            0.1203     5.6728
  data required time                                                                                                 5.6728
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6728
  data arrival time                                                                                                 -2.9851
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2596 
  total derate : arrival time                                                                             0.0651 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3248 

  slack (with derating applied) (VIOLATED)                                                               -2.6877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3629 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[33] (in)                                                             4.1002                     2.0595 &   4.0595 r
  la_oenb[33] (net)                                      2   0.3583 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0595 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1212   4.1299   0.9500  -1.2254  -1.0756 &   2.9839 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1121   0.9500            0.0017 &   2.9856 r
  mprj/buf_i[97] (net)                                   1   0.0103 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0392   0.1121   0.9500  -0.0184  -0.0190 &   2.9666 r
  data arrival time                                                                                                  2.9666

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8120   1.0500   0.0000   4.3734 &   5.4350 r
  clock reconvergence pessimism                                                                           0.0000     5.4350
  clock uncertainty                                                                                       0.1000     5.5350
  library hold time                                                                     1.0000            0.1175     5.6525
  data required time                                                                                                 5.6525
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6525
  data arrival time                                                                                                 -2.9666
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2588 
  total derate : arrival time                                                                             0.0734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3322 

  slack (with derating applied) (VIOLATED)                                                               -2.6859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3537 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[33] (in)                                                          4.0832                     2.0632 &   4.0632 r
  la_data_in[33] (net)                                   2   0.3575 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0632 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0423   4.1087   0.9500  -1.2121  -1.0740 &   2.9892 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1051   0.9500           -0.0051 &   2.9840 r
  mprj/buf_i[161] (net)                                  1   0.0055 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1051   0.9500   0.0000   0.0002 &   2.9842 r
  data arrival time                                                                                                  2.9842

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8120   1.0500   0.0000   4.3734 &   5.4349 r
  clock reconvergence pessimism                                                                           0.0000     5.4349
  clock uncertainty                                                                                       0.1000     5.5349
  library hold time                                                                     1.0000            0.1188     5.6537
  data required time                                                                                                 5.6537
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6537
  data arrival time                                                                                                 -2.9842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6695

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2588 
  total derate : arrival time                                                                             0.0713 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3301 

  slack (with derating applied) (VIOLATED)                                                               -2.6695 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3394 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[23] (in)                                                          1.2585                     0.6295 &   2.6295 f
  la_data_in[23] (net)                                   2   0.1778 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6295 f
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0309   1.2752   0.9500  -0.0204   0.0803 &   2.7098 f
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0905   0.9500            0.3735 &   3.0833 f
  mprj/buf_i[151] (net)                                  2   0.0227 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0179   0.0905   0.9500  -0.0018  -0.0011 &   3.0822 f
  data arrival time                                                                                                  3.0822

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8092   1.0500   0.0000   4.4111 &   5.4726 r
  clock reconvergence pessimism                                                                           0.0000     5.4726
  clock uncertainty                                                                                       0.1000     5.5726
  library hold time                                                                     1.0000            0.1626     5.7352
  data required time                                                                                                 5.7352
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7352
  data arrival time                                                                                                 -3.0822
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6530

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2606 
  total derate : arrival time                                                                             0.0262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2868 

  slack (with derating applied) (VIOLATED)                                                               -2.6530 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3662 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             1.3662                     0.6851 &   2.6851 f
  la_oenb[28] (net)                                      2   0.1914 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6851 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1452   1.3839   0.9500  -0.0675   0.0400 &   2.7252 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0814   0.9500            0.3801 &   3.1053 f
  mprj/buf_i[92] (net)                                   1   0.0095 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0173   0.0814   0.9500  -0.0016  -0.0014 &   3.1039 f
  data arrival time                                                                                                  3.1039

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8085   1.0500   0.0000   4.4293 &   5.4909 r
  clock reconvergence pessimism                                                                           0.0000     5.4909
  clock uncertainty                                                                                       0.1000     5.5909
  library hold time                                                                     1.0000            0.1643     5.7551
  data required time                                                                                                 5.7551
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7551
  data arrival time                                                                                                 -3.1039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6512

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2615 
  total derate : arrival time                                                                             0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2908 

  slack (with derating applied) (VIOLATED)                                                               -2.6512 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3604 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               0.6748                     0.3577 &   2.3577 f
  io_in[19] (net)                                        2   0.0967 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.3577 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.6785   0.9500   0.0000   0.0286 &   2.3863 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0932   0.9500            0.2817 &   2.6680 f
  mprj/buf_i[211] (net)                                  2   0.0467 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0941   0.9500   0.0000   0.0048 &   2.6728 f
  data arrival time                                                                                                  2.6728

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9925 &   5.0540 r
  clock reconvergence pessimism                                                                           0.0000     5.0540
  clock uncertainty                                                                                       0.1000     5.1540
  library hold time                                                                     1.0000            0.1619     5.3159
  data required time                                                                                                 5.3159
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3159
  data arrival time                                                                                                 -2.6728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2407 
  total derate : arrival time                                                                             0.0166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2573 

  slack (with derating applied) (VIOLATED)                                                               -2.6432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3859 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[51] (in)                                                             3.4690                     1.6781 &   3.6781 r
  la_oenb[51] (net)                                      2   0.2983 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6781 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4635   3.5027   0.9500  -0.8207  -0.6232 &   3.0549 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1519   0.9500            0.0700 &   3.1249 r
  mprj/buf_i[115] (net)                                  2   0.0507 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0807   0.1524   0.9500  -0.0426  -0.0402 &   3.0847 r
  data arrival time                                                                                                  3.0847

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8082   1.0500   0.0000   4.4322 &   5.4937 r
  clock reconvergence pessimism                                                                           0.0000     5.4937
  clock uncertainty                                                                                       0.1000     5.5937
  library hold time                                                                     1.0000            0.1153     5.7090
  data required time                                                                                                 5.7090
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7090
  data arrival time                                                                                                 -3.0847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6243

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2616 
  total derate : arrival time                                                                             0.0597 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3213 

  slack (with derating applied) (VIOLATED)                                                               -2.6243 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3030 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             1.2321                     0.6161 &   2.6161 f
  la_oenb[29] (net)                                      2   0.1740 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6161 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0875   1.2479   0.9500  -0.0139   0.0865 &   2.7026 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0846   0.9500            0.3636 &   3.0662 f
  mprj/buf_i[93] (net)                                   2   0.0159 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0196   0.0846   0.9500  -0.0019  -0.0014 &   3.0648 f
  data arrival time                                                                                                  3.0648

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8127   1.0500   0.0000   4.3576 &   5.4191 r
  clock reconvergence pessimism                                                                           0.0000     5.4191
  clock uncertainty                                                                                       0.1000     5.5191
  library hold time                                                                     1.0000            0.1637     5.6828
  data required time                                                                                                 5.6828
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6828
  data arrival time                                                                                                 -3.0648
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2581 
  total derate : arrival time                                                                             0.0253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2833 

  slack (with derating applied) (VIOLATED)                                                               -2.6180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3346 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[27] (in)                                                             3.8382                     1.9553 &   3.9553 r
  la_oenb[27] (net)                                      2   0.3373 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9553 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4975   3.8562   0.9500  -1.4771  -1.3822 &   2.5730 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1198   0.9500            0.0257 &   2.5987 r
  mprj/buf_i[91] (net)                                   2   0.0200 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0635   0.1199   0.9500  -0.0292  -0.0300 &   2.5687 r
  data arrival time                                                                                                  2.5687

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8032   1.0500   0.0000   3.9043 &   4.9659 r
  clock reconvergence pessimism                                                                           0.0000     4.9659
  clock uncertainty                                                                                       0.1000     5.0659
  library hold time                                                                     1.0000            0.1171     5.1830
  data required time                                                                                                 5.1830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1830
  data arrival time                                                                                                 -2.5687
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2365 
  total derate : arrival time                                                                             0.0856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3221 

  slack (with derating applied) (VIOLATED)                                                               -2.6142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2922 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             2.6648                     1.3569 &   3.3569 r
  la_oenb[15] (net)                                      2   0.2333 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3569 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5959   2.6804   0.9500  -0.8929  -0.8179 &   2.5390 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1022   0.9500            0.0777 &   2.6167 r
  mprj/buf_i[79] (net)                                   2   0.0194 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0135   0.1023   0.9500  -0.0047  -0.0042 &   2.6125 r
  data arrival time                                                                                                  2.6125

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8025   1.0500   0.0000   3.9435 &   5.0050 r
  clock reconvergence pessimism                                                                           0.0000     5.0050
  clock uncertainty                                                                                       0.1000     5.1050
  library hold time                                                                     1.0000            0.1197     5.2247
  data required time                                                                                                 5.2247
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2247
  data arrival time                                                                                                 -2.6125
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6122

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2383 
  total derate : arrival time                                                                             0.0553 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2936 

  slack (with derating applied) (VIOLATED)                                                               -2.6122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3186 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             3.9863                     2.0048 &   4.0048 r
  la_oenb[12] (net)                                      2   0.3484 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0048 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7316   4.0141   0.9500  -1.5105  -1.3860 &   2.6188 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1244   0.9500            0.0208 &   2.6396 r
  mprj/buf_i[76] (net)                                   2   0.0223 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0397   0.1244   0.9500  -0.0190  -0.0189 &   2.6207 r
  data arrival time                                                                                                  2.6207

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8025   1.0500   0.0000   3.9443 &   5.0059 r
  clock reconvergence pessimism                                                                           0.0000     5.0059
  clock uncertainty                                                                                       0.1000     5.1059
  library hold time                                                                     1.0000            0.1168     5.2227
  data required time                                                                                                 5.2227
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2227
  data arrival time                                                                                                 -2.6207
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6021

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2384 
  total derate : arrival time                                                                             0.0882 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3265 

  slack (with derating applied) (VIOLATED)                                                               -2.6021 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2755 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          3.6943                     1.8500 &   3.8500 r
  la_data_in[13] (net)                                   2   0.3222 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8500 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3665   3.7221   0.9500  -1.3602  -1.2377 &   2.6122 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1171   0.9500            0.0309 &   2.6432 r
  mprj/buf_i[141] (net)                                  2   0.0193 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0052   0.1171   0.9500  -0.0012  -0.0005 &   2.6427 r
  data arrival time                                                                                                  2.6427

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8024   1.0500   0.0000   3.9445 &   5.0060 r
  clock reconvergence pessimism                                                                           0.0000     5.0060
  clock uncertainty                                                                                       0.1000     5.1060
  library hold time                                                                     1.0000            0.1173     5.2233
  data required time                                                                                                 5.2233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2233
  data arrival time                                                                                                 -2.6427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2384 
  total derate : arrival time                                                                             0.0798 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3181 

  slack (with derating applied) (VIOLATED)                                                               -2.5806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2625 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[44] (in)                                                          3.2503                     1.5866 &   3.5866 r
  la_data_in[44] (net)                                   2   0.2802 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5866 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2975   3.2772   0.9500  -0.7300  -0.5594 &   3.0273 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1396   0.9500            0.0726 &   3.0998 r
  mprj/buf_i[172] (net)                                  2   0.0431 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0843   0.1398   0.9500  -0.0405  -0.0394 &   3.0604 r
  data arrival time                                                                                                  3.0604

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8127   1.0500   0.0000   4.3582 &   5.4198 r
  clock reconvergence pessimism                                                                           0.0000     5.4198
  clock uncertainty                                                                                       0.1000     5.5198
  library hold time                                                                     1.0000            0.1160     5.6357
  data required time                                                                                                 5.6357
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6357
  data arrival time                                                                                                 -3.0604
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2581 
  total derate : arrival time                                                                             0.0534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3115 

  slack (with derating applied) (VIOLATED)                                                               -2.5753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2638 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[34] (in)                                                             3.7319                     1.8685 &   3.8685 r
  la_oenb[34] (net)                                      2   0.3255 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8685 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6227   3.7606   0.9500  -0.9342  -0.7847 &   3.0837 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1222   0.9500            0.0334 &   3.1171 r
  mprj/buf_i[98] (net)                                   2   0.0236 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0151   0.1222   0.9500  -0.0077  -0.0071 &   3.1100 r
  data arrival time                                                                                                  3.1100

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8109   1.0500   0.0000   4.3906 &   5.4521 r
  clock reconvergence pessimism                                                                           0.0000     5.4521
  clock uncertainty                                                                                       0.1000     5.5521
  library hold time                                                                     1.0000            0.1170     5.6691
  data required time                                                                                                 5.6691
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6691
  data arrival time                                                                                                 -3.1100
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2596 
  total derate : arrival time                                                                             0.0592 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3189 

  slack (with derating applied) (VIOLATED)                                                               -2.5591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2402 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[39] (in)                                                             3.8067                     1.9195 &   3.9195 r
  la_oenb[39] (net)                                      2   0.3330 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9195 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8788   3.8350   0.9500  -0.9970  -0.8466 &   3.0729 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1138   0.9500            0.0214 &   3.0943 r
  mprj/buf_i[103] (net)                                  2   0.0148 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0142   0.1139   0.9500  -0.0079  -0.0078 &   3.0866 r
  data arrival time                                                                                                  3.0866

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8123   1.0500   0.0000   4.3663 &   5.4278 r
  clock reconvergence pessimism                                                                           0.0000     5.4278
  clock uncertainty                                                                                       0.1000     5.5278
  library hold time                                                                     1.0000            0.1174     5.6453
  data required time                                                                                                 5.6453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6453
  data arrival time                                                                                                 -3.0866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2585 
  total derate : arrival time                                                                             0.0619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3204 

  slack (with derating applied) (VIOLATED)                                                               -2.5587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2383 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          1.3837                     0.6930 &   2.6930 f
  la_data_in[29] (net)                                   2   0.1938 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6930 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1383   1.4016   0.9500  -0.0452   0.0654 &   2.7584 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0811   0.9500            0.3824 &   3.1408 f
  mprj/buf_i[157] (net)                                  1   0.0088 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0811   0.9500   0.0000   0.0002 &   3.1410 f
  data arrival time                                                                                                  3.1410

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8127   1.0500   0.0000   4.3582 &   5.4198 r
  clock reconvergence pessimism                                                                           0.0000     5.4198
  clock uncertainty                                                                                       0.1000     5.5198
  library hold time                                                                     1.0000            0.1643     5.6841
  data required time                                                                                                 5.6841
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6841
  data arrival time                                                                                                 -3.1410
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2581 
  total derate : arrival time                                                                             0.0283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2864 

  slack (with derating applied) (VIOLATED)                                                               -2.5431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2567 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[30] (in)                                                          3.1941                     1.5922 &   3.5922 r
  la_data_in[30] (net)                                   2   0.2781 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5922 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1858   3.2261   0.9500  -0.6702  -0.5190 &   3.0732 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1000   0.9500            0.0437 &   3.1169 r
  mprj/buf_i[158] (net)                                  2   0.0108 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0119   0.1000   0.9500  -0.0053  -0.0052 &   3.1117 r
  data arrival time                                                                                                  3.1117

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8128   1.0500   0.0000   4.3565 &   5.4180 r
  clock reconvergence pessimism                                                                           0.0000     5.4180
  clock uncertainty                                                                                       0.1000     5.5180
  library hold time                                                                     1.0000            0.1203     5.6383
  data required time                                                                                                 5.6383
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6383
  data arrival time                                                                                                 -3.1117
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5266

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2580 
  total derate : arrival time                                                                             0.0458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3038 

  slack (with derating applied) (VIOLATED)                                                               -2.5266 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2228 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             1.4053                     0.6976 &   2.6976 f
  la_oenb[30] (net)                                      2   0.1972 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6976 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4236   0.9500   0.0000   0.1166 &   2.8142 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0843   0.9500            0.3885 &   3.2027 f
  mprj/buf_i[94] (net)                                   2   0.0110 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0089   0.0843   0.9500  -0.0008  -0.0004 &   3.2023 f
  data arrival time                                                                                                  3.2023

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8109   1.0500   0.0000   4.3915 &   5.4530 r
  clock reconvergence pessimism                                                                           0.0000     5.4530
  clock uncertainty                                                                                       0.1000     5.5530
  library hold time                                                                     1.0000            0.1637     5.7167
  data required time                                                                                                 5.7167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7167
  data arrival time                                                                                                 -3.2023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2597 
  total derate : arrival time                                                                             0.0266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2863 

  slack (with derating applied) (VIOLATED)                                                               -2.5145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2282 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[47] (in)                                                          3.1168                     1.5217 &   3.5217 r
  la_data_in[47] (net)                                   2   0.2689 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5217 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9371   3.1424   0.9500  -0.5349  -0.3617 &   3.1599 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1560   0.9500            0.0931 &   3.2530 r
  mprj/buf_i[175] (net)                                  2   0.0592 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1367   0.1566   0.9500  -0.0722  -0.0709 &   3.1821 r
  data arrival time                                                                                                  3.1821

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8092   1.0500   0.0000   4.4116 &   5.4731 r
  clock reconvergence pessimism                                                                           0.0000     5.4731
  clock uncertainty                                                                                       0.1000     5.5731
  library hold time                                                                     1.0000            0.1150     5.6882
  data required time                                                                                                 5.6882
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6882
  data arrival time                                                                                                 -3.1821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5061

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2606 
  total derate : arrival time                                                                             0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3067 

  slack (with derating applied) (VIOLATED)                                                               -2.5061 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1994 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          1.8690                     0.9327 &   2.9327 f
  la_data_in[36] (net)                                   2   0.2696 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9327 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6788   1.8690   0.9500  -0.3709  -0.1961 &   2.7366 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0913   0.9500            0.4561 &   3.1927 f
  mprj/buf_i[164] (net)                                  1   0.0091 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0145   0.0913   0.9500  -0.0015  -0.0013 &   3.1914 f
  data arrival time                                                                                                  3.1914

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8120   1.0500   0.0000   4.3733 &   5.4348 r
  clock reconvergence pessimism                                                                           0.0000     5.4348
  clock uncertainty                                                                                       0.1000     5.5348
  library hold time                                                                     1.0000            0.1625     5.6973
  data required time                                                                                                 5.6973
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6973
  data arrival time                                                                                                 -3.1914
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2588 
  total derate : arrival time                                                                             0.0528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3116 

  slack (with derating applied) (VIOLATED)                                                               -2.5059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1943 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          1.6072                     0.7822 &   2.7822 f
  la_data_in[37] (net)                                   2   0.2244 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7822 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2541   1.6348   0.9500  -0.1531  -0.0088 &   2.7733 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0901   0.9500            0.4229 &   3.1963 f
  mprj/buf_i[165] (net)                                  2   0.0120 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0062   0.0901   0.9500  -0.0005  -0.0001 &   3.1961 f
  data arrival time                                                                                                  3.1961

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8117   1.0500   0.0000   4.3776 &   5.4392 r
  clock reconvergence pessimism                                                                           0.0000     5.4392
  clock uncertainty                                                                                       0.1000     5.5392
  library hold time                                                                     1.0000            0.1627     5.7018
  data required time                                                                                                 5.7018
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7018
  data arrival time                                                                                                 -3.1961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5057

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2590 
  total derate : arrival time                                                                             0.0380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2970 

  slack (with derating applied) (VIOLATED)                                                               -2.5057 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2087 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             3.6371                     1.8231 &   3.8231 r
  la_oenb[35] (net)                                      2   0.3174 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8231 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4263   3.6657   0.9500  -0.8393  -0.6885 &   3.1346 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0984   0.9500            0.0153 &   3.1498 r
  mprj/buf_i[99] (net)                                   1   0.0051 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0984   0.9500   0.0000   0.0001 &   3.1499 r
  data arrival time                                                                                                  3.1499

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8120   1.0500   0.0000   4.3733 &   5.4348 r
  clock reconvergence pessimism                                                                           0.0000     5.4348
  clock uncertainty                                                                                       0.1000     5.5348
  library hold time                                                                     1.0000            0.1205     5.6553
  data required time                                                                                                 5.6553
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6553
  data arrival time                                                                                                 -3.1499
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5054

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2588 
  total derate : arrival time                                                                             0.0529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3117 

  slack (with derating applied) (VIOLATED)                                                               -2.5054 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1937 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          1.8696                     0.9010 &   2.9010 f
  la_data_in[32] (net)                                   2   0.2606 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9010 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5644   1.9082   0.9500  -0.3173  -0.1457 &   2.7553 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0871   0.9500            0.4577 &   3.2130 f
  mprj/buf_i[160] (net)                                  1   0.0054 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0871   0.9500   0.0000   0.0002 &   3.2132 f
  data arrival time                                                                                                  3.2132

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8117   1.0500   0.0000   4.3785 &   5.4400 r
  clock reconvergence pessimism                                                                           0.0000     5.4400
  clock uncertainty                                                                                       0.1000     5.5400
  library hold time                                                                     1.0000            0.1632     5.7032
  data required time                                                                                                 5.7032
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7032
  data arrival time                                                                                                 -3.2132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2590 
  total derate : arrival time                                                                             0.0498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3089 

  slack (with derating applied) (VIOLATED)                                                               -2.4900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1811 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               0.8681                     0.4499 &   2.4499 f
  io_in[20] (net)                                        2   0.1239 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4499 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.8771   0.9500   0.0000   0.0510 &   2.5009 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1035   0.9500            0.3202 &   2.8211 f
  mprj/buf_i[212] (net)                                  2   0.0482 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1050   0.9500   0.0000   0.0072 &   2.8283 f
  data arrival time                                                                                                  2.8283

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9920 &   5.0536 r
  clock reconvergence pessimism                                                                           0.0000     5.0536
  clock uncertainty                                                                                       0.1000     5.1536
  library hold time                                                                     1.0000            0.1594     5.3129
  data required time                                                                                                 5.3129
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3129
  data arrival time                                                                                                 -2.8283
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2406 
  total derate : arrival time                                                                             0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2606 

  slack (with derating applied) (VIOLATED)                                                               -2.4847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2241 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             1.6326                     0.7945 &   2.7945 f
  la_oenb[38] (net)                                      2   0.2280 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7945 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2724   1.6611   0.9500  -0.1566  -0.0079 &   2.7865 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0951   0.9500            0.4313 &   3.2179 f
  mprj/buf_i[102] (net)                                  2   0.0164 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0227   0.0952   0.9500  -0.0021  -0.0017 &   3.2161 f
  data arrival time                                                                                                  3.2161

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8123   1.0500   0.0000   4.3663 &   5.4278 r
  clock reconvergence pessimism                                                                           0.0000     5.4278
  clock uncertainty                                                                                       0.1000     5.5278
  library hold time                                                                     1.0000            0.1617     5.6896
  data required time                                                                                                 5.6896
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6896
  data arrival time                                                                                                 -3.2161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2585 
  total derate : arrival time                                                                             0.0389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2974 

  slack (with derating applied) (VIOLATED)                                                               -2.4734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1761 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[49] (in)                                                          1.8167                     0.9086 &   2.9086 f
  la_data_in[49] (net)                                   2   0.2620 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9086 f
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4966   1.8167   0.9500  -0.2743  -0.0999 &   2.8087 f
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1236   0.9500            0.4774 &   3.2860 f
  mprj/buf_i[177] (net)                                  2   0.0426 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0598   0.1240   0.9500  -0.0169  -0.0138 &   3.2722 f
  data arrival time                                                                                                  3.2722

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8085   1.0500   0.0000   4.4295 &   5.4910 r
  clock reconvergence pessimism                                                                           0.0000     5.4910
  clock uncertainty                                                                                       0.1000     5.5910
  library hold time                                                                     1.0000            0.1536     5.7446
  data required time                                                                                                 5.7446
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7446
  data arrival time                                                                                                 -3.2722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4724

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2615 
  total derate : arrival time                                                                             0.0498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3113 

  slack (with derating applied) (VIOLATED)                                                               -2.4724 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1611 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[52] (in)                                                          1.8034                     0.9072 &   2.9072 f
  la_data_in[52] (net)                                   2   0.2606 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9072 f
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4948   1.8034   0.9500  -0.2767  -0.1059 &   2.8013 f
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1389   0.9500            0.4892 &   3.2905 f
  mprj/buf_i[180] (net)                                  2   0.0596 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0615   0.1398   0.9500  -0.0242  -0.0194 &   3.2711 f
  data arrival time                                                                                                  3.2711

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8082   1.0500   0.0000   4.4319 &   5.4934 r
  clock reconvergence pessimism                                                                           0.0000     5.4934
  clock uncertainty                                                                                       0.1000     5.5934
  library hold time                                                                     1.0000            0.1489     5.7423
  data required time                                                                                                 5.7423
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7423
  data arrival time                                                                                                 -3.2711
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4712

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2616 
  total derate : arrival time                                                                             0.0508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3124 

  slack (with derating applied) (VIOLATED)                                                               -2.4712 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1588 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          1.8781                     0.9355 &   2.9355 f
  la_data_in[45] (net)                                   2   0.2707 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9355 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5961   1.8781   0.9500  -0.3210  -0.1401 &   2.7953 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1346   0.9500            0.4955 &   3.2908 f
  mprj/buf_i[173] (net)                                  2   0.0524 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0834   0.1353   0.9500  -0.0374  -0.0341 &   3.2567 f
  data arrival time                                                                                                  3.2567

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8090   1.0500   0.0000   4.4133 &   5.4749 r
  clock reconvergence pessimism                                                                           0.0000     5.4749
  clock uncertainty                                                                                       0.1000     5.5749
  library hold time                                                                     1.0000            0.1502     5.7251
  data required time                                                                                                 5.7251
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7251
  data arrival time                                                                                                 -3.2567
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4684

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2607 
  total derate : arrival time                                                                             0.0546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3153 

  slack (with derating applied) (VIOLATED)                                                               -2.4684 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1530 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[48] (in)                                                             4.2526                     2.0760 &   4.0760 r
  la_oenb[48] (net)                                      2   0.3676 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0760 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8756   4.2827   0.9500  -1.0528  -0.8379 &   3.2381 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1504   0.9500            0.0251 &   3.2632 r
  mprj/buf_i[112] (net)                                  2   0.0399 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0225   0.1507   0.9500  -0.0123  -0.0092 &   3.2540 r
  data arrival time                                                                                                  3.2540

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8083   1.0500   0.0000   4.4315 &   5.4930 r
  clock reconvergence pessimism                                                                           0.0000     5.4930
  clock uncertainty                                                                                       0.1000     5.5930
  library hold time                                                                     1.0000            0.1154     5.7084
  data required time                                                                                                 5.7084
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7084
  data arrival time                                                                                                 -3.2540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4543

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2616 
  total derate : arrival time                                                                             0.0688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3304 

  slack (with derating applied) (VIOLATED)                                                               -2.4543 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1239 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               0.9245                     0.4885 &   2.4885 f
  io_in[18] (net)                                        2   0.1329 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4885 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.9312   0.9500   0.0000   0.0467 &   2.5352 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0953   0.9500            0.3245 &   2.8596 f
  mprj/buf_i[210] (net)                                  2   0.0386 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0958   0.9500   0.0000   0.0036 &   2.8632 f
  data arrival time                                                                                                  2.8632

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9912 &   5.0527 r
  clock reconvergence pessimism                                                                           0.0000     5.0527
  clock uncertainty                                                                                       0.1000     5.1527
  library hold time                                                                     1.0000            0.1616     5.3143
  data required time                                                                                                 5.3143
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3143
  data arrival time                                                                                                 -2.8632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4511

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2406 
  total derate : arrival time                                                                             0.0197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2603 

  slack (with derating applied) (VIOLATED)                                                               -2.4511 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1908 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          1.8236                     0.9122 &   2.9122 f
  la_data_in[41] (net)                                   2   0.2631 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9122 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5284   1.8236   0.9500  -0.3083  -0.1390 &   2.7732 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0925   0.9500            0.4510 &   3.2242 f
  mprj/buf_i[169] (net)                                  2   0.0108 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0069   0.0925   0.9500  -0.0006  -0.0003 &   3.2239 f
  data arrival time                                                                                                  3.2239

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8131   1.0500   0.0000   4.3447 &   5.4062 r
  clock reconvergence pessimism                                                                           0.0000     5.4062
  clock uncertainty                                                                                       0.1000     5.5062
  library hold time                                                                     1.0000            0.1622     5.6684
  data required time                                                                                                 5.6684
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6684
  data arrival time                                                                                                 -3.2239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2574 
  total derate : arrival time                                                                             0.0489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3064 

  slack (with derating applied) (VIOLATED)                                                               -2.4445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1381 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          1.6834                     0.8514 &   2.8514 f
  la_data_in[40] (net)                                   2   0.2433 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8514 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3518   1.6834   0.9500  -0.1995  -0.0473 &   2.8041 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0988   0.9500            0.4381 &   3.2422 f
  mprj/buf_i[168] (net)                                  2   0.0204 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0598   0.0989   0.9500  -0.0148  -0.0149 &   3.2274 f
  data arrival time                                                                                                  3.2274

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8131   1.0500   0.0000   4.3446 &   5.4061 r
  clock reconvergence pessimism                                                                           0.0000     5.4061
  clock uncertainty                                                                                       0.1000     5.5061
  library hold time                                                                     1.0000            0.1611     5.6672
  data required time                                                                                                 5.6672
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6672
  data arrival time                                                                                                 -3.2274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4398

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2574 
  total derate : arrival time                                                                             0.0423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2998 

  slack (with derating applied) (VIOLATED)                                                               -2.4398 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1401 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             4.1089                     2.0701 &   4.0701 r
  la_oenb[11] (net)                                      2   0.3594 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0701 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5374   4.1364   0.9500  -1.4116  -1.2792 &   2.7910 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1274   0.9500            0.0164 &   2.8074 r
  mprj/buf_i[75] (net)                                   2   0.0233 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0389   0.1274   0.9500  -0.0184  -0.0185 &   2.7889 r
  data arrival time                                                                                                  2.7889

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8024   1.0500   0.0000   3.9453 &   5.0068 r
  clock reconvergence pessimism                                                                           0.0000     5.0068
  clock uncertainty                                                                                       0.1000     5.1068
  library hold time                                                                     1.0000            0.1167     5.2235
  data required time                                                                                                 5.2235
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2235
  data arrival time                                                                                                 -2.7889
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2384 
  total derate : arrival time                                                                             0.0831 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3215 

  slack (with derating applied) (VIOLATED)                                                               -2.4346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1131 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[48] (in)                                                          1.7467                     0.8814 &   2.8814 f
  la_data_in[48] (net)                                   2   0.2525 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8814 f
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3815   1.7467   0.9500  -0.2083  -0.0443 &   2.8371 f
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1300   0.9500            0.4721 &   3.3091 f
  mprj/buf_i[176] (net)                                  2   0.0502 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0598   0.1310   0.9500  -0.0196  -0.0149 &   3.2943 f
  data arrival time                                                                                                  3.2943

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8087   1.0500   0.0000   4.4158 &   5.4774 r
  clock reconvergence pessimism                                                                           0.0000     5.4774
  clock uncertainty                                                                                       0.1000     5.5774
  library hold time                                                                     1.0000            0.1515     5.7289
  data required time                                                                                                 5.7289
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7289
  data arrival time                                                                                                 -3.2943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2608 
  total derate : arrival time                                                                             0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3066 

  slack (with derating applied) (VIOLATED)                                                               -2.4346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1280 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             1.7659                     0.8561 &   2.8561 f
  la_oenb[47] (net)                                      2   0.2463 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8561 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3147   1.7982   0.9500  -0.1715  -0.0036 &   2.8525 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1427   0.9500            0.4920 &   3.3445 f
  mprj/buf_i[111] (net)                                  2   0.0655 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1110   0.1437   0.9500  -0.0577  -0.0539 &   3.2906 f
  data arrival time                                                                                                  3.2906

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8090   1.0500   0.0000   4.4134 &   5.4749 r
  clock reconvergence pessimism                                                                           0.0000     5.4749
  clock uncertainty                                                                                       0.1000     5.5749
  library hold time                                                                     1.0000            0.1477     5.7225
  data required time                                                                                                 5.7225
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7225
  data arrival time                                                                                                 -3.2906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2607 
  total derate : arrival time                                                                             0.0470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3077 

  slack (with derating applied) (VIOLATED)                                                               -2.4320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1242 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[55] (in)                                                             5.2540                     2.6312 &   4.6312 r
  la_oenb[55] (net)                                      2   0.4599 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6312 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.6262   5.2959   0.9500  -2.0424  -1.8446 &   2.7866 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2027   0.9500            0.0099 &   2.7965 r
  mprj/buf_i[119] (net)                                  2   0.0716 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1630   0.2037   0.9500  -0.0826  -0.0780 &   2.7185 r
  data arrival time                                                                                                  2.7185

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8033   1.0500   0.0000   3.8722 &   4.9337 r
  clock reconvergence pessimism                                                                           0.0000     4.9337
  clock uncertainty                                                                                       0.1000     5.0337
  library hold time                                                                     1.0000            0.1123     5.1461
  data required time                                                                                                 5.1461
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1461
  data arrival time                                                                                                 -2.7185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4275

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2349 
  total derate : arrival time                                                                             0.1230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3579 

  slack (with derating applied) (VIOLATED)                                                               -2.4275 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0696 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             1.7242                     0.8343 &   2.8343 f
  la_oenb[40] (net)                                      2   0.2404 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8343 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3204   1.7567   0.9500  -0.1912  -0.0306 &   2.8037 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0915   0.9500            0.4409 &   3.2446 f
  mprj/buf_i[104] (net)                                  2   0.0111 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0131   0.0915   0.9500  -0.0012  -0.0009 &   3.2436 f
  data arrival time                                                                                                  3.2436

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8131   1.0500   0.0000   4.3446 &   5.4062 r
  clock reconvergence pessimism                                                                           0.0000     5.4062
  clock uncertainty                                                                                       0.1000     5.5062
  library hold time                                                                     1.0000            0.1624     5.6686
  data required time                                                                                                 5.6686
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6686
  data arrival time                                                                                                 -3.2436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4249

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2574 
  total derate : arrival time                                                                             0.0418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2992 

  slack (with derating applied) (VIOLATED)                                                               -2.4249 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1257 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[20] (in)                                                          2.4255                     1.2308 &   3.2308 r
  la_data_in[20] (net)                                   2   0.2119 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2308 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0043   2.4411   0.9500  -0.5704  -0.4876 &   2.7432 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0997   0.9500            0.0891 &   2.8323 r
  mprj/buf_i[148] (net)                                  2   0.0202 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0347   0.0997   0.9500  -0.0171  -0.0173 &   2.8150 r
  data arrival time                                                                                                  2.8150

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8026   1.0500   0.0000   3.9401 &   5.0017 r
  clock reconvergence pessimism                                                                           0.0000     5.0017
  clock uncertainty                                                                                       0.1000     5.1017
  library hold time                                                                     1.0000            0.1204     5.2220
  data required time                                                                                                 5.2220
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2220
  data arrival time                                                                                                 -2.8150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2382 
  total derate : arrival time                                                                             0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2781 

  slack (with derating applied) (VIOLATED)                                                               -2.4070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1289 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             1.8272                     0.8834 &   2.8834 f
  la_oenb[44] (net)                                      2   0.2547 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8834 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4130   1.8627   0.9500  -0.1996  -0.0227 &   2.8607 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1241   0.9500            0.4835 &   3.3442 f
  mprj/buf_i[108] (net)                                  2   0.0414 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0302   0.1246   0.9500  -0.0034   0.0010 &   3.3452 f
  data arrival time                                                                                                  3.3452

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8085   1.0500   0.0000   4.4294 &   5.4909 r
  clock reconvergence pessimism                                                                           0.0000     5.4909
  clock uncertainty                                                                                       0.1000     5.5909
  library hold time                                                                     1.0000            0.1534     5.7444
  data required time                                                                                                 5.7444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7444
  data arrival time                                                                                                 -3.3452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3992

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2615 
  total derate : arrival time                                                                             0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3071 

  slack (with derating applied) (VIOLATED)                                                               -2.3992 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0921 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[19] (in)                                                          3.8955                     1.9869 &   3.9869 r
  la_data_in[19] (net)                                   2   0.3425 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9869 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.7906   3.9134   0.9500  -1.6013  -1.5122 &   2.4747 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1190   0.9500            0.0216 &   2.4963 r
  mprj/buf_i[147] (net)                                  2   0.0185 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0415   0.1190   0.9500  -0.0192  -0.0195 &   2.4768 r
  data arrival time                                                                                                  2.4768

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7813   1.0500   0.0000   3.5702 &   4.6317 r
  clock reconvergence pessimism                                                                           0.0000     4.6317
  clock uncertainty                                                                                       0.1000     4.7317
  library hold time                                                                     1.0000            0.1172     4.8489
  data required time                                                                                                 4.8489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8489
  data arrival time                                                                                                 -2.4768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2206 
  total derate : arrival time                                                                             0.0911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3117 

  slack (with derating applied) (VIOLATED)                                                               -2.3721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0604 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[42] (in)                                                          3.1166                     1.5242 &   3.5242 r
  la_data_in[42] (net)                                   2   0.2690 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5242 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8600   3.1416   0.9500  -0.4726  -0.3014 &   3.2228 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1105   0.9500            0.0585 &   3.2812 r
  mprj/buf_i[170] (net)                                  2   0.0209 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0543   0.1105   0.9500  -0.0261  -0.0266 &   3.2546 r
  data arrival time                                                                                                  3.2546

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8131   1.0500   0.0000   4.3446 &   5.4061 r
  clock reconvergence pessimism                                                                           0.0000     5.4061
  clock uncertainty                                                                                       0.1000     5.5061
  library hold time                                                                     1.0000            0.1176     5.6237
  data required time                                                                                                 5.6237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6237
  data arrival time                                                                                                 -3.2546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2574 
  total derate : arrival time                                                                             0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2957 

  slack (with derating applied) (VIOLATED)                                                               -2.3691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0734 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             3.6388                     1.7853 &   3.7853 r
  la_oenb[41] (net)                                      2   0.3145 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7853 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2374   3.6642   0.9500  -0.7061  -0.5220 &   3.2634 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1113   0.9500            0.0290 &   3.2924 r
  mprj/buf_i[105] (net)                                  2   0.0147 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0488   0.1113   0.9500  -0.0224  -0.0230 &   3.2693 r
  data arrival time                                                                                                  3.2693

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8131   1.0500   0.0000   4.3451 &   5.4066 r
  clock reconvergence pessimism                                                                           0.0000     5.4066
  clock uncertainty                                                                                       0.1000     5.5066
  library hold time                                                                     1.0000            0.1176     5.6242
  data required time                                                                                                 5.6242
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6242
  data arrival time                                                                                                 -3.2693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3549

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2575 
  total derate : arrival time                                                                             0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3070 

  slack (with derating applied) (VIOLATED)                                                               -2.3549 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0479 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          2.4910                     1.2661 &   3.2661 r
  la_data_in[16] (net)                                   2   0.2178 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2661 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9312   2.5066   0.9500  -0.5619  -0.4756 &   2.7905 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0968   0.9500            0.0830 &   2.8735 r
  mprj/buf_i[144] (net)                                  2   0.0167 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0968   0.9500   0.0000   0.0006 &   2.8741 r
  data arrival time                                                                                                  2.8741

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8024   1.0500   0.0000   3.9449 &   5.0065 r
  clock reconvergence pessimism                                                                           0.0000     5.0065
  clock uncertainty                                                                                       0.1000     5.1065
  library hold time                                                                     1.0000            0.1207     5.2272
  data required time                                                                                                 5.2272
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2272
  data arrival time                                                                                                 -2.8741
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3531

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2384 
  total derate : arrival time                                                                             0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2769 

  slack (with derating applied) (VIOLATED)                                                               -2.3531 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0762 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[37] (in)                                                             1.6512                     0.8003 &   2.8003 f
  la_oenb[37] (net)                                      2   0.2302 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8003 f
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0431   1.6816   0.9500  -0.0261   0.1319 &   2.9322 f
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0915   0.9500            0.4306 &   3.3628 f
  mprj/buf_i[101] (net)                                  2   0.0123 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0044   0.0915   0.9500  -0.0004   0.0000 &   3.3628 f
  data arrival time                                                                                                  3.3628

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8118   1.0500   0.0000   4.3764 &   5.4379 r
  clock reconvergence pessimism                                                                           0.0000     5.4379
  clock uncertainty                                                                                       0.1000     5.5379
  library hold time                                                                     1.0000            0.1624     5.7003
  data required time                                                                                                 5.7003
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7003
  data arrival time                                                                                                 -3.3628
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2589 
  total derate : arrival time                                                                             0.0324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2913 

  slack (with derating applied) (VIOLATED)                                                               -2.3375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0462 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             1.6461                     0.8312 &   2.8312 f
  la_oenb[50] (net)                                      2   0.2378 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8312 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1885   1.6461   0.9500  -0.1082   0.0510 &   2.8822 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1102   0.9500            0.4414 &   3.3235 f
  mprj/buf_i[114] (net)                                  2   0.0320 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0081   0.1105   0.9500  -0.0007   0.0024 &   3.3259 f
  data arrival time                                                                                                  3.3259

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8134   1.0500   0.0000   4.3337 &   5.3953 r
  clock reconvergence pessimism                                                                           0.0000     5.3953
  clock uncertainty                                                                                       0.1000     5.4953
  library hold time                                                                     1.0000            0.1577     5.6530
  data required time                                                                                                 5.6530
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6530
  data arrival time                                                                                                 -3.3259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2569 
  total derate : arrival time                                                                             0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2944 

  slack (with derating applied) (VIOLATED)                                                               -2.3271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0327 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          1.8089                     0.9048 &   2.9048 f
  la_data_in[43] (net)                                   2   0.2609 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9048 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3930   1.8089   0.9500  -0.2152  -0.0397 &   2.8651 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1162   0.9500            0.4694 &   3.3345 f
  mprj/buf_i[171] (net)                                  2   0.0346 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0379   0.1165   0.9500  -0.0039  -0.0009 &   3.3337 f
  data arrival time                                                                                                  3.3337

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8132   1.0500   0.0000   4.3421 &   5.4036 r
  clock reconvergence pessimism                                                                           0.0000     5.4036
  clock uncertainty                                                                                       0.1000     5.5036
  library hold time                                                                     1.0000            0.1559     5.6595
  data required time                                                                                                 5.6595
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6595
  data arrival time                                                                                                 -3.3337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2573 
  total derate : arrival time                                                                             0.0456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3030 

  slack (with derating applied) (VIOLATED)                                                               -2.3259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0229 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             1.8564                     0.9308 &   2.9308 f
  la_oenb[49] (net)                                      2   0.2681 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9308 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4579   1.8564   0.9500  -0.2487  -0.0683 &   2.8625 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1239   0.9500            0.4815 &   3.3440 f
  mprj/buf_i[113] (net)                                  2   0.0405 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0438   0.1246   0.9500  -0.0042   0.0006 &   3.3446 f
  data arrival time                                                                                                  3.3446

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8132   1.0500   0.0000   4.3421 &   5.4036 r
  clock reconvergence pessimism                                                                           0.0000     5.4036
  clock uncertainty                                                                                       0.1000     5.5036
  library hold time                                                                     1.0000            0.1534     5.6571
  data required time                                                                                                 5.6571
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6571
  data arrival time                                                                                                 -3.3446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3125

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2573 
  total derate : arrival time                                                                             0.0484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3057 

  slack (with derating applied) (VIOLATED)                                                               -2.3125 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0067 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           5.0084                     2.4665 &   4.4665 r
  la_data_in[3] (net)                                    2   0.4344 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4665 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0854   5.0416   0.9500  -2.2146  -2.0223 &   2.4442 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1288   0.9500           -0.0393 &   2.4048 r
  mprj/buf_i[131] (net)                                  2   0.0129 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1288   0.9500   0.0000   0.0004 &   2.4052 r
  data arrival time                                                                                                  2.4052

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7638   1.0500   0.0000   3.4382 &   4.4997 r
  clock reconvergence pessimism                                                                           0.0000     4.4997
  clock uncertainty                                                                                       0.1000     4.5997
  library hold time                                                                     1.0000            0.1166     4.7163
  data required time                                                                                                 4.7163
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7163
  data arrival time                                                                                                 -2.4052
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3111

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2143 
  total derate : arrival time                                                                             0.1286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3428 

  slack (with derating applied) (VIOLATED)                                                               -2.3111 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9682 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[21] (in)                                                               1.3116                     0.6840 &   2.6840 f
  io_in[21] (net)                                        2   0.1866 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6840 f
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2544   1.3248   0.9500  -0.1587  -0.0853 &   2.5987 f
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1129   0.9500            0.3965 &   2.9951 f
  mprj/buf_i[213] (net)                                  2   0.0428 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1144   0.9500   0.0000   0.0065 &   3.0016 f
  data arrival time                                                                                                  3.0016

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9891 &   5.0506 r
  clock reconvergence pessimism                                                                           0.0000     5.0506
  clock uncertainty                                                                                       0.1000     5.1506
  library hold time                                                                     1.0000            0.1565     5.3071
  data required time                                                                                                 5.3071
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3071
  data arrival time                                                                                                 -3.0016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3055

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2405 
  total derate : arrival time                                                                             0.0334 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2739 

  slack (with derating applied) (VIOLATED)                                                               -2.3055 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0316 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[39] (in)                                                          1.9694                     0.9799 &   2.9799 f
  la_data_in[39] (net)                                   2   0.2840 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9799 f
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5161   1.9694   0.9500  -0.2608  -0.0664 &   2.9135 f
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0967   0.9500            0.4748 &   3.3884 f
  mprj/buf_i[167] (net)                                  2   0.0116 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0195   0.0967   0.9500  -0.0018  -0.0015 &   3.3868 f
  data arrival time                                                                                                  3.3868

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8123   1.0500   0.0000   4.3673 &   5.4289 r
  clock reconvergence pessimism                                                                           0.0000     5.4289
  clock uncertainty                                                                                       0.1000     5.5289
  library hold time                                                                     1.0000            0.1615     5.6903
  data required time                                                                                                 5.6903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6903
  data arrival time                                                                                                 -3.3868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2585 
  total derate : arrival time                                                                             0.0491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3076 

  slack (with derating applied) (VIOLATED)                                                               -2.3035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9959 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[51] (in)                                                          1.6489                     0.8332 &   2.8332 f
  la_data_in[51] (net)                                   2   0.2384 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8332 f
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1965   1.6489   0.9500  -0.0888   0.0751 &   2.9083 f
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1254   0.9500            0.4558 &   3.3641 f
  mprj/buf_i[179] (net)                                  2   0.0489 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0608   0.1259   0.9500  -0.0236  -0.0207 &   3.3434 f
  data arrival time                                                                                                  3.3434

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8134   1.0500   0.0000   4.3319 &   5.3935 r
  clock reconvergence pessimism                                                                           0.0000     5.3935
  clock uncertainty                                                                                       0.1000     5.4935
  library hold time                                                                     1.0000            0.1530     5.6465
  data required time                                                                                                 5.6465
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6465
  data arrival time                                                                                                 -3.3434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2568 
  total derate : arrival time                                                                             0.0387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2955 

  slack (with derating applied) (VIOLATED)                                                               -2.3032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0076 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          3.7804                     1.9166 &   3.9166 r
  la_data_in[22] (net)                                   2   0.3316 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9166 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9443   3.8003   0.9500  -1.1559  -1.0439 &   2.8727 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1194   0.9500            0.0285 &   2.9012 r
  mprj/buf_i[150] (net)                                  2   0.0204 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0179   0.1194   0.9500  -0.0089  -0.0086 &   2.8926 r
  data arrival time                                                                                                  2.8926

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8031   1.0500   0.0000   3.9130 &   4.9745 r
  clock reconvergence pessimism                                                                           0.0000     4.9745
  clock uncertainty                                                                                       0.1000     5.0745
  library hold time                                                                     1.0000            0.1171     5.1917
  data required time                                                                                                 5.1917
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1917
  data arrival time                                                                                                 -2.8926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2990

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2369 
  total derate : arrival time                                                                             0.0687 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3056 

  slack (with derating applied) (VIOLATED)                                                               -2.2990 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9934 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             1.6889                     0.8184 &   2.8184 f
  la_oenb[52] (net)                                      2   0.2355 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8184 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0083   1.7195   0.9500  -0.0007   0.1695 &   2.9879 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1362   0.9500            0.4739 &   3.4618 f
  mprj/buf_i[116] (net)                                  2   0.0576 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0638   0.1369   0.9500  -0.0213  -0.0159 &   3.4459 f
  data arrival time                                                                                                  3.4459

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8083   1.0500   0.0000   4.4315 &   5.4930 r
  clock reconvergence pessimism                                                                           0.0000     5.4930
  clock uncertainty                                                                                       0.1000     5.5930
  library hold time                                                                     1.0000            0.1497     5.7427
  data required time                                                                                                 5.7427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7427
  data arrival time                                                                                                 -3.4459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2616 
  total derate : arrival time                                                                             0.0353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2969 

  slack (with derating applied) (VIOLATED)                                                               -2.2968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9999 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[38] (in)                                                          3.1977                     1.5707 &   3.5707 r
  la_data_in[38] (net)                                   2   0.2762 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5707 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7309   3.2194   0.9500  -0.4225  -0.2529 &   3.3178 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1012   0.9500            0.0453 &   3.3631 r
  mprj/buf_i[166] (net)                                  2   0.0118 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0154   0.1012   0.9500  -0.0073  -0.0073 &   3.3558 r
  data arrival time                                                                                                  3.3558

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8128   1.0500   0.0000   4.3547 &   5.4163 r
  clock reconvergence pessimism                                                                           0.0000     5.4163
  clock uncertainty                                                                                       0.1000     5.5163
  library hold time                                                                     1.0000            0.1200     5.6363
  data required time                                                                                                 5.6363
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6363
  data arrival time                                                                                                 -3.3558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2805

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2579 
  total derate : arrival time                                                                             0.0339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2918 

  slack (with derating applied) (VIOLATED)                                                               -2.2805 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9886 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               3.7807                     1.8415 &   3.8415 r
  io_in[28] (net)                                        2   0.3261 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8415 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4628   3.8117   0.9500  -0.8441  -0.6433 &   3.1983 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1483   0.9500            0.0482 &   3.2465 r
  mprj/buf_i[220] (net)                                  2   0.0425 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1491   0.9500   0.0000   0.0058 &   3.2522 r
  data arrival time                                                                                                  3.2522

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8139   1.0500   0.0000   4.2475 &   5.3091 r
  clock reconvergence pessimism                                                                           0.0000     5.3091
  clock uncertainty                                                                                       0.1000     5.4091
  library hold time                                                                     1.0000            0.1154     5.5245
  data required time                                                                                                 5.5245
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5245
  data arrival time                                                                                                 -3.2522
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2528 
  total derate : arrival time                                                                             0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3106 

  slack (with derating applied) (VIOLATED)                                                               -2.2723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9616 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[50] (in)                                                          1.6300                     0.7867 &   2.7867 f
  la_data_in[50] (net)                                   2   0.2270 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7867 f
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6616   0.9500   0.0000   0.1670 &   2.9537 f
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1186   0.9500            0.4512 &   3.4048 f
  mprj/buf_i[178] (net)                                  2   0.0410 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0524   0.1191   0.9500  -0.0087  -0.0055 &   3.3993 f
  data arrival time                                                                                                  3.3993

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8132   1.0500   0.0000   4.3421 &   5.4036 r
  clock reconvergence pessimism                                                                           0.0000     5.4036
  clock uncertainty                                                                                       0.1000     5.5036
  library hold time                                                                     1.0000            0.1551     5.6588
  data required time                                                                                                 5.6588
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6588
  data arrival time                                                                                                 -3.3993
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2595

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2573 
  total derate : arrival time                                                                             0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2905 

  slack (with derating applied) (VIOLATED)                                                               -2.2595 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9690 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[53] (in)                                                          3.2090                     1.5650 &   3.5650 r
  la_data_in[53] (net)                                   2   0.2765 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5650 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6599   3.2363   0.9500  -0.3821  -0.1928 &   3.3722 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1512   0.9500            0.0820 &   3.4543 r
  mprj/buf_i[181] (net)                                  2   0.0530 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0236   0.1523   0.9500  -0.0125  -0.0063 &   3.4480 r
  data arrival time                                                                                                  3.4480

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8087   1.0500   0.0000   4.4270 &   5.4885 r
  clock reconvergence pessimism                                                                           0.0000     5.4885
  clock uncertainty                                                                                       0.1000     5.5885
  library hold time                                                                     1.0000            0.1153     5.7038
  data required time                                                                                                 5.7038
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.7038
  data arrival time                                                                                                 -3.4480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2614 
  total derate : arrival time                                                                             0.0354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2967 

  slack (with derating applied) (VIOLATED)                                                               -2.2558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9590 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[58] (in)                                                             4.2350                     2.1628 &   4.1628 r
  la_oenb[58] (net)                                      2   0.3729 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1628 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3821   4.2533   0.9500  -1.4081  -1.2715 &   2.8913 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1879   0.9500            0.0537 &   2.9449 r
  mprj/buf_i[122] (net)                                  2   0.0718 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1034   0.1890   0.9500  -0.0523  -0.0452 &   2.8997 r
  data arrival time                                                                                                  2.8997

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8022   1.0500   0.0000   3.8474 &   4.9089 r
  clock reconvergence pessimism                                                                           0.0000     4.9089
  clock uncertainty                                                                                       0.1000     5.0089
  library hold time                                                                     1.0000            0.1132     5.1221
  data required time                                                                                                 5.1221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1221
  data arrival time                                                                                                 -2.8997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2338 
  total derate : arrival time                                                                             0.0873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3210 

  slack (with derating applied) (VIOLATED)                                                               -2.2224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9014 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[56] (in)                                                             4.4523                     2.2706 &   4.2706 r
  la_oenb[56] (net)                                      2   0.3920 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2706 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.5949   4.4735   0.9500  -1.4852  -1.3383 &   2.9324 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1934   0.9500            0.0457 &   2.9781 r
  mprj/buf_i[120] (net)                                  2   0.0740 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1265   0.1944   0.9500  -0.0654  -0.0591 &   2.9190 r
  data arrival time                                                                                                  2.9190

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8027   1.0500   0.0000   3.8572 &   4.9188 r
  clock reconvergence pessimism                                                                           0.0000     4.9188
  clock uncertainty                                                                                       0.1000     5.0188
  library hold time                                                                     1.0000            0.1129     5.1316
  data required time                                                                                                 5.1316
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1316
  data arrival time                                                                                                 -2.9190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2127

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2342 
  total derate : arrival time                                                                             0.0921 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3263 

  slack (with derating applied) (VIOLATED)                                                               -2.2127 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8864 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               3.0031                     1.5148 &   3.5148 r
  io_in[22] (net)                                        2   0.2621 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5148 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2627   3.0220   0.9500  -0.6582  -0.5453 &   2.9695 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1359   0.9500            0.0803 &   3.0498 r
  mprj/buf_i[214] (net)                                  2   0.0418 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1371   0.9500   0.0000   0.0064 &   3.0562 r
  data arrival time                                                                                                  3.0562

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9862 &   5.0477 r
  clock reconvergence pessimism                                                                           0.0000     5.0477
  clock uncertainty                                                                                       0.1000     5.1477
  library hold time                                                                     1.0000            0.1161     5.2639
  data required time                                                                                                 5.2639
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2639
  data arrival time                                                                                                 -3.0562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2404 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2855 

  slack (with derating applied) (VIOLATED)                                                               -2.2077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9222 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[26] (in)                                                             1.3784                     0.6912 &   2.6912 f
  la_oenb[26] (net)                                      2   0.1943 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6912 f
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2110   1.3962   0.9500  -0.1238  -0.0187 &   2.6725 f
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0787   0.9500            0.3795 &   3.0520 f
  mprj/buf_i[90] (net)                                   1   0.0071 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0111   0.0787   0.9500  -0.0010  -0.0008 &   3.0512 f
  data arrival time                                                                                                  3.0512

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8031   1.0500   0.0000   3.9125 &   4.9741 r
  clock reconvergence pessimism                                                                           0.0000     4.9741
  clock uncertainty                                                                                       0.1000     5.0741
  library hold time                                                                     1.0000            0.1647     5.2388
  data required time                                                                                                 5.2388
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2388
  data arrival time                                                                                                 -3.0512
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2369 
  total derate : arrival time                                                                             0.0321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2689 

  slack (with derating applied) (VIOLATED)                                                               -2.1876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9186 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[42] (in)                                                             3.4137                     1.6497 &   3.6497 r
  la_oenb[42] (net)                                      2   0.2933 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6497 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8215   3.4455   0.9500  -0.4579  -0.2495 &   3.4002 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1272   0.9500            0.0538 &   3.4540 r
  mprj/buf_i[106] (net)                                  2   0.0303 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0220   0.1273   0.9500  -0.0112  -0.0096 &   3.4443 r
  data arrival time                                                                                                  3.4443

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8130   1.0500   0.0000   4.3499 &   5.4115 r
  clock reconvergence pessimism                                                                           0.0000     5.4115
  clock uncertainty                                                                                       0.1000     5.5115
  library hold time                                                                     1.0000            0.1167     5.6282
  data required time                                                                                                 5.6282
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6282
  data arrival time                                                                                                 -3.4443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2577 
  total derate : arrival time                                                                             0.0386 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2963 

  slack (with derating applied) (VIOLATED)                                                               -2.1838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8876 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          3.6588                     1.8497 &   3.8497 r
  la_data_in[27] (net)                                   2   0.3200 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8497 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6189   3.6808   0.9500  -0.9583  -0.8357 &   3.0140 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1116   0.9500            0.0284 &   3.0423 r
  mprj/buf_i[155] (net)                                  2   0.0148 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0383   0.1116   0.9500  -0.0183  -0.0187 &   3.0236 r
  data arrival time                                                                                                  3.0236

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8030   1.0500   0.0000   3.9199 &   4.9814 r
  clock reconvergence pessimism                                                                           0.0000     4.9814
  clock uncertainty                                                                                       0.1000     5.0814
  library hold time                                                                     1.0000            0.1176     5.1990
  data required time                                                                                                 5.1990
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1990
  data arrival time                                                                                                 -3.0236
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2372 
  total derate : arrival time                                                                             0.0593 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2965 

  slack (with derating applied) (VIOLATED)                                                               -2.1754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8789 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             2.6739                     1.3611 &   3.3611 r
  la_oenb[19] (net)                                      2   0.2341 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3611 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3555   2.6901   0.9500  -0.7488  -0.6633 &   2.6978 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0946   0.9500            0.0703 &   2.7682 r
  mprj/buf_i[83] (net)                                   2   0.0125 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0169   0.0946   0.9500  -0.0083  -0.0083 &   2.7598 r
  data arrival time                                                                                                  2.7598

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7880   1.0500   0.0000   3.6367 &   4.6983 r
  clock reconvergence pessimism                                                                           0.0000     4.6983
  clock uncertainty                                                                                       0.1000     4.7983
  library hold time                                                                     1.0000            0.1210     4.9193
  data required time                                                                                                 4.9193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9193
  data arrival time                                                                                                 -2.7598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1595

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2237 
  total derate : arrival time                                                                             0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2718 

  slack (with derating applied) (VIOLATED)                                                               -2.1595 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8877 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          3.3146                     1.6136 &   3.6136 r
  la_data_in[46] (net)                                   2   0.2855 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6136 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4207   3.3432   0.9500  -0.7918  -0.6177 &   2.9959 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1509   0.9500            0.0780 &   3.0740 r
  mprj/buf_i[174] (net)                                  2   0.0519 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1178   0.1513   0.9500  -0.0598  -0.0585 &   3.0155 r
  data arrival time                                                                                                  3.0155

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8033   1.0500   0.0000   3.8952 &   4.9568 r
  clock reconvergence pessimism                                                                           0.0000     4.9568
  clock uncertainty                                                                                       0.1000     5.0568
  library hold time                                                                     1.0000            0.1153     5.1721
  data required time                                                                                                 5.1721
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1721
  data arrival time                                                                                                 -3.0155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1566

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2360 
  total derate : arrival time                                                                             0.0582 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2942 

  slack (with derating applied) (VIOLATED)                                                               -2.1566 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8624 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             3.7031                     1.8774 &   3.8774 r
  la_oenb[25] (net)                                      2   0.3245 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8774 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5902   3.7228   0.9500  -0.9475  -0.8261 &   3.0513 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0994   0.9500            0.0129 &   3.0643 r
  mprj/buf_i[89] (net)                                   1   0.0053 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0303   0.0994   0.9500  -0.0132  -0.0137 &   3.0506 r
  data arrival time                                                                                                  3.0506

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8030   1.0500   0.0000   3.9208 &   4.9823 r
  clock reconvergence pessimism                                                                           0.0000     4.9823
  clock uncertainty                                                                                       0.1000     5.0823
  library hold time                                                                     1.0000            0.1204     5.2027
  data required time                                                                                                 5.2027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2027
  data arrival time                                                                                                 -3.0506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1521

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2373 
  total derate : arrival time                                                                             0.0576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2949 

  slack (with derating applied) (VIOLATED)                                                               -2.1521 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8573 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[32] (in)                                                               4.8502                     2.2488 &   4.2488 r
  io_in[32] (net)                                        2   0.4124 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2488 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3133   4.9331   0.9500  -1.2662  -0.8794 &   3.3694 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1626   0.9500           -0.0015 &   3.3679 r
  mprj/buf_i[224] (net)                                  2   0.0420 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1630   0.9500   0.0000   0.0041 &   3.3721 r
  data arrival time                                                                                                  3.3721

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8139   1.0500   0.0000   4.2477 &   5.3093 r
  clock reconvergence pessimism                                                                           0.0000     5.3093
  clock uncertainty                                                                                       0.1000     5.4093
  library hold time                                                                     1.0000            0.1147     5.5239
  data required time                                                                                                 5.5239
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5239
  data arrival time                                                                                                 -3.3721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1518

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2528 
  total derate : arrival time                                                                             0.0873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3401 

  slack (with derating applied) (VIOLATED)                                                               -2.1518 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8117 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          1.4058                     0.7100 &   2.7100 f
  la_data_in[14] (net)                                   2   0.1987 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7100 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1186   1.4221   0.9500  -0.0803   0.0274 &   2.7374 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0955   0.9500            0.3994 &   3.1369 f
  mprj/buf_i[142] (net)                                  2   0.0238 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0956   0.9500   0.0000   0.0009 &   3.1377 f
  data arrival time                                                                                                  3.1377

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8029   1.0500   0.0000   3.9268 &   4.9883 r
  clock reconvergence pessimism                                                                           0.0000     4.9883
  clock uncertainty                                                                                       0.1000     5.0883
  library hold time                                                                     1.0000            0.1617     5.2500
  data required time                                                                                                 5.2500
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2500
  data arrival time                                                                                                 -3.1377
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1122

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2375 
  total derate : arrival time                                                                             0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2685 

  slack (with derating applied) (VIOLATED)                                                               -2.1122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8437 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[17] (in)                                                          1.3598                     0.6874 &   2.6874 f
  la_data_in[17] (net)                                   2   0.1911 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6874 f
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3759   0.9500   0.0000   0.1069 &   2.7943 f
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0889   0.9500            0.3861 &   3.1804 f
  mprj/buf_i[145] (net)                                  2   0.0170 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0081   0.0889   0.9500  -0.0007  -0.0000 &   3.1804 f
  data arrival time                                                                                                  3.1804

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8024   1.0500   0.0000   3.9448 &   5.0063 r
  clock reconvergence pessimism                                                                           0.0000     5.0063
  clock uncertainty                                                                                       0.1000     5.1063
  library hold time                                                                     1.0000            0.1629     5.2692
  data required time                                                                                                 5.2692
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2692
  data arrival time                                                                                                 -3.1804
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2384 
  total derate : arrival time                                                                             0.0260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2644 

  slack (with derating applied) (VIOLATED)                                                               -2.0888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8244 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               1.3977                     0.6919 &   2.6919 f
  io_in[26] (net)                                        2   0.1951 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6919 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4200   0.9500   0.0000   0.1285 &   2.8204 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1239   0.9500            0.4228 &   3.2432 f
  mprj/buf_i[218] (net)                                  2   0.0540 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1246   0.9500   0.0000   0.0051 &   3.2483 f
  data arrival time                                                                                                  3.2483

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8077   1.0500   0.0000   3.9829 &   5.0445 r
  clock reconvergence pessimism                                                                           0.0000     5.0445
  clock uncertainty                                                                                       0.1000     5.1445
  library hold time                                                                     1.0000            0.1535     5.2979
  data required time                                                                                                 5.2979
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2979
  data arrival time                                                                                                 -3.2483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2402 
  total derate : arrival time                                                                             0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2695 

  slack (with derating applied) (VIOLATED)                                                               -2.0496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7801 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[12] (in)                                                          1.4479                     0.7076 &   2.7076 f
  la_data_in[12] (net)                                   2   0.2023 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7076 f
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0986   1.4726   0.9500  -0.0122   0.1192 &   2.8268 f
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0911   0.9500            0.4017 &   3.2285 f
  mprj/buf_i[140] (net)                                  2   0.0165 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0156   0.0911   0.9500  -0.0014  -0.0009 &   3.2276 f
  data arrival time                                                                                                  3.2276

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8024   1.0500   0.0000   3.9449 &   5.0064 r
  clock reconvergence pessimism                                                                           0.0000     5.0064
  clock uncertainty                                                                                       0.1000     5.1064
  library hold time                                                                     1.0000            0.1625     5.2689
  data required time                                                                                                 5.2689
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2689
  data arrival time                                                                                                 -3.2276
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2384 
  total derate : arrival time                                                                             0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2672 

  slack (with derating applied) (VIOLATED)                                                               -2.0413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7741 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[31] (in)                                                               4.7915                     2.2545 &   4.2545 r
  io_in[31] (net)                                        2   0.4091 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2545 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0911   4.8571   0.9500  -1.1186  -0.7707 &   3.4838 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1590   0.9500            0.0001 &   3.4839 r
  mprj/buf_i[223] (net)                                  2   0.0400 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1593   0.9500   0.0000   0.0036 &   3.4875 r
  data arrival time                                                                                                  3.4875

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8139   1.0500   0.0000   4.2409 &   5.3024 r
  clock reconvergence pessimism                                                                           0.0000     5.3024
  clock uncertainty                                                                                       0.1000     5.4024
  library hold time                                                                     1.0000            0.1149     5.5173
  data required time                                                                                                 5.5173
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5173
  data arrival time                                                                                                 -3.4875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2525 
  total derate : arrival time                                                                             0.0774 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3299 

  slack (with derating applied) (VIOLATED)                                                               -2.0297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6999 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               1.0167                     0.5189 &   2.5189 f
  io_in[17] (net)                                        2   0.1443 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.5189 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.0259   0.9500   0.0000   0.0680 &   2.5869 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1047   0.9500            0.3476 &   2.9345 f
  mprj/buf_i[209] (net)                                  2   0.0459 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1055   0.9500   0.0000   0.0046 &   2.9391 f
  data arrival time                                                                                                  2.9391

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7873   1.0500   0.0000   3.6307 &   4.6922 r
  clock reconvergence pessimism                                                                           0.0000     4.6922
  clock uncertainty                                                                                       0.1000     4.7922
  library hold time                                                                     1.0000            0.1592     4.9515
  data required time                                                                                                 4.9515
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9515
  data arrival time                                                                                                 -2.9391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0124

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2234 
  total derate : arrival time                                                                             0.0221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2456 

  slack (with derating applied) (VIOLATED)                                                               -2.0124 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7668 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               1.4758                     0.7202 &   2.7202 f
  io_in[25] (net)                                        2   0.2062 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7202 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5064   0.9500   0.0000   0.1442 &   2.8644 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1224   0.9500            0.4331 &   3.2975 f
  mprj/buf_i[217] (net)                                  2   0.0494 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1231   0.9500   0.0000   0.0049 &   3.3024 f
  data arrival time                                                                                                  3.3024

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8077   1.0500   0.0000   3.9823 &   5.0438 r
  clock reconvergence pessimism                                                                           0.0000     5.0438
  clock uncertainty                                                                                       0.1000     5.1438
  library hold time                                                                     1.0000            0.1539     5.2977
  data required time                                                                                                 5.2977
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2977
  data arrival time                                                                                                 -3.3024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2402 
  total derate : arrival time                                                                             0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2708 

  slack (with derating applied) (VIOLATED)                                                               -1.9953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7244 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[30] (in)                                                               2.1783                     1.0640 &   3.0640 f
  io_in[30] (net)                                        2   0.3132 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0640 f
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4916   2.1783   0.9500  -0.3274  -0.0811 &   2.9829 f
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1329   0.9500            0.5340 &   3.5169 f
  mprj/buf_i[222] (net)                                  2   0.0435 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0136   0.1334   0.9500  -0.0012   0.0029 &   3.5198 f
  data arrival time                                                                                                  3.5198

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8135   1.0500   0.0000   4.1924 &   5.2539 r
  clock reconvergence pessimism                                                                           0.0000     5.2539
  clock uncertainty                                                                                       0.1000     5.3539
  library hold time                                                                     1.0000            0.1508     5.5047
  data required time                                                                                                 5.5047
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5047
  data arrival time                                                                                                 -3.5198
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2502 
  total derate : arrival time                                                                             0.0586 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3088 

  slack (with derating applied) (VIOLATED)                                                               -1.9849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6761 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[29] (in)                                                               3.4398                     1.6604 &   3.6604 r
  io_in[29] (net)                                        2   0.2955 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6604 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7416   3.4726   0.9500  -0.4707  -0.2517 &   3.4087 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1399   0.9500            0.0595 &   3.4682 r
  mprj/buf_i[221] (net)                                  2   0.0401 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0152   0.1406   0.9500  -0.0070  -0.0025 &   3.4658 r
  data arrival time                                                                                                  3.4658

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8132   1.0500   0.0000   4.1669 &   5.2284 r
  clock reconvergence pessimism                                                                           0.0000     5.2284
  clock uncertainty                                                                                       0.1000     5.3284
  library hold time                                                                     1.0000            0.1159     5.4444
  data required time                                                                                                 5.4444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4444
  data arrival time                                                                                                 -3.4658
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9786

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2490 
  total derate : arrival time                                                                             0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2890 

  slack (with derating applied) (VIOLATED)                                                               -1.9786 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6896 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               1.8174                     0.8916 &   2.8916 f
  io_in[23] (net)                                        2   0.2545 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8916 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3541   1.8446   0.9500  -0.2064  -0.0478 &   2.8438 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1250   0.9500            0.4825 &   3.3263 f
  mprj/buf_i[215] (net)                                  2   0.0434 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1254   0.9500   0.0000   0.0043 &   3.3306 f
  data arrival time                                                                                                  3.3306

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9876 &   5.0492 r
  clock reconvergence pessimism                                                                           0.0000     5.0492
  clock uncertainty                                                                                       0.1000     5.1492
  library hold time                                                                     1.0000            0.1532     5.3024
  data required time                                                                                                 5.3024
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3024
  data arrival time                                                                                                 -3.3306
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2404 
  total derate : arrival time                                                                             0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2853 

  slack (with derating applied) (VIOLATED)                                                               -1.9718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6865 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             3.7965                     1.9199 &   3.9199 r
  la_oenb[14] (net)                                      2   0.3325 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9199 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3629   3.8183   0.9500  -0.8328  -0.6943 &   3.2256 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1287   0.9500            0.0360 &   3.2616 r
  mprj/buf_i[78] (net)                                   2   0.0288 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0363   0.1287   0.9500  -0.0192  -0.0190 &   3.2426 r
  data arrival time                                                                                                  3.2426

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8027   1.0500   0.0000   3.9358 &   4.9974 r
  clock reconvergence pessimism                                                                           0.0000     4.9974
  clock uncertainty                                                                                       0.1000     5.0974
  library hold time                                                                     1.0000            0.1166     5.2140
  data required time                                                                                                 5.2140
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2140
  data arrival time                                                                                                 -3.2426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2380 
  total derate : arrival time                                                                             0.0540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2920 

  slack (with derating applied) (VIOLATED)                                                               -1.9714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6794 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[60] (in)                                                             4.9661                     2.5243 &   4.5243 r
  la_oenb[60] (net)                                      2   0.4366 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5243 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1815   4.9939   0.9500  -1.7589  -1.5892 &   2.9351 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2405   0.9500            0.0478 &   2.9829 r
  mprj/buf_i[124] (net)                                  2   0.0991 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2071   0.2427   0.9500  -0.1048  -0.0954 &   2.8875 r
  data arrival time                                                                                                  2.8875

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7806   1.0500   0.0000   3.5638 &   4.6253 r
  clock reconvergence pessimism                                                                           0.0000     4.6253
  clock uncertainty                                                                                       0.1000     4.7253
  library hold time                                                                     1.0000            0.1113     4.8366
  data required time                                                                                                 4.8366
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8366
  data arrival time                                                                                                 -2.8875
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9491

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2203 
  total derate : arrival time                                                                             0.1100 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3303 

  slack (with derating applied) (VIOLATED)                                                               -1.9491 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6188 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[26] (in)                                                          1.7305                     0.8337 &   2.8337 f
  la_data_in[26] (net)                                   2   0.2409 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8337 f
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2348   1.7650   0.9500  -0.1281   0.0368 &   2.8705 f
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0860   0.9500            0.4371 &   3.3076 f
  mprj/buf_i[154] (net)                                  1   0.0067 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0143   0.0860   0.9500  -0.0013  -0.0011 &   3.3065 f
  data arrival time                                                                                                  3.3065

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8030   1.0500   0.0000   3.9207 &   4.9822 r
  clock reconvergence pessimism                                                                           0.0000     4.9822
  clock uncertainty                                                                                       0.1000     5.0822
  library hold time                                                                     1.0000            0.1634     5.2456
  data required time                                                                                                 5.2456
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2456
  data arrival time                                                                                                 -3.3065
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9392

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2372 
  total derate : arrival time                                                                             0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2757 

  slack (with derating applied) (VIOLATED)                                                               -1.9392 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6634 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[9] (in)                                                           2.9136                     1.4739 &   3.4739 r
  la_data_in[9] (net)                                    2   0.2514 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4739 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6013   2.9325   0.9500  -0.3490  -0.2218 &   3.2521 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1024   0.9500            0.0634 &   3.3155 r
  mprj/buf_i[137] (net)                                  2   0.0161 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1024   0.9500   0.0000   0.0005 &   3.3160 r
  data arrival time                                                                                                  3.3160

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8024   1.0500   0.0000   3.9449 &   5.0064 r
  clock reconvergence pessimism                                                                           0.0000     5.0064
  clock uncertainty                                                                                       0.1000     5.1064
  library hold time                                                                     1.0000            0.1196     5.2260
  data required time                                                                                                 5.2260
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2260
  data arrival time                                                                                                 -3.3160
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2384 
  total derate : arrival time                                                                             0.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2668 

  slack (with derating applied) (VIOLATED)                                                               -1.9100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6432 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             1.6340                     0.8210 &   2.8210 f
  la_oenb[46] (net)                                      2   0.2359 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8210 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2111   1.6340   0.9500  -0.1095   0.0530 &   2.8740 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1375   0.9500            0.4649 &   3.3389 f
  mprj/buf_i[110] (net)                                  2   0.0646 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0923   0.1385   0.9500  -0.0469  -0.0429 &   3.2959 f
  data arrival time                                                                                                  3.2959

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8033   1.0500   0.0000   3.8846 &   4.9461 r
  clock reconvergence pessimism                                                                           0.0000     4.9461
  clock uncertainty                                                                                       0.1000     5.0461
  library hold time                                                                     1.0000            0.1492     5.1954
  data required time                                                                                                 5.1954
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1954
  data arrival time                                                                                                 -3.2959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8994

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2355 
  total derate : arrival time                                                                             0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2770 

  slack (with derating applied) (VIOLATED)                                                               -1.8994 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6224 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[27] (in)                                                               3.1809                     1.5873 &   3.5873 r
  io_in[27] (net)                                        2   0.2768 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5873 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5003   3.2080   0.9500  -0.3080  -0.1528 &   3.4346 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1428   0.9500            0.0788 &   3.5134 r
  mprj/buf_i[219] (net)                                  2   0.0466 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1432   0.9500   0.0000   0.0045 &   3.5179 r
  data arrival time                                                                                                  3.5179

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8126   1.0500   0.0000   4.1376 &   5.1991 r
  clock reconvergence pessimism                                                                           0.0000     5.1991
  clock uncertainty                                                                                       0.1000     5.2991
  library hold time                                                                     1.0000            0.1158     5.4149
  data required time                                                                                                 5.4149
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4149
  data arrival time                                                                                                 -3.5179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8970

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2476 
  total derate : arrival time                                                                             0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2763 

  slack (with derating applied) (VIOLATED)                                                               -1.8970 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6207 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[2] (in)                                                              3.9554                     1.9772 &   3.9772 r
  la_oenb[2] (net)                                       2   0.3450 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9772 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1745   3.9868   0.9500  -1.2990  -1.1536 &   2.8236 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1095   0.9500            0.0076 &   2.8312 r
  mprj/buf_i[66] (net)                                   2   0.0099 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0093   0.1095   0.9500  -0.0038  -0.0037 &   2.8276 r
  data arrival time                                                                                                  2.8276

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7638   1.0500   0.0000   3.4389 &   4.5004 r
  clock reconvergence pessimism                                                                           0.0000     4.5004
  clock uncertainty                                                                                       0.1000     4.6004
  library hold time                                                                     1.0000            0.1177     4.7181
  data required time                                                                                                 4.7181
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7181
  data arrival time                                                                                                 -2.8276
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2143 
  total derate : arrival time                                                                             0.0766 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2909 

  slack (with derating applied) (VIOLATED)                                                               -1.8906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5996 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[8] (in)                                                              2.6867                     1.3529 &   3.3529 r
  la_oenb[8] (net)                                       2   0.2346 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.3529 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3573   2.7071   0.9500  -0.2114  -0.0838 &   3.2692 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0957   0.9500            0.0704 &   3.3396 r
  mprj/buf_i[72] (net)                                   2   0.0131 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0111   0.0957   0.9500  -0.0033  -0.0030 &   3.3366 r
  data arrival time                                                                                                  3.3366

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8024   1.0500   0.0000   3.9446 &   5.0062 r
  clock reconvergence pessimism                                                                           0.0000     5.0062
  clock uncertainty                                                                                       0.1000     5.1062
  library hold time                                                                     1.0000            0.1209     5.2271
  data required time                                                                                                 5.2271
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2271
  data arrival time                                                                                                 -3.3366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8905

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2384 
  total derate : arrival time                                                                             0.0217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2601 

  slack (with derating applied) (VIOLATED)                                                               -1.8905 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6303 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             1.6150                     0.8144 &   2.8144 f
  la_oenb[59] (net)                                      2   0.2332 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8144 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1126   1.6150   0.9500  -0.0121   0.1526 &   2.9669 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1643   0.9500            0.4790 &   3.4459 f
  mprj/buf_i[123] (net)                                  2   0.0961 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1276   0.1658   0.9500  -0.0672  -0.0577 &   3.3882 f
  data arrival time                                                                                                  3.3882

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8024   1.0500   0.0000   3.9448 &   5.0064 r
  clock reconvergence pessimism                                                                           0.0000     5.0064
  clock uncertainty                                                                                       0.1000     5.1064
  library hold time                                                                     1.0000            0.1410     5.2474
  data required time                                                                                                 5.2474
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2474
  data arrival time                                                                                                 -3.3882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8592

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2384 
  total derate : arrival time                                                                             0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2769 

  slack (with derating applied) (VIOLATED)                                                               -1.8592 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5822 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[54] (in)                                                          1.5462                     0.7534 &   2.7534 f
  la_data_in[54] (net)                                   2   0.2160 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7534 f
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5736   0.9500   0.0000   0.1536 &   2.9070 f
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1406   0.9500            0.4561 &   3.3630 f
  mprj/buf_i[182] (net)                                  2   0.0678 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0742   0.1419   0.9500  -0.0319  -0.0251 &   3.3379 f
  data arrival time                                                                                                  3.3379

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8033   1.0500   0.0000   3.8823 &   4.9438 r
  clock reconvergence pessimism                                                                           0.0000     4.9438
  clock uncertainty                                                                                       0.1000     5.0438
  library hold time                                                                     1.0000            0.1482     5.1920
  data required time                                                                                                 5.1920
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1920
  data arrival time                                                                                                 -3.3379
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2354 
  total derate : arrival time                                                                             0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2695 

  slack (with derating applied) (VIOLATED)                                                               -1.8541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5846 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[24] (in)                                                               1.6395                     0.8252 &   2.8252 f
  io_in[24] (net)                                        2   0.2369 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8252 f
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6395   0.9500   0.0000   0.1721 &   2.9973 f
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1229   0.9500            0.4499 &   3.4472 f
  mprj/buf_i[216] (net)                                  2   0.0446 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1244   0.9500   0.0000   0.0065 &   3.4538 f
  data arrival time                                                                                                  3.4538

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8076   1.0500   0.0000   3.9877 &   5.0492 r
  clock reconvergence pessimism                                                                           0.0000     5.0492
  clock uncertainty                                                                                       0.1000     5.1492
  library hold time                                                                     1.0000            0.1535     5.3027
  data required time                                                                                                 5.3027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3027
  data arrival time                                                                                                 -3.4538
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8490

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2404 
  total derate : arrival time                                                                             0.0331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2735 

  slack (with derating applied) (VIOLATED)                                                               -1.8490 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5755 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          3.8804                     1.9605 &   3.9605 r
  la_data_in[15] (net)                                   2   0.3395 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9605 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3163   3.9044   0.9500  -0.7534  -0.6071 &   3.3533 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1312   0.9500            0.0334 &   3.3867 r
  mprj/buf_i[143] (net)                                  2   0.0300 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0286   0.1313   0.9500  -0.0148  -0.0143 &   3.3724 r
  data arrival time                                                                                                  3.3724

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8026   1.0500   0.0000   3.9401 &   5.0016 r
  clock reconvergence pessimism                                                                           0.0000     5.0016
  clock uncertainty                                                                                       0.1000     5.1016
  library hold time                                                                     1.0000            0.1165     5.2180
  data required time                                                                                                 5.2180
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2180
  data arrival time                                                                                                 -3.3724
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8457

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2382 
  total derate : arrival time                                                                             0.0499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2881 

  slack (with derating applied) (VIOLATED)                                                               -1.8457 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5576 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             1.6056                     0.7734 &   2.7734 f
  la_oenb[45] (net)                                      2   0.2234 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7734 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0212   1.6372   0.9500  -0.0075   0.1555 &   2.9288 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1127   0.9500            0.4427 &   3.3716 f
  mprj/buf_i[109] (net)                                  2   0.0353 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0136   0.1130   0.9500  -0.0015   0.0014 &   3.3730 f
  data arrival time                                                                                                  3.3730

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8033   1.0500   0.0000   3.8961 &   4.9576 r
  clock reconvergence pessimism                                                                           0.0000     4.9576
  clock uncertainty                                                                                       0.1000     5.0576
  library hold time                                                                     1.0000            0.1570     5.2146
  data required time                                                                                                 5.2146
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2146
  data arrival time                                                                                                 -3.3730
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2361 
  total derate : arrival time                                                                             0.0325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2686 

  slack (with derating applied) (VIOLATED)                                                               -1.8416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5730 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[55] (in)                                                          1.8442                     0.9225 &   2.9225 f
  la_data_in[55] (net)                                   2   0.2662 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9225 f
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4460   1.8442   0.9500  -0.2539  -0.0711 &   2.8514 f
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1402   0.9500            0.4945 &   3.3459 f
  mprj/buf_i[183] (net)                                  2   0.0583 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0141   0.1416   0.9500  -0.0017   0.0057 &   3.3516 f
  data arrival time                                                                                                  3.3516

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8034   1.0500   0.0000   3.8767 &   4.9382 r
  clock reconvergence pessimism                                                                           0.0000     4.9382
  clock uncertainty                                                                                       0.1000     5.0382
  library hold time                                                                     1.0000            0.1483     5.1865
  data required time                                                                                                 5.1865
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1865
  data arrival time                                                                                                 -3.3516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8349

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2352 
  total derate : arrival time                                                                             0.0495 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2846 

  slack (with derating applied) (VIOLATED)                                                               -1.8349 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5503 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[33] (in)                                                               5.3206                     2.4324 &   4.4324 r
  io_in[33] (net)                                        2   0.4507 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4324 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2128   5.4277   0.9500  -1.2006  -0.7273 &   3.7051 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1741   0.9500           -0.0225 &   3.6826 r
  mprj/buf_i[225] (net)                                  2   0.0445 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1749   0.9500   0.0000   0.0061 &   3.6888 r
  data arrival time                                                                                                  3.6888

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8139   1.0500   0.0000   4.2466 &   5.3082 r
  clock reconvergence pessimism                                                                           0.0000     5.3082
  clock uncertainty                                                                                       0.1000     5.4082
  library hold time                                                                     1.0000            0.1140     5.5221
  data required time                                                                                                 5.5221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5221
  data arrival time                                                                                                 -3.6888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2528 
  total derate : arrival time                                                                             0.0895 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3423 

  slack (with derating applied) (VIOLATED)                                                               -1.8334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4911 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             3.8846                     1.9720 &   3.9720 r
  la_oenb[16] (net)                                      2   0.3410 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9720 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2470   3.9052   0.9500  -0.7331  -0.5938 &   3.3782 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1145   0.9500            0.0179 &   3.3961 r
  mprj/buf_i[80] (net)                                   2   0.0145 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0069   0.1145   0.9500  -0.0029  -0.0025 &   3.3937 r
  data arrival time                                                                                                  3.3937

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.8024   1.0500   0.0000   3.9447 &   5.0063 r
  clock reconvergence pessimism                                                                           0.0000     5.0063
  clock uncertainty                                                                                       0.1000     5.1063
  library hold time                                                                     1.0000            0.1174     5.2237
  data required time                                                                                                 5.2237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2237
  data arrival time                                                                                                 -3.3937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8300

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2384 
  total derate : arrival time                                                                             0.0470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2854 

  slack (with derating applied) (VIOLATED)                                                               -1.8300 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5446 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          1.6972                     0.8476 &   2.8476 f
  la_data_in[61] (net)                                   2   0.2448 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8476 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1318   1.6972   0.9500  -0.0454   0.1371 &   2.9847 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1342   0.9500            0.4679 &   3.4525 f
  mprj/buf_i[189] (net)                                  2   0.0551 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1355   0.9500   0.0000   0.0077 &   3.4602 f
  data arrival time                                                                                                  3.4602

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8024   1.0500   0.0000   3.9453 &   5.0069 r
  clock reconvergence pessimism                                                                           0.0000     5.0069
  clock uncertainty                                                                                       0.1000     5.1069
  library hold time                                                                     1.0000            0.1502     5.2570
  data required time                                                                                                 5.2570
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2570
  data arrival time                                                                                                 -3.4602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2384 
  total derate : arrival time                                                                             0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2754 

  slack (with derating applied) (VIOLATED)                                                               -1.7968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5214 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             1.6209                     0.8199 &   2.8199 f
  la_oenb[53] (net)                                      2   0.2344 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8199 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0609   1.6209   0.9500  -0.0334   0.1275 &   2.9473 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1384   0.9500            0.4623 &   3.4097 f
  mprj/buf_i[117] (net)                                  2   0.0646 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0552   0.1393   0.9500  -0.0173  -0.0109 &   3.3987 f
  data arrival time                                                                                                  3.3987

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8033   1.0500   0.0000   3.8835 &   4.9451 r
  clock reconvergence pessimism                                                                           0.0000     4.9451
  clock uncertainty                                                                                       0.1000     5.0451
  library hold time                                                                     1.0000            0.1490     5.1941
  data required time                                                                                                 5.1941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1941
  data arrival time                                                                                                 -3.3987
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2355 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2713 

  slack (with derating applied) (VIOLATED)                                                               -1.7953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5240 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          1.6092                     0.7787 &   2.7787 f
  la_data_in[56] (net)                                   2   0.2244 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7787 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6405   0.9500   0.0000   0.1666 &   2.9453 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1254   0.9500            0.4520 &   3.3973 f
  mprj/buf_i[184] (net)                                  2   0.0470 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0158   0.1270   0.9500  -0.0015   0.0053 &   3.4026 f
  data arrival time                                                                                                  3.4026

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8032   1.0500   0.0000   3.8694 &   4.9310 r
  clock reconvergence pessimism                                                                           0.0000     4.9310
  clock uncertainty                                                                                       0.1000     5.0310
  library hold time                                                                     1.0000            0.1527     5.1837
  data required time                                                                                                 5.1837
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1837
  data arrival time                                                                                                 -3.4026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7811

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2348 
  total derate : arrival time                                                                             0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2678 

  slack (with derating applied) (VIOLATED)                                                               -1.7811 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5133 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[18] (in)                                                          2.7573                     1.4089 &   3.4089 r
  la_data_in[18] (net)                                   2   0.2408 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4089 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1008   2.7714   0.9500  -0.6210  -0.5272 &   2.8817 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0922   0.9500            0.0631 &   2.9448 r
  mprj/buf_i[146] (net)                                  2   0.0098 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0036   0.0922   0.9500  -0.0003   0.0000 &   2.9448 r
  data arrival time                                                                                                  2.9448

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7636   1.0500   0.0000   3.4327 &   4.4942 r
  clock reconvergence pessimism                                                                           0.0000     4.4942
  clock uncertainty                                                                                       0.1000     4.5942
  library hold time                                                                     1.0000            0.1213     4.7156
  data required time                                                                                                 4.7156
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7156
  data arrival time                                                                                                 -2.9448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7707

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2140 
  total derate : arrival time                                                                             0.0410 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2550 

  slack (with derating applied) (VIOLATED)                                                               -1.7707 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5158 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             1.6478                     0.8217 &   2.8217 f
  la_oenb[54] (net)                                      2   0.2374 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8217 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0394   1.6478   0.9500  -0.0203   0.1552 &   2.9769 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1254   0.9500            0.4547 &   3.4316 f
  mprj/buf_i[118] (net)                                  2   0.0482 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0347   0.1265   0.9500  -0.0036   0.0022 &   3.4338 f
  data arrival time                                                                                                  3.4338

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8034   1.0500   0.0000   3.8765 &   4.9380 r
  clock reconvergence pessimism                                                                           0.0000     4.9380
  clock uncertainty                                                                                       0.1000     5.0380
  library hold time                                                                     1.0000            0.1529     5.1909
  data required time                                                                                                 5.1909
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1909
  data arrival time                                                                                                 -3.4338
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2351 
  total derate : arrival time                                                                             0.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2699 

  slack (with derating applied) (VIOLATED)                                                               -1.7571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4873 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[35] (in)                                                               5.3348                     2.4455 &   4.4455 r
  io_in[35] (net)                                        2   0.4523 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4455 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3615   5.4553   0.9500  -1.2510  -0.7676 &   3.6779 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2186   0.9500            0.0086 &   3.6864 r
  mprj/buf_i[227] (net)                                  2   0.0730 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0341   0.2207   0.9500  -0.0197  -0.0083 &   3.6781 r
  data arrival time                                                                                                  3.6781

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8129   1.0500   0.0000   4.1496 &   5.2111 r
  clock reconvergence pessimism                                                                           0.0000     5.2111
  clock uncertainty                                                                                       0.1000     5.3111
  library hold time                                                                     1.0000            0.1114     5.4225
  data required time                                                                                                 5.4225
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4225
  data arrival time                                                                                                 -3.6781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2481 
  total derate : arrival time                                                                             0.0934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3415 

  slack (with derating applied) (VIOLATED)                                                               -1.7444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4029 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[59] (in)                                                          1.6573                     0.7981 &   2.7981 f
  la_data_in[59] (net)                                   2   0.2308 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7981 f
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6917   0.9500   0.0000   0.1758 &   2.9739 f
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1562   0.9500            0.4846 &   3.4585 f
  mprj/buf_i[187] (net)                                  2   0.0838 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0963   0.1576   0.9500  -0.0461  -0.0376 &   3.4208 f
  data arrival time                                                                                                  3.4208

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8023   1.0500   0.0000   3.8490 &   4.9105 r
  clock reconvergence pessimism                                                                           0.0000     4.9105
  clock uncertainty                                                                                       0.1000     5.0105
  library hold time                                                                     1.0000            0.1435     5.1540
  data required time                                                                                                 5.1540
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1540
  data arrival time                                                                                                 -3.4208
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7332

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2338 
  total derate : arrival time                                                                             0.0376 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2715 

  slack (with derating applied) (VIOLATED)                                                               -1.7332 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4617 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           3.9508                     1.9333 &   3.9333 r
  la_data_in[8] (net)                                    2   0.3418 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9333 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8987   3.9826   0.9500  -0.9985  -0.7968 &   3.1365 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1068   0.9500            0.0050 &   3.1415 r
  mprj/buf_i[136] (net)                                  1   0.0080 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0296   0.1068   0.9500  -0.0138  -0.0142 &   3.1273 r
  data arrival time                                                                                                  3.1273

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7806   1.0500   0.0000   3.5638 &   4.6253 r
  clock reconvergence pessimism                                                                           0.0000     4.6253
  clock uncertainty                                                                                       0.1000     4.7253
  library hold time                                                                     1.0000            0.1183     4.8436
  data required time                                                                                                 4.8436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8436
  data arrival time                                                                                                 -3.1273
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2203 
  total derate : arrival time                                                                             0.0641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2844 

  slack (with derating applied) (VIOLATED)                                                               -1.7162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4318 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[57] (in)                                                          1.6463                     0.8320 &   2.8320 f
  la_data_in[57] (net)                                   2   0.2381 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8320 f
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1283   1.6463   0.9500  -0.0372   0.1293 &   2.9613 f
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1293   0.9500            0.4563 &   3.4176 f
  mprj/buf_i[185] (net)                                  2   0.0511 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1304   0.9500   0.0000   0.0072 &   3.4248 f
  data arrival time                                                                                                  3.4248

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8005   1.0500   0.0000   3.8123 &   4.8738 r
  clock reconvergence pessimism                                                                           0.0000     4.8738
  clock uncertainty                                                                                       0.1000     4.9738
  library hold time                                                                     1.0000            0.1517     5.1255
  data required time                                                                                                 5.1255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1255
  data arrival time                                                                                                 -3.4248
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2321 
  total derate : arrival time                                                                             0.0351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2672 

  slack (with derating applied) (VIOLATED)                                                               -1.7007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4335 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              1.4846                     0.7431 &   2.7431 f
  la_oenb[3] (net)                                       2   0.2092 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.7431 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2827   1.5031   0.9500  -0.1724  -0.0549 &   2.6882 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0821   0.9500            0.3976 &   3.0858 f
  mprj/buf_i[67] (net)                                   1   0.0079 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0821   0.9500   0.0000   0.0003 &   3.0861 f
  data arrival time                                                                                                  3.0861

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7638   1.0500   0.0000   3.4383 &   4.4999 r
  clock reconvergence pessimism                                                                           0.0000     4.4999
  clock uncertainty                                                                                       0.1000     4.5999
  library hold time                                                                     1.0000            0.1641     4.7640
  data required time                                                                                                 4.7640
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7640
  data arrival time                                                                                                 -3.0861
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2143 
  total derate : arrival time                                                                             0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2505 

  slack (with derating applied) (VIOLATED)                                                               -1.6779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4274 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             2.9119                     1.4826 &   3.4826 r
  la_oenb[10] (net)                                      2   0.2521 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.4826 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0608   2.9263   0.9500  -0.6030  -0.4986 &   2.9840 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1063   0.9500            0.0672 &   3.0512 r
  mprj/buf_i[74] (net)                                   2   0.0200 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0044   0.1064   0.9500  -0.0004   0.0004 &   3.0516 r
  data arrival time                                                                                                  3.0516

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7637   1.0500   0.0000   3.4360 &   4.4976 r
  clock reconvergence pessimism                                                                           0.0000     4.4976
  clock uncertainty                                                                                       0.1000     4.5976
  library hold time                                                                     1.0000            0.1184     4.7160
  data required time                                                                                                 4.7160
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7160
  data arrival time                                                                                                 -3.0516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2142 
  total derate : arrival time                                                                             0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2550 

  slack (with derating applied) (VIOLATED)                                                               -1.6643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4093 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[9] (in)                                                              4.0573                     2.0411 &   4.0411 r
  la_oenb[9] (net)                                       2   0.3546 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.0411 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8874   4.0851   0.9500  -1.0943  -0.9457 &   3.0954 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1199   0.9500            0.0125 &   3.1079 r
  mprj/buf_i[73] (net)                                   2   0.0171 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0055   0.1199   0.9500  -0.0022  -0.0017 &   3.1062 r
  data arrival time                                                                                                  3.1062

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7636   1.0500   0.0000   3.4326 &   4.4942 r
  clock reconvergence pessimism                                                                           0.0000     4.4942
  clock uncertainty                                                                                       0.1000     4.5942
  library hold time                                                                     1.0000            0.1171     4.7113
  data required time                                                                                                 4.7113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7113
  data arrival time                                                                                                 -3.1062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2140 
  total derate : arrival time                                                                             0.0662 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2802 

  slack (with derating applied) (VIOLATED)                                                               -1.6050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3248 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          1.5649                     0.7635 &   2.7635 f
  la_data_in[11] (net)                                   2   0.2186 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7635 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2978   1.5922   0.9500  -0.1625  -0.0269 &   2.7366 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0928   0.9500            0.4196 &   3.1562 f
  mprj/buf_i[139] (net)                                  2   0.0154 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0928   0.9500   0.0000   0.0006 &   3.1568 f
  data arrival time                                                                                                  3.1568

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7638   1.0500   0.0000   3.4365 &   4.4980 r
  clock reconvergence pessimism                                                                           0.0000     4.4980
  clock uncertainty                                                                                       0.1000     4.5980
  library hold time                                                                     1.0000            0.1622     4.7602
  data required time                                                                                                 4.7602
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7602
  data arrival time                                                                                                 -3.1568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6034

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2142 
  total derate : arrival time                                                                             0.0378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2520 

  slack (with derating applied) (VIOLATED)                                                               -1.6034 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3514 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[18] (in)                                                             1.5290                     0.7637 &   2.7637 f
  la_oenb[18] (net)                                      2   0.2151 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7637 f
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.5477   0.9500   0.0000   0.1225 &   2.8862 f
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0945   0.9500            0.4153 &   3.3015 f
  mprj/buf_i[82] (net)                                   2   0.0187 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0265   0.0945   0.9500  -0.0025  -0.0020 &   3.2995 f
  data arrival time                                                                                                  3.2995

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7813   1.0500   0.0000   3.5703 &   4.6318 r
  clock reconvergence pessimism                                                                           0.0000     4.6318
  clock uncertainty                                                                                       0.1000     4.7318
  library hold time                                                                     1.0000            0.1619     4.8937
  data required time                                                                                                 4.8937
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8937
  data arrival time                                                                                                 -3.2995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2206 
  total derate : arrival time                                                                             0.0285 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2490 

  slack (with derating applied) (VIOLATED)                                                               -1.5942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3452 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           1.7559                     0.8827 &   2.8827 f
  la_data_in[2] (net)                                    2   0.2535 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8827 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4689   1.7559   0.9500  -0.2731  -0.1157 &   2.7670 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0913   0.9500            0.4406 &   3.2076 f
  mprj/buf_i[130] (net)                                  2   0.0110 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0913   0.9500   0.0000   0.0004 &   3.2080 f
  data arrival time                                                                                                  3.2080

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7638   1.0500   0.0000   3.4392 &   4.5007 r
  clock reconvergence pessimism                                                                           0.0000     4.5007
  clock uncertainty                                                                                       0.1000     4.6007
  library hold time                                                                     1.0000            0.1624     4.7631
  data required time                                                                                                 4.7631
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7631
  data arrival time                                                                                                 -3.2080
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2143 
  total derate : arrival time                                                                             0.0459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2602 

  slack (with derating applied) (VIOLATED)                                                               -1.5551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2950 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[4] (in)                                                           3.3692                     1.6415 &   3.6415 r
  la_data_in[4] (net)                                    2   0.2904 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6415 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2571   3.3984   0.9500  -0.6817  -0.4938 &   3.1478 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0981   0.9500            0.0313 &   3.1791 r
  mprj/buf_i[132] (net)                                  1   0.0076 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0288   0.0981   0.9500  -0.0130  -0.0134 &   3.1656 r
  data arrival time                                                                                                  3.1656

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7638   1.0500   0.0000   3.4384 &   4.4999 r
  clock reconvergence pessimism                                                                           0.0000     4.4999
  clock uncertainty                                                                                       0.1000     4.5999
  library hold time                                                                     1.0000            0.1206     4.7204
  data required time                                                                                                 4.7204
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7204
  data arrival time                                                                                                 -3.1656
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2143 
  total derate : arrival time                                                                             0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2624 

  slack (with derating applied) (VIOLATED)                                                               -1.5548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2924 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             1.8644                     0.9138 &   2.9138 f
  la_oenb[57] (net)                                      2   0.2612 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9138 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2839   1.9014   0.9500  -0.1682   0.0072 &   2.9210 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1486   0.9500            0.5081 &   3.4291 f
  mprj/buf_i[121] (net)                                  2   0.0660 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0596   0.1497   0.9500  -0.0079   0.0010 &   3.4301 f
  data arrival time                                                                                                  3.4301

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7876   1.0500   0.0000   3.6328 &   4.6944 r
  clock reconvergence pessimism                                                                           0.0000     4.6944
  clock uncertainty                                                                                       0.1000     4.7944
  library hold time                                                                     1.0000            0.1459     4.9402
  data required time                                                                                                 4.9402
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9402
  data arrival time                                                                                                 -3.4301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2235 
  total derate : arrival time                                                                             0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2693 

  slack (with derating applied) (VIOLATED)                                                               -1.5101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2408 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[37] (in)                                                               6.4033                     2.8711 &   4.8711 r
  io_in[37] (net)                                        2   0.5400 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.8711 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2847   6.5834   0.9500  -1.7085  -1.0605 &   3.8106 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2322   0.9500           -0.0445 &   3.7661 r
  mprj/buf_i[229] (net)                                  2   0.0746 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2346   0.9500   0.0000   0.0148 &   3.7809 r
  data arrival time                                                                                                  3.7809

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8077   1.0500   0.0000   3.9822 &   5.0438 r
  clock reconvergence pessimism                                                                           0.0000     5.0438
  clock uncertainty                                                                                       0.1000     5.1438
  library hold time                                                                     1.0000            0.1114     5.2552
  data required time                                                                                                 5.2552
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2552
  data arrival time                                                                                                 -3.7809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2402 
  total derate : arrival time                                                                             0.1269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3671 

  slack (with derating applied) (VIOLATED)                                                               -1.4743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1072 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[60] (in)                                                          1.8681                     0.9324 &   2.9324 f
  la_data_in[60] (net)                                   2   0.2695 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9324 f
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3699   1.8681   0.9500  -0.2037  -0.0131 &   2.9193 f
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1671   0.9500            0.5170 &   3.4363 f
  mprj/buf_i[188] (net)                                  2   0.0905 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0742   0.1688   0.9500  -0.0368  -0.0261 &   3.4102 f
  data arrival time                                                                                                  3.4102

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7813   1.0500   0.0000   3.5703 &   4.6318 r
  clock reconvergence pessimism                                                                           0.0000     4.6318
  clock uncertainty                                                                                       0.1000     4.7318
  library hold time                                                                     1.0000            0.1401     4.8719
  data required time                                                                                                 4.8719
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8719
  data arrival time                                                                                                 -3.4102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4617

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2206 
  total derate : arrival time                                                                             0.0505 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2710 

  slack (with derating applied) (VIOLATED)                                                               -1.4617 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1907 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               2.8620                     1.3237 &   3.3237 f
  io_in[34] (net)                                        2   0.4119 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3237 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7428   2.8620   0.9500  -0.4241   0.0141 &   3.3378 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1765   0.9500            0.6557 &   3.9935 f
  mprj/buf_i[226] (net)                                  2   0.0685 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1788   0.9500   0.0000   0.0123 &   4.0058 f
  data arrival time                                                                                                  4.0058

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8129   1.0500   0.0000   4.1521 &   5.2136 r
  clock reconvergence pessimism                                                                           0.0000     5.2136
  clock uncertainty                                                                                       0.1000     5.3136
  library hold time                                                                     1.0000            0.1370     5.4507
  data required time                                                                                                 5.4507
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4507
  data arrival time                                                                                                 -4.0058
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4449

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2483 
  total derate : arrival time                                                                             0.0805 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3288 

  slack (with derating applied) (VIOLATED)                                                               -1.4449 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1161 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[6] (in)                                                              2.6908                     1.3664 &   3.3664 r
  la_oenb[6] (net)                                       2   0.2354 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.3664 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7492   2.7087   0.9500  -0.4115  -0.2983 &   3.0681 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0864   0.9500            0.0611 &   3.1292 r
  mprj/buf_i[70] (net)                                   1   0.0061 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0864   0.9500   0.0000   0.0002 &   3.1294 r
  data arrival time                                                                                                  3.1294

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7396   1.0500   0.0000   3.2683 &   4.3298 r
  clock reconvergence pessimism                                                                           0.0000     4.3298
  clock uncertainty                                                                                       0.1000     4.4298
  library hold time                                                                     1.0000            0.1221     4.5519
  data required time                                                                                                 4.5519
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5519
  data arrival time                                                                                                 -3.1294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4225

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2062 
  total derate : arrival time                                                                             0.0308 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2370 

  slack (with derating applied) (VIOLATED)                                                               -1.4225 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1855 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             1.5987                     0.8046 &   2.8046 f
  la_oenb[17] (net)                                      2   0.2257 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8046 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6172   0.9500   0.0000   0.1255 &   2.9301 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0868   0.9500            0.4175 &   3.3476 f
  mprj/buf_i[81] (net)                                   2   0.0097 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0034   0.0868   0.9500  -0.0003   0.0000 &   3.3476 f
  data arrival time                                                                                                  3.3476

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7636   1.0500   0.0000   3.4329 &   4.4944 r
  clock reconvergence pessimism                                                                           0.0000     4.4944
  clock uncertainty                                                                                       0.1000     4.5944
  library hold time                                                                     1.0000            0.1633     4.7577
  data required time                                                                                                 4.7577
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7577
  data arrival time                                                                                                 -3.3476
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2140 
  total derate : arrival time                                                                             0.0286 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2426 

  slack (with derating applied) (VIOLATED)                                                               -1.4101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1674 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[61] (in)                                                             3.7076                     1.8741 &   3.8741 r
  la_oenb[61] (net)                                      2   0.3246 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8741 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2807   3.7323   0.9500  -0.7978  -0.6372 &   3.2370 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1933   0.9500            0.0785 &   3.3154 r
  mprj/buf_i[125] (net)                                  2   0.0725 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1948   0.9500   0.0000   0.0132 &   3.3286 r
  data arrival time                                                                                                  3.3286

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7638   1.0500   0.0000   3.4365 &   4.4980 r
  clock reconvergence pessimism                                                                           0.0000     4.4980
  clock uncertainty                                                                                       0.1000     4.5980
  library hold time                                                                     1.0000            0.1129     4.7109
  data required time                                                                                                 4.7109
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7109
  data arrival time                                                                                                 -3.3286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2142 
  total derate : arrival time                                                                             0.0553 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2695 

  slack (with derating applied) (VIOLATED)                                                               -1.3822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1128 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           1.5992                     0.7803 &   2.7803 f
  la_data_in[7] (net)                                    2   0.2234 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7803 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0818   1.6249   0.9500  -0.0525   0.0949 &   2.8752 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0858   0.9500            0.4177 &   3.2929 f
  mprj/buf_i[135] (net)                                  1   0.0089 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0858   0.9500   0.0000   0.0003 &   3.2932 f
  data arrival time                                                                                                  3.2932

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7517   1.0500   0.0000   3.3447 &   4.4062 r
  clock reconvergence pessimism                                                                           0.0000     4.4062
  clock uncertainty                                                                                       0.1000     4.5062
  library hold time                                                                     1.0000            0.1634     4.6697
  data required time                                                                                                 4.6697
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6697
  data arrival time                                                                                                 -3.2932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3765

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2098 
  total derate : arrival time                                                                             0.0325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2423 

  slack (with derating applied) (VIOLATED)                                                               -1.3765 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1341 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          1.9181                     0.9603 &   2.9603 f
  la_data_in[62] (net)                                   2   0.2771 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9603 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4960   1.9181   0.9500  -0.2767  -0.0847 &   2.8757 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1784   0.9500            0.5330 &   3.4087 f
  mprj/buf_i[190] (net)                                  2   0.1037 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1165   0.1810   0.9500  -0.0614  -0.0489 &   3.3597 f
  data arrival time                                                                                                  3.3597

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7637   1.0500   0.0000   3.4361 &   4.4976 r
  clock reconvergence pessimism                                                                           0.0000     4.4976
  clock uncertainty                                                                                       0.1000     4.5976
  library hold time                                                                     1.0000            0.1364     4.7340
  data required time                                                                                                 4.7340
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7340
  data arrival time                                                                                                 -3.3597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2142 
  total derate : arrival time                                                                             0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2708 

  slack (with derating applied) (VIOLATED)                                                               -1.3742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1034 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          1.8333                     0.9236 &   2.9236 f
  la_data_in[58] (net)                                   2   0.2651 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9236 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0830   1.8333   0.9500  -0.0469   0.1415 &   3.0652 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1495   0.9500            0.4992 &   3.5644 f
  mprj/buf_i[186] (net)                                  2   0.0697 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0544   0.1508   0.9500  -0.0055   0.0041 &   3.5684 f
  data arrival time                                                                                                  3.5684

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7869   1.0500   0.0000   3.6259 &   4.6874 r
  clock reconvergence pessimism                                                                           0.0000     4.6874
  clock uncertainty                                                                                       0.1000     4.7874
  library hold time                                                                     1.0000            0.1455     4.9330
  data required time                                                                                                 4.9330
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9330
  data arrival time                                                                                                 -3.5684
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2232 
  total derate : arrival time                                                                             0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2627 

  slack (with derating applied) (VIOLATED)                                                               -1.3645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1019 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              3.5620                     1.7926 &   3.7926 r
  la_oenb[7] (net)                                       2   0.3112 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.7926 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0050   3.5877   0.9500  -0.5702  -0.4129 &   3.3797 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1011   0.9500            0.0230 &   3.4027 r
  mprj/buf_i[71] (net)                                   1   0.0079 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1011   0.9500   0.0000   0.0003 &   3.4030 r
  data arrival time                                                                                                  3.4030

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7685   1.0500   0.0000   3.4635 &   4.5250 r
  clock reconvergence pessimism                                                                           0.0000     4.5250
  clock uncertainty                                                                                       0.1000     4.6250
  library hold time                                                                     1.0000            0.1200     4.7450
  data required time                                                                                                 4.7450
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7450
  data arrival time                                                                                                 -3.4030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2155 
  total derate : arrival time                                                                             0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2550 

  slack (with derating applied) (VIOLATED)                                                               -1.3420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0870 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          1.8007                     0.9021 &   2.9021 f
  la_data_in[63] (net)                                   2   0.2601 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9021 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3716   1.8007   0.9500  -0.2064  -0.0237 &   2.8784 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1832   0.9500            0.5188 &   3.3972 f
  mprj/buf_i[191] (net)                                  2   0.1133 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1358   0.1873   0.9500  -0.0715  -0.0560 &   3.3412 f
  data arrival time                                                                                                  3.3412

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7573   1.0500   0.0000   3.3826 &   4.4442 r
  clock reconvergence pessimism                                                                           0.0000     4.4442
  clock uncertainty                                                                                       0.1000     4.5442
  library hold time                                                                     1.0000            0.1345     4.6786
  data required time                                                                                                 4.6786
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6786
  data arrival time                                                                                                 -3.3412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2116 
  total derate : arrival time                                                                             0.0524 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2640 

  slack (with derating applied) (VIOLATED)                                                               -1.3374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0734 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             1.8704                     0.9328 &   2.9328 f
  la_oenb[62] (net)                                      2   0.2699 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9328 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4743   1.8704   0.9500  -0.2662  -0.0760 &   2.8569 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1642   0.9500            0.5143 &   3.3712 f
  mprj/buf_i[126] (net)                                  2   0.0858 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0689   0.1664   0.9500  -0.0188  -0.0056 &   3.3656 f
  data arrival time                                                                                                  3.3656

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7573   1.0500   0.0000   3.3826 &   4.4441 r
  clock reconvergence pessimism                                                                           0.0000     4.4441
  clock uncertainty                                                                                       0.1000     4.5441
  library hold time                                                                     1.0000            0.1408     4.6849
  data required time                                                                                                 4.6849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6849
  data arrival time                                                                                                 -3.3656
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2116 
  total derate : arrival time                                                                             0.0528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2644 

  slack (with derating applied) (VIOLATED)                                                               -1.3194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0550 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          3.6652                     1.8535 &   3.8535 r
  la_data_in[10] (net)                                   2   0.3207 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8535 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8557   3.6866   0.9500  -0.5107  -0.3626 &   3.4909 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1188   0.9500            0.0345 &   3.5254 r
  mprj/buf_i[138] (net)                                  2   0.0213 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0217   0.1188   0.9500  -0.0101  -0.0098 &   3.5156 r
  data arrival time                                                                                                  3.5156

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.7637   1.0500   0.0000   3.4355 &   4.4970 r
  clock reconvergence pessimism                                                                           0.0000     4.4970
  clock uncertainty                                                                                       0.1000     4.5970
  library hold time                                                                     1.0000            0.1172     4.7142
  data required time                                                                                                 4.7142
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7142
  data arrival time                                                                                                 -3.5156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1986

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2141 
  total derate : arrival time                                                                             0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2512 

  slack (with derating applied) (VIOLATED)                                                               -1.1986 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9474 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[16] (in)                                                               2.6823                     1.3710 &   3.3710 r
  io_in[16] (net)                                        2   0.2352 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3710 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6191   2.6949   0.9500  -0.3770  -0.2809 &   3.0900 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1384   0.9500            0.1021 &   3.1921 r
  mprj/buf_i[208] (net)                                  2   0.0487 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1390   0.9500   0.0000   0.0058 &   3.1979 r
  data arrival time                                                                                                  3.1979

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6752   1.0500   0.0000   3.1113 &   4.1728 r
  clock reconvergence pessimism                                                                           0.0000     4.1728
  clock uncertainty                                                                                       0.1000     4.2728
  library hold time                                                                     1.0000            0.1160     4.3888
  data required time                                                                                                 4.3888
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3888
  data arrival time                                                                                                 -3.1979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1987 
  total derate : arrival time                                                                             0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2293 

  slack (with derating applied) (VIOLATED)                                                               -1.1909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9616 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              4.1616                     2.1022 &   4.1022 r
  la_oenb[0] (net)                                       2   0.3644 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1022 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5554   4.1873   0.9500  -1.5038  -1.3726 &   2.7297 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1106   0.9500           -0.0038 &   2.7259 r
  mprj/buf_i[64] (net)                                   1   0.0087 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1106   0.9500   0.0000   0.0003 &   2.7262 r
  data arrival time                                                                                                  2.7262

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4009   1.0500   0.0000   2.5482 &   3.6098 r
  clock reconvergence pessimism                                                                           0.0000     3.6098
  clock uncertainty                                                                                       0.1000     3.7098
  library hold time                                                                     1.0000            0.1176     3.8274
  data required time                                                                                                 3.8274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8274
  data arrival time                                                                                                 -2.7262
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1012

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1719 
  total derate : arrival time                                                                             0.0862 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2581 

  slack (with derating applied) (VIOLATED)                                                               -1.1012 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8430 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[1] (in)                                                              3.9068                     1.9336 &   3.9336 r
  la_oenb[1] (net)                                       2   0.3396 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9336 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9239   3.9457   0.9500  -0.5233  -0.3228 &   3.6108 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1078   0.9500            0.0083 &   3.6191 r
  mprj/buf_i[65] (net)                                   2   0.0091 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1078   0.9500   0.0000   0.0003 &   3.6194 r
  data arrival time                                                                                                  3.6194

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.7638   1.0500   0.0000   3.4392 &   4.5008 r
  clock reconvergence pessimism                                                                           0.0000     4.5008
  clock uncertainty                                                                                       0.1000     4.6008
  library hold time                                                                     1.0000            0.1180     4.7188
  data required time                                                                                                 4.7188
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7188
  data arrival time                                                                                                 -3.6194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0993

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2143 
  total derate : arrival time                                                                             0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2529 

  slack (with derating applied) (VIOLATED)                                                               -1.0993 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8465 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[30] (in)                                                           3.2406                     1.5714 &   3.5714 r
  wbs_adr_i[30] (net)                                    2   0.2788 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5714 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0821   3.2704   0.9500  -0.6148  -0.4297 &   3.1416 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0948   0.9500            0.0357 &   3.1774 r
  mprj/buf_i[62] (net)                                   1   0.0065 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0126   0.0948   0.9500  -0.0055  -0.0055 &   3.1718 r
  data arrival time                                                                                                  3.1718

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.6225   1.0500   0.0000   2.9562 &   4.0177 r
  clock reconvergence pessimism                                                                           0.0000     4.0177
  clock uncertainty                                                                                       0.1000     4.1177
  library hold time                                                                     1.0000            0.1209     4.2387
  data required time                                                                                                 4.2387
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2387
  data arrival time                                                                                                 -3.1718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1913 
  total derate : arrival time                                                                             0.0443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2356 

  slack (with derating applied) (VIOLATED)                                                               -1.0668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8312 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           1.7336                     0.8382 &   2.8382 f
  wbs_dat_i[30] (net)                                    2   0.2416 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8382 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2994   1.7662   0.9500  -0.1786  -0.0150 &   2.8231 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0929   0.9500            0.4435 &   3.2666 f
  mprj/buf_i[30] (net)                                   2   0.0120 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0071   0.0929   0.9500  -0.0006  -0.0002 &   3.2664 f
  data arrival time                                                                                                  3.2664

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.6221   1.0500   0.0000   2.9548 &   4.0163 r
  clock reconvergence pessimism                                                                           0.0000     4.0163
  clock uncertainty                                                                                       0.1000     4.1163
  library hold time                                                                     1.0000            0.1622     4.2785
  data required time                                                                                                 4.2785
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2785
  data arrival time                                                                                                 -3.2664
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1913 
  total derate : arrival time                                                                             0.0414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2327 

  slack (with derating applied) (VIOLATED)                                                               -1.0121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7794 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               2.6095                     1.2314 &   3.2314 f
  io_in[36] (net)                                        2   0.3750 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2314 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.6095   0.9500   0.0000   0.4254 &   3.6568 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1662   0.9500            0.6163 &   4.2731 f
  mprj/buf_i[228] (net)                                  2   0.0659 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0138   0.1683   0.9500  -0.0011   0.0104 &   4.2835 f
  data arrival time                                                                                                  4.2835

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.8077   1.0500   0.0000   3.9826 &   5.0441 r
  clock reconvergence pessimism                                                                           0.0000     5.0441
  clock uncertainty                                                                                       0.1000     5.1441
  library hold time                                                                     1.0000            0.1402     5.2843
  data required time                                                                                                 5.2843
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2843
  data arrival time                                                                                                 -4.2835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2402 
  total derate : arrival time                                                                             0.0555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2957 

  slack (with derating applied) (VIOLATED)                                                               -1.0008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7051 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           1.7481                     0.8445 &   2.8445 f
  wbs_adr_i[31] (net)                                    2   0.2436 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8445 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3189   1.7813   0.9500  -0.1893  -0.0246 &   2.8199 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0966   0.9500            0.4490 &   3.2689 f
  mprj/buf_i[63] (net)                                   2   0.0150 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0269   0.0966   0.9500  -0.0025  -0.0021 &   3.2668 f
  data arrival time                                                                                                  3.2668

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.5992   1.0500   0.0000   2.9005 &   3.9621 r
  clock reconvergence pessimism                                                                           0.0000     3.9621
  clock uncertainty                                                                                       0.1000     4.0621
  library hold time                                                                     1.0000            0.1615     4.2235
  data required time                                                                                                 4.2235
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2235
  data arrival time                                                                                                 -3.2668
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1887 
  total derate : arrival time                                                                             0.0424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2311 

  slack (with derating applied) (VIOLATED)                                                               -0.9567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7256 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[6] (in)                                                           4.2765                     2.1613 &   4.1613 r
  la_data_in[6] (net)                                    2   0.3746 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1613 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0504   4.3030   0.9500  -1.3050  -1.1581 &   3.0032 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1081   0.9500           -0.0148 &   2.9884 r
  mprj/buf_i[134] (net)                                  1   0.0057 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1081   0.9500   0.0000   0.0002 &   2.9886 r
  data arrival time                                                                                                  2.9886

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4438   1.0500   0.0000   2.6139 &   3.6754 r
  clock reconvergence pessimism                                                                           0.0000     3.6754
  clock uncertainty                                                                                       0.1000     3.7754
  library hold time                                                                     1.0000            0.1179     3.8933
  data required time                                                                                                 3.8933
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8933
  data arrival time                                                                                                 -2.9886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9047

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1750 
  total derate : arrival time                                                                             0.0771 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2521 

  slack (with derating applied) (VIOLATED)                                                               -0.9047 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6525 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             1.8464                     0.9232 &   2.9232 f
  la_oenb[63] (net)                                      2   0.2666 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9232 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0963   1.8464   0.9500  -0.0543   0.1429 &   3.0660 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1608   0.9500            0.5078 &   3.5738 f
  mprj/buf_i[127] (net)                                  2   0.0819 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0636   0.1637   0.9500  -0.0111   0.0031 &   3.5769 f
  data arrival time                                                                                                  3.5769

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6753   1.0500   0.0000   3.1110 &   4.1726 r
  clock reconvergence pessimism                                                                           0.0000     4.1726
  clock uncertainty                                                                                       0.1000     4.2726
  library hold time                                                                     1.0000            0.1416     4.4142
  data required time                                                                                                 4.4142
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4142
  data arrival time                                                                                                 -3.5769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1987 
  total derate : arrival time                                                                             0.0413 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2400 

  slack (with derating applied) (VIOLATED)                                                               -0.8373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5973 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              1.7296                     0.8755 &   2.8755 f
  la_oenb[5] (net)                                       2   0.2502 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.8755 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4061   1.7296   0.9500  -0.2435  -0.0876 &   2.7880 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0865   0.9500            0.4326 &   3.2206 f
  mprj/buf_i[69] (net)                                   1   0.0076 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0028   0.0865   0.9500  -0.0002  -0.0001 &   3.2205 f
  data arrival time                                                                                                  3.2205

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4742   1.0500   0.0000   2.6615 &   3.7231 r
  clock reconvergence pessimism                                                                           0.0000     3.7231
  clock uncertainty                                                                                       0.1000     3.8231
  library hold time                                                                     1.0000            0.1633     3.9864
  data required time                                                                                                 3.9864
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9864
  data arrival time                                                                                                 -3.2205
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1773 
  total derate : arrival time                                                                             0.0438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2211 

  slack (with derating applied) (VIOLATED)                                                               -0.7659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5448 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           1.5477                     0.7552 &   2.7552 f
  la_data_in[5] (net)                                    2   0.2162 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7552 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1522   1.5726   0.9500  -0.0950   0.0461 &   2.8013 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0829   0.9500            0.4078 &   3.2091 f
  mprj/buf_i[133] (net)                                  1   0.0073 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0829   0.9500   0.0000   0.0002 &   3.2093 f
  data arrival time                                                                                                  3.2093

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4437   1.0500   0.0000   2.6140 &   3.6755 r
  clock reconvergence pessimism                                                                           0.0000     3.6755
  clock uncertainty                                                                                       0.1000     3.7755
  library hold time                                                                     1.0000            0.1640     3.9395
  data required time                                                                                                 3.9395
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9395
  data arrival time                                                                                                 -3.2093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1750 
  total derate : arrival time                                                                             0.0339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2089 

  slack (with derating applied) (VIOLATED)                                                               -0.7302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5213 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[1] (in)                                                           3.2272                     1.5779 &   3.5779 r
  la_data_in[1] (net)                                    2   0.2787 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5779 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2659   3.2530   0.9500  -0.6937  -0.5240 &   3.0539 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0967   0.9500            0.0387 &   3.0926 r
  mprj/buf_i[129] (net)                                  1   0.0081 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0967   0.9500   0.0000   0.0003 &   3.0929 r
  data arrival time                                                                                                  3.0929

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.3401   1.0500   0.0000   2.4663 &   3.5278 r
  clock reconvergence pessimism                                                                           0.0000     3.5278
  clock uncertainty                                                                                       0.1000     3.6278
  library hold time                                                                     1.0000            0.1206     3.7484
  data required time                                                                                                 3.7484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7484
  data arrival time                                                                                                 -3.0929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6555

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1680 
  total derate : arrival time                                                                             0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2155 

  slack (with derating applied) (VIOLATED)                                                               -0.6555 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4400 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[0] (in)                                                           3.1676                     1.5748 &   3.5748 r
  la_data_in[0] (net)                                    2   0.2755 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5748 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1037   3.2007   0.9500  -0.5590  -0.3991 &   3.1757 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0939   0.9500            0.0390 &   3.2147 r
  mprj/buf_i[128] (net)                                  1   0.0066 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0939   0.9500   0.0000   0.0001 &   3.2148 r
  data arrival time                                                                                                  3.2148

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4041   1.0500   0.0000   2.5529 &   3.6144 r
  clock reconvergence pessimism                                                                           0.0000     3.6144
  clock uncertainty                                                                                       0.1000     3.7144
  library hold time                                                                     1.0000            0.1209     3.8354
  data required time                                                                                                 3.8354
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8354
  data arrival time                                                                                                 -3.2148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1721 
  total derate : arrival time                                                                             0.0399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2120 

  slack (with derating applied) (VIOLATED)                                                               -0.6205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4085 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           4.3588                     2.1714 &   4.1714 r
  wbs_dat_i[31] (net)                                    2   0.3801 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1714 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3546   4.3971   0.9500  -0.7666  -0.5586 &   3.6128 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1228   0.9500           -0.0034 &   3.6094 r
  mprj/buf_i[31] (net)                                   2   0.0156 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1228   0.9500   0.0000   0.0005 &   3.6099 r
  data arrival time                                                                                                  3.6099

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.5783   1.0500   0.0000   2.8545 &   3.9161 r
  clock reconvergence pessimism                                                                           0.0000     3.9161
  clock uncertainty                                                                                       0.1000     4.0161
  library hold time                                                                     1.0000            0.1169     4.1330
  data required time                                                                                                 4.1330
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1330
  data arrival time                                                                                                 -3.6099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5231

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1865 
  total derate : arrival time                                                                             0.0515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2380 

  slack (with derating applied) (VIOLATED)                                                               -0.5231 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2852 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              4.2804                     2.1437 &   4.1437 r
  la_oenb[4] (net)                                       2   0.3738 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1437 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6470   4.3137   0.9500  -0.9271  -0.7456 &   3.3981 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1057   0.9500           -0.0184 &   3.3798 r
  mprj/buf_i[68] (net)                                   1   0.0039 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1057   0.9500   0.0000   0.0002 &   3.3799 r
  data arrival time                                                                                                  3.3799

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.4437   1.0500   0.0000   2.6141 &   3.6757 r
  clock reconvergence pessimism                                                                           0.0000     3.6757
  clock uncertainty                                                                                       0.1000     3.7757
  library hold time                                                                     1.0000            0.1186     3.8942
  data required time                                                                                                 3.8942
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8942
  data arrival time                                                                                                 -3.3799
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1750 
  total derate : arrival time                                                                             0.0592 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2343 

  slack (with derating applied) (VIOLATED)                                                               -0.5143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2800 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[28] (in)                                                           3.3572                     1.6211 &   3.6211 r
  wbs_adr_i[28] (net)                                    2   0.2883 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6211 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2868   3.3904   0.9500  -0.6894  -0.4924 &   3.1287 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0958   0.9500            0.0294 &   3.1581 r
  mprj/buf_i[60] (net)                                   1   0.0060 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0059   0.0958   0.9500  -0.0019  -0.0017 &   3.1564 r
  data arrival time                                                                                                  3.1564

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2636   1.0500   0.0000   2.3268 &   3.3883 r
  clock reconvergence pessimism                                                                           0.0000     3.3883
  clock uncertainty                                                                                       0.1000     3.4883
  library hold time                                                                     1.0000            0.1206     3.6089
  data required time                                                                                                 3.6089
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6089
  data arrival time                                                                                                 -3.1564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1613 
  total derate : arrival time                                                                             0.0483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2097 

  slack (with derating applied) (VIOLATED)                                                               -0.4525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2429 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           1.8355                     0.9246 &   2.9246 f
  wbs_adr_i[26] (net)                                    2   0.2652 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9246 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2927   1.8355   0.9500  -0.1688   0.0043 &   2.9289 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0849   0.9500            0.4458 &   3.3746 f
  mprj/buf_i[58] (net)                                   1   0.0048 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0849   0.9500   0.0000   0.0002 &   3.3748 f
  data arrival time                                                                                                  3.3748

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.3401   1.0500   0.0000   2.4663 &   3.5278 r
  clock reconvergence pessimism                                                                           0.0000     3.5278
  clock uncertainty                                                                                       0.1000     3.6278
  library hold time                                                                     1.0000            0.1636     3.7914
  data required time                                                                                                 3.7914
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7914
  data arrival time                                                                                                 -3.3748
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1680 
  total derate : arrival time                                                                             0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2095 

  slack (with derating applied) (VIOLATED)                                                               -0.4166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2071 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           1.7603                     0.8481 &   2.8481 f
  wbs_dat_i[26] (net)                                    2   0.2451 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8481 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3239   1.7949   0.9500  -0.1847  -0.0155 &   2.8326 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0834   0.9500            0.4388 &   3.2714 f
  mprj/buf_i[26] (net)                                   1   0.0043 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0834   0.9500   0.0000   0.0002 &   3.2716 f
  data arrival time                                                                                                  3.2716

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2585   1.0500   0.0000   2.3208 &   3.3823 r
  clock reconvergence pessimism                                                                           0.0000     3.3823
  clock uncertainty                                                                                       0.1000     3.4823
  library hold time                                                                     1.0000            0.1639     3.6462
  data required time                                                                                                 3.6462
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6462
  data arrival time                                                                                                 -3.2716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3746

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1611 
  total derate : arrival time                                                                             0.0417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2028 

  slack (with derating applied) (VIOLATED)                                                               -0.3746 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1718 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           1.7821                     0.8910 &   2.8910 f
  wbs_adr_i[29] (net)                                    2   0.2570 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8910 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3788   1.7821   0.9500  -0.2185  -0.0461 &   2.8448 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0837   0.9500            0.4373 &   3.2822 f
  mprj/buf_i[61] (net)                                   1   0.0047 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0837   0.9500   0.0000   0.0002 &   3.2823 f
  data arrival time                                                                                                  3.2823

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2626   1.0500   0.0000   2.3260 &   3.3875 r
  clock reconvergence pessimism                                                                           0.0000     3.3875
  clock uncertainty                                                                                       0.1000     3.4875
  library hold time                                                                     1.0000            0.1638     3.6513
  data required time                                                                                                 3.6513
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6513
  data arrival time                                                                                                 -3.2823
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1613 
  total derate : arrival time                                                                             0.0436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2049 

  slack (with derating applied) (VIOLATED)                                                               -0.3690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1641 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           3.8001                     1.8419 &   3.8419 r
  wbs_dat_i[28] (net)                                    2   0.3273 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8419 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4533   3.8347   0.9500  -0.8143  -0.6002 &   3.2417 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0979   0.9500            0.0044 &   3.2461 r
  mprj/buf_i[28] (net)                                   1   0.0030 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0979   0.9500   0.0000   0.0001 &   3.2462 r
  data arrival time                                                                                                  3.2462

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2625   1.0500   0.0000   2.3256 &   3.3871 r
  clock reconvergence pessimism                                                                           0.0000     3.3871
  clock uncertainty                                                                                       0.1000     3.4871
  library hold time                                                                     1.0000            0.1204     3.6075
  data required time                                                                                                 3.6075
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6075
  data arrival time                                                                                                 -3.2462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3613

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1613 
  total derate : arrival time                                                                             0.0544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2157 

  slack (with derating applied) (VIOLATED)                                                               -0.3613 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1457 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           1.6277                     0.8240 &   2.8240 f
  wbs_dat_i[25] (net)                                    2   0.2354 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8240 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6277   0.9500   0.0000   0.1615 &   2.9854 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0793   0.9500            0.4122 &   3.3976 f
  mprj/buf_i[25] (net)                                   1   0.0037 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0793   0.9500   0.0000   0.0001 &   3.3978 f
  data arrival time                                                                                                  3.3978

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2585   1.0500   0.0000   2.3209 &   3.3824 r
  clock reconvergence pessimism                                                                           0.0000     3.3824
  clock uncertainty                                                                                       0.1000     3.4824
  library hold time                                                                     1.0000            0.1646     3.6471
  data required time                                                                                                 3.6471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.6471
  data arrival time                                                                                                 -3.3978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2493

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1611 
  total derate : arrival time                                                                             0.0302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1913 

  slack (with derating applied) (VIOLATED)                                                               -0.2493 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0580 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           4.0342                     1.9306 &   3.9306 r
  wbs_adr_i[13] (net)                                    2   0.3460 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9306 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.1306   4.0802   0.9500  -1.1938  -0.9565 &   2.9741 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1091   0.9500            0.0015 &   2.9756 r
  mprj/buf_i[45] (net)                                   1   0.0087 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1091   0.9500   0.0000   0.0003 &   2.9759 r
  data arrival time                                                                                                  2.9759

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9379 &   2.9994 r
  clock reconvergence pessimism                                                                           0.0000     2.9994
  clock uncertainty                                                                                       0.1000     3.0994
  library hold time                                                                     1.0000            0.1177     3.2171
  data required time                                                                                                 3.2171
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2171
  data arrival time                                                                                                 -2.9759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2412

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1428 
  total derate : arrival time                                                                             0.0754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2182 

  slack (with derating applied) (VIOLATED)                                                               -0.2412 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0229 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           3.9546                     1.8996 &   3.8996 r
  wbs_dat_i[15] (net)                                    2   0.3395 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8996 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0571   3.9969   0.9500  -1.1377  -0.9126 &   2.9870 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1029   0.9500           -0.0002 &   2.9868 r
  mprj/buf_i[15] (net)                                   1   0.0051 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1029   0.9500   0.0000   0.0002 &   2.9870 r
  data arrival time                                                                                                  2.9870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9292 &   2.9908 r
  clock reconvergence pessimism                                                                           0.0000     2.9908
  clock uncertainty                                                                                       0.1000     3.0908
  library hold time                                                                     1.0000            0.1193     3.2100
  data required time                                                                                                 3.2100
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2100
  data arrival time                                                                                                 -2.9870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1424 
  total derate : arrival time                                                                             0.0717 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2142 

  slack (with derating applied) (VIOLATED)                                                               -0.2230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0088 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           3.8740                     1.8575 &   3.8575 r
  wbs_adr_i[17] (net)                                    2   0.3324 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8575 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9756   3.9166   0.9500  -1.0845  -0.8574 &   3.0001 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1054   0.9500            0.0074 &   3.0075 r
  mprj/buf_i[49] (net)                                   1   0.0076 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1054   0.9500   0.0000   0.0002 &   3.0077 r
  data arrival time                                                                                                  3.0077

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9292 &   2.9907 r
  clock reconvergence pessimism                                                                           0.0000     2.9907
  clock uncertainty                                                                                       0.1000     3.0907
  library hold time                                                                     1.0000            0.1186     3.2093
  data required time                                                                                                 3.2093
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2093
  data arrival time                                                                                                 -3.0077
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1424 
  total derate : arrival time                                                                             0.0694 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2118 

  slack (with derating applied) (VIOLATED)                                                               -0.2016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0103 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[22] (in)                                                           3.5935                     1.7364 &   3.7364 r
  wbs_adr_i[22] (net)                                    2   0.3089 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7364 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6386   3.6289   0.9500  -0.9381  -0.7395 &   2.9969 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1123   0.9500            0.0320 &   3.0289 r
  mprj/buf_i[54] (net)                                   2   0.0161 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0163   0.1123   0.9500  -0.0077  -0.0075 &   3.0214 r
  data arrival time                                                                                                  3.0214

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9376 &   2.9991 r
  clock reconvergence pessimism                                                                           0.0000     2.9991
  clock uncertainty                                                                                       0.1000     3.0991
  library hold time                                                                     1.0000            0.1175     3.2166
  data required time                                                                                                 3.2166
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2166
  data arrival time                                                                                                 -3.0214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1428 
  total derate : arrival time                                                                             0.0619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2047 

  slack (with derating applied) (VIOLATED)                                                               -0.1953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0095 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[24] (in)                                                           3.6357                     1.7739 &   3.7739 r
  wbs_dat_i[24] (net)                                    2   0.3137 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7739 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6124   3.6663   0.9500  -0.8926  -0.7045 &   3.0694 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0964   0.9500            0.0131 &   3.0825 r
  mprj/buf_i[24] (net)                                   1   0.0036 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0964   0.9500   0.0000   0.0001 &   3.0826 r
  data arrival time                                                                                                  3.0826

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9413 &   3.0028 r
  clock reconvergence pessimism                                                                           0.0000     3.0028
  clock uncertainty                                                                                       0.1000     3.1028
  library hold time                                                                     1.0000            0.1204     3.2232
  data required time                                                                                                 3.2232
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2232
  data arrival time                                                                                                 -3.0826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1430 
  total derate : arrival time                                                                             0.0576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2006 

  slack (with derating applied) (VIOLATED)                                                               -0.1406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0599 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           3.7795                     1.8174 &   3.8174 r
  wbs_adr_i[16] (net)                                    2   0.3246 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8174 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6517   3.8198   0.9500  -0.9452  -0.7211 &   3.0964 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1078   0.9500            0.0159 &   3.1123 r
  mprj/buf_i[48] (net)                                   2   0.0103 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0087   0.1078   0.9500  -0.0036  -0.0034 &   3.1088 r
  data arrival time                                                                                                  3.1088

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8390   1.0500   0.0000   1.9229 &   2.9844 r
  clock reconvergence pessimism                                                                           0.0000     2.9844
  clock uncertainty                                                                                       0.1000     3.0844
  library hold time                                                                     1.0000            0.1180     3.2024
  data required time                                                                                                 3.2024
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2024
  data arrival time                                                                                                 -3.1088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0935

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1421 
  total derate : arrival time                                                                             0.0626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2047 

  slack (with derating applied) (VIOLATED)                                                               -0.0935 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1112 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[17] (in)                                                           3.5516                     1.7126 &   3.7126 r
  wbs_dat_i[17] (net)                                    2   0.3050 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7126 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5092   3.5860   0.9500  -0.7789  -0.5617 &   3.1509 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1152   0.9500            0.0371 &   3.1880 r
  mprj/buf_i[17] (net)                                   2   0.0194 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0269   0.1152   0.9500  -0.0130  -0.0130 &   3.1750 r
  data arrival time                                                                                                  3.1750

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.9156   1.0500   0.0000   1.9870 &   3.0485 r
  clock reconvergence pessimism                                                                           0.0000     3.0485
  clock uncertainty                                                                                       0.1000     3.1485
  library hold time                                                                     1.0000            0.1174     3.2659
  data required time                                                                                                 3.2659
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2659
  data arrival time                                                                                                 -3.1750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0908

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1452 
  total derate : arrival time                                                                             0.0551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2002 

  slack (with derating applied) (VIOLATED)                                                               -0.0908 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1094 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           4.0474                     1.9291 &   3.9291 r
  wbs_adr_i[18] (net)                                    2   0.3466 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9291 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8832   4.0948   0.9500  -1.0310  -0.7813 &   3.1478 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1166   0.9500            0.0088 &   3.1567 r
  mprj/buf_i[50] (net)                                   2   0.0140 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0080   0.1166   0.9500  -0.0040  -0.0036 &   3.1530 r
  data arrival time                                                                                                  3.1530

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9342 &   2.9957 r
  clock reconvergence pessimism                                                                           0.0000     2.9957
  clock uncertainty                                                                                       0.1000     3.0957
  library hold time                                                                     1.0000            0.1173     3.2130
  data required time                                                                                                 3.2130
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2130
  data arrival time                                                                                                 -3.1530
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1427 
  total derate : arrival time                                                                             0.0681 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2107 

  slack (with derating applied) (VIOLATED)                                                               -0.0600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1508 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           4.2533                     2.0358 &   4.0358 r
  wbs_dat_i[16] (net)                                    2   0.3649 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0358 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9601   4.3002   0.9500  -1.0840  -0.8294 &   3.2064 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1071   0.9500           -0.0157 &   3.1907 r
  mprj/buf_i[16] (net)                                   1   0.0051 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1071   0.9500   0.0000   0.0002 &   3.1908 r
  data arrival time                                                                                                  3.1908

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9291 &   2.9906 r
  clock reconvergence pessimism                                                                           0.0000     2.9906
  clock uncertainty                                                                                       0.1000     3.0906
  library hold time                                                                     1.0000            0.1181     3.2088
  data required time                                                                                                 3.2088
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2088
  data arrival time                                                                                                 -3.1908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1424 
  total derate : arrival time                                                                             0.0712 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2136 

  slack (with derating applied) (VIOLATED)                                                               -0.0179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1957 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           1.8373                     0.9143 &   2.9143 f
  wbs_dat_i[27] (net)                                    2   0.2649 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9143 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.8373   0.9500   0.0000   0.1969 &   3.1112 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0965   0.9500            0.4565 &   3.5677 f
  mprj/buf_i[27] (net)                                   2   0.0136 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0965   0.9500   0.0000   0.0005 &   3.5682 f
  data arrival time                                                                                                  3.5682

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2068   1.0500   0.0000   2.2602 &   3.3217 r
  clock reconvergence pessimism                                                                           0.0000     3.3217
  clock uncertainty                                                                                       0.1000     3.4217
  library hold time                                                                     1.0000            0.1615     3.5832
  data required time                                                                                                 3.5832
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5832
  data arrival time                                                                                                 -3.5682
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1582 
  total derate : arrival time                                                                             0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1926 

  slack (with derating applied) (VIOLATED)                                                               -0.0150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1776 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[23] (in)                                                           3.0403                     1.4940 &   3.4940 r
  wbs_dat_i[23] (net)                                    2   0.2616 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4940 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8259   3.0640   0.9500  -0.4940  -0.3293 &   3.1647 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0925   0.9500            0.0459 &   3.2106 r
  mprj/buf_i[23] (net)                                   1   0.0070 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0070   0.0925   0.9500  -0.0013  -0.0011 &   3.2094 r
  data arrival time                                                                                                  3.2094

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9410 &   3.0025 r
  clock reconvergence pessimism                                                                           0.0000     3.0025
  clock uncertainty                                                                                       0.1000     3.1025
  library hold time                                                                     1.0000            0.1208     3.2234
  data required time                                                                                                 3.2234
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2234
  data arrival time                                                                                                 -3.2094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1430 
  total derate : arrival time                                                                             0.0372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1801 

  slack (with derating applied) (VIOLATED)                                                               -0.0139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1662 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           1.8401                     0.9244 &   2.9244 f
  wbs_dat_i[22] (net)                                    2   0.2657 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9244 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5093   1.8401   0.9500  -0.2988  -0.1290 &   2.7954 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0961   0.9500            0.4565 &   3.2519 f
  mprj/buf_i[22] (net)                                   2   0.0132 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0961   0.9500   0.0000   0.0005 &   3.2524 f
  data arrival time                                                                                                  3.2524

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9385 &   3.0000 r
  clock reconvergence pessimism                                                                           0.0000     3.0000
  clock uncertainty                                                                                       0.1000     3.1000
  library hold time                                                                     1.0000            0.1616     3.2616
  data required time                                                                                                 3.2616
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2616
  data arrival time                                                                                                 -3.2524
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1429 
  total derate : arrival time                                                                             0.0487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1916 

  slack (with derating applied) (VIOLATED)                                                               -0.0092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1824 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           1.8113                     0.9072 &   2.9072 f
  wbs_adr_i[27] (net)                                    2   0.2614 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9072 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0238   1.8113   0.9500  -0.0143   0.1715 &   3.0787 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0840   0.9500            0.4416 &   3.5203 f
  mprj/buf_i[59] (net)                                   1   0.0044 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0840   0.9500   0.0000   0.0001 &   3.5204 f
  data arrival time                                                                                                  3.5204

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.1416   1.0500   0.0000   2.2004 &   3.2619 r
  clock reconvergence pessimism                                                                           0.0000     3.2619
  clock uncertainty                                                                                       0.1000     3.3619
  library hold time                                                                     1.0000            0.1638     3.5257
  data required time                                                                                                 3.5257
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5257
  data arrival time                                                                                                 -3.5204
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0053

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1553 
  total derate : arrival time                                                                             0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1891 

  slack (with derating applied) (VIOLATED)                                                               -0.0053 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1838 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[25] (in)                                                           3.1058                     1.5168 &   3.5168 r
  wbs_adr_i[25] (net)                                    2   0.2679 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5168 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7835   3.1314   0.9500  -0.4654  -0.2903 &   3.2265 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0903   0.9500            0.0395 &   3.2660 r
  mprj/buf_i[57] (net)                                   1   0.0046 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0903   0.9500   0.0000   0.0002 &   3.2662 r
  data arrival time                                                                                                  3.2662

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9415 &   3.0031 r
  clock reconvergence pessimism                                                                           0.0000     3.0031
  clock uncertainty                                                                                       0.1000     3.1031
  library hold time                                                                     1.0000            0.1211     3.2242
  data required time                                                                                                 3.2242
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2242
  data arrival time                                                                                                 -3.2662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1430 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1788 

  slack (with derating applied) (MET)                                                                     0.0420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2208 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[21] (in)                                                           3.2736                     1.5957 &   3.5957 r
  wbs_adr_i[21] (net)                                    2   0.2821 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5957 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9541   3.3014   0.9500  -0.5446  -0.3582 &   3.2375 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1101   0.9500            0.0490 &   3.2864 r
  mprj/buf_i[53] (net)                                   2   0.0185 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0298   0.1101   0.9500  -0.0138  -0.0138 &   3.2726 r
  data arrival time                                                                                                  3.2726

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9379 &   2.9994 r
  clock reconvergence pessimism                                                                           0.0000     2.9994
  clock uncertainty                                                                                       0.1000     3.0994
  library hold time                                                                     1.0000            0.1177     3.2171
  data required time                                                                                                 3.2171
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2171
  data arrival time                                                                                                 -3.2726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0555

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1428 
  total derate : arrival time                                                                             0.0418 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1846 

  slack (with derating applied) (MET)                                                                     0.0555 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2402 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           1.8590                     0.9354 &   2.9354 f
  wbs_adr_i[23] (net)                                    2   0.2686 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9354 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4013   1.8590   0.9500  -0.2302  -0.0562 &   2.8792 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0939   0.9500            0.4572 &   3.3364 f
  mprj/buf_i[55] (net)                                   2   0.0113 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0049   0.0940   0.9500  -0.0004  -0.0001 &   3.3363 f
  data arrival time                                                                                                  3.3363

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9393 &   3.0009 r
  clock reconvergence pessimism                                                                           0.0000     3.0009
  clock uncertainty                                                                                       0.1000     3.1009
  library hold time                                                                     1.0000            0.1620     3.2628
  data required time                                                                                                 3.2628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2628
  data arrival time                                                                                                 -3.3363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1429 
  total derate : arrival time                                                                             0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1883 

  slack (with derating applied) (MET)                                                                     0.0735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2617 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           1.6138                     0.8124 &   2.8124 f
  wbs_dat_i[18] (net)                                    2   0.2331 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8124 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6138   0.9500   0.0000   0.1656 &   2.9780 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0930   0.9500            0.4228 &   3.4008 f
  mprj/buf_i[18] (net)                                   2   0.0150 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0325   0.0930   0.9500  -0.0031  -0.0028 &   3.3980 f
  data arrival time                                                                                                  3.3980

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9366 &   2.9982 r
  clock reconvergence pessimism                                                                           0.0000     2.9982
  clock uncertainty                                                                                       0.1000     3.0982
  library hold time                                                                     1.0000            0.1621     3.2603
  data required time                                                                                                 3.2603
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2603
  data arrival time                                                                                                 -3.3980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1377

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1428 
  total derate : arrival time                                                                             0.0311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1739 

  slack (with derating applied) (MET)                                                                     0.1377 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3116 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[24] (in)                                                           3.3626                     1.6424 &   3.6424 r
  wbs_adr_i[24] (net)                                    2   0.2900 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6424 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7897   3.3907   0.9500  -0.4504  -0.2569 &   3.3854 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0915   0.9500            0.0249 &   3.4104 r
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0915   0.9500   0.0000   0.0001 &   3.4104 r
  data arrival time                                                                                                  3.4104

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9413 &   3.0029 r
  clock reconvergence pessimism                                                                           0.0000     3.0029
  clock uncertainty                                                                                       0.1000     3.1029
  library hold time                                                                     1.0000            0.1210     3.2238
  data required time                                                                                                 3.2238
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2238
  data arrival time                                                                                                 -3.4104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1866

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1430 
  total derate : arrival time                                                                             0.0352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1782 

  slack (with derating applied) (MET)                                                                     0.1866 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3648 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[14] (in)                                                           3.3697                     1.6318 &   3.6318 r
  wbs_adr_i[14] (net)                                    2   0.2899 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6318 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1100   3.4027   0.9500  -0.6147  -0.4123 &   3.2195 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1127   0.9500            0.0454 &   3.2649 r
  mprj/buf_i[46] (net)                                   2   0.0194 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0097   0.1127   0.9500  -0.0033  -0.0028 &   3.2621 r
  data arrival time                                                                                                  3.2621

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.6455   1.0500   0.0000   1.7606 &   2.8222 r
  clock reconvergence pessimism                                                                           0.0000     2.8222
  clock uncertainty                                                                                       0.1000     2.9222
  library hold time                                                                     1.0000            0.1175     3.0397
  data required time                                                                                                 3.0397
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0397
  data arrival time                                                                                                 -3.2621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2225

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1344 
  total derate : arrival time                                                                             0.0456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1800 

  slack (with derating applied) (MET)                                                                     0.2225 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4024 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           1.7343                     0.8688 &   2.8688 f
  wbs_dat_i[12] (net)                                    2   0.2504 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8688 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0060   1.7343   0.9500  -0.0030   0.1841 &   3.0529 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0889   0.9500            0.4354 &   3.4883 f
  mprj/buf_i[12] (net)                                   1   0.0094 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0034   0.0889   0.9500  -0.0003  -0.0001 &   3.4883 f
  data arrival time                                                                                                  3.4883

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9321 &   2.9936 r
  clock reconvergence pessimism                                                                           0.0000     2.9936
  clock uncertainty                                                                                       0.1000     3.0936
  library hold time                                                                     1.0000            0.1629     3.2565
  data required time                                                                                                 3.2565
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2565
  data arrival time                                                                                                 -3.4883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1426 
  total derate : arrival time                                                                             0.0329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1755 

  slack (with derating applied) (MET)                                                                     0.2317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4072 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[15] (in)                                                           1.9930                     0.9969 &   2.9969 f
  wbs_adr_i[15] (net)                                    2   0.2879 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9969 f
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4676   1.9930   0.9500  -0.2544  -0.0529 &   2.9439 f
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0886   0.9500            0.4705 &   3.4144 f
  mprj/buf_i[47] (net)                                   1   0.0052 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0886   0.9500   0.0000   0.0002 &   3.4146 f
  data arrival time                                                                                                  3.4146

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.7524   1.0500   0.0000   1.8476 &   2.9091 r
  clock reconvergence pessimism                                                                           0.0000     2.9091
  clock uncertainty                                                                                       0.1000     3.0091
  library hold time                                                                     1.0000            0.1629     3.1721
  data required time                                                                                                 3.1721
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1721
  data arrival time                                                                                                 -3.4146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1385 
  total derate : arrival time                                                                             0.0488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1873 

  slack (with derating applied) (MET)                                                                     0.2425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4298 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[13] (in)                                                           2.0760                     1.0334 &   3.0334 f
  wbs_dat_i[13] (net)                                    2   0.2995 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0334 f
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1220   2.0760   0.9500  -0.0705   0.1479 &   3.1813 f
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1070   0.9500            0.4985 &   3.6798 f
  mprj/buf_i[13] (net)                                   2   0.0199 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0047   0.1070   0.9500  -0.0005   0.0002 &   3.6800 f
  data arrival time                                                                                                  3.6800

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.8389   1.0500   0.0000   1.9313 &   2.9928 r
  clock reconvergence pessimism                                                                           0.0000     2.9928
  clock uncertainty                                                                                       0.1000     3.0928
  library hold time                                                                     1.0000            0.1588     3.2516
  data required time                                                                                                 3.2516
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2516
  data arrival time                                                                                                 -3.6800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1425 
  total derate : arrival time                                                                             0.0415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1840 

  slack (with derating applied) (MET)                                                                     0.4284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6124 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[8] (in)                                                                3.2430                     1.5732 &   3.5732 r
  io_in[8] (net)                                         2   0.2791 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.5732 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8225   3.2721   0.9500  -0.5371  -0.3439 &   3.2293 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1471   0.9500            0.0780 &   3.3073 r
  mprj/buf_i[200] (net)                                  2   0.0491 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0216   0.1478   0.9500  -0.0107  -0.0055 &   3.3018 r
  data arrival time                                                                                                  3.3018

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   7.3912   1.0500   0.0000   1.5798 &   2.6413 r
  clock reconvergence pessimism                                                                           0.0000     2.6413
  clock uncertainty                                                                                       0.1000     2.7413
  library hold time                                                                     1.0000            0.1155     2.8569
  data required time                                                                                                 2.8569
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8569
  data arrival time                                                                                                 -3.3018
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4449

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1258 
  total derate : arrival time                                                                             0.0434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1692 

  slack (with derating applied) (MET)                                                                     0.4449 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6141 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               1.1501                     0.5828 &   2.5828 f
  io_in[12] (net)                                        2   0.1632 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.5828 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.1630   0.9500   0.0000   0.0890 &   2.6718 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1143   0.9500            0.3732 &   3.0450 f
  mprj/buf_i[204] (net)                                  2   0.0492 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0121   0.1152   0.9500  -0.0011   0.0056 &   3.0506 f
  data arrival time                                                                                                  3.0506

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8344   1.0500   0.0000   1.2723 &   2.3338 r
  clock reconvergence pessimism                                                                           0.0000     2.3338
  clock uncertainty                                                                                       0.1000     2.4338
  library hold time                                                                     1.0000            0.1563     2.5901
  data required time                                                                                                 2.5901
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5901
  data arrival time                                                                                                 -3.0506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1111 
  total derate : arrival time                                                                             0.0247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1359 

  slack (with derating applied) (MET)                                                                     0.4604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5963 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[0] (in)                                                                8.4235                     3.9075 &   5.9075 r
  io_in[0] (net)                                         2   0.7189 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.9075 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.1841   8.6076   0.9500  -3.7929  -3.1130 &   2.7946 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2173   0.9500           -0.1768 &   2.6178 r
  mprj/buf_i[192] (net)                                  2   0.0411 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2178   0.9500   0.0000   0.0051 &   2.6229 r
  data arrival time                                                                                                  2.6229

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.8555   1.0500   0.0000   0.8027 &   1.8642 r
  clock reconvergence pessimism                                                                           0.0000     1.8642
  clock uncertainty                                                                                       0.1000     1.9642
  library hold time                                                                     1.0000            0.1115     2.0758
  data required time                                                                                                 2.0758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.0758
  data arrival time                                                                                                 -2.6229
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5471

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0888 
  total derate : arrival time                                                                             0.2441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3329 

  slack (with derating applied) (MET)                                                                     0.5471 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8800 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[14] (in)                                                           3.4630                     1.6756 &   3.6756 r
  wbs_dat_i[14] (net)                                    2   0.2978 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6756 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5961   3.4962   0.9500  -0.3321  -0.1065 &   3.5690 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1001   0.9500            0.0276 &   3.5966 r
  mprj/buf_i[14] (net)                                   1   0.0081 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1001   0.9500   0.0000   0.0003 &   3.5969 r
  data arrival time                                                                                                  3.5969

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   7.5770   1.0500   0.0000   1.7074 &   2.7689 r
  clock reconvergence pessimism                                                                           0.0000     2.7689
  clock uncertainty                                                                                       0.1000     2.8689
  library hold time                                                                     1.0000            0.1199     2.9888
  data required time                                                                                                 2.9888
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9888
  data arrival time                                                                                                 -3.5969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6080

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1319 
  total derate : arrival time                                                                             0.0308 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1627 

  slack (with derating applied) (MET)                                                                     0.6080 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7707 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[2] (in)                                                            6.9736                     3.4658 &   5.4658 r
  wbs_sel_i[2] (net)                                     2   0.6098 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.4658 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.2802   7.0414   0.9500  -3.4308  -3.1592 &   2.3065 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1539   0.9500           -0.1442 &   2.1623 r
  mprj/buf_i[232] (net)                                  2   0.0108 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1539   0.9500   0.0000   0.0004 &   2.1627 r
  data arrival time                                                                                                  2.1627

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.9874   1.0500   0.0000   0.2604 &   1.3219 r
  clock reconvergence pessimism                                                                           0.0000     1.3219
  clock uncertainty                                                                                       0.1000     1.4219
  library hold time                                                                     1.0000            0.1152     1.5371
  data required time                                                                                                 1.5371
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5371
  data arrival time                                                                                                 -2.1627
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0629 
  total derate : arrival time                                                                             0.2017 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2647 

  slack (with derating applied) (MET)                                                                     0.6256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8903 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[10] (in)                                                               1.7938                     0.8732 &   2.8732 f
  io_in[10] (net)                                        2   0.2507 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8732 f
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4294   1.8252   0.9500  -0.2486  -0.0935 &   2.7797 f
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1360   0.9500            0.4869 &   3.2666 f
  mprj/buf_i[202] (net)                                  2   0.0533 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0151   0.1370   0.9500  -0.0016   0.0051 &   3.2718 f
  data arrival time                                                                                                  3.2718

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8352   1.0500   0.0000   1.2657 &   2.3272 r
  clock reconvergence pessimism                                                                           0.0000     2.3272
  clock uncertainty                                                                                       0.1000     2.4272
  library hold time                                                                     1.0000            0.1497     2.5769
  data required time                                                                                                 2.5769
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5769
  data arrival time                                                                                                 -3.2718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6949

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1108 
  total derate : arrival time                                                                             0.0473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1581 

  slack (with derating applied) (MET)                                                                     0.6949 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8530 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               1.6143                     0.8085 &   2.8085 f
  io_in[13] (net)                                        2   0.2277 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8085 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1848   1.6361   0.9500  -0.1123   0.0164 &   2.8248 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1277   0.9500            0.4548 &   3.2797 f
  mprj/buf_i[205] (net)                                  2   0.0508 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1285   0.9500   0.0000   0.0058 &   3.2855 f
  data arrival time                                                                                                  3.2855

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8343   1.0500   0.0000   1.2733 &   2.3349 r
  clock reconvergence pessimism                                                                           0.0000     2.3349
  clock uncertainty                                                                                       0.1000     2.4349
  library hold time                                                                     1.0000            0.1523     2.5871
  data required time                                                                                                 2.5871
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5871
  data arrival time                                                                                                 -3.2855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6983

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1112 
  total derate : arrival time                                                                             0.0369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1481 

  slack (with derating applied) (MET)                                                                     0.6983 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8464 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                                3.0773                     1.5069 &   3.5069 r
  io_in[9] (net)                                         2   0.2657 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.5069 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6992   3.1004   0.9500  -0.4263  -0.2550 &   3.2519 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1563   0.9500            0.0918 &   3.3437 r
  mprj/buf_i[201] (net)                                  2   0.0585 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0292   0.1579   0.9500  -0.0177  -0.0105 &   3.3332 r
  data arrival time                                                                                                  3.3332

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8352   1.0500   0.0000   1.2657 &   2.3272 r
  clock reconvergence pessimism                                                                           0.0000     2.3272
  clock uncertainty                                                                                       0.1000     2.4272
  library hold time                                                                     1.0000            0.1149     2.5422
  data required time                                                                                                 2.5422
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5422
  data arrival time                                                                                                 -3.3332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1108 
  total derate : arrival time                                                                             0.0376 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1484 

  slack (with derating applied) (MET)                                                                     0.7910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9394 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[7] (in)                                                                3.5334                     1.7004 &   3.7004 r
  io_in[7] (net)                                         2   0.3031 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.7004 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8159   3.5705   0.9500  -0.4744  -0.2405 &   3.4599 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1612   0.9500            0.0697 &   3.5296 r
  mprj/buf_i[199] (net)                                  2   0.0540 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0136   0.1626   0.9500  -0.0059   0.0026 &   3.5322 r
  data arrival time                                                                                                  3.5322

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   7.2075   1.0500   0.0000   1.4583 &   2.5198 r
  clock reconvergence pessimism                                                                           0.0000     2.5198
  clock uncertainty                                                                                       0.1000     2.6198
  library hold time                                                                     1.0000            0.1147     2.7345
  data required time                                                                                                 2.7345
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7345
  data arrival time                                                                                                 -3.5322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1200 
  total derate : arrival time                                                                             0.0417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1617 

  slack (with derating applied) (MET)                                                                     0.7977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9594 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               4.0073                     2.0248 &   4.0248 r
  io_in[15] (net)                                        2   0.3508 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0248 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5008   4.0294   0.9500  -0.8789  -0.7267 &   3.2981 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1721   0.9500            0.0513 &   3.3494 r
  mprj/buf_i[207] (net)                                  2   0.0526 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0061   0.1732   0.9500  -0.0013   0.0071 &   3.3566 r
  data arrival time                                                                                                  3.3566

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8344   1.0500   0.0000   1.2727 &   2.3343 r
  clock reconvergence pessimism                                                                           0.0000     2.3343
  clock uncertainty                                                                                       0.1000     2.4343
  library hold time                                                                     1.0000            0.1141     2.5483
  data required time                                                                                                 2.5483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5483
  data arrival time                                                                                                 -3.3566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8082

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1112 
  total derate : arrival time                                                                             0.0575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1686 

  slack (with derating applied) (MET)                                                                     0.8082 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9769 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               1.7709                     0.9116 &   2.9116 f
  io_in[14] (net)                                        2   0.2523 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9116 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1849   1.7866   0.9500  -0.1129   0.0159 &   2.9275 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1388   0.9500            0.4857 &   3.4133 f
  mprj/buf_i[206] (net)                                  2   0.0589 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1402   0.9500   0.0000   0.0076 &   3.4208 f
  data arrival time                                                                                                  3.4208

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8351   1.0500   0.0000   1.2661 &   2.3276 r
  clock reconvergence pessimism                                                                           0.0000     2.3276
  clock uncertainty                                                                                       0.1000     2.4276
  library hold time                                                                     1.0000            0.1487     2.5764
  data required time                                                                                                 2.5764
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5764
  data arrival time                                                                                                 -3.4208
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1108 
  total derate : arrival time                                                                             0.0387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1495 

  slack (with derating applied) (MET)                                                                     0.8445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9940 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[8] (in)                                                            4.3418                     2.0479 &   4.0479 r
  wbs_adr_i[8] (net)                                     2   0.3707 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.0479 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5754   4.3996   0.9500  -1.2970  -1.0135 &   3.0344 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1270   0.9500            0.0007 &   3.0351 r
  mprj/buf_i[40] (net)                                   2   0.0194 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1270   0.9500   0.0000   0.0007 &   3.0358 r
  data arrival time                                                                                                  3.0358

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9876   1.0500   0.0000   0.8714 &   1.9329 r
  clock reconvergence pessimism                                                                           0.0000     1.9329
  clock uncertainty                                                                                       0.1000     2.0329
  library hold time                                                                     1.0000            0.1167     2.1496
  data required time                                                                                                 2.1496
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1496
  data arrival time                                                                                                 -3.0358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0920 
  total derate : arrival time                                                                             0.0833 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1753 

  slack (with derating applied) (MET)                                                                     0.8862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0615 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[11] (in)                                                               3.0465                     1.5174 &   3.5174 r
  io_in[11] (net)                                        2   0.2648 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5174 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4616   3.0737   0.9500  -0.2778  -0.1339 &   3.3834 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1415   0.9500            0.0844 &   3.4679 r
  mprj/buf_i[203] (net)                                  2   0.0468 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1421   0.9500   0.0000   0.0050 &   3.4729 r
  data arrival time                                                                                                  3.4729

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8352   1.0500   0.0000   1.2657 &   2.3273 r
  clock reconvergence pessimism                                                                           0.0000     2.3273
  clock uncertainty                                                                                       0.1000     2.4273
  library hold time                                                                     1.0000            0.1158     2.5431
  data required time                                                                                                 2.5431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5431
  data arrival time                                                                                                 -3.4729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9298

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1108 
  total derate : arrival time                                                                             0.0269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1377 

  slack (with derating applied) (MET)                                                                     0.9298 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0675 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[1] (in)                                                                8.6146                     4.0552 &   6.0552 r
  io_in[1] (net)                                         2   0.7389 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   6.0552 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.3915   8.7771   0.9500  -3.3723  -2.7193 &   3.3359 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2180   0.9500           -0.1866 &   3.1492 r
  mprj/buf_i[193] (net)                                  2   0.0398 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2185   0.9500   0.0000   0.0049 &   3.1542 r
  data arrival time                                                                                                  3.1542

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.1887   1.0500   0.0000   0.9387 &   2.0002 r
  clock reconvergence pessimism                                                                           0.0000     2.0002
  clock uncertainty                                                                                       0.1000     2.1002
  library hold time                                                                     1.0000            0.1115     2.2117
  data required time                                                                                                 2.2117
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2117
  data arrival time                                                                                                 -3.1542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0952 
  total derate : arrival time                                                                             0.2210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3163 

  slack (with derating applied) (MET)                                                                     0.9425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2588 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[4] (in)                                                                5.0906                     2.3398 &   4.3398 r
  io_in[4] (net)                                         2   0.4318 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.3398 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.2189   5.1862   0.9500  -1.2121  -0.7780 &   3.5618 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1693   0.9500           -0.0103 &   3.5515 r
  mprj/buf_i[196] (net)                                  2   0.0448 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1698   0.9500   0.0000   0.0048 &   3.5563 r
  data arrival time                                                                                                  3.5563

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9400   1.0500   0.0000   1.3054 &   2.3669 r
  clock reconvergence pessimism                                                                           0.0000     2.3669
  clock uncertainty                                                                                       0.1000     2.4669
  library hold time                                                                     1.0000            0.1143     2.5812
  data required time                                                                                                 2.5812
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5812
  data arrival time                                                                                                 -3.5563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1127 
  total derate : arrival time                                                                             0.0874 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2001 

  slack (with derating applied) (MET)                                                                     0.9751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1752 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           1.9104                     0.9563 &   2.9563 f
  wbs_dat_i[29] (net)                                    2   0.2758 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9563 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.9104   0.9500   0.0000   0.1969 &   3.1532 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0861   0.9500            0.4571 &   3.6103 f
  mprj/buf_i[29] (net)                                   1   0.0046 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0861   0.9500   0.0000   0.0002 &   3.6105 f
  data arrival time                                                                                                  3.6105

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8342   1.0500   0.0000   1.2747 &   2.3362 r
  clock reconvergence pessimism                                                                           0.0000     2.3362
  clock uncertainty                                                                                       0.1000     2.4362
  library hold time                                                                     1.0000            0.1634     2.5996
  data required time                                                                                                 2.5996
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5996
  data arrival time                                                                                                 -3.6105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1112 
  total derate : arrival time                                                                             0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1457 

  slack (with derating applied) (MET)                                                                     1.0109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1565 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[6] (in)                                                                4.7534                     2.2385 &   4.2385 r
  io_in[6] (net)                                         2   0.4061 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.2385 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7580   4.8212   0.9500  -0.9748  -0.6276 &   3.6110 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1589   0.9500            0.0019 &   3.6129 r
  mprj/buf_i[198] (net)                                  2   0.0403 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0087   0.1593   0.9500  -0.0036   0.0002 &   3.6131 r
  data arrival time                                                                                                  3.6131

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.9400   1.0500   0.0000   1.3054 &   2.3670 r
  clock reconvergence pessimism                                                                           0.0000     2.3670
  clock uncertainty                                                                                       0.1000     2.4670
  library hold time                                                                     1.0000            0.1149     2.5818
  data required time                                                                                                 2.5818
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5818
  data arrival time                                                                                                 -3.6131
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0312

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1127 
  total derate : arrival time                                                                             0.0701 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1828 

  slack (with derating applied) (MET)                                                                     1.0312 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2140 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[0] (in)                                                            5.3303                     2.7095 &   4.7095 r
  wbs_sel_i[0] (net)                                     2   0.4688 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7095 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8145   5.3590   0.9500  -2.1649  -1.9913 &   2.7182 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1267   0.9500           -0.0638 &   2.6544 r
  mprj/buf_i[230] (net)                                  1   0.0084 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1267   0.9500   0.0000   0.0003 &   2.6547 r
  data arrival time                                                                                                  2.6547

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1213   1.0500   0.0000   0.2891 &   1.3507 r
  clock reconvergence pessimism                                                                           0.0000     1.3507
  clock uncertainty                                                                                       0.1000     1.4507
  library hold time                                                                     1.0000            0.1167     1.5674
  data required time                                                                                                 1.5674
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5674
  data arrival time                                                                                                 -2.6547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0873

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0643 
  total derate : arrival time                                                                             0.1261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1905 

  slack (with derating applied) (MET)                                                                     1.0873 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2778 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                            3.7031                     1.7774 &   3.7774 r
  wbs_dat_i[7] (net)                                     2   0.3177 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7774 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.3350   3.7416   0.9500  -0.7484  -0.5129 &   3.2646 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1008   0.9500            0.0132 &   3.2778 r
  mprj/buf_i[7] (net)                                    1   0.0061 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0186   0.1008   0.9500  -0.0083  -0.0085 &   3.2693 r
  data arrival time                                                                                                  3.2693

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9877   1.0500   0.0000   0.8713 &   1.9329 r
  clock reconvergence pessimism                                                                           0.0000     1.9329
  clock uncertainty                                                                                       0.1000     2.0329
  library hold time                                                                     1.0000            0.1193     2.1521
  data required time                                                                                                 2.1521
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1521
  data arrival time                                                                                                 -3.2693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1171

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0920 
  total derate : arrival time                                                                             0.0529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1449 

  slack (with derating applied) (MET)                                                                     1.1171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2621 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[8] (in)                                                            3.6565                     1.7483 &   3.7483 r
  wbs_dat_i[8] (net)                                     2   0.3133 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7483 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.2298   3.6985   0.9500  -0.7006  -0.4578 &   3.2905 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1197   0.9500            0.0346 &   3.3252 r
  mprj/buf_i[8] (net)                                    2   0.0220 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0402   0.1197   0.9500  -0.0201  -0.0204 &   3.3048 r
  data arrival time                                                                                                  3.3048

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9850   1.0500   0.0000   0.8726 &   1.9341 r
  clock reconvergence pessimism                                                                           0.0000     1.9341
  clock uncertainty                                                                                       0.1000     2.0341
  library hold time                                                                     1.0000            0.1171     2.1512
  data required time                                                                                                 2.1512
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1512
  data arrival time                                                                                                 -3.3048
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0921 
  total derate : arrival time                                                                             0.0525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1446 

  slack (with derating applied) (MET)                                                                     1.1536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2982 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[5] (in)                                                                4.9486                     2.2974 &   4.2974 r
  io_in[5] (net)                                         2   0.4209 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.2974 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8353   5.0317   0.9500  -1.0004  -0.6070 &   3.6904 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1635   0.9500           -0.0065 &   3.6839 r
  mprj/buf_i[197] (net)                                  2   0.0416 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1639   0.9500   0.0000   0.0039 &   3.6878 r
  data arrival time                                                                                                  3.6878

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8365   1.0500   0.0000   1.2440 &   2.3055 r
  clock reconvergence pessimism                                                                           0.0000     2.3055
  clock uncertainty                                                                                       0.1000     2.4055
  library hold time                                                                     1.0000            0.1146     2.5201
  data required time                                                                                                 2.5201
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5201
  data arrival time                                                                                                 -3.6878
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1677

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1098 
  total derate : arrival time                                                                             0.0739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1837 

  slack (with derating applied) (MET)                                                                     1.1677 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3513 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[2] (in)                                                                5.4779                     2.5212 &   4.5212 r
  io_in[2] (net)                                         2   0.4653 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.5212 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6887   5.5971   0.9500  -1.4254  -0.9467 &   3.5745 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1697   0.9500           -0.0371 &   3.5374 r
  mprj/buf_i[194] (net)                                  2   0.0393 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1701   0.9500   0.0000   0.0046 &   3.5420 r
  data arrival time                                                                                                  3.5420

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5097   1.0500   0.0000   1.0814 &   2.1430 r
  clock reconvergence pessimism                                                                           0.0000     2.1430
  clock uncertainty                                                                                       0.1000     2.2430
  library hold time                                                                     1.0000            0.1143     2.3572
  data required time                                                                                                 2.3572
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3572
  data arrival time                                                                                                 -3.5420
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1020 
  total derate : arrival time                                                                             0.1022 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2043 

  slack (with derating applied) (MET)                                                                     1.1847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3890 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[3] (in)                                                                5.4675                     2.4821 &   4.4821 r
  io_in[3] (net)                                         2   0.4625 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.4821 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3371   5.5877   0.9500  -1.3547  -0.8493 &   3.6328 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1726   0.9500           -0.0336 &   3.5992 r
  mprj/buf_i[195] (net)                                  2   0.0420 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1732   0.9500   0.0000   0.0052 &   3.6044 r
  data arrival time                                                                                                  3.6044

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5467   1.0500   0.0000   1.0994 &   2.1609 r
  clock reconvergence pessimism                                                                           0.0000     2.1609
  clock uncertainty                                                                                       0.1000     2.2609
  library hold time                                                                     1.0000            0.1141     2.3750
  data required time                                                                                                 2.3750
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3750
  data arrival time                                                                                                 -3.6044
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1029 
  total derate : arrival time                                                                             0.0998 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2027 

  slack (with derating applied) (MET)                                                                     1.2294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4321 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            1.6631                     0.8372 &   2.8372 f
  wbs_dat_i[9] (net)                                     2   0.2403 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8372 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   1.6631   0.9500   0.0000   0.1771 &   3.0143 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0913   0.9500            0.4279 &   3.4422 f
  mprj/buf_i[9] (net)                                    2   0.0125 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0913   0.9500   0.0000   0.0004 &   3.4426 f
  data arrival time                                                                                                  3.4426

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9837   1.0500   0.0000   0.8731 &   1.9347 r
  clock reconvergence pessimism                                                                           0.0000     1.9347
  clock uncertainty                                                                                       0.1000     2.0347
  library hold time                                                                     1.0000            0.1624     2.1971
  data required time                                                                                                 2.1971
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1971
  data arrival time                                                                                                 -3.4426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0921 
  total derate : arrival time                                                                             0.0319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1240 

  slack (with derating applied) (MET)                                                                     1.2455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3695 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[9] (in)                                                            1.7030                     0.8562 &   2.8562 f
  wbs_adr_i[9] (net)                                     2   0.2461 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8562 f
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0912   1.7030   0.9500  -0.0075   0.1760 &   3.0323 f
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0903   0.9500            0.4325 &   3.4648 f
  mprj/buf_i[41] (net)                                   2   0.0111 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0903   0.9500   0.0000   0.0004 &   3.4651 f
  data arrival time                                                                                                  3.4651

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9833   1.0500   0.0000   0.8733 &   1.9348 r
  clock reconvergence pessimism                                                                           0.0000     1.9348
  clock uncertainty                                                                                       0.1000     2.0348
  library hold time                                                                     1.0000            0.1626     2.1974
  data required time                                                                                                 2.1974
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1974
  data arrival time                                                                                                 -3.4651
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2677

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0921 
  total derate : arrival time                                                                             0.0328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1250 

  slack (with derating applied) (MET)                                                                     1.2677 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3927 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            1.8516                     0.9142 &   2.9142 f
  wbs_adr_i[7] (net)                                     2   0.2667 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9142 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1779   1.8516   0.9500  -0.0448   0.1707 &   3.0848 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0967   0.9500            0.4587 &   3.5435 f
  mprj/buf_i[39] (net)                                   2   0.0135 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0967   0.9500   0.0000   0.0004 &   3.5440 f
  data arrival time                                                                                                  3.5440

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9829   1.0500   0.0000   0.8734 &   1.9350 r
  clock reconvergence pessimism                                                                           0.0000     1.9350
  clock uncertainty                                                                                       0.1000     2.0350
  library hold time                                                                     1.0000            0.1615     2.1964
  data required time                                                                                                 2.1964
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.1964
  data arrival time                                                                                                 -3.5440
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0921 
  total derate : arrival time                                                                             0.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1300 

  slack (with derating applied) (MET)                                                                     1.3475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4775 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            4.8939                     2.2996 &   4.2996 r
  wbs_adr_i[2] (net)                                     2   0.4178 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2996 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.9658   4.9634   0.9500  -1.6228  -1.2982 &   3.0014 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1266   0.9500           -0.0367 &   2.9648 r
  mprj/buf_i[34] (net)                                   2   0.0123 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1266   0.9500   0.0000   0.0004 &   2.9652 r
  data arrival time                                                                                                  2.9652

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0343   1.0500   0.0000   0.2703 &   1.3318 r
  clock reconvergence pessimism                                                                           0.0000     1.3318
  clock uncertainty                                                                                       0.1000     1.4318
  library hold time                                                                     1.0000            0.1167     1.5486
  data required time                                                                                                 1.5486
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5486
  data arrival time                                                                                                 -2.9652
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0634 
  total derate : arrival time                                                                             0.1043 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1677 

  slack (with derating applied) (MET)                                                                     1.4166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5843 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[1] (in)                                                            5.2431                     2.6638 &   4.6638 r
  wbs_sel_i[1] (net)                                     2   0.4613 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6638 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9514   5.2700   0.9500  -1.8148  -1.6274 &   3.0364 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1214   0.9500           -0.0645 &   2.9719 r
  mprj/buf_i[231] (net)                                  1   0.0056 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1214   0.9500   0.0000   0.0002 &   2.9721 r
  data arrival time                                                                                                  2.9721

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.9874   1.0500   0.0000   0.2604 &   1.3220 r
  clock reconvergence pessimism                                                                           0.0000     1.3220
  clock uncertainty                                                                                       0.1000     1.4220
  library hold time                                                                     1.0000            0.1170     1.5390
  data required time                                                                                                 1.5390
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5390
  data arrival time                                                                                                 -2.9721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4331

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0630 
  total derate : arrival time                                                                             0.1085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1714 

  slack (with derating applied) (MET)                                                                     1.4331 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6046 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[11] (in)                                                           4.5578                     2.1501 &   4.1501 r
  wbs_adr_i[11] (net)                                    2   0.3893 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1501 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7481   4.6186   0.9500  -1.5341  -1.2486 &   2.9015 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1143   0.9500           -0.0287 &   2.8728 r
  mprj/buf_i[43] (net)                                   1   0.0070 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1143   0.9500   0.0000   0.0003 &   2.8731 r
  data arrival time                                                                                                  2.8731

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.6276   1.0500   0.0000   0.0392 &   1.1007 r
  clock reconvergence pessimism                                                                           0.0000     1.1007
  clock uncertainty                                                                                       0.1000     1.2007
  library hold time                                                                     1.0000            0.1174     1.3182
  data required time                                                                                                 1.3182
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.3182
  data arrival time                                                                                                 -2.8731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5549

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0524 
  total derate : arrival time                                                                             0.0971 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1496 

  slack (with derating applied) (MET)                                                                     1.5549 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7045 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            4.2856                     2.0344 &   4.0344 r
  wbs_adr_i[1] (net)                                     2   0.3668 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.0344 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0691   4.3386   0.9500  -1.1228  -0.8406 &   3.1938 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1205   0.9500           -0.0020 &   3.1918 r
  mprj/buf_i[33] (net)                                   2   0.0143 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1205   0.9500   0.0000   0.0005 &   3.1923 r
  data arrival time                                                                                                  3.1923

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1091   1.0500   0.0000   0.2865 &   1.3480 r
  clock reconvergence pessimism                                                                           0.0000     1.3480
  clock uncertainty                                                                                       0.1000     1.4480
  library hold time                                                                     1.0000            0.1171     1.5651
  data required time                                                                                                 1.5651
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5651
  data arrival time                                                                                                 -3.1923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6272

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0642 
  total derate : arrival time                                                                             0.0741 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1383 

  slack (with derating applied) (MET)                                                                     1.6272 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7654 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           3.9016                     1.8707 &   3.8707 r
  wbs_adr_i[12] (net)                                    2   0.3347 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8707 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7990   3.9431   0.9500  -0.9980  -0.7628 &   3.1079 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1041   0.9500            0.0044 &   3.1123 r
  mprj/buf_i[44] (net)                                   1   0.0064 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0097   0.1041   0.9500  -0.0040  -0.0040 &   3.1083 r
  data arrival time                                                                                                  3.1083

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.9710   1.0500   0.0000   0.0887 &   1.1503 r
  clock reconvergence pessimism                                                                           0.0000     1.1503
  clock uncertainty                                                                                       0.1000     1.2503
  library hold time                                                                     1.0000            0.1181     1.3684
  data required time                                                                                                 1.3684
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.3684
  data arrival time                                                                                                 -3.1083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7400

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0548 
  total derate : arrival time                                                                             0.0654 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1201 

  slack (with derating applied) (MET)                                                                     1.7400 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8601 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_cyc_i (in)                                                               3.7494                     1.7811 &   3.7811 r
  wbs_cyc_i (net)                                        2   0.3206 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7811 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2048   3.7971   0.9500  -0.6987  -0.4346 &   3.3465 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1169   0.9500            0.0264 &   3.3729 r
  mprj/buf_i[236] (net)                                  2   0.0182 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1169   0.9500   0.0000   0.0007 &   3.3736 r
  data arrival time                                                                                                  3.3736

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2649   1.0500   0.0000   0.3196 &   1.3812 r
  clock reconvergence pessimism                                                                           0.0000     1.3812
  clock uncertainty                                                                                       0.1000     1.4812
  library hold time                                                                     1.0000            0.1173     1.5984
  data required time                                                                                                 1.5984
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5984
  data arrival time                                                                                                 -3.3736
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0658 
  total derate : arrival time                                                                             0.0521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1179 

  slack (with derating applied) (MET)                                                                     1.7752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8931 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[20] (in)                                                           3.4443                     1.6620 &   3.6620 r
  wbs_dat_i[20] (net)                                    2   0.2957 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6620 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2521   3.4790   0.9500  -0.7166  -0.5128 &   3.1492 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1183   0.9500            0.0460 &   3.1953 r
  mprj/buf_i[20] (net)                                   2   0.0237 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0176   0.1183   0.9500  -0.0088  -0.0082 &   3.1870 r
  data arrival time                                                                                                  3.1870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.9709   1.0500   0.0000   0.0870 &   1.1485 r
  clock reconvergence pessimism                                                                           0.0000     1.1485
  clock uncertainty                                                                                       0.1000     1.2485
  library hold time                                                                     1.0000            0.1172     1.3657
  data required time                                                                                                 1.3657
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.3657
  data arrival time                                                                                                 -3.1870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8213

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0547 
  total derate : arrival time                                                                             0.0514 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1060 

  slack (with derating applied) (MET)                                                                     1.8213 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9273 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            2.0648                     1.0164 &   3.0164 f
  wbs_dat_i[1] (net)                                     2   0.2975 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0164 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5501   2.0648   0.9500  -0.3046  -0.0717 &   2.9446 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0998   0.9500            0.4899 &   3.4346 f
  mprj/buf_i[1] (net)                                    2   0.0125 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0083   0.0998   0.9500  -0.0007  -0.0003 &   3.4343 f
  data arrival time                                                                                                  3.4343

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0866   1.0500   0.0000   0.2816 &   1.3431 r
  clock reconvergence pessimism                                                                           0.0000     1.3431
  clock uncertainty                                                                                       0.1000     1.4431
  library hold time                                                                     1.0000            0.1609     1.6040
  data required time                                                                                                 1.6040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.6040
  data arrival time                                                                                                 -3.4343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0640 
  total derate : arrival time                                                                             0.0541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1181 

  slack (with derating applied) (MET)                                                                     1.8303 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9484 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[19] (in)                                                           3.2804                     1.5975 &   3.5975 r
  wbs_adr_i[19] (net)                                    2   0.2826 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5975 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0259   3.3090   0.9500  -0.6120  -0.4265 &   3.1710 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1124   0.9500            0.0505 &   3.2215 r
  mprj/buf_i[51] (net)                                   2   0.0205 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0280   0.1124   0.9500  -0.0132  -0.0131 &   3.2084 r
  data arrival time                                                                                                  3.2084

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.9711   1.0500   0.0000   0.0890 &   1.1505 r
  clock reconvergence pessimism                                                                           0.0000     1.1505
  clock uncertainty                                                                                       0.1000     1.2505
  library hold time                                                                     1.0000            0.1175     1.3680
  data required time                                                                                                 1.3680
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.3680
  data arrival time                                                                                                 -3.2084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0548 
  total derate : arrival time                                                                             0.0453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1001 

  slack (with derating applied) (MET)                                                                     1.8404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9405 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            1.9674                     0.9732 &   2.9732 f
  wbs_dat_i[3] (net)                                     2   0.2837 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9732 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.4558   1.9674   0.9500  -0.2515  -0.0329 &   2.9403 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0987   0.9500            0.4764 &   3.4167 f
  mprj/buf_i[3] (net)                                    2   0.0131 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0119   0.0987   0.9500  -0.0010  -0.0006 &   3.4161 f
  data arrival time                                                                                                  3.4161

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.9136   1.0500   0.0000   0.2450 &   1.3065 r
  clock reconvergence pessimism                                                                           0.0000     1.3065
  clock uncertainty                                                                                       0.1000     1.4065
  library hold time                                                                     1.0000            0.1611     1.5676
  data required time                                                                                                 1.5676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5676
  data arrival time                                                                                                 -3.4161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0622 
  total derate : arrival time                                                                             0.0499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1121 

  slack (with derating applied) (MET)                                                                     1.8485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9606 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[5] (in)                                                            3.7453                     1.7890 &   3.7890 r
  wbs_adr_i[5] (net)                                     2   0.3209 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7890 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5742   3.7901   0.9500  -0.8265  -0.5769 &   3.2121 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1213   0.9500            0.0309 &   3.2430 r
  mprj/buf_i[37] (net)                                   2   0.0223 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1214   0.9500   0.0000   0.0008 &   3.2438 r
  data arrival time                                                                                                  3.2438

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.2205   1.0500   0.0000   0.1152 &   1.1768 r
  clock reconvergence pessimism                                                                           0.0000     1.1768
  clock uncertainty                                                                                       0.1000     1.2768
  library hold time                                                                     1.0000            0.1170     1.3938
  data required time                                                                                                 1.3938
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.3938
  data arrival time                                                                                                 -3.2438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8500

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0560 
  total derate : arrival time                                                                             0.0583 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1143 

  slack (with derating applied) (MET)                                                                     1.8500 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9644 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[10] (in)                                                           2.0905                     1.0314 &   3.0314 f
  wbs_adr_i[10] (net)                                    2   0.3013 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0314 f
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6902   2.0905   0.9500  -0.3896  -0.1660 &   2.8654 f
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1072   0.9500            0.5005 &   3.3659 f
  mprj/buf_i[42] (net)                                   2   0.0197 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0210   0.1072   0.9500  -0.0020  -0.0014 &   3.3645 f
  data arrival time                                                                                                  3.3645

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.6404   1.0500   0.0000   0.1853 &   1.2468 r
  clock reconvergence pessimism                                                                           0.0000     1.2468
  clock uncertainty                                                                                       0.1000     1.3468
  library hold time                                                                     1.0000            0.1587     1.5055
  data required time                                                                                                 1.5055
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5055
  data arrival time                                                                                                 -3.3645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0594 
  total derate : arrival time                                                                             0.0587 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1181 

  slack (with derating applied) (MET)                                                                     1.8590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9771 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[2] (in)                                                            3.8353                     1.8147 &   3.8147 r
  wbs_dat_i[2] (net)                                     2   0.3276 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.8147 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.1694   3.8858   0.9500  -0.6874  -0.4094 &   3.4053 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1153   0.9500            0.0198 &   3.4252 r
  mprj/buf_i[2] (net)                                    2   0.0155 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0222   0.1153   0.9500  -0.0103  -0.0102 &   3.4149 r
  data arrival time                                                                                                  3.4149

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0614   1.0500   0.0000   0.2761 &   1.3377 r
  clock reconvergence pessimism                                                                           0.0000     1.3377
  clock uncertainty                                                                                       0.1000     1.4377
  library hold time                                                                     1.0000            0.1174     1.5550
  data required time                                                                                                 1.5550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5550
  data arrival time                                                                                                 -3.4149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0637 
  total derate : arrival time                                                                             0.0524 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1161 

  slack (with derating applied) (MET)                                                                     1.8599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9760 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            1.9025                     0.9428 &   2.9428 f
  wbs_sel_i[3] (net)                                     2   0.2745 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9428 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3536   1.9025   0.9500  -0.1841   0.0306 &   2.9734 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1029   0.9500            0.4718 &   3.4452 f
  mprj/buf_i[233] (net)                                  2   0.0194 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1029   0.9500   0.0000   0.0007 &   3.4460 f
  data arrival time                                                                                                  3.4460

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   3.9314   1.0500   0.0000   0.2487 &   1.3102 r
  clock reconvergence pessimism                                                                           0.0000     1.3102
  clock uncertainty                                                                                       0.1000     1.4102
  library hold time                                                                     1.0000            0.1600     1.5702
  data required time                                                                                                 1.5702
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5702
  data arrival time                                                                                                 -3.4460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0624 
  total derate : arrival time                                                                             0.0459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1083 

  slack (with derating applied) (MET)                                                                     1.8758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9840 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           1.9011                     0.9463 &   2.9463 f
  wbs_dat_i[21] (net)                                    2   0.2740 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9463 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5500   1.9011   0.9500  -0.3157  -0.1295 &   2.8168 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1017   0.9500            0.4704 &   3.2872 f
  mprj/buf_i[21] (net)                                   2   0.0181 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0101   0.1017   0.9500  -0.0009  -0.0002 &   3.2870 f
  data arrival time                                                                                                  3.2870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.9710   1.0500   0.0000   0.0885 &   1.1501 r
  clock reconvergence pessimism                                                                           0.0000     1.1501
  clock uncertainty                                                                                       0.1000     1.2501
  library hold time                                                                     1.0000            0.1604     1.4104
  data required time                                                                                                 1.4104
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.4104
  data arrival time                                                                                                 -3.2870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8766

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0548 
  total derate : arrival time                                                                             0.0513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1060 

  slack (with derating applied) (MET)                                                                     1.8766 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9826 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[20] (in)                                                           1.9016                     0.9530 &   2.9530 f
  wbs_adr_i[20] (net)                                    2   0.2746 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9530 f
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5465   1.9016   0.9500  -0.3101  -0.1292 &   2.8238 f
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1057   0.9500            0.4746 &   3.2985 f
  mprj/buf_i[52] (net)                                   2   0.0229 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0098   0.1057   0.9500  -0.0009   0.0000 &   3.2985 f
  data arrival time                                                                                                  3.2985

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.9709   1.0500   0.0000   0.0869 &   1.1484 r
  clock reconvergence pessimism                                                                           0.0000     1.1484
  clock uncertainty                                                                                       0.1000     1.2484
  library hold time                                                                     1.0000            0.1592     1.4076
  data required time                                                                                                 1.4076
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.4076
  data arrival time                                                                                                 -3.2985
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0547 
  total derate : arrival time                                                                             0.0509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1056 

  slack (with derating applied) (MET)                                                                     1.8909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9965 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_we_i (in)                                                                4.3555                     2.1897 &   4.1897 r
  wbs_we_i (net)                                         2   0.3810 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.1897 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4061   4.3883   0.9500  -0.8666  -0.6570 &   3.5326 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1316   0.9500            0.0057 &   3.5383 r
  mprj/buf_i[234] (net)                                  2   0.0238 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0870   0.1316   0.9500  -0.0406  -0.0418 &   3.4966 r
  data arrival time                                                                                                  3.4966

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2431   1.0500   0.0000   0.3144 &   1.3759 r
  clock reconvergence pessimism                                                                           0.0000     1.3759
  clock uncertainty                                                                                       0.1000     1.4759
  library hold time                                                                     1.0000            0.1164     1.5924
  data required time                                                                                                 1.5924
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5924
  data arrival time                                                                                                 -3.4966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9042

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0655 
  total derate : arrival time                                                                             0.0590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1245 

  slack (with derating applied) (MET)                                                                     1.9042 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0287 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[0] (in)                                                            4.0437                     1.9512 &   3.9512 r
  wbs_adr_i[0] (net)                                     2   0.3478 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.9512 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2599   4.0852   0.9500  -0.7090  -0.4433 &   3.5079 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1190   0.9500            0.0116 &   3.5195 r
  mprj/buf_i[32] (net)                                   2   0.0163 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0242   0.1190   0.9500  -0.0117  -0.0116 &   3.5079 r
  data arrival time                                                                                                  3.5079

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2820   1.0500   0.0000   0.3237 &   1.3853 r
  clock reconvergence pessimism                                                                           0.0000     1.3853
  clock uncertainty                                                                                       0.1000     1.4853
  library hold time                                                                     1.0000            0.1172     1.6024
  data required time                                                                                                 1.6024
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.6024
  data arrival time                                                                                                 -3.5079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9055

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0660 
  total derate : arrival time                                                                             0.0525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1185 

  slack (with derating applied) (MET)                                                                     1.9055 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0240 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[6] (in)                                                            3.7338                     1.7836 &   3.7836 r
  wbs_dat_i[6] (net)                                     2   0.3200 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7836 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.2686   3.7786   0.9500  -0.6824  -0.4261 &   3.3575 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1148   0.9500            0.0256 &   3.3831 r
  mprj/buf_i[6] (net)                                    2   0.0165 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1148   0.9500   0.0000   0.0006 &   3.3838 r
  data arrival time                                                                                                  3.3838

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.6404   1.0500   0.0000   0.1854 &   1.2469 r
  clock reconvergence pessimism                                                                           0.0000     1.2469
  clock uncertainty                                                                                       0.1000     1.3469
  library hold time                                                                     1.0000            0.1174     1.4643
  data required time                                                                                                 1.4643
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.4643
  data arrival time                                                                                                 -3.3838
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0594 
  total derate : arrival time                                                                             0.0508 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1102 

  slack (with derating applied) (MET)                                                                     1.9195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0296 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            1.8258                     0.9049 &   2.9049 f
  wbs_dat_i[0] (net)                                     2   0.2632 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9049 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   1.8258   0.9500   0.0000   0.2145 &   3.1194 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1011   0.9500            0.4596 &   3.5790 f
  mprj/buf_i[0] (net)                                    2   0.0193 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1011   0.9500   0.0000   0.0007 &   3.5797 f
  data arrival time                                                                                                  3.5797

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2991   1.0500   0.0000   0.3278 &   1.3894 r
  clock reconvergence pessimism                                                                           0.0000     1.3894
  clock uncertainty                                                                                       0.1000     1.4894
  library hold time                                                                     1.0000            0.1606     1.6499
  data required time                                                                                                 1.6499
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.6499
  data arrival time                                                                                                 -3.5797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0662 
  total derate : arrival time                                                                             0.0355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1017 

  slack (with derating applied) (MET)                                                                     1.9297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0314 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            2.0800                     1.0231 &   3.0231 f
  wbs_adr_i[4] (net)                                     2   0.2997 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0231 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4606   2.0800   0.9500  -0.2611  -0.0238 &   2.9993 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1182   0.9500            0.5084 &   3.5077 f
  mprj/buf_i[36] (net)                                   2   0.0307 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0371   0.1183   0.9500  -0.0036  -0.0017 &   3.5060 f
  data arrival time                                                                                                  3.5060

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9671   1.0500   0.0000   0.2561 &   1.3176 r
  clock reconvergence pessimism                                                                           0.0000     1.3176
  clock uncertainty                                                                                       0.1000     1.4176
  library hold time                                                                     1.0000            0.1553     1.5730
  data required time                                                                                                 1.5730
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5730
  data arrival time                                                                                                 -3.5060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9330

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0627 
  total derate : arrival time                                                                             0.0533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1160 

  slack (with derating applied) (MET)                                                                     1.9330 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0490 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               1.8541                     0.9168 &   2.9168 f
  wbs_stb_i (net)                                        2   0.2672 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9168 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1547   1.8541   0.9500  -0.0192   0.1984 &   3.1151 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1054   0.9500            0.4679 &   3.5830 f
  mprj/buf_i[235] (net)                                  2   0.0238 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0471   0.1054   0.9500  -0.0046  -0.0039 &   3.5791 f
  data arrival time                                                                                                  3.5791

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2259   1.0500   0.0000   0.3103 &   1.3718 r
  clock reconvergence pessimism                                                                           0.0000     1.3718
  clock uncertainty                                                                                       0.1000     1.4718
  library hold time                                                                     1.0000            0.1592     1.6311
  data required time                                                                                                 1.6311
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.6311
  data arrival time                                                                                                 -3.5791
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0653 
  total derate : arrival time                                                                             0.0374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1027 

  slack (with derating applied) (MET)                                                                     1.9480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0507 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[4] (in)                                                            3.9512                     1.8766 &   3.8766 r
  wbs_dat_i[4] (net)                                     2   0.3380 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.8766 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.5154   4.0016   0.9500  -0.7774  -0.4998 &   3.3768 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1357   0.9500            0.0293 &   3.4061 r
  mprj/buf_i[4] (net)                                    2   0.0309 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0147   0.1358   0.9500  -0.0069  -0.0052 &   3.4010 r
  data arrival time                                                                                                  3.4010

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.5673   1.0500   0.0000   0.1689 &   1.2304 r
  clock reconvergence pessimism                                                                           0.0000     1.2304
  clock uncertainty                                                                                       0.1000     1.3304
  library hold time                                                                     1.0000            0.1162     1.4466
  data required time                                                                                                 1.4466
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.4466
  data arrival time                                                                                                 -3.4010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9543

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0586 
  total derate : arrival time                                                                             0.0575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1161 

  slack (with derating applied) (MET)                                                                     1.9543 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0704 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            1.8001                     0.8985 &   2.8985 f
  wbs_adr_i[3] (net)                                     2   0.2599 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8985 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0182   1.8001   0.9500  -0.0056   0.1973 &   3.0958 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0919   0.9500            0.4473 &   3.5431 f
  mprj/buf_i[35] (net)                                   2   0.0107 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0124   0.0919   0.9500  -0.0011  -0.0008 &   3.5423 f
  data arrival time                                                                                                  3.5423

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.9493   1.0500   0.0000   0.2524 &   1.3139 r
  clock reconvergence pessimism                                                                           0.0000     1.3139
  clock uncertainty                                                                                       0.1000     1.4139
  library hold time                                                                     1.0000            0.1623     1.5762
  data required time                                                                                                 1.5762
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.5762
  data arrival time                                                                                                 -3.5423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9660

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0626 
  total derate : arrival time                                                                             0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0972 

  slack (with derating applied) (MET)                                                                     1.9660 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0632 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           1.6081                     0.8132 &   2.8132 f
  wbs_dat_i[19] (net)                                    2   0.2325 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8132 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.6081   0.9500   0.0000   0.1610 &   2.9742 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0950   0.9500            0.4241 &   3.3983 f
  mprj/buf_i[19] (net)                                   2   0.0177 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0075   0.0950   0.9500  -0.0006   0.0000 &   3.3983 f
  data arrival time                                                                                                  3.3983

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.9710   1.0500   0.0000   0.0885 &   1.1501 r
  clock reconvergence pessimism                                                                           0.0000     1.1501
  clock uncertainty                                                                                       0.1000     1.2501
  library hold time                                                                     1.0000            0.1618     1.4118
  data required time                                                                                                 1.4118
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.4118
  data arrival time                                                                                                 -3.3983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.9865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0548 
  total derate : arrival time                                                                             0.0309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0856 

  slack (with derating applied) (MET)                                                                     1.9865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0721 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            1.9119                     0.9408 &   2.9408 f
  wbs_dat_i[5] (net)                                     2   0.2753 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9408 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.1503   1.9119   0.9500  -0.0836   0.1424 &   3.0832 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1024   0.9500            0.4726 &   3.5558 f
  mprj/buf_i[5] (net)                                    2   0.0186 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0047   0.1024   0.9500  -0.0004   0.0003 &   3.5561 f
  data arrival time                                                                                                  3.5561

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   3.1909   1.0500   0.0000   0.1116 &   1.1732 r
  clock reconvergence pessimism                                                                           0.0000     1.1732
  clock uncertainty                                                                                       0.1000     1.2732
  library hold time                                                                     1.0000            0.1602     1.4333
  data required time                                                                                                 1.4333
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.4333
  data arrival time                                                                                                 -3.5561
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0559 
  total derate : arrival time                                                                             0.0412 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0971 

  slack (with derating applied) (MET)                                                                     2.1228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2199 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[11] (in)                                                           1.7978                     0.8906 &   2.8906 f
  wbs_dat_i[11] (net)                                    2   0.2590 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8906 f
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0677   1.7978   0.9500  -0.0299   0.1760 &   3.0666 f
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0917   0.9500            0.4468 &   3.5134 f
  mprj/buf_i[11] (net)                                   2   0.0106 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0917   0.9500   0.0000   0.0003 &   3.5137 f
  data arrival time                                                                                                  3.5137

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.4558   1.0500   0.0000   0.0187 &   1.0802 r
  clock reconvergence pessimism                                                                           0.0000     1.0802
  clock uncertainty                                                                                       0.1000     1.1802
  library hold time                                                                     1.0000            0.1624     1.3426
  data required time                                                                                                 1.3426
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.3426
  data arrival time                                                                                                 -3.5137
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.1711

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0514 
  total derate : arrival time                                                                             0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.0874 

  slack (with derating applied) (MET)                                                                     2.1711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2585 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[6] (in)                                                            2.1643                     1.0638 &   3.0638 f
  wbs_adr_i[6] (net)                                     2   0.3118 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0638 f
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1476   2.1643   0.9500  -0.0833   0.1693 &   3.2332 f
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1122   0.9500            0.5151 &   3.7483 f
  mprj/buf_i[38] (net)                                   2   0.0240 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1122   0.9500   0.0000   0.0010 &   3.7493 f
  data arrival time                                                                                                  3.7493

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   3.5856   1.0500   0.0000   0.1728 &   1.2343 r
  clock reconvergence pessimism                                                                           0.0000     1.2343
  clock uncertainty                                                                                       0.1000     1.3343
  library hold time                                                                     1.0000            0.1572     1.4915
  data required time                                                                                                 1.4915
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.4915
  data arrival time                                                                                                 -3.7493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.2578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0588 
  total derate : arrival time                                                                             0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1036 

  slack (with derating applied) (MET)                                                                     2.2578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.3614 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[10] (in)                                                           4.7213                     2.2700 &   4.2700 r
  wbs_dat_i[10] (net)                                    2   0.4059 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2700 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4292   4.7642   0.9500  -0.8484  -0.5543 &   3.7157 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1194   0.9500           -0.0322 &   3.6835 r
  mprj/buf_i[10] (net)                                   1   0.0092 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1194   0.9500   0.0000   0.0003 &   3.6838 r
  data arrival time                                                                                                  3.6838

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   1.0500   0.0000   0.2228 &   0.2228 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   1.0500            0.8387 &   1.0615 r
  mprj/clk (net)                                       826   2.8978 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.9631   1.0500   0.0000   0.0845 &   1.1460 r
  clock reconvergence pessimism                                                                           0.0000     1.1460
  clock uncertainty                                                                                       0.1000     1.2460
  library hold time                                                                     1.0000            0.1171     1.3632
  data required time                                                                                                 1.3632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 1.3632
  data arrival time                                                                                                 -3.6838
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.3206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0546 
  total derate : arrival time                                                                             0.0617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1163 

  slack (with derating applied) (MET)                                                                     2.3206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4369 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.4456 &   1.4060 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1729   0.9500            0.5849 &   1.9909 f
  mprj/o_q[9] (net)                                      2   0.0214 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1729   0.9500   0.0000   0.0008 &   1.9917 f
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2905   0.9500            0.7215 &   2.7132 f
  mprj/o_q_dly[9] (net)                                  2   0.0314 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0208   0.2905   0.9500  -0.0126  -0.0122 &   2.7010 f
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.7248   0.9500            2.0569 &   4.7579 f
  mprj/wbs_dat_o[9] (net)                                1   0.5394 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7579 f
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                 -2.6544   3.7248   0.9500  -1.5081  -1.1719 &   3.5861 f
  data arrival time                                                                                                  3.5861

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.5861
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4861

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3488 

  slack (with derating applied) (MET)                                                                     5.4861 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8349 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.1534 &   2.1139 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1450   0.9500            0.5662 &   2.6800 f
  mprj/o_q[49] (net)                                     2   0.0167 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0120   0.1450   0.9500  -0.0014  -0.0009 &   2.6792 f
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1513   0.9500            0.5961 &   3.2753 f
  mprj/o_q_dly[49] (net)                                 1   0.0081 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1513   0.9500   0.0000   0.0003 &   3.2756 f
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0141   0.9500            1.6228 &   4.8984 f
  mprj/la_data_out[17] (net)                             1   0.4222 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.8984 f
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              -2.5444   3.0660   0.9500  -1.3729  -1.1538 &   3.7446 f
  data arrival time                                                                                                  3.7446

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.7446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3417 

  slack (with derating applied) (MET)                                                                     5.6446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9864 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.7905 &   1.7509 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0672   0.9500            0.5076 &   2.2585 f
  mprj/o_q[15] (net)                                     1   0.0036 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0672   0.9500   0.0000   0.0001 &   2.2586 f
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2360   0.9500            0.6446 &   2.9032 f
  mprj/o_q_dly[15] (net)                                 2   0.0221 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0297   0.2360   0.9500  -0.0031  -0.0024 &   2.9008 f
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8508   0.9500            1.5682 &   4.4690 f
  mprj/wbs_dat_o[15] (net)                               1   0.3989 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4690 f
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                -1.5391   2.9013   0.9500  -0.8473  -0.5984 &   3.8706 f
  data arrival time                                                                                                  3.8706

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.8706
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7706

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2932 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2932 

  slack (with derating applied) (MET)                                                                     5.7706 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0638 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.3475 &   1.3079 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0922   0.9500            0.5283 &   1.8361 f
  mprj/o_q[0] (net)                                      1   0.0078 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.0922   0.9500   0.0000   0.0003 &   1.8364 f
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2370   0.9500            0.6526 &   2.4890 f
  mprj/o_q_dly[0] (net)                                  2   0.0222 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0770   0.2370   0.9500  -0.0392  -0.0404 &   2.4486 f
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.0976   0.9500            1.2092 &   3.6578 f
  mprj/wbs_dat_o[0] (net)                                1   0.3019 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.6578 f
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   2.0976   0.9500   0.0000   0.2639 &   3.9217 f
  data arrival time                                                                                                  3.9217

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.9217
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8217

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2105 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2105 

  slack (with derating applied) (MET)                                                                     5.8217 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0323 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.3845 &   1.3449 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1178   0.9500            0.5468 &   1.8917 f
  mprj/o_q[6] (net)                                      2   0.0121 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0061   0.1178   0.9500  -0.0007  -0.0004 &   1.8913 f
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2957   0.9500            0.7035 &   2.5947 f
  mprj/o_q_dly[6] (net)                                  2   0.0316 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0188   0.2958   0.9500  -0.0105  -0.0082 &   2.5865 f
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.4936   0.9500            1.4566 &   4.0430 f
  mprj/wbs_dat_o[6] (net)                                1   0.3614 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.0430 f
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                 -0.5601   2.4936   0.9500  -0.3458  -0.0871 &   3.9560 f
  data arrival time                                                                                                  3.9560

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.9560
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8560

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2458 

  slack (with derating applied) (MET)                                                                     5.8560 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1018 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.3474 &   1.3079 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0737   0.9500            0.5129 &   1.8208 f
  mprj/o_q[175] (net)                                    1   0.0047 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0737   0.9500   0.0000   0.0002 &   1.8210 f
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2196   0.9500            0.6336 &   2.4546 f
  mprj/o_q_dly[175] (net)                                2   0.0192 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0481   0.2196   0.9500  -0.0056  -0.0054 &   2.4492 f
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1780   0.9500            1.2374 &   3.6866 f
  mprj/wbs_ack_o (net)                                   1   0.3133 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6866 f
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   2.1780   0.9500   0.0000   0.2851 &   3.9717 f
  data arrival time                                                                                                  3.9717

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.9717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8717

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2096 

  slack (with derating applied) (MET)                                                                     5.8717 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0814 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.4454 &   1.4058 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1615   0.9500            0.5777 &   1.9835 f
  mprj/o_q[8] (net)                                      2   0.0195 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1615   0.9500   0.0000   0.0008 &   1.9843 f
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2625   0.9500            0.6958 &   2.6800 f
  mprj/o_q_dly[8] (net)                                  2   0.0266 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0518   0.2625   0.9500  -0.0216  -0.0217 &   2.6584 f
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.4891   0.9500            1.4493 &   4.1077 f
  mprj/wbs_dat_o[8] (net)                                1   0.3609 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1077 f
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                 -0.6264   2.4891   0.9500  -0.3804  -0.1322 &   3.9756 f
  data arrival time                                                                                                  3.9756

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -3.9756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2516 

  slack (with derating applied) (MET)                                                                     5.8756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1271 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.7907 &   1.7511 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0843   0.9500            0.5217 &   2.2728 f
  mprj/o_q[16] (net)                                     1   0.0064 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0843   0.9500   0.0000   0.0002 &   2.2731 f
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2309   0.9500            0.6456 &   2.9187 f
  mprj/o_q_dly[16] (net)                                 2   0.0212 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2309   0.9500   0.0000   0.0008 &   2.9195 f
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6815   0.9500            1.4854 &   4.4049 f
  mprj/wbs_dat_o[16] (net)                               1   0.3752 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4049 f
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                -1.1203   2.7318   0.9500  -0.6315  -0.3837 &   4.0212 f
  data arrival time                                                                                                  4.0212

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.0212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2781 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2781 

  slack (with derating applied) (MET)                                                                     5.9212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1993 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.3840 &   1.3444 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1333   0.9500            0.5579 &   1.9023 f
  mprj/o_q[5] (net)                                      2   0.0148 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0158   0.1333   0.9500  -0.0018  -0.0014 &   1.9009 f
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2355   0.9500            0.6651 &   2.5660 f
  mprj/o_q_dly[5] (net)                                  2   0.0220 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0237   0.2355   0.9500  -0.0034  -0.0029 &   2.5631 f
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.1257   0.9500            1.2367 &   3.7999 f
  mprj/wbs_dat_o[5] (net)                                1   0.3070 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7999 f
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                 -0.1230   2.1257   0.9500  -0.0101   0.2433 &   4.0432 f
  data arrival time                                                                                                  4.0432

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.0432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2144 

  slack (with derating applied) (MET)                                                                     5.9432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1576 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.4449 &   1.4053 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1331   0.9500            0.5577 &   1.9630 f
  mprj/o_q[7] (net)                                      2   0.0147 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0327   0.1331   0.9500  -0.0034  -0.0030 &   1.9600 f
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2815   0.9500            0.7010 &   2.6609 f
  mprj/o_q_dly[7] (net)                                  2   0.0299 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1181   0.2816   0.9500  -0.0593  -0.0610 &   2.6000 f
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.2113   0.9500            1.2803 &   3.8802 f
  mprj/wbs_dat_o[7] (net)                                1   0.3183 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.8802 f
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                 -0.2333   2.2113   0.9500  -0.0641   0.2001 &   4.0803 f
  data arrival time                                                                                                  4.0803

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.0803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2281 

  slack (with derating applied) (MET)                                                                     5.9803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2084 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.4424 &   1.4028 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1917   0.9500            0.5969 &   1.9997 f
  mprj/o_q[10] (net)                                     2   0.0245 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1917   0.9500   0.0000   0.0011 &   2.0007 f
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2240   0.9500            0.6761 &   2.6769 f
  mprj/o_q_dly[10] (net)                                 2   0.0200 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2241   0.9500   0.0000   0.0008 &   2.6777 f
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0826   0.9500            1.2202 &   3.8978 f
  mprj/wbs_dat_o[10] (net)                               1   0.3010 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8978 f
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                -0.1765   2.0826   0.9500  -0.0145   0.2192 &   4.1170 f
  data arrival time                                                                                                  4.1170

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1170
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0170

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2182 

  slack (with derating applied) (MET)                                                                     6.0170 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2352 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.1530 &   2.1134 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1472   0.9500            0.5677 &   2.6811 f
  mprj/o_q[50] (net)                                     2   0.0171 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1472   0.9500   0.0000   0.0006 &   2.6818 f
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1975   0.9500            0.6380 &   3.3197 f
  mprj/o_q_dly[50] (net)                                 2   0.0156 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0215   0.1975   0.9500  -0.0020  -0.0016 &   3.3181 f
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1924   0.9500            1.2506 &   4.5687 f
  mprj/la_data_out[18] (net)                             1   0.3075 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.5687 f
  la_data_out[18] (net) 
  la_data_out[18] (out)                                              -1.1055   2.2278   0.9500  -0.5987  -0.4331 &   4.1357 f
  data arrival time                                                                                                  4.1357

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0357

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2809 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2809 

  slack (with derating applied) (MET)                                                                     6.0357 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3166 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.1529 &   2.1133 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1655   0.9500            0.5802 &   2.6935 f
  mprj/o_q[51] (net)                                     2   0.0202 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0305   0.1655   0.9500  -0.0035  -0.0029 &   2.6906 f
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2662   0.9500            0.7001 &   3.3907 f
  mprj/o_q_dly[51] (net)                                 2   0.0273 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2662   0.9500   0.0000   0.0011 &   3.3918 f
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8196   0.9500            1.5627 &   4.9546 f
  mprj/la_data_out[19] (net)                             1   0.3942 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   0.9500            0.0000 &   4.9546 f
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              -1.8523   2.8669   0.9500  -1.0193  -0.8118 &   4.1428 f
  data arrival time                                                                                                  4.1428

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0428

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3257 

  slack (with derating applied) (MET)                                                                     6.0428 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3685 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.7844 &   1.7448 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1355   0.9500            0.5594 &   2.3042 f
  mprj/o_q[4] (net)                                      2   0.0151 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0111   0.1355   0.9500  -0.0009  -0.0005 &   2.3037 f
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2086   0.9500            0.6438 &   2.9475 f
  mprj/o_q_dly[4] (net)                                  2   0.0174 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0637   0.2086   0.9500  -0.0139  -0.0141 &   2.9334 f
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.2724   0.9500            1.3128 &   4.2462 f
  mprj/wbs_dat_o[4] (net)                                1   0.3289 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2462 f
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                 -0.5461   2.2724   0.9500  -0.3094  -0.0641 &   4.1821 f
  data arrival time                                                                                                  4.1821

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.1821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2542 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2542 

  slack (with derating applied) (MET)                                                                     6.0821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3363 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.7902 &   1.7506 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1509   0.9500            0.5704 &   2.3209 f
  mprj/o_q[105] (net)                                    2   0.0177 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0250   0.1509   0.9500  -0.0029  -0.0023 &   2.3186 f
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2597   0.9500            0.6900 &   3.0086 f
  mprj/o_q_dly[105] (net)                                2   0.0262 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0319   0.2597   0.9500  -0.0032  -0.0022 &   3.0064 f
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7037   0.9500            1.9741 &   4.9805 f
  mprj/io_out[6] (net)                                   1   0.5190 
  mprj/io_out[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9805 f
  io_out[6] (net) 
  io_out[6] (out)                                                    -1.9998   3.7928   0.9500  -1.1293  -0.7695 &   4.2110 f
  data arrival time                                                                                                  4.2110

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2110
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1110

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3411 

  slack (with derating applied) (MET)                                                                     6.1110 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4521 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.7907 &   1.7511 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1460   0.9500            0.5669 &   2.3180 f
  mprj/o_q[18] (net)                                     2   0.0169 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1460   0.9500   0.0000   0.0005 &   2.3185 f
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2559   0.9500            0.6854 &   3.0039 f
  mprj/o_q_dly[18] (net)                                 2   0.0255 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0561   0.2560   0.9500  -0.0295  -0.0301 &   2.9738 f
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0348   0.9500            1.2128 &   4.1866 f
  mprj/wbs_dat_o[18] (net)                               1   0.2944 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1866 f
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                -0.2857   2.0348   0.9500  -0.1626   0.0445 &   4.2310 f
  data arrival time                                                                                                  4.2310

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2310
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2429 

  slack (with derating applied) (MET)                                                                     6.1310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3739 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.7899 &   1.7503 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0794   0.9500            0.5177 &   2.2681 f
  mprj/o_q[14] (net)                                     1   0.0056 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0794   0.9500   0.0000   0.0002 &   2.2683 f
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2637   0.9500            0.6697 &   2.9380 f
  mprj/o_q_dly[14] (net)                                 2   0.0268 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1469   0.2637   0.9500  -0.0760  -0.0788 &   2.8592 f
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0387   0.9500            1.2083 &   4.0675 f
  mprj/wbs_dat_o[14] (net)                               1   0.2944 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0675 f
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                -0.1553   2.0387   0.9500  -0.0430   0.1801 &   4.2476 f
  data arrival time                                                                                                  4.2476

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2476
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2361 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2361 

  slack (with derating applied) (MET)                                                                     6.1476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3837 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.7852 &   1.7457 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1159   0.9500            0.5454 &   2.2911 f
  mprj/o_q[1] (net)                                      2   0.0118 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1159   0.9500   0.0000   0.0003 &   2.2914 f
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1888   0.9500            0.6195 &   2.9109 f
  mprj/o_q_dly[1] (net)                                  2   0.0142 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0109   0.1888   0.9500  -0.0012  -0.0010 &   2.9100 f
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.6129   0.9500            1.4965 &   4.4065 f
  mprj/wbs_dat_o[1] (net)                                1   0.3795 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4065 f
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                 -0.6965   2.6129   0.9500  -0.3986  -0.1397 &   4.2668 f
  data arrival time                                                                                                  4.2668

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2668
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2667 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2667 

  slack (with derating applied) (MET)                                                                     6.1668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4335 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1439 &   2.1044 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1228   0.9500            0.5504 &   2.6547 f
  mprj/o_q[110] (net)                                    2   0.0130 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0265   0.1228   0.9500  -0.0033  -0.0031 &   2.6516 f
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2928   0.9500            0.7020 &   3.3536 f
  mprj/o_q_dly[110] (net)                                2   0.0309 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1272   0.2930   0.9500  -0.0585  -0.0580 &   3.2956 f
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0060   0.9500            1.1990 &   4.4946 f
  mprj/io_out[11] (net)                                  1   0.2822 
  mprj/io_out[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4946 f
  io_out[11] (net) 
  io_out[11] (out)                                                   -0.6113   2.0321   0.9500  -0.3594  -0.2156 &   4.2789 f
  data arrival time                                                                                                  4.2789

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2789
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1789

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2695 

  slack (with derating applied) (MET)                                                                     6.1789 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4485 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.7895 &   1.7499 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0895   0.9500            0.5260 &   2.2759 f
  mprj/o_q[13] (net)                                     1   0.0073 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0895   0.9500   0.0000   0.0002 &   2.2761 f
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2272   0.9500            0.6443 &   2.9204 f
  mprj/o_q_dly[13] (net)                                 2   0.0206 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2272   0.9500   0.0000   0.0008 &   2.9212 f
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9682   0.9500            1.1712 &   4.0924 f
  mprj/wbs_dat_o[13] (net)                               1   0.2848 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0924 f
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                -0.1227   1.9682   0.9500  -0.0101   0.2003 &   4.2927 f
  data arrival time                                                                                                  4.2927

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2270 

  slack (with derating applied) (MET)                                                                     6.1927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4197 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.1457 &   2.1061 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0899   0.9500            0.5264 &   2.6325 f
  mprj/o_q[34] (net)                                     1   0.0074 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0150   0.0899   0.9500  -0.0020  -0.0019 &   2.6306 f
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2915   0.9500            0.6912 &   3.3218 f
  mprj/o_q_dly[34] (net)                                 2   0.0309 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0936   0.2916   0.9500  -0.0353  -0.0341 &   3.2877 f
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5637   0.9500            1.4556 &   4.7432 f
  mprj/la_data_out[2] (net)                              1   0.3594 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7432 f
  la_data_out[2] (net) 
  la_data_out[2] (out)                                               -1.1158   2.6036   0.9500  -0.6296  -0.4181 &   4.3252 f
  data arrival time                                                                                                  4.3252

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2252

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2978 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2978 

  slack (with derating applied) (MET)                                                                     6.2252 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5230 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1480 &   2.1084 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1733   0.9500            0.5852 &   2.6937 f
  mprj/o_q[118] (net)                                    2   0.0215 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1733   0.9500   0.0000   0.0010 &   2.6947 f
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3098   0.9500            0.7321 &   3.4268 f
  mprj/o_q_dly[118] (net)                                2   0.0338 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3100   0.9500   0.0000   0.0042 &   3.4310 f
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.2805   0.9500            0.8533 &   4.2843 f
  mprj/io_out[19] (net)                                  1   0.1812 
  mprj/io_out[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.2843 f
  io_out[19] (net) 
  io_out[19] (out)                                                   -0.0494   1.2930   0.9500  -0.0258   0.0562 &   4.3405 f
  data arrival time                                                                                                  4.3405

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2312 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2312 

  slack (with derating applied) (MET)                                                                     6.2405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4716 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1471 &   2.1075 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1611   0.9500            0.5774 &   2.6849 f
  mprj/o_q[156] (net)                                    2   0.0195 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1611   0.9500   0.0000   0.0007 &   2.6856 f
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3387   0.9500            0.7485 &   3.4342 f
  mprj/o_q_dly[156] (net)                                2   0.0386 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3390   0.9500   0.0000   0.0048 &   3.4390 f
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.2496   0.9500            0.8386 &   4.2776 f
  mprj/io_oeb[19] (net)                                  1   0.1761 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.2776 f
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   1.2645   0.9500   0.0000   0.0885 &   4.3661 f
  data arrival time                                                                                                  4.3661

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3661
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2661

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2298 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2298 

  slack (with derating applied) (MET)                                                                     6.2661 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4959 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.7853 &   1.7457 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1359   0.9500            0.5597 &   2.3054 f
  mprj/o_q[11] (net)                                     2   0.0152 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0065   0.1359   0.9500  -0.0005  -0.0000 &   2.3054 f
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2762   0.9500            0.6978 &   3.0032 f
  mprj/o_q_dly[11] (net)                                 2   0.0290 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1028   0.2763   0.9500  -0.0576  -0.0593 &   2.9439 f
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2560   0.9500            1.3166 &   4.2605 f
  mprj/wbs_dat_o[11] (net)                               1   0.3259 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2605 f
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                -0.2805   2.2560   0.9500  -0.1366   0.1124 &   4.3729 f
  data arrival time                                                                                                  4.3729

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2507 

  slack (with derating applied) (MET)                                                                     6.2729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5235 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1391 &   2.0995 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0937   0.9500            0.5295 &   2.6290 f
  mprj/o_q[147] (net)                                    1   0.0080 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0937   0.9500   0.0000   0.0003 &   2.6293 f
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2951   0.9500            0.6942 &   3.3235 f
  mprj/o_q_dly[147] (net)                                2   0.0313 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0400   0.2953   0.9500  -0.0042  -0.0009 &   3.3226 f
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2049   0.9500            1.2885 &   4.6111 f
  mprj/io_oeb[10] (net)                                  1   0.3094 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6111 f
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                   -0.6343   2.2377   0.9500  -0.4006  -0.2265 &   4.3846 f
  data arrival time                                                                                                  4.3846

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2734 

  slack (with derating applied) (MET)                                                                     6.2846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5580 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.7840 &   1.7445 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1438   0.9500            0.5653 &   2.3098 f
  mprj/o_q[3] (net)                                      2   0.0165 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0110   0.1438   0.9500  -0.0013  -0.0008 &   2.3090 f
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.1830   0.9500            0.6239 &   2.9329 f
  mprj/o_q_dly[3] (net)                                  2   0.0132 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.1830   0.9500   0.0000   0.0003 &   2.9331 f
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.1394   0.9500            1.2227 &   4.1558 f
  mprj/wbs_dat_o[3] (net)                                1   0.3085 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1558 f
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                 -0.1516   2.1394   0.9500  -0.0124   0.2479 &   4.4037 f
  data arrival time                                                                                                  4.4037

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4037
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2332 

  slack (with derating applied) (MET)                                                                     6.3037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5369 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.0675 &   2.0279 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0865   0.9500            0.5236 &   2.5515 f
  mprj/o_q[146] (net)                                    1   0.0068 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0162   0.0865   0.9500  -0.0019  -0.0017 &   2.5498 f
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3075   0.9500            0.7014 &   3.2511 f
  mprj/o_q_dly[146] (net)                                2   0.0334 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1198   0.3076   0.9500  -0.0539  -0.0528 &   3.1984 f
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7634   0.9500            1.0573 &   4.2556 f
  mprj/io_oeb[9] (net)                                   1   0.2471 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2556 f
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                    -0.1183   1.8029   0.9500  -0.0097   0.1686 &   4.4242 f
  data arrival time                                                                                                  4.4242

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3242

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2397 

  slack (with derating applied) (MET)                                                                     6.3242 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5639 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1443 &   2.1047 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1218   0.9500            0.5496 &   2.6543 f
  mprj/o_q[148] (net)                                    2   0.0128 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1218   0.9500   0.0000   0.0004 &   2.6547 f
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2853   0.9500            0.6960 &   3.3507 f
  mprj/o_q_dly[148] (net)                                2   0.0297 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0224   0.2855   0.9500  -0.0018   0.0013 &   3.3520 f
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0939   0.9500            1.2278 &   4.5799 f
  mprj/io_oeb[11] (net)                                  1   0.2935 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.5799 f
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                   -0.4689   2.1267   0.9500  -0.3099  -0.1399 &   4.4400 f
  data arrival time                                                                                                  4.4400

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3400

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2665 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2665 

  slack (with derating applied) (MET)                                                                     6.3400 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6065 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.7837 &   1.7441 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1048   0.9500            0.5376 &   2.2817 f
  mprj/o_q[12] (net)                                     1   0.0099 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1048   0.9500   0.0000   0.0004 &   2.2821 f
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2547   0.9500            0.6704 &   2.9525 f
  mprj/o_q_dly[12] (net)                                 2   0.0253 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0388   0.2547   0.9500  -0.0051  -0.0044 &   2.9481 f
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2890   0.9500            1.3271 &   4.2752 f
  mprj/wbs_dat_o[12] (net)                               1   0.3304 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2752 f
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                -0.1282   2.2890   0.9500  -0.0731   0.1777 &   4.4530 f
  data arrival time                                                                                                  4.4530

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4530
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3530

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2426 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2426 

  slack (with derating applied) (MET)                                                                     6.3530 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5956 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1814 &   2.1418 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1355   0.9500            0.5594 &   2.7012 f
  mprj/o_q[144] (net)                                    2   0.0151 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1355   0.9500   0.0000   0.0005 &   2.7018 f
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2647   0.9500            0.6887 &   3.3905 f
  mprj/o_q_dly[144] (net)                                2   0.0270 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2647   0.9500   0.0000   0.0013 &   3.3917 f
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1833   0.9500            1.7666 &   5.1583 f
  mprj/io_oeb[7] (net)                                   1   0.4508 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.1583 f
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                    -1.5477   3.2304   0.9500  -0.9160  -0.6526 &   4.5057 f
  data arrival time                                                                                                  4.5057

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5057
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4057

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3336 

  slack (with derating applied) (MET)                                                                     6.4057 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7393 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   2.3351   0.9500   0.0000   0.7853 &   1.7457 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1211   0.9500            0.5492 &   2.2949 f
  mprj/o_q[2] (net)                                      2   0.0127 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0124   0.1211   0.9500  -0.0014  -0.0010 &   2.2938 f
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2193   0.9500            0.6484 &   2.9422 f
  mprj/o_q_dly[2] (net)                                  2   0.0192 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0705   0.2194   0.9500  -0.0208  -0.0212 &   2.9210 f
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.3053   0.9500            1.3251 &   4.2460 f
  mprj/wbs_dat_o[2] (net)                                1   0.3332 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2460 f
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                 -0.1309   2.3053   0.9500  -0.0107   0.2611 &   4.5072 f
  data arrival time                                                                                                  4.5072

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4072

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2407 

  slack (with derating applied) (MET)                                                                     6.4072 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6479 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.6808 &   1.6412 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0752   0.9500            0.5142 &   2.1554 f
  mprj/o_q[138] (net)                                    1   0.0049 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0752   0.9500   0.0000   0.0002 &   2.1556 f
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2832   0.9500            0.6798 &   2.8354 f
  mprj/o_q_dly[138] (net)                                2   0.0294 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0325   0.2834   0.9500  -0.0034  -0.0003 &   2.8351 f
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8874   0.9500            2.0924 &   4.9275 f
  mprj/io_oeb[1] (net)                                   1   0.5616 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9275 f
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    -1.6079   3.8874   0.9500  -0.9226  -0.4078 &   4.5196 f
  data arrival time                                                                                                  4.5196

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3354 

  slack (with derating applied) (MET)                                                                     6.4196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7550 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1283 &   2.0887 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0847   0.9500            0.5221 &   2.6108 f
  mprj/o_q[149] (net)                                    1   0.0065 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0134   0.0847   0.9500  -0.0015  -0.0013 &   2.6095 f
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3035   0.9500            0.6979 &   3.3074 f
  mprj/o_q_dly[149] (net)                                2   0.0327 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3037   0.9500   0.0000   0.0039 &   3.3113 f
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7471   0.9500            1.0465 &   4.3578 f
  mprj/io_oeb[12] (net)                                  1   0.2445 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.3578 f
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                   -0.1087   1.7856   0.9500  -0.0089   0.1669 &   4.5246 f
  data arrival time                                                                                                  4.5246

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4246

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2392 

  slack (with derating applied) (MET)                                                                     6.4246 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6639 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1483 &   2.1088 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2378   0.9500            0.6224 &   2.7311 f
  mprj/o_q[157] (net)                                    2   0.0312 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2381   0.9500   0.0000   0.0041 &   2.7352 f
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2760   0.9500            0.7327 &   3.4679 f
  mprj/o_q_dly[157] (net)                                2   0.0290 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2760   0.9500   0.0000   0.0013 &   3.4692 f
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5207   0.9500            0.9483 &   4.4175 f
  mprj/io_oeb[20] (net)                                  1   0.2141 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4175 f
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   1.5431   0.9500   0.0000   0.1242 &   4.5417 f
  data arrival time                                                                                                  4.5417

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4417

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2390 

  slack (with derating applied) (MET)                                                                     6.4417 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6807 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1464 &   2.1069 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1510   0.9500            0.5705 &   2.6774 f
  mprj/o_q[112] (net)                                    2   0.0178 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1510   0.9500   0.0000   0.0008 &   2.6781 f
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2616   0.9500            0.6916 &   3.3697 f
  mprj/o_q_dly[112] (net)                                2   0.0265 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2617   0.9500   0.0000   0.0012 &   3.3710 f
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9279   0.9500            1.1274 &   4.4984 f
  mprj/io_out[13] (net)                                  1   0.2678 
  mprj/io_out[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4984 f
  io_out[13] (net) 
  io_out[13] (out)                                                   -0.2200   1.9667   0.9500  -0.1209   0.0645 &   4.5629 f
  data arrival time                                                                                                  4.5629

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2529 

  slack (with derating applied) (MET)                                                                     6.4629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7158 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1425 &   2.1029 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1002   0.9500            0.5343 &   2.6372 f
  mprj/o_q[111] (net)                                    1   0.0091 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0340   0.1002   0.9500  -0.0038  -0.0037 &   2.6335 f
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3105   0.9500            0.7074 &   3.3409 f
  mprj/o_q_dly[111] (net)                                2   0.0339 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3107   0.9500   0.0000   0.0042 &   3.3450 f
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7661   0.9500            1.0552 &   4.4002 f
  mprj/io_out[12] (net)                                  1   0.2469 
  mprj/io_out[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4002 f
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   1.8047   0.9500   0.0000   0.1779 &   4.5781 f
  data arrival time                                                                                                  4.5781

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.5781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4781

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2414 

  slack (with derating applied) (MET)                                                                     6.4781 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7195 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1473 &   2.1078 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1451   0.9500            0.5663 &   2.6740 f
  mprj/o_q[151] (net)                                    2   0.0168 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1451   0.9500   0.0000   0.0007 &   2.6747 f
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2553   0.9500            0.6845 &   3.3592 f
  mprj/o_q_dly[151] (net)                                2   0.0254 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2553   0.9500   0.0000   0.0009 &   3.3601 f
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2397   0.9500            1.3095 &   4.6696 f
  mprj/io_oeb[14] (net)                                  1   0.3237 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6696 f
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                   -0.4986   2.2397   0.9500  -0.2712  -0.0474 &   4.6222 f
  data arrival time                                                                                                  4.6222

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6222
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5222

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2718 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2718 

  slack (with derating applied) (MET)                                                                     6.5222 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7940 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.2204 &   2.1808 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1335   0.9500            0.5580 &   2.7388 f
  mprj/o_q[145] (net)                                    2   0.0148 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0179   0.1335   0.9500  -0.0018  -0.0015 &   2.7373 f
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2653   0.9500            0.6883 &   3.4257 f
  mprj/o_q_dly[145] (net)                                2   0.0271 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0288   0.2653   0.9500  -0.0027  -0.0019 &   3.4237 f
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0130   0.9500            1.6988 &   5.1225 f
  mprj/io_oeb[8] (net)                                   1   0.4257 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.1225 f
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                    -1.1695   3.0505   0.9500  -0.7246  -0.4921 &   4.6305 f
  data arrival time                                                                                                  4.6305

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5305

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3205 

  slack (with derating applied) (MET)                                                                     6.5305 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8509 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.1455 &   2.1059 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0668   0.9500            0.5073 &   2.6132 f
  mprj/o_q[33] (net)                                     1   0.0035 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0668   0.9500   0.0000   0.0001 &   2.6133 f
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2672   0.9500            0.6690 &   3.2822 f
  mprj/o_q_dly[33] (net)                                 2   0.0275 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0515   0.2673   0.9500  -0.0054  -0.0044 &   3.2779 f
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9475   0.9500            1.1765 &   4.4544 f
  mprj/la_data_out[1] (net)                              1   0.2817 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4544 f
  la_data_out[1] (net) 
  la_data_out[1] (out)                                               -0.0421   1.9475   0.9500  -0.0035   0.1888 &   4.6432 f
  data arrival time                                                                                                  4.6432

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2453 

  slack (with derating applied) (MET)                                                                     6.5432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7886 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1438 &   2.1042 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1293   0.9500            0.5550 &   2.6593 f
  mprj/o_q[150] (net)                                    2   0.0141 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0318   0.1293   0.9500  -0.0039  -0.0036 &   2.6557 f
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3074   0.9500            0.7151 &   3.3708 f
  mprj/o_q_dly[150] (net)                                2   0.0334 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3076   0.9500   0.0000   0.0042 &   3.3750 f
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8383   0.9500            1.0745 &   4.4496 f
  mprj/io_oeb[13] (net)                                  1   0.2507 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.4496 f
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   1.8840   0.9500   0.0000   0.1985 &   4.6481 f
  data arrival time                                                                                                  4.6481

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6481
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5481

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2450 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2450 

  slack (with derating applied) (MET)                                                                     6.5481 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7932 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.7819 &   1.7424 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0743   0.9500            0.5134 &   2.2558 f
  mprj/o_q[139] (net)                                    1   0.0048 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0743   0.9500   0.0000   0.0001 &   2.2559 f
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3323   0.9500            0.7149 &   2.9708 f
  mprj/o_q_dly[139] (net)                                2   0.0374 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0020   0.3326   0.9500  -0.0002   0.0054 &   2.9762 f
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6663   0.9500            2.4755 &   5.4517 f
  mprj/io_oeb[2] (net)                                   1   0.6733 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4517 f
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                    -2.6149   4.6663   0.9500  -1.3788  -0.7956 &   4.6561 f
  data arrival time                                                                                                  4.6561

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6561
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5561

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3902 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3902 

  slack (with derating applied) (MET)                                                                     6.5561 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9463 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1427 &   2.1032 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1140   0.9500            0.5441 &   2.6472 f
  mprj/o_q[109] (net)                                    2   0.0114 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0313   0.1140   0.9500  -0.0036  -0.0035 &   2.6438 f
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2859   0.9500            0.6947 &   3.3384 f
  mprj/o_q_dly[109] (net)                                2   0.0299 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0228   0.2860   0.9500  -0.0019   0.0010 &   3.3395 f
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6186   0.9500            1.5013 &   4.8408 f
  mprj/io_out[10] (net)                                  1   0.3688 
  mprj/io_out[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.8408 f
  io_out[10] (net) 
  io_out[10] (out)                                                   -0.6470   2.6527   0.9500  -0.3892  -0.1843 &   4.6565 f
  data arrival time                                                                                                  4.6565

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6565
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2866 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2866 

  slack (with derating applied) (MET)                                                                     6.5565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8431 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.7976 &   3.7581 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1276   0.9500            0.5873 &   4.3454 r
  mprj/o_q[53] (net)                                     1   0.0082 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1276   0.9500   0.0000   0.0003 &   4.3457 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3878   0.9500            0.6606 &   5.0063 r
  mprj/o_q_dly[53] (net)                                 2   0.0315 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0587   0.3879   0.9500  -0.0312  -0.0293 &   4.9770 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1172   0.9500            3.1917 &   8.1687 r
  mprj/la_data_out[21] (net)                             1   0.5349 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.1687 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              -6.1632   6.1632   0.9500  -3.6044  -3.4748 &   4.6940 r
  data arrival time                                                                                                  4.6940

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6940
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6298 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6298 

  slack (with derating applied) (MET)                                                                     6.5940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2237 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.4503 &   1.4108 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1355   0.9500            0.5594 &   1.9702 f
  mprj/o_q[137] (net)                                    2   0.0151 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0142   0.1355   0.9500  -0.0013  -0.0008 &   1.9694 f
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2183   0.9500            0.6525 &   2.6219 f
  mprj/o_q_dly[137] (net)                                2   0.0191 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2183   0.9500   0.0000   0.0007 &   2.6226 f
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9755   0.9500            1.5374 &   4.1600 f
  mprj/io_oeb[0] (net)                                   1   0.4296 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1600 f
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                    -0.0770   2.9755   0.9500  -0.0063   0.5382 &   4.6982 f
  data arrival time                                                                                                  4.6982

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.6982
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5982

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2481 

  slack (with derating applied) (MET)                                                                     6.5982 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8463 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1519 &   2.1123 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2791   0.9500            0.6473 &   2.7597 f
  mprj/o_q[119] (net)                                    2   0.0377 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2794   0.9500   0.0000   0.0049 &   2.7646 f
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2726   0.9500            0.7419 &   3.5065 f
  mprj/o_q_dly[119] (net)                                2   0.0278 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2727   0.9500   0.0000   0.0023 &   3.5087 f
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8346   0.9500            1.1260 &   4.6348 f
  mprj/io_out[20] (net)                                  1   0.2551 
  mprj/io_out[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6348 f
  io_out[20] (net) 
  io_out[20] (out)                                                   -0.0833   1.8523   0.9500  -0.0518   0.0729 &   4.7077 f
  data arrival time                                                                                                  4.7077

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7077
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2532 

  slack (with derating applied) (MET)                                                                     6.6077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8609 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.6090 &   2.5695 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0697   0.9500            0.5096 &   3.0791 f
  mprj/o_q[30] (net)                                     1   0.0040 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0697   0.9500   0.0000   0.0001 &   3.0792 f
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3157   0.9500            0.7041 &   3.7832 f
  mprj/o_q_dly[30] (net)                                 2   0.0350 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.2021   0.3158   0.9500  -0.1160  -0.1186 &   3.6647 f
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7871   0.9500            1.5741 &   5.2388 f
  mprj/wbs_dat_o[30] (net)                               1   0.3911 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2388 f
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                -1.3276   2.8283   0.9500  -0.7535  -0.5271 &   4.7118 f
  data arrival time                                                                                                  4.7118

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3395 

  slack (with derating applied) (MET)                                                                     6.6118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9513 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.4296 &   2.3900 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0829   0.9500            0.5206 &   2.9106 f
  mprj/o_q[32] (net)                                     1   0.0062 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0829   0.9500   0.0000   0.0002 &   2.9109 f
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2563   0.9500            0.6650 &   3.5759 f
  mprj/o_q_dly[32] (net)                                 2   0.0256 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0087   0.2564   0.9500  -0.0007   0.0002 &   3.5761 f
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1830   0.9500            1.2421 &   4.8182 f
  mprj/la_data_out[0] (net)                              1   0.3043 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8182 f
  la_data_out[0] (net) 
  la_data_out[0] (out)                                               -0.5197   2.2272   0.9500  -0.3002  -0.0875 &   4.7307 f
  data arrival time                                                                                                  4.7307

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7307
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2807 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2807 

  slack (with derating applied) (MET)                                                                     6.6307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9114 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.4296 &   2.3901 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0737   0.9500            0.5130 &   2.9030 f
  mprj/o_q[31] (net)                                     1   0.0047 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0737   0.9500   0.0000   0.0001 &   2.9031 f
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2604   0.9500            0.6656 &   3.5687 f
  mprj/o_q_dly[31] (net)                                 2   0.0263 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2604   0.9500   0.0000   0.0011 &   3.5698 f
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9893   0.9500            1.1504 &   4.7202 f
  mprj/wbs_dat_o[31] (net)                               1   0.2775 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7202 f
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                -0.2175   2.0316   0.9500  -0.1369   0.0619 &   4.7820 f
  data arrival time                                                                                                  4.7820

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7820
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2661 

  slack (with derating applied) (MET)                                                                     6.6820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9481 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.4294 &   2.3898 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1604   0.9500            0.5770 &   2.9667 f
  mprj/o_q[20] (net)                                     2   0.0193 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0104   0.1604   0.9500  -0.0014  -0.0007 &   2.9660 f
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2145   0.9500            0.6575 &   3.6235 f
  mprj/o_q_dly[20] (net)                                 2   0.0184 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0818   0.2145   0.9500  -0.0333  -0.0343 &   3.5892 f
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1697   0.9500            1.2678 &   4.8570 f
  mprj/wbs_dat_o[20] (net)                               1   0.3140 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8570 f
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                -0.4711   2.1697   0.9500  -0.2749  -0.0623 &   4.7947 f
  data arrival time                                                                                                  4.7947

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6947

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2849 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2849 

  slack (with derating applied) (MET)                                                                     6.6947 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9797 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.4294 &   2.3898 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1117   0.9500            0.5425 &   2.9323 f
  mprj/o_q[23] (net)                                     1   0.0111 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1117   0.9500   0.0000   0.0004 &   2.9327 f
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2611   0.9500            0.6776 &   3.6104 f
  mprj/o_q_dly[23] (net)                                 2   0.0264 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1064   0.2611   0.9500  -0.0574  -0.0594 &   3.5509 f
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0644   0.9500            1.2340 &   4.7849 f
  mprj/wbs_dat_o[23] (net)                               1   0.2988 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7849 f
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                -0.3167   2.0644   0.9500  -0.1891   0.0128 &   4.7977 f
  data arrival time                                                                                                  4.7977

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6977

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2785 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2785 

  slack (with derating applied) (MET)                                                                     6.6977 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9762 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1253 &   2.0858 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1022   0.9500            0.5357 &   2.6215 f
  mprj/o_q[108] (net)                                    1   0.0095 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0242   0.1022   0.9500  -0.0028  -0.0026 &   2.6189 f
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2883   0.9500            0.6924 &   3.3113 f
  mprj/o_q_dly[108] (net)                                2   0.0303 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0325   0.2884   0.9500  -0.0031  -0.0003 &   3.3110 f
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2826   0.9500            1.3130 &   4.6240 f
  mprj/io_out[9] (net)                                   1   0.3196 
  mprj/io_out[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.6240 f
  io_out[9] (net) 
  io_out[9] (out)                                                    -0.0725   2.3233   0.9500  -0.0476   0.1755 &   4.7995 f
  data arrival time                                                                                                  4.7995

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.7995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6995

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2582 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2582 

  slack (with derating applied) (MET)                                                                     6.6995 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9577 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.5453 &   2.5058 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1397   0.9500            0.5624 &   3.0682 f
  mprj/o_q[19] (net)                                     2   0.0158 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1397   0.9500   0.0000   0.0006 &   3.0688 f
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1996   0.9500            0.6372 &   3.7060 f
  mprj/o_q_dly[19] (net)                                 2   0.0160 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0546   0.1996   0.9500  -0.0061  -0.0060 &   3.7000 f
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5732   0.9500            1.4572 &   5.1572 f
  mprj/wbs_dat_o[19] (net)                               1   0.3633 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1572 f
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                -0.9362   2.6109   0.9500  -0.5414  -0.3307 &   4.8265 f
  data arrival time                                                                                                  4.8265

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8265
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3117 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3117 

  slack (with derating applied) (MET)                                                                     6.7265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0382 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.9727 &   1.9331 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0668   0.9500            0.5072 &   2.4404 f
  mprj/o_q[142] (net)                                    1   0.0035 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0668   0.9500   0.0000   0.0001 &   2.4404 f
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3022   0.9500            0.6930 &   3.1334 f
  mprj/o_q_dly[142] (net)                                2   0.0327 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0881   0.3023   0.9500  -0.0277  -0.0264 &   3.1071 f
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3182   0.9500            1.8601 &   4.9672 f
  mprj/io_oeb[5] (net)                                   1   0.4804 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9672 f
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                    -0.8448   3.3182   0.9500  -0.5002  -0.1348 &   4.8324 f
  data arrival time                                                                                                  4.8324

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7324

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3099 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3099 

  slack (with derating applied) (MET)                                                                     6.7324 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0423 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.0188 &   1.9792 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0746   0.9500            0.5137 &   2.4930 f
  mprj/o_q[103] (net)                                    1   0.0048 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0746   0.9500   0.0000   0.0001 &   2.4931 f
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2923   0.9500            0.6878 &   3.1809 f
  mprj/o_q_dly[103] (net)                                2   0.0311 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0198   0.2924   0.9500  -0.0016   0.0010 &   3.1818 f
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2685   0.9500            1.7990 &   4.9809 f
  mprj/io_out[4] (net)                                   1   0.4714 
  mprj/io_out[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9809 f
  io_out[4] (net) 
  io_out[4] (out)                                                    -0.9029   3.2685   0.9500  -0.5178  -0.1129 &   4.8680 f
  data arrival time                                                                                                  4.8680

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7680

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3109 

  slack (with derating applied) (MET)                                                                     6.7680 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0789 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.4551 &   2.4155 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1152   0.9500            0.5450 &   2.9605 f
  mprj/o_q[21] (net)                                     2   0.0117 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1152   0.9500   0.0000   0.0004 &   2.9610 f
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1996   0.9500            0.6289 &   3.5899 f
  mprj/o_q_dly[21] (net)                                 2   0.0160 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0384   0.1996   0.9500  -0.0047  -0.0043 &   3.5855 f
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8691   0.9500            1.0987 &   4.6842 f
  mprj/wbs_dat_o[21] (net)                               1   0.2691 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6842 f
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                -0.1082   1.8691   0.9500  -0.0089   0.1974 &   4.8816 f
  data arrival time                                                                                                  4.8816

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8816
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7816

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2584 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2584 

  slack (with derating applied) (MET)                                                                     6.7816 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0400 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.9685 &   1.9289 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0781   0.9500            0.5166 &   2.4455 f
  mprj/o_q[104] (net)                                    1   0.0054 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0159   0.0781   0.9500  -0.0020  -0.0019 &   2.4436 f
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2913   0.9500            0.6909 &   3.1345 f
  mprj/o_q_dly[104] (net)                                2   0.0316 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0749   0.2913   0.9500  -0.0213  -0.0213 &   3.1132 f
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5474   0.9500            1.9090 &   5.0222 f
  mprj/io_out[5] (net)                                   1   0.4990 
  mprj/io_out[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0222 f
  io_out[5] (net) 
  io_out[5] (out)                                                    -0.9088   3.6405   0.9500  -0.5274  -0.1393 &   4.8829 f
  data arrival time                                                                                                  4.8829

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7829

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3150 

  slack (with derating applied) (MET)                                                                     6.7829 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0978 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.2092 &   2.1696 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1319   0.9500            0.5568 &   2.7264 f
  mprj/o_q[107] (net)                                    2   0.0145 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0263   0.1319   0.9500  -0.0030  -0.0028 &   2.7236 f
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2723   0.9500            0.6933 &   3.4169 f
  mprj/o_q_dly[107] (net)                                2   0.0284 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0314   0.2723   0.9500  -0.0031  -0.0020 &   3.4149 f
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6780   0.9500            1.5286 &   4.9436 f
  mprj/io_out[8] (net)                                   1   0.3778 
  mprj/io_out[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9436 f
  io_out[8] (net) 
  io_out[8] (out)                                                    -0.4628   2.7156   0.9500  -0.2917  -0.0600 &   4.8835 f
  data arrival time                                                                                                  4.8835

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7835

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2884 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2884 

  slack (with derating applied) (MET)                                                                     6.7835 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0719 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1283 &   2.0887 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0962   0.9500            0.5315 &   2.6202 f
  mprj/o_q[143] (net)                                    1   0.0084 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0962   0.9500   0.0000   0.0003 &   2.6205 f
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2986   0.9500            0.6987 &   3.3192 f
  mprj/o_q_dly[143] (net)                                2   0.0321 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1330   0.2987   0.9500  -0.0773  -0.0787 &   3.2405 f
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3585   0.9500            1.8439 &   5.0844 f
  mprj/io_oeb[6] (net)                                   1   0.4739 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0844 f
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                    -0.8611   3.4291   0.9500  -0.5135  -0.1878 &   4.8966 f
  data arrival time                                                                                                  4.8966

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7966

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3199 

  slack (with derating applied) (MET)                                                                     6.7966 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1165 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.6010 &   2.5614 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0791   0.9500            0.5174 &   3.0788 f
  mprj/o_q[24] (net)                                     1   0.0056 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0125   0.0791   0.9500  -0.0015  -0.0013 &   3.0775 f
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2736   0.9500            0.6774 &   3.7549 f
  mprj/o_q_dly[24] (net)                                 2   0.0285 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0654   0.2736   0.9500  -0.0258  -0.0260 &   3.7289 f
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0672   0.9500            1.1893 &   4.9182 f
  mprj/wbs_dat_o[24] (net)                               1   0.2882 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.9182 f
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                -0.3978   2.1122   0.9500  -0.2278  -0.0206 &   4.8976 f
  data arrival time                                                                                                  4.8976

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.8976
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7976

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2846 

  slack (with derating applied) (MET)                                                                     6.7976 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0822 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.8608 &   1.8213 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0753   0.9500            0.5143 &   2.3356 f
  mprj/o_q[102] (net)                                    1   0.0049 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0753   0.9500   0.0000   0.0001 &   2.3357 f
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3173   0.9500            0.7067 &   3.0424 f
  mprj/o_q_dly[102] (net)                                2   0.0352 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0187   0.3174   0.9500  -0.0015   0.0017 &   3.0441 f
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4322   0.9500            1.8789 &   4.9231 f
  mprj/io_out[3] (net)                                   1   0.4954 
  mprj/io_out[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9231 f
  io_out[3] (net) 
  io_out[3] (out)                                                    -0.7807   3.4322   0.9500  -0.4237   0.0410 &   4.9640 f
  data arrival time                                                                                                  4.9640

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8640

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3060 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3060 

  slack (with derating applied) (MET)                                                                     6.8640 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1701 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   0.5930 &   1.5534 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1214   0.9500            0.5494 &   2.1028 f
  mprj/o_q[99] (net)                                     2   0.0127 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0193   0.1214   0.9500  -0.0022  -0.0020 &   2.1008 f
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2497   0.9500            0.6722 &   2.7730 f
  mprj/o_q_dly[99] (net)                                 2   0.0245 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2497   0.9500   0.0000   0.0010 &   2.7740 f
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1859   0.9500            1.6186 &   4.3926 f
  mprj/io_out[0] (net)                                   1   0.4600 
  mprj/io_out[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3926 f
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000   3.1859   0.9500   0.0000   0.6191 &   5.0117 f
  data arrival time                                                                                                  5.0117

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0117
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9117

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2640 

  slack (with derating applied) (MET)                                                                     6.9117 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1757 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.7824 &   1.7428 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0712   0.9500            0.5109 &   2.2537 f
  mprj/o_q[101] (net)                                    1   0.0042 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0712   0.9500   0.0000   0.0001 &   2.2538 f
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3283   0.9500            0.7120 &   2.9658 f
  mprj/o_q_dly[101] (net)                                2   0.0368 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0306   0.3286   0.9500  -0.0028   0.0017 &   2.9674 f
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8695   0.9500            2.0974 &   5.0648 f
  mprj/io_out[2] (net)                                   1   0.5587 
  mprj/io_out[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0648 f
  io_out[2] (net) 
  io_out[2] (out)                                                    -0.9977   3.8695   0.9500  -0.5687  -0.0498 &   5.0150 f
  data arrival time                                                                                                  5.0150

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0150
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3241 

  slack (with derating applied) (MET)                                                                     6.9150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2391 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.7901 &   1.7506 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0668   0.9500            0.5072 &   2.2578 f
  mprj/o_q[140] (net)                                    1   0.0035 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0668   0.9500   0.0000   0.0001 &   2.2579 f
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3567   0.9500            0.7316 &   2.9895 f
  mprj/o_q_dly[140] (net)                                2   0.0418 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0913   0.3568   0.9500  -0.0415  -0.0396 &   2.9499 f
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0039   0.9500            1.6709 &   4.6208 f
  mprj/io_oeb[3] (net)                                   1   0.4327 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.6208 f
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     0.0000   3.0039   0.9500   0.0000   0.4310 &   5.0517 f
  data arrival time                                                                                                  5.0517

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0517
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9517

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2703 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2703 

  slack (with derating applied) (MET)                                                                     6.9517 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2220 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.5929 &   2.5534 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1127   0.9500            0.5432 &   3.0966 f
  mprj/o_q[22] (net)                                     2   0.0112 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1127   0.9500   0.0000   0.0004 &   3.0970 f
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2097   0.9500            0.6370 &   3.7340 f
  mprj/o_q_dly[22] (net)                                 2   0.0176 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0321   0.2097   0.9500  -0.0048  -0.0044 &   3.7296 f
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9235   0.9500            1.1457 &   4.8753 f
  mprj/wbs_dat_o[22] (net)                               1   0.2782 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8753 f
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                -0.1277   1.9235   0.9500  -0.0105   0.1883 &   5.0636 f
  data arrival time                                                                                                  5.0636

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9636

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2681 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2681 

  slack (with derating applied) (MET)                                                                     6.9636 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2317 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   0.8294 &   1.7899 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0878   0.9500            0.5246 &   2.3145 f
  mprj/o_q[100] (net)                                    1   0.0070 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0878   0.9500   0.0000   0.0003 &   2.3148 f
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3200   0.9500            0.7125 &   3.0273 f
  mprj/o_q_dly[100] (net)                                2   0.0357 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3201   0.9500   0.0000   0.0032 &   3.0306 f
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5051   0.9500            1.8746 &   4.9052 f
  mprj/io_out[1] (net)                                   1   0.5048 
  mprj/io_out[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9052 f
  io_out[1] (net) 
  io_out[1] (out)                                                    -0.6934   3.5051   0.9500  -0.3703   0.1733 &   5.0785 f
  data arrival time                                                                                                  5.0785

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3063 

  slack (with derating applied) (MET)                                                                     6.9785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2847 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.5455 &   2.5059 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1918   0.9500            0.5969 &   3.1028 f
  mprj/o_q[106] (net)                                    2   0.0245 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0302   0.1918   0.9500  -0.0048  -0.0042 &   3.0986 f
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3306   0.9500            0.7554 &   3.8540 f
  mprj/o_q_dly[106] (net)                                2   0.0376 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.2586   0.3306   0.9500  -0.1387  -0.1429 &   3.7111 f
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8183   0.9500            1.6329 &   5.3440 f
  mprj/io_out[7] (net)                                   1   0.4085 
  mprj/io_out[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.3440 f
  io_out[7] (net) 
  io_out[7] (out)                                                    -0.8228   2.8183   0.9500  -0.5181  -0.2426 &   5.1014 f
  data arrival time                                                                                                  5.1014

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3381 

  slack (with derating applied) (MET)                                                                     7.0014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3396 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.6919 &   2.6523 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1359   0.9500            0.5597 &   3.2120 f
  mprj/o_q[28] (net)                                     2   0.0152 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0178   0.1359   0.9500  -0.0030  -0.0027 &   3.2093 f
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3103   0.9500            0.7216 &   3.9309 f
  mprj/o_q_dly[28] (net)                                 2   0.0342 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0937   0.3103   0.9500  -0.0507  -0.0509 &   3.8799 f
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3119   0.9500            1.3430 &   5.2229 f
  mprj/wbs_dat_o[28] (net)                               1   0.3247 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2229 f
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                -0.5205   2.3502   0.9500  -0.2984  -0.0916 &   5.1313 f
  data arrival time                                                                                                  5.1313

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3071 

  slack (with derating applied) (MET)                                                                     7.0313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3384 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7512 &   2.7116 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0841   0.9500            0.5216 &   3.2332 f
  mprj/o_q[29] (net)                                     1   0.0064 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0841   0.9500   0.0000   0.0001 &   3.2334 f
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3017   0.9500            0.6984 &   3.9318 f
  mprj/o_q_dly[29] (net)                                 2   0.0327 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1218   0.3018   0.9500  -0.0693  -0.0705 &   3.8612 f
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9629   0.9500            1.1368 &   4.9980 f
  mprj/wbs_dat_o[29] (net)                               1   0.2684 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.9980 f
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                -0.2116   2.0100   0.9500  -0.0683   0.1425 &   5.1405 f
  data arrival time                                                                                                  5.1405

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2850 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2850 

  slack (with derating applied) (MET)                                                                     7.0405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3255 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.5455 &   2.5059 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1317   0.9500            0.5567 &   3.0626 f
  mprj/o_q[17] (net)                                     2   0.0145 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0365   0.1317   0.9500  -0.0045  -0.0043 &   3.0583 f
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2469   0.9500            0.6735 &   3.7318 f
  mprj/o_q_dly[17] (net)                                 2   0.0240 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0855   0.2469   0.9500  -0.0341  -0.0349 &   3.6969 f
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2426   0.9500            1.3110 &   5.0080 f
  mprj/wbs_dat_o[17] (net)                               1   0.3243 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.0080 f
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                -0.2121   2.2426   0.9500  -0.0879   0.1470 &   5.1550 f
  data arrival time                                                                                                  5.1550

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2846 

  slack (with derating applied) (MET)                                                                     7.0550 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3397 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.2179 &   3.1783 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1625   0.9500            0.5783 &   3.7566 f
  mprj/o_q[48] (net)                                     2   0.0197 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0114   0.1625   0.9500  -0.0015  -0.0008 &   3.7558 f
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1372   0.9500            0.5891 &   4.3449 f
  mprj/o_q_dly[48] (net)                                 1   0.0062 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0078   0.1372   0.9500  -0.0009  -0.0008 &   4.3441 f
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8473   0.9500            1.5274 &   5.8715 f
  mprj/la_data_out[16] (net)                             1   0.3989 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8715 f
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              -1.5759   2.9006   0.9500  -0.8708  -0.6398 &   5.2316 f
  data arrival time                                                                                                  5.2316

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2316
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3673 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3673 

  slack (with derating applied) (MET)                                                                     7.1317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4989 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7466 &   2.7070 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1456   0.9500            0.5666 &   3.2736 f
  mprj/o_q[26] (net)                                     2   0.0168 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1456   0.9500   0.0000   0.0006 &   3.2742 f
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2788   0.9500            0.6992 &   3.9734 f
  mprj/o_q_dly[26] (net)                                 2   0.0286 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2789   0.9500   0.0000   0.0034 &   3.9768 f
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1901   0.9500            1.2631 &   5.2399 f
  mprj/wbs_dat_o[26] (net)                               1   0.3066 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2399 f
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                -0.3648   2.2319   0.9500  -0.2108  -0.0003 &   5.2396 f
  data arrival time                                                                                                  5.2396

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2396
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1396

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2980 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2980 

  slack (with derating applied) (MET)                                                                     7.1396 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4376 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   1.1426 &   2.1031 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1031   0.9500            0.5364 &   2.6395 f
  mprj/o_q[141] (net)                                    1   0.0096 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1031   0.9500   0.0000   0.0004 &   2.6398 f
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3177   0.9500            0.7152 &   3.3550 f
  mprj/o_q_dly[141] (net)                                2   0.0353 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0144   0.3178   0.9500  -0.0012   0.0018 &   3.3568 f
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.4550   0.9500            1.9230 &   5.2798 f
  mprj/io_oeb[4] (net)                                   1   0.5001 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2798 f
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                    -0.6659   3.4550   0.9500  -0.3966   0.0181 &   5.2979 f
  data arrival time                                                                                                  5.2979

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3207 

  slack (with derating applied) (MET)                                                                     7.1979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5187 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7478 &   2.7083 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1626   0.9500            0.5783 &   3.2866 f
  mprj/o_q[25] (net)                                     2   0.0197 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0833   0.1626   0.9500  -0.0356  -0.0367 &   3.2499 f
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3112   0.9500            0.7309 &   3.9808 f
  mprj/o_q_dly[25] (net)                                 2   0.0342 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0168   0.3114   0.9500  -0.0033  -0.0002 &   3.9806 f
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9895   0.9500            1.1631 &   5.1437 f
  mprj/wbs_dat_o[25] (net)                               1   0.2760 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1437 f
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                -0.1282   2.0348   0.9500  -0.0105   0.2019 &   5.3456 f
  data arrival time                                                                                                  5.3456

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2865 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2865 

  slack (with derating applied) (MET)                                                                     7.2456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5321 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.3998 &   3.3603 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2166   0.9500            0.6364 &   3.9967 r
  mprj/o_q[37] (net)                                     2   0.0167 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0588   0.2166   0.9500  -0.0111  -0.0109 &   3.9858 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3071   0.9500            0.6264 &   4.6122 r
  mprj/o_q_dly[37] (net)                                 2   0.0244 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0534   0.3071   0.9500  -0.0160  -0.0159 &   4.5963 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0703   0.9500            2.6313 &   7.2276 r
  mprj/la_data_out[5] (net)                              1   0.4410 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.2276 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                               -3.7907   5.1207   0.9500  -2.0632  -1.8678 &   5.3598 r
  data arrival time                                                                                                  5.3598

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2598

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5021 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5021 

  slack (with derating applied) (MET)                                                                     7.2598 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7619 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.1042 &   3.0646 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1204   0.9500            0.5487 &   3.6133 f
  mprj/o_q[35] (net)                                     2   0.0126 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0231   0.1204   0.9500  -0.0028  -0.0025 &   3.6108 f
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2760   0.9500            0.6922 &   4.3030 f
  mprj/o_q_dly[35] (net)                                 2   0.0290 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0349   0.2760   0.9500  -0.0044  -0.0035 &   4.2995 f
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1501   0.9500            1.2330 &   5.5325 f
  mprj/la_data_out[3] (net)                              1   0.2998 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.5325 f
  la_data_out[3] (net) 
  la_data_out[3] (out)                                               -0.6320   2.1927   0.9500  -0.3601  -0.1622 &   5.3702 f
  data arrival time                                                                                                  5.3702

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2702

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3213 

  slack (with derating applied) (MET)                                                                     7.2702 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5916 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   1.7399 &   2.7003 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1419   0.9500            0.5639 &   3.2643 f
  mprj/o_q[27] (net)                                     2   0.0162 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0233   0.1419   0.9500  -0.0026  -0.0022 &   3.2621 f
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3372   0.9500            0.7415 &   4.0036 f
  mprj/o_q_dly[27] (net)                                 2   0.0384 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0928   0.3374   0.9500  -0.0543  -0.0529 &   3.9506 f
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5151   0.9500            1.4267 &   5.3773 f
  mprj/wbs_dat_o[27] (net)                               1   0.3507 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3773 f
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                -0.3787   2.5627   0.9500  -0.2337   0.0111 &   5.3884 f
  data arrival time                                                                                                  5.3884

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3884
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3142 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3142 

  slack (with derating applied) (MET)                                                                     7.2884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6026 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.3650 &   3.3254 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1349   0.9500            0.5590 &   3.8844 f
  mprj/o_q[47] (net)                                     2   0.0150 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1349   0.9500   0.0000   0.0006 &   3.8850 f
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1596   0.9500            0.6000 &   4.4850 f
  mprj/o_q_dly[47] (net)                                 1   0.0094 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0069   0.1596   0.9500  -0.0006  -0.0003 &   4.4847 f
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9915   0.9500            1.1646 &   5.6493 f
  mprj/la_data_out[15] (net)                             1   0.2877 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6493 f
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              -0.4866   1.9915   0.9500  -0.2713  -0.0964 &   5.5529 f
  data arrival time                                                                                                  5.5529

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5529
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4529

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3209 

  slack (with derating applied) (MET)                                                                     7.4529 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7738 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.1603 &   3.1208 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1245   0.9500            0.5516 &   3.6723 f
  mprj/o_q[36] (net)                                     2   0.0132 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1245   0.9500   0.0000   0.0005 &   3.6728 f
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2777   0.9500            0.6950 &   4.3678 f
  mprj/o_q_dly[36] (net)                                 2   0.0293 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0964   0.2777   0.9500  -0.0331  -0.0335 &   4.3344 f
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0398   0.9500            1.1801 &   5.5145 f
  mprj/la_data_out[4] (net)                              1   0.2843 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.5145 f
  la_data_out[4] (net) 
  la_data_out[4] (out)                                               -0.2640   2.0812   0.9500  -0.1519   0.0450 &   5.5595 f
  data arrival time                                                                                                  5.5595

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4595

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3121 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3121 

  slack (with derating applied) (MET)                                                                     7.4595 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7716 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.5019 &   3.4623 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1388   0.9500            0.5617 &   4.0241 f
  mprj/o_q[46] (net)                                     2   0.0157 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0131   0.1388   0.9500  -0.0012  -0.0007 &   4.0234 f
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1354   0.9500            0.5794 &   4.6027 f
  mprj/o_q_dly[46] (net)                                 1   0.0060 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1354   0.9500   0.0000   0.0002 &   4.6030 f
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8557   0.9500            1.0846 &   5.6875 f
  mprj/la_data_out[14] (net)                             1   0.2676 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6875 f
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              -0.2472   1.8557   0.9500  -0.1497   0.0247 &   5.7122 f
  data arrival time                                                                                                  5.7122

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7122
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6122

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3165 

  slack (with derating applied) (MET)                                                                     7.6122 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9287 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.6828 &   3.6433 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1229   0.9500            0.5504 &   4.1937 f
  mprj/o_q[117] (net)                                    2   0.0130 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1229   0.9500   0.0000   0.0005 &   4.1942 f
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3855   0.9500            0.7670 &   4.9612 f
  mprj/o_q_dly[117] (net)                                2   0.0463 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1997   0.3858   0.9500  -0.1139  -0.1137 &   4.8474 f
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.2445   0.9500            0.8539 &   5.7013 f
  mprj/io_out[18] (net)                                  1   0.1758 
  mprj/io_out[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7013 f
  io_out[18] (net) 
  io_out[18] (out)                                                    0.0000   1.2573   0.9500   0.0000   0.0835 &   5.7848 f
  data arrival time                                                                                                  5.7848

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7848
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3164 

  slack (with derating applied) (MET)                                                                     7.6848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0012 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.7987 &   3.7591 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1169   0.9500            0.5809 &   4.3400 r
  mprj/o_q[44] (net)                                     1   0.0071 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1169   0.9500   0.0000   0.0002 &   4.3401 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2516   0.9500            0.5878 &   4.9280 r
  mprj/o_q_dly[44] (net)                                 2   0.0193 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0408   0.2516   0.9500  -0.0044  -0.0040 &   4.9240 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6450   0.9500            2.4254 &   7.3494 r
  mprj/la_data_out[12] (net)                             1   0.4040 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3494 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                              -3.0639   4.6878   0.9500  -1.7087  -1.5325 &   5.8169 r
  data arrival time                                                                                                  5.8169

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4865 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4865 

  slack (with derating applied) (MET)                                                                     7.7169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2034 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.8100 &   3.7705 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1272   0.9500            0.5871 &   4.3575 r
  mprj/o_q[42] (net)                                     1   0.0081 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0310   0.1272   0.9500  -0.0039  -0.0039 &   4.3536 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3058   0.9500            0.6185 &   4.9721 r
  mprj/o_q_dly[42] (net)                                 2   0.0244 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0958   0.3058   0.9500  -0.0533  -0.0550 &   4.9171 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.7755   0.9500            2.4869 &   7.4040 r
  mprj/la_data_out[10] (net)                             1   0.4153 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4040 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                              -3.1556   4.8220   0.9500  -1.7614  -1.5745 &   5.8295 r
  data arrival time                                                                                                  5.8295

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8295
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7295

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4983 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4983 

  slack (with derating applied) (MET)                                                                     7.7295 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2278 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.8117 &   3.7722 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1290   0.9500            0.5548 &   4.3270 f
  mprj/o_q[155] (net)                                    2   0.0140 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1290   0.9500   0.0000   0.0005 &   4.3274 f
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3478   0.9500            0.7441 &   5.0716 f
  mprj/o_q_dly[155] (net)                                2   0.0402 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0872   0.3480   0.9500  -0.0477  -0.0456 &   5.0260 f
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.1461   0.9500            0.8009 &   5.8269 f
  mprj/io_oeb[18] (net)                                  1   0.1625 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8269 f
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0000   1.1554   0.9500   0.0000   0.0673 &   5.8942 f
  data arrival time                                                                                                  5.8942

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8942
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3152 

  slack (with derating applied) (MET)                                                                     7.7942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1095 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.8153 &   3.7757 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1328   0.9500            0.5902 &   4.3660 r
  mprj/o_q[152] (net)                                    1   0.0087 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1328   0.9500   0.0000   0.0003 &   4.3663 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3199   0.9500            0.6266 &   4.9929 r
  mprj/o_q_dly[152] (net)                                2   0.0257 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3199   0.9500   0.0000   0.0009 &   4.9938 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7391   0.9500            2.4118 &   7.4056 r
  mprj/io_oeb[15] (net)                                  1   0.4076 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.4056 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                   -3.1927   4.7806   0.9500  -1.7179  -1.4954 &   5.9102 r
  data arrival time                                                                                                  5.9102

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4919 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4919 

  slack (with derating applied) (MET)                                                                     7.8102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3021 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.8133 &   3.7738 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1510   0.9500            0.5704 &   4.3442 f
  mprj/o_q[154] (net)                                    2   0.0177 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1510   0.9500   0.0000   0.0006 &   4.3447 f
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2600   0.9500            0.6903 &   5.0350 f
  mprj/o_q_dly[154] (net)                                2   0.0262 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0312   0.2600   0.9500  -0.0032  -0.0022 &   5.0328 f
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.3205   0.9500            0.8481 &   5.8809 f
  mprj/io_oeb[17] (net)                                  1   0.1859 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8809 f
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.0000   1.3377   0.9500   0.0000   0.0994 &   5.9803 f
  data arrival time                                                                                                  5.9803

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3151 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3151 

  slack (with derating applied) (MET)                                                                     7.8803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1954 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.8481 &   3.8085 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0746   0.9500            0.5138 &   4.3223 f
  mprj/o_q[41] (net)                                     1   0.0048 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0746   0.9500   0.0000   0.0002 &   4.3225 f
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2388   0.9500            0.6490 &   4.9714 f
  mprj/o_q_dly[41] (net)                                 2   0.0226 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0108   0.2388   0.9500  -0.0013  -0.0007 &   4.9708 f
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1198   0.9500            1.2099 &   6.1807 f
  mprj/la_data_out[9] (net)                              1   0.2957 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.1807 f
  la_data_out[9] (net) 
  la_data_out[9] (out)                                               -0.6596   2.1607   0.9500  -0.3824  -0.1969 &   5.9838 f
  data arrival time                                                                                                  5.9838

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9838
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3553 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3553 

  slack (with derating applied) (MET)                                                                     7.8838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2391 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.6819 &   3.6424 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1283   0.9500            0.5543 &   4.1966 f
  mprj/o_q[52] (net)                                     2   0.0139 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1283   0.9500   0.0000   0.0005 &   4.1971 f
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2796   0.9500            0.6935 &   4.8907 f
  mprj/o_q_dly[52] (net)                                 2   0.0287 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0218   0.2798   0.9500  -0.0018   0.0017 &   4.8924 f
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6604   0.9500            1.0038 &   5.8962 f
  mprj/la_data_out[20] (net)                             1   0.2328 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8962 f
  la_data_out[20] (net) 
  la_data_out[20] (out)                                              -0.0684   1.6929   0.9500  -0.0197   0.1357 &   6.0320 f
  data arrival time                                                                                                  6.0320

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3197 

  slack (with derating applied) (MET)                                                                     7.9320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2517 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.8126 &   3.7731 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1338   0.9500            0.5582 &   4.3312 f
  mprj/o_q[116] (net)                                    2   0.0148 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1338   0.9500   0.0000   0.0005 &   4.3317 f
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2970   0.9500            0.7100 &   5.0417 f
  mprj/o_q_dly[116] (net)                                2   0.0318 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2971   0.9500   0.0000   0.0028 &   5.0445 f
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6185   0.9500            1.0090 &   6.0536 f
  mprj/io_out[17] (net)                                  1   0.2285 
  mprj/io_out[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0536 f
  io_out[17] (net) 
  io_out[17] (out)                                                   -0.2062   1.6388   0.9500  -0.1218  -0.0022 &   6.0513 f
  data arrival time                                                                                                  6.0513

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0513
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3313 

  slack (with derating applied) (MET)                                                                     7.9513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2826 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.8598 &   3.8203 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0838   0.9500            0.5213 &   4.3416 f
  mprj/o_q[40] (net)                                     1   0.0064 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0838   0.9500   0.0000   0.0001 &   4.3417 f
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2765   0.9500            0.6810 &   5.0228 f
  mprj/o_q_dly[40] (net)                                 2   0.0290 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1010   0.2765   0.9500  -0.0529  -0.0545 &   4.9683 f
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0617   0.9500            1.2378 &   6.2061 f
  mprj/la_data_out[8] (net)                              1   0.2982 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2061 f
  la_data_out[8] (net) 
  la_data_out[8] (out)                                               -0.5140   2.0617   0.9500  -0.2959  -0.1183 &   6.0878 f
  data arrival time                                                                                                  6.0878

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0878
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3571 

  slack (with derating applied) (MET)                                                                     7.9878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3449 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.8633 &   3.8237 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0886   0.9500            0.5252 &   4.3490 f
  mprj/o_q[45] (net)                                     1   0.0071 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0886   0.9500   0.0000   0.0002 &   4.3491 f
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2285   0.9500            0.6450 &   4.9941 f
  mprj/o_q_dly[45] (net)                                 2   0.0208 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0826   0.2285   0.9500  -0.0407  -0.0420 &   4.9522 f
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8492   0.9500            1.0725 &   6.0247 f
  mprj/la_data_out[13] (net)                             1   0.2535 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.0247 f
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              -0.1858   1.8890   0.9500  -0.1065   0.0720 &   6.0967 f
  data arrival time                                                                                                  6.0967

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.0967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9967

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3364 

  slack (with derating applied) (MET)                                                                     7.9967 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3331 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.8148 &   3.7752 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0894   0.9500            0.5260 &   4.3012 f
  mprj/o_q[153] (net)                                    1   0.0073 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0895   0.9500   0.0000   0.0003 &   4.3015 f
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3253   0.9500            0.7168 &   5.0184 f
  mprj/o_q_dly[153] (net)                                2   0.0366 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0955   0.3255   0.9500  -0.0445  -0.0436 &   4.9748 f
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5988   0.9500            0.9907 &   5.9655 f
  mprj/io_oeb[16] (net)                                  1   0.2243 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9655 f
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                   -0.0804   1.6269   0.9500  -0.0066   0.1382 &   6.1037 f
  data arrival time                                                                                                  6.1037

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1037
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3266 

  slack (with derating applied) (MET)                                                                     8.0037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3303 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.6824 &   3.6428 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2052   0.9500            0.6025 &   4.2453 f
  mprj/o_q[158] (net)                                    2   0.0260 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2054   0.9500   0.0000   0.0031 &   4.2484 f
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2883   0.9500            0.7270 &   4.9754 f
  mprj/o_q_dly[158] (net)                                2   0.0302 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2885   0.9500   0.0000   0.0033 &   4.9787 f
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6241   0.9500            0.9797 &   5.9584 f
  mprj/io_oeb[21] (net)                                  1   0.2267 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9584 f
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   1.6591   0.9500   0.0000   0.1617 &   6.1201 f
  data arrival time                                                                                                  6.1201

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1201
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3221 

  slack (with derating applied) (MET)                                                                     8.0201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3422 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.8144 &   3.7748 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1226   0.9500            0.5502 &   4.3251 f
  mprj/o_q[120] (net)                                    2   0.0129 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1226   0.9500   0.0000   0.0005 &   4.3255 f
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2911   0.9500            0.7047 &   5.0303 f
  mprj/o_q_dly[120] (net)                                2   0.0315 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0689   0.2911   0.9500  -0.0127  -0.0122 &   5.0181 f
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5734   0.9500            0.9575 &   5.9757 f
  mprj/io_out[21] (net)                                  1   0.2197 
  mprj/io_out[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9757 f
  io_out[21] (net) 
  io_out[21] (out)                                                    0.0000   1.6061   0.9500   0.0000   0.1541 &   6.1298 f
  data arrival time                                                                                                  6.1298

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1298
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0298

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3240 

  slack (with derating applied) (MET)                                                                     8.0298 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3538 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6123 &   4.5728 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2018   0.9500            0.6283 &   5.2011 r
  mprj/o_q[161] (net)                                    2   0.0153 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2018   0.9500   0.0000   0.0006 &   5.2017 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3705   0.9500            0.6572 &   5.8589 r
  mprj/o_q_dly[161] (net)                                2   0.0299 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3706   0.9500   0.0000   0.0034 &   5.8623 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4205   0.9500            3.7398 &   9.6020 r
  mprj/io_oeb[24] (net)                                  1   0.6418 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   9.6020 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   -6.7254   7.4733   0.9500  -3.7416  -3.4414 &   6.1606 r
  data arrival time                                                                                                  6.1606

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.7181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7181 

  slack (with derating applied) (MET)                                                                     8.0606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7787 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.8074 &   3.7679 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0838   0.9500            0.5213 &   4.2892 f
  mprj/o_q[43] (net)                                     1   0.0063 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0838   0.9500   0.0000   0.0001 &   4.2893 f
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2493   0.9500            0.6598 &   4.9491 f
  mprj/o_q_dly[43] (net)                                 2   0.0244 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0844   0.2493   0.9500  -0.0344  -0.0352 &   4.9139 f
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8428   0.9500            1.0809 &   5.9948 f
  mprj/la_data_out[11] (net)                             1   0.2531 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9948 f
  la_data_out[11] (net) 
  la_data_out[11] (out)                                              -0.1529   1.8799   0.9500  -0.0126   0.1664 &   6.1612 f
  data arrival time                                                                                                  6.1612

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3292 

  slack (with derating applied) (MET)                                                                     8.0612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3904 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.6828 &   3.6432 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1184   0.9500            0.5472 &   4.1905 f
  mprj/o_q[113] (net)                                    2   0.0122 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1184   0.9500   0.0000   0.0004 &   4.1909 f
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2560   0.9500            0.6760 &   4.8669 f
  mprj/o_q_dly[113] (net)                                2   0.0255 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2560   0.9500   0.0000   0.0011 &   4.8680 f
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9264   0.9500            1.1165 &   5.9845 f
  mprj/io_out[14] (net)                                  1   0.2669 
  mprj/io_out[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9845 f
  io_out[14] (net) 
  io_out[14] (out)                                                   -0.0603   1.9695   0.9500  -0.0049   0.1961 &   6.1806 f
  data arrival time                                                                                                  6.1806

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3258 

  slack (with derating applied) (MET)                                                                     8.0806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4064 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.9034 &   3.8638 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1145   0.9500            0.5444 &   4.4083 f
  mprj/o_q[38] (net)                                     2   0.0115 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0138   0.1145   0.9500  -0.0015  -0.0012 &   4.4071 f
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2424   0.9500            0.6640 &   5.0711 f
  mprj/o_q_dly[38] (net)                                 2   0.0232 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2424   0.9500   0.0000   0.0009 &   5.0720 f
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1346   0.9500            1.2566 &   6.3285 f
  mprj/la_data_out[6] (net)                              1   0.3083 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.3285 f
  la_data_out[6] (net) 
  la_data_out[6] (out)                                               -0.5931   2.1346   0.9500  -0.3371  -0.1414 &   6.1871 f
  data arrival time                                                                                                  6.1871

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0871

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3613 

  slack (with derating applied) (MET)                                                                     8.0871 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4484 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   2.8150 &   3.7754 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0798   0.9500            0.5180 &   4.2934 f
  mprj/o_q[115] (net)                                    1   0.0057 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0798   0.9500   0.0000   0.0001 &   4.2935 f
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2966   0.9500            0.6955 &   4.9890 f
  mprj/o_q_dly[115] (net)                                2   0.0325 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0330   0.2966   0.9500  -0.0033  -0.0022 &   4.9868 f
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9026   0.9500            1.1475 &   6.1343 f
  mprj/io_out[16] (net)                                  1   0.2662 
  mprj/io_out[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1343 f
  io_out[16] (net) 
  io_out[16] (out)                                                   -0.1724   1.9308   0.9500  -0.0888   0.0686 &   6.2029 f
  data arrival time                                                                                                  6.2029

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2029
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1029

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3362 

  slack (with derating applied) (MET)                                                                     8.1029 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4390 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   2.9138 &   3.8742 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0992   0.9500            0.5336 &   4.4078 f
  mprj/o_q[39] (net)                                     1   0.0089 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0090   0.0992   0.9500  -0.0011  -0.0010 &   4.4068 f
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2624   0.9500            0.6745 &   5.0813 f
  mprj/o_q_dly[39] (net)                                 2   0.0266 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0035   0.2624   0.9500  -0.0003   0.0007 &   5.0820 f
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0187   0.9500            1.2052 &   6.2872 f
  mprj/la_data_out[7] (net)                              1   0.2915 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2872 f
  la_data_out[7] (net) 
  la_data_out[7] (out)                                               -0.4332   2.0187   0.9500  -0.2407  -0.0572 &   6.2300 f
  data arrival time                                                                                                  6.2300

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2300
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1300

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3534 

  slack (with derating applied) (MET)                                                                     8.1300 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4834 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.2368 &   4.1973 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3457   0.9500            0.7040 &   4.9013 r
  mprj/o_q[61] (net)                                     2   0.0282 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0557   0.3458   0.9500  -0.0069  -0.0041 &   4.8972 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1545   0.9500            0.5430 &   5.4401 r
  mprj/o_q_dly[61] (net)                                 1   0.0098 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1545   0.9500   0.0000   0.0004 &   5.4405 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6063   0.9500            2.3698 &   7.8102 r
  mprj/la_data_out[29] (net)                             1   0.3982 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8102 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                              -2.8188   4.6387   0.9500  -1.5767  -1.3805 &   6.4297 r
  data arrival time                                                                                                  6.4297

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4297
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5051 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5051 

  slack (with derating applied) (MET)                                                                     8.3297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8348 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.2848 &   4.2452 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0675   0.9500            0.5078 &   4.7531 f
  mprj/o_q[54] (net)                                     1   0.0036 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0675   0.9500   0.0000   0.0001 &   4.7531 f
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2070   0.9500            0.6209 &   5.3740 f
  mprj/o_q_dly[54] (net)                                 2   0.0172 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2070   0.9500   0.0000   0.0006 &   5.3746 f
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7656   0.9500            1.0399 &   6.4145 f
  mprj/la_data_out[22] (net)                             1   0.2431 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.4145 f
  la_data_out[22] (net) 
  la_data_out[22] (out)                                              -0.1363   1.7974   0.9500  -0.0813   0.0759 &   6.4903 f
  data arrival time                                                                                                  6.4903

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3502 

  slack (with derating applied) (MET)                                                                     8.3903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7405 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5623 &   4.5227 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3529   0.9500            0.7081 &   5.2308 r
  mprj/o_q[59] (net)                                     2   0.0289 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1734   0.3530   0.9500  -0.0973  -0.0991 &   5.1316 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1700   0.9500            0.5520 &   5.6836 r
  mprj/o_q_dly[59] (net)                                 2   0.0114 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1700   0.9500   0.0000   0.0003 &   5.6840 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6976   0.9500            2.4545 &   8.1385 r
  mprj/la_data_out[27] (net)                             1   0.4093 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.1385 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                              -3.2809   4.7372   0.9500  -1.7840  -1.6150 &   6.5234 r
  data arrival time                                                                                                  6.5234

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5414 

  slack (with derating applied) (MET)                                                                     8.4234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9648 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.3838 &   4.3442 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3386   0.9500            0.7001 &   5.0443 r
  mprj/o_q[58] (net)                                     2   0.0275 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0714   0.3387   0.9500  -0.0142  -0.0117 &   5.0327 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1218   0.9500            0.5228 &   5.5554 r
  mprj/o_q_dly[58] (net)                                 1   0.0066 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1218   0.9500   0.0000   0.0003 &   5.5557 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6675   0.9500            2.4192 &   7.9749 r
  mprj/la_data_out[26] (net)                             1   0.4061 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.9749 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                              -2.9647   4.7129   0.9500  -1.6368  -1.4496 &   6.5253 r
  data arrival time                                                                                                  6.5253

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5172 

  slack (with derating applied) (MET)                                                                     8.4253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9425 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.2848 &   4.2453 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0813   0.9500            0.5192 &   4.7645 f
  mprj/o_q[55] (net)                                     1   0.0059 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0813   0.9500   0.0000   0.0002 &   4.7648 f
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2566   0.9500            0.6648 &   5.4295 f
  mprj/o_q_dly[55] (net)                                 2   0.0256 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0292   0.2566   0.9500  -0.0153  -0.0151 &   5.4145 f
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7708   0.9500            1.0572 &   6.4717 f
  mprj/la_data_out[23] (net)                             1   0.2439 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.4717 f
  la_data_out[23] (net) 
  la_data_out[23] (out)                                              -0.1546   1.8028   0.9500  -0.0886   0.0688 &   6.5405 f
  data arrival time                                                                                                  6.5405

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3552 

  slack (with derating applied) (MET)                                                                     8.4405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7957 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.3277 &   4.2881 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0799   0.9500            0.5181 &   4.8062 f
  mprj/o_q[57] (net)                                     1   0.0057 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0799   0.9500   0.0000   0.0002 &   4.8064 f
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3019   0.9500            0.6967 &   5.5031 f
  mprj/o_q_dly[57] (net)                                 2   0.0327 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1721   0.3019   0.9500  -0.0961  -0.0985 &   5.4046 f
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7435   0.9500            1.0602 &   6.4648 f
  mprj/la_data_out[25] (net)                             1   0.2455 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.4648 f
  la_data_out[25] (net) 
  la_data_out[25] (out)                                              -0.1195   1.7747   0.9500  -0.0696   0.0846 &   6.5494 f
  data arrival time                                                                                                  6.5494

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5494
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4494

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3622 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3622 

  slack (with derating applied) (MET)                                                                     8.4494 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8115 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.4512 &   4.4117 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3096   0.9500            0.6869 &   5.0986 r
  mprj/o_q[64] (net)                                     2   0.0253 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1304   0.3096   0.9500  -0.0750  -0.0776 &   5.0210 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1845   0.9500            0.5595 &   5.5806 r
  mprj/o_q_dly[64] (net)                                 1   0.0128 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0564   0.1845   0.9500  -0.0149  -0.0152 &   5.5654 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.4995   0.9500            2.3447 &   7.9101 r
  mprj/la_data_out[32] (net)                             1   0.3912 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.9101 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                              -2.7696   4.5416   0.9500  -1.5391  -1.3570 &   6.5530 r
  data arrival time                                                                                                  6.5530

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5530
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4530

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5164 

  slack (with derating applied) (MET)                                                                     8.4530 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9694 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.3840 &   4.3444 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0995   0.9500            0.5338 &   4.8782 f
  mprj/o_q[56] (net)                                     2   0.0090 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.0995   0.9500   0.0000   0.0003 &   4.8785 f
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2803   0.9500            0.6885 &   5.5670 f
  mprj/o_q_dly[56] (net)                                 2   0.0297 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1728   0.2803   0.9500  -0.0964  -0.1001 &   5.4669 f
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7181   0.9500            1.0341 &   6.5011 f
  mprj/la_data_out[24] (net)                             1   0.2412 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.5011 f
  la_data_out[24] (net) 
  la_data_out[24] (out)                                              -0.1240   1.7510   0.9500  -0.0727   0.0854 &   6.5865 f
  data arrival time                                                                                                  6.5865

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3645 

  slack (with derating applied) (MET)                                                                     8.4865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8510 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.2842 &   4.2446 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2410   0.9500            0.6253 &   4.8699 f
  mprj/o_q[60] (net)                                     2   0.0318 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1431   0.2411   0.9500  -0.0813  -0.0822 &   4.7877 f
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1473   0.9500            0.6255 &   5.4132 f
  mprj/o_q_dly[60] (net)                                 1   0.0076 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1473   0.9500   0.0000   0.0002 &   5.4134 f
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8317   0.9500            1.0809 &   6.4943 f
  mprj/la_data_out[28] (net)                             1   0.2645 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.4943 f
  la_data_out[28] (net) 
  la_data_out[28] (out)                                              -0.0283   1.8317   0.9500  -0.0023   0.1771 &   6.6714 f
  data arrival time                                                                                                  6.6714

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6714
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3599 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3599 

  slack (with derating applied) (MET)                                                                     8.5714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9313 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.2769 &   4.2374 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2191   0.9500            0.6116 &   4.8489 f
  mprj/o_q[62] (net)                                     2   0.0283 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0094   0.2192   0.9500  -0.0013   0.0013 &   4.8503 f
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2136   0.9500            0.6768 &   5.5271 f
  mprj/o_q_dly[62] (net)                                 2   0.0183 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0812   0.2136   0.9500  -0.0440  -0.0457 &   5.4813 f
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8036   0.9500            1.0584 &   6.5398 f
  mprj/la_data_out[30] (net)                             1   0.2482 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.5398 f
  la_data_out[30] (net) 
  la_data_out[30] (out)                                              -0.0394   1.8377   0.9500  -0.0032   0.1671 &   6.7069 f
  data arrival time                                                                                                  6.7069

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7069
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6069

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3581 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3581 

  slack (with derating applied) (MET)                                                                     8.6069 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9650 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.4415 &   4.4019 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2914   0.9500            0.6771 &   5.0790 r
  mprj/o_q[63] (net)                                     2   0.0236 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1157   0.2914   0.9500  -0.0692  -0.0716 &   5.0074 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2321   0.9500            0.5865 &   5.5939 r
  mprj/o_q_dly[63] (net)                                 2   0.0174 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2321   0.9500   0.0000   0.0006 &   5.5944 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6558   0.9500            2.3962 &   7.9906 r
  mprj/la_data_out[31] (net)                             1   0.4019 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.9906 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                              -2.6157   4.6904   0.9500  -1.4897  -1.2809 &   6.7097 r
  data arrival time                                                                                                  6.7097

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5172 

  slack (with derating applied) (MET)                                                                     8.6097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1269 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5621 &   4.5225 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3878   0.9500            0.7263 &   5.2488 r
  mprj/o_q[65] (net)                                     2   0.0320 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0080   0.3880   0.9500  -0.0013   0.0022 &   5.2509 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1170   0.9500            0.5206 &   5.7715 r
  mprj/o_q_dly[65] (net)                                 1   0.0061 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0128   0.1170   0.9500  -0.0015  -0.0014 &   5.7702 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6568   0.9500            2.4240 &   8.1941 r
  mprj/la_data_out[33] (net)                             1   0.4058 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.1941 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                              -2.9523   4.6985   0.9500  -1.6477  -1.4677 &   6.7265 r
  data arrival time                                                                                                  6.7265

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7265
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5278 

  slack (with derating applied) (MET)                                                                     8.6265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1542 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5974 &   4.5579 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3506   0.9500            0.7065 &   5.2644 r
  mprj/o_q[66] (net)                                     2   0.0286 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0752   0.3507   0.9500  -0.0345  -0.0329 &   5.2315 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1500   0.9500            0.5405 &   5.7720 r
  mprj/o_q_dly[66] (net)                                 1   0.0094 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0259   0.1500   0.9500  -0.0092  -0.0094 &   5.7626 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.6456   0.9500            2.4227 &   8.1853 r
  mprj/la_data_out[34] (net)                             1   0.4047 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.1853 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                              -2.9345   4.6867   0.9500  -1.6378  -1.4581 &   6.7271 r
  data arrival time                                                                                                  6.7271

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6271

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5311 

  slack (with derating applied) (MET)                                                                     8.6271 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1582 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.5794 &   4.5398 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1430   0.9500            0.5647 &   5.1046 f
  mprj/o_q[160] (net)                                    2   0.0164 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0297   0.1430   0.9500  -0.0033  -0.0029 &   5.1017 f
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2786   0.9500            0.7020 &   5.8037 f
  mprj/o_q_dly[160] (net)                                2   0.0294 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0274   0.2786   0.9500  -0.0024  -0.0015 &   5.8022 f
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7514   0.9500            1.9810 &   7.7832 f
  mprj/io_oeb[23] (net)                                  1   0.5229 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.7832 f
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                   -2.5192   3.8447   0.9500  -1.3999  -1.0514 &   6.7317 f
  data arrival time                                                                                                  6.7317

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5023 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5023 

  slack (with derating applied) (MET)                                                                     8.6317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1340 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5589 &   4.5193 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2073   0.9500            0.6068 &   5.1261 f
  mprj/o_q[73] (net)                                     2   0.0271 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0904   0.2073   0.9500  -0.0458  -0.0469 &   5.0793 f
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2055   0.9500            0.6656 &   5.7449 f
  mprj/o_q_dly[73] (net)                                 2   0.0170 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0088   0.2055   0.9500  -0.0010  -0.0004 &   5.7445 f
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8214   0.9500            1.5350 &   7.2795 f
  mprj/la_data_out[41] (net)                             1   0.3934 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.2795 f
  la_data_out[41] (net) 
  la_data_out[41] (out)                                              -1.1351   2.8725   0.9500  -0.6843  -0.4346 &   6.8449 f
  data arrival time                                                                                                  6.8449

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8449
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7449

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4372 

  slack (with derating applied) (MET)                                                                     8.7449 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1821 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6122 &   4.5726 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1295   0.9500            0.5551 &   5.1277 f
  mprj/o_q[123] (net)                                    2   0.0141 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0082   0.1295   0.9500  -0.0008  -0.0004 &   5.1274 f
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3517   0.9500            0.7458 &   5.8732 f
  mprj/o_q_dly[123] (net)                                2   0.0406 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0842   0.3520   0.9500  -0.0443  -0.0412 &   5.8320 f
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3391   0.9500            1.8712 &   7.7032 f
  mprj/io_out[24] (net)                                  1   0.4820 
  mprj/io_out[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.7032 f
  io_out[24] (net) 
  io_out[24] (out)                                                   -1.9059   3.3391   0.9500  -1.1157  -0.7985 &   6.9047 f
  data arrival time                                                                                                  6.9047

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9047
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8047

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4856 

  slack (with derating applied) (MET)                                                                     8.8047 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2903 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5615 &   4.5220 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2798   0.9500            0.6487 &   5.1707 f
  mprj/o_q[69] (net)                                     2   0.0379 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1723   0.2800   0.9500  -0.0982  -0.0994 &   5.0713 f
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1179   0.9500            0.6119 &   5.6832 f
  mprj/o_q_dly[69] (net)                                 1   0.0036 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1179   0.9500   0.0000   0.0001 &   5.6833 f
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7968   0.9500            1.0469 &   6.7303 f
  mprj/la_data_out[37] (net)                             1   0.2589 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.7303 f
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.0000   1.7968   0.9500   0.0000   0.1871 &   6.9174 f
  data arrival time                                                                                                  6.9174

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3744 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3744 

  slack (with derating applied) (MET)                                                                     8.8174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1918 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5614 &   4.5218 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3495   0.9500            0.7059 &   5.2277 r
  mprj/o_q[67] (net)                                     2   0.0285 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0532   0.3496   0.9500  -0.0073  -0.0045 &   5.2232 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1092   0.9500            0.5148 &   5.7379 r
  mprj/o_q_dly[67] (net)                                 1   0.0053 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1092   0.9500   0.0000   0.0002 &   5.7382 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3278   0.9500            2.2516 &   7.9897 r
  mprj/la_data_out[35] (net)                             1   0.3766 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.9897 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                              -2.2121   4.3688   0.9500  -1.2513  -1.0615 &   6.9282 r
  data arrival time                                                                                                  6.9282

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4971 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4971 

  slack (with derating applied) (MET)                                                                     8.8282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3253 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.5623 &   4.5227 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1394   0.9500            0.5622 &   5.0849 f
  mprj/o_q[122] (net)                                    2   0.0158 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0264   0.1394   0.9500  -0.0033  -0.0030 &   5.0819 f
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2866   0.9500            0.7043 &   5.7862 f
  mprj/o_q_dly[122] (net)                                2   0.0301 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0280   0.2867   0.9500  -0.0025  -0.0001 &   5.7861 f
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8091   0.9500            1.6170 &   7.4031 f
  mprj/io_out[23] (net)                                  1   0.4071 
  mprj/io_out[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.4031 f
  io_out[23] (net) 
  io_out[23] (out)                                                   -1.2935   2.8091   0.9500  -0.7128  -0.4583 &   6.9448 f
  data arrival time                                                                                                  6.9448

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9448
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4412 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4412 

  slack (with derating applied) (MET)                                                                     8.8448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2859 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5337 &   4.4942 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2527   0.9500            0.6326 &   5.1267 f
  mprj/o_q[70] (net)                                     2   0.0337 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1640   0.2529   0.9500  -0.0905  -0.0918 &   5.0350 f
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1277   0.9500            0.6115 &   5.6464 f
  mprj/o_q_dly[70] (net)                                 1   0.0049 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1277   0.9500   0.0000   0.0001 &   5.6465 f
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3850   0.9500            1.3152 &   6.9617 f
  mprj/la_data_out[38] (net)                             1   0.3335 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9617 f
  la_data_out[38] (net) 
  la_data_out[38] (out)                                              -0.3734   2.4266   0.9500  -0.2085   0.0147 &   6.9764 f
  data arrival time                                                                                                  6.9764

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3987 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3987 

  slack (with derating applied) (MET)                                                                     8.8764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2751 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5589 &   4.5193 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2617   0.9500            0.6385 &   5.1578 f
  mprj/o_q[72] (net)                                     2   0.0352 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1382   0.2618   0.9500  -0.0824  -0.0834 &   5.0744 f
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1730   0.9500            0.6557 &   5.7301 f
  mprj/o_q_dly[72] (net)                                 2   0.0116 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0396   0.1730   0.9500  -0.0043  -0.0043 &   5.7258 f
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2956   0.9500            1.2796 &   7.0054 f
  mprj/la_data_out[40] (net)                             1   0.3207 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0054 f
  la_data_out[40] (net) 
  la_data_out[40] (out)                                              -0.4019   2.3389   0.9500  -0.2331  -0.0132 &   6.9922 f
  data arrival time                                                                                                  6.9922

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8922

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4017 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4017 

  slack (with derating applied) (MET)                                                                     8.8922 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2938 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6015 &   4.5620 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0998   0.9500            0.5340 &   5.0960 f
  mprj/o_q[126] (net)                                    1   0.0090 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0998   0.9500   0.0000   0.0002 &   5.0962 f
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3036   0.9500            0.7024 &   5.7986 f
  mprj/o_q_dly[126] (net)                                2   0.0328 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0192   0.3037   0.9500  -0.0018   0.0019 &   5.8005 f
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8879   0.9500            1.6256 &   7.4261 f
  mprj/io_out[27] (net)                                  1   0.4055 
  mprj/io_out[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.4261 f
  io_out[27] (net) 
  io_out[27] (out)                                                   -1.0982   2.9292   0.9500  -0.6651  -0.4323 &   6.9938 f
  data arrival time                                                                                                  6.9938

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4383 

  slack (with derating applied) (MET)                                                                     8.8938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3321 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5587 &   4.5191 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2904   0.9500            0.6550 &   5.1741 f
  mprj/o_q[71] (net)                                     2   0.0396 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1601   0.2907   0.9500  -0.0921  -0.0925 &   5.0816 f
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1409   0.9500            0.6368 &   5.7185 f
  mprj/o_q_dly[71] (net)                                 1   0.0067 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0352   0.1409   0.9500  -0.0039  -0.0040 &   5.7145 f
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9893   0.9500            1.1597 &   6.8742 f
  mprj/la_data_out[39] (net)                             1   0.2875 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.8742 f
  la_data_out[39] (net) 
  la_data_out[39] (out)                                              -0.2189   1.9893   0.9500  -0.0757   0.1200 &   6.9942 f
  data arrival time                                                                                                  6.9942

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9942
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3862 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3862 

  slack (with derating applied) (MET)                                                                     8.8942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2804 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.5615 &   4.5219 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2415   0.9500            0.6254 &   5.1473 f
  mprj/o_q[68] (net)                                     2   0.0319 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0861   0.2416   0.9500  -0.0334  -0.0317 &   5.1156 f
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1305   0.9500            0.6102 &   5.7258 f
  mprj/o_q_dly[68] (net)                                 1   0.0053 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0376   0.1305   0.9500  -0.0039  -0.0039 &   5.7218 f
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4633   0.9500            1.3603 &   7.0822 f
  mprj/la_data_out[36] (net)                             1   0.3451 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0822 f
  la_data_out[36] (net) 
  la_data_out[36] (out)                                              -0.5090   2.5024   0.9500  -0.2875  -0.0675 &   7.0146 f
  data arrival time                                                                                                  7.0146

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4034 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4034 

  slack (with derating applied) (MET)                                                                     8.9146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3180 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6061 &   4.5665 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0814   0.9500            0.5193 &   5.0858 f
  mprj/o_q[163] (net)                                    1   0.0060 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0814   0.9500   0.0000   0.0001 &   5.0860 f
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3707   0.9500            0.7442 &   5.8301 f
  mprj/o_q_dly[163] (net)                                2   0.0439 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0896   0.3710   0.9500  -0.0490  -0.0460 &   5.7841 f
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0895   0.9500            1.2766 &   7.0607 f
  mprj/io_oeb[26] (net)                                  1   0.3019 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0607 f
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                   -0.3628   2.0895   0.9500  -0.2319  -0.0424 &   7.0183 f
  data arrival time                                                                                                  7.0183

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9183

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3990 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3990 

  slack (with derating applied) (MET)                                                                     8.9183 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3173 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6130 &   4.5734 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0734   0.9500            0.5127 &   5.0862 f
  mprj/o_q[114] (net)                                    1   0.0046 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0734   0.9500   0.0000   0.0001 &   5.0862 f
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3096   0.9500            0.6996 &   5.7858 f
  mprj/o_q_dly[114] (net)                                2   0.0338 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3098   0.9500   0.0000   0.0039 &   5.7897 f
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7896   0.9500            1.0546 &   6.8443 f
  mprj/io_out[15] (net)                                  1   0.2494 
  mprj/io_out[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8443 f
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   1.8373   0.9500   0.0000   0.1977 &   7.0420 f
  data arrival time                                                                                                  7.0420

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0420
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3706 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3706 

  slack (with derating applied) (MET)                                                                     8.9420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3126 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.5964 &   4.5568 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1358   0.9500            0.5596 &   5.1164 f
  mprj/o_q[121] (net)                                    2   0.0152 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0374   0.1358   0.9500  -0.0041  -0.0039 &   5.1126 f
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3183   0.9500            0.7269 &   5.8395 f
  mprj/o_q_dly[121] (net)                                2   0.0354 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0245   0.3184   0.9500  -0.0110  -0.0086 &   5.8309 f
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8443   0.9500            1.0844 &   6.9153 f
  mprj/io_out[22] (net)                                  1   0.2519 
  mprj/io_out[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9153 f
  io_out[22] (net) 
  io_out[22] (out)                                                    0.0000   1.8883   0.9500   0.0000   0.2010 &   7.1164 f
  data arrival time                                                                                                  7.1164

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0164

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3761 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3761 

  slack (with derating applied) (MET)                                                                     9.0164 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3925 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6045 &   4.5650 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1278   0.9500            0.5539 &   5.1189 f
  mprj/o_q[159] (net)                                    2   0.0138 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0205   0.1278   0.9500  -0.0023  -0.0019 &   5.1169 f
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2942   0.9500            0.7089 &   5.8258 f
  mprj/o_q_dly[159] (net)                                2   0.0321 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0673   0.2942   0.9500  -0.0273  -0.0274 &   5.7984 f
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9658   0.9500            1.1397 &   6.9382 f
  mprj/io_oeb[22] (net)                                  1   0.2720 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9382 f
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                   -0.0495   2.0140   0.9500  -0.0230   0.1935 &   7.1316 f
  data arrival time                                                                                                  7.1316

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1316
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3809 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3809 

  slack (with derating applied) (MET)                                                                     9.0316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4125 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6103 &   4.5707 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1080   0.9500            0.5398 &   5.1105 f
  mprj/o_q[162] (net)                                    2   0.0104 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0192   0.1080   0.9500  -0.0022  -0.0020 &   5.1085 f
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3079   0.9500            0.7086 &   5.8171 f
  mprj/o_q_dly[162] (net)                                2   0.0335 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0302   0.3081   0.9500  -0.0027   0.0008 &   5.8179 f
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9196   0.9500            1.1153 &   6.9332 f
  mprj/io_oeb[25] (net)                                  1   0.2623 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9332 f
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   1.9689   0.9500   0.0000   0.2109 &   7.1442 f
  data arrival time                                                                                                  7.1442

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1442
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3765 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3765 

  slack (with derating applied) (MET)                                                                     9.0442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4207 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6644 &   4.6248 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1363   0.9500            0.5600 &   5.1849 f
  mprj/o_q[127] (net)                                    2   0.0153 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1364   0.9500   0.0000   0.0005 &   5.1854 f
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2840   0.9500            0.7002 &   5.8856 f
  mprj/o_q_dly[127] (net)                                2   0.0295 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0185   0.2841   0.9500  -0.0020   0.0013 &   5.8869 f
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2419   0.9500            1.3231 &   7.2100 f
  mprj/io_out[28] (net)                                  1   0.3241 
  mprj/io_out[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.2100 f
  io_out[28] (net) 
  io_out[28] (out)                                                   -0.4660   2.2419   0.9500  -0.2770  -0.0531 &   7.1569 f
  data arrival time                                                                                                  7.1569

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4060 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4060 

  slack (with derating applied) (MET)                                                                     9.0569 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4630 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6043 &   4.5647 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0957   0.9500            0.5311 &   5.0958 f
  mprj/o_q[125] (net)                                    1   0.0083 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0332   0.0957   0.9500  -0.0039  -0.0039 &   5.0919 f
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3203   0.9500            0.7152 &   5.8070 f
  mprj/o_q_dly[125] (net)                                2   0.0358 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3205   0.9500   0.0000   0.0034 &   5.8105 f
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9528   0.9500            1.1366 &   6.9471 f
  mprj/io_out[26] (net)                                  1   0.2670 
  mprj/io_out[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9471 f
  io_out[26] (net) 
  io_out[26] (out)                                                    0.0000   2.0016   0.9500   0.0000   0.2120 &   7.1591 f
  data arrival time                                                                                                  7.1591

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0591

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3772 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3772 

  slack (with derating applied) (MET)                                                                     9.0591 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4363 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6163 &   4.5767 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1250   0.9500            0.5519 &   5.1286 f
  mprj/o_q[165] (net)                                    2   0.0133 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0152   0.1250   0.9500  -0.0016  -0.0012 &   5.1274 f
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3140   0.9500            0.7187 &   5.8461 f
  mprj/o_q_dly[165] (net)                                2   0.0345 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0126   0.3142   0.9500  -0.0058  -0.0021 &   5.8440 f
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5928   0.9500            1.5041 &   7.3482 f
  mprj/io_oeb[28] (net)                                  1   0.3749 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.3482 f
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                   -0.7029   2.5928   0.9500  -0.4382  -0.1740 &   7.1742 f
  data arrival time                                                                                                  7.1742

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1742
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4245 

  slack (with derating applied) (MET)                                                                     9.0742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4986 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6018 &   4.5623 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0936   0.9500            0.5294 &   5.0917 f
  mprj/o_q[164] (net)                                    1   0.0080 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0936   0.9500   0.0000   0.0003 &   5.0920 f
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3193   0.9500            0.7125 &   5.8045 f
  mprj/o_q_dly[164] (net)                                2   0.0354 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0285   0.3195   0.9500  -0.0024   0.0015 &   5.8060 f
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6671   0.9500            1.5199 &   7.3260 f
  mprj/io_oeb[27] (net)                                  1   0.3745 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.3260 f
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                   -0.6671   2.7089   0.9500  -0.3863  -0.1508 &   7.1752 f
  data arrival time                                                                                                  7.1752

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1752
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4185 

  slack (with derating applied) (MET)                                                                     9.0752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4937 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.7335 &   4.6939 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1975   0.9500            0.6006 &   5.2945 f
  mprj/o_q[83] (net)                                     2   0.0255 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0817   0.1975   0.9500  -0.0348  -0.0352 &   5.2593 f
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2798   0.9500            0.7216 &   5.9809 f
  mprj/o_q_dly[83] (net)                                 2   0.0296 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2798   0.9500   0.0000   0.0013 &   5.9822 f
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3819   0.9500            1.3575 &   7.3397 f
  mprj/la_data_out[51] (net)                             1   0.3336 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3397 f
  la_data_out[51] (net) 
  la_data_out[51] (out)                                              -0.6002   2.4262   0.9500  -0.3587  -0.1359 &   7.2038 f
  data arrival time                                                                                                  7.2038

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4206 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4206 

  slack (with derating applied) (MET)                                                                     9.1038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5244 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9409 &   4.9014 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2066   0.9500            0.6064 &   5.5077 f
  mprj/o_q[93] (net)                                     2   0.0270 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0170   0.2066   0.9500  -0.0051  -0.0040 &   5.5037 f
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1934   0.9500            0.6547 &   6.1583 f
  mprj/o_q_dly[93] (net)                                 2   0.0150 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0435   0.1934   0.9500  -0.0050  -0.0049 &   6.1535 f
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2335   0.9500            1.7379 &   7.8914 f
  mprj/la_data_out[61] (net)                             1   0.4532 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.8914 f
  la_data_out[61] (net) 
  la_data_out[61] (out)                                              -1.7442   3.3064   0.9500  -0.9666  -0.6663 &   7.2251 f
  data arrival time                                                                                                  7.2251

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4831 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4831 

  slack (with derating applied) (MET)                                                                     9.1251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6082 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.7346 &   4.6950 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3314   0.9500            0.6987 &   5.3936 r
  mprj/o_q[74] (net)                                     2   0.0273 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.2084   0.3314   0.9500  -0.1075  -0.1117 &   5.2819 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2581   0.9500            0.6020 &   5.8839 r
  mprj/o_q_dly[74] (net)                                 2   0.0199 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0925   0.2581   0.9500  -0.0586  -0.0609 &   5.8231 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0353   0.9500            2.1213 &   7.9444 r
  mprj/la_data_out[42] (net)                             1   0.3508 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.9444 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                              -1.6009   4.0738   0.9500  -0.9057  -0.7111 &   7.2333 r
  data arrival time                                                                                                  7.2333

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2333
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4935 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4935 

  slack (with derating applied) (MET)                                                                     9.1333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6268 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9083 &   4.8688 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2636   0.9500            0.6400 &   5.5088 f
  mprj/o_q[89] (net)                                     2   0.0356 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1888   0.2637   0.9500  -0.1066  -0.1091 &   5.3997 f
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3123   0.9500            0.7698 &   6.1695 f
  mprj/o_q_dly[89] (net)                                 2   0.0352 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0867   0.3123   0.9500  -0.0538  -0.0553 &   6.1142 f
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7882   0.9500            1.5735 &   7.6877 f
  mprj/la_data_out[57] (net)                             1   0.3913 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.6877 f
  la_data_out[57] (net) 
  la_data_out[57] (out)                                              -1.2114   2.8348   0.9500  -0.6940  -0.4515 &   7.2363 f
  data arrival time                                                                                                  7.2363

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1363

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4708 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4708 

  slack (with derating applied) (MET)                                                                     9.1363 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6071 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.7338 &   4.6942 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2160   0.9500            0.6123 &   5.3066 f
  mprj/o_q[76] (net)                                     2   0.0285 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1435   0.2160   0.9500  -0.0830  -0.0860 &   5.2206 f
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2501   0.9500            0.7048 &   5.9254 f
  mprj/o_q_dly[76] (net)                                 2   0.0245 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1369   0.2501   0.9500  -0.0677  -0.0701 &   5.8552 f
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2879   0.9500            1.3084 &   7.1636 f
  mprj/la_data_out[44] (net)                             1   0.3208 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1636 f
  la_data_out[44] (net) 
  la_data_out[44] (out)                                              -0.2224   2.3283   0.9500  -0.1256   0.0922 &   7.2558 f
  data arrival time                                                                                                  7.2558

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1558

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4110 

  slack (with derating applied) (MET)                                                                     9.1558 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5668 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.7330 &   4.6934 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1561   0.9500            0.5741 &   5.2675 f
  mprj/o_q[82] (net)                                     2   0.0186 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0162   0.1561   0.9500  -0.0016  -0.0009 &   5.2666 f
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3044   0.9500            0.7238 &   5.9904 f
  mprj/o_q_dly[82] (net)                                 2   0.0331 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0411   0.3045   0.9500  -0.0201  -0.0183 &   5.9721 f
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4372   0.9500            1.4172 &   7.3893 f
  mprj/la_data_out[50] (net)                             1   0.3439 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3893 f
  la_data_out[50] (net) 
  la_data_out[50] (out)                                              -0.5664   2.4736   0.9500  -0.3290  -0.1203 &   7.2690 f
  data arrival time                                                                                                  7.2690

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4195 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4195 

  slack (with derating applied) (MET)                                                                     9.1690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5885 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6092 &   4.5697 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0972   0.9500            0.5322 &   5.1019 f
  mprj/o_q[124] (net)                                    1   0.0086 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.0973   0.9500   0.0000   0.0003 &   5.1022 f
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3713   0.9500            0.7491 &   5.8513 f
  mprj/o_q_dly[124] (net)                                2   0.0440 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0128   0.3716   0.9500  -0.0066  -0.0020 &   5.8493 f
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0489   0.9500            1.1866 &   7.0359 f
  mprj/io_out[25] (net)                                  1   0.2794 
  mprj/io_out[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0359 f
  io_out[25] (net) 
  io_out[25] (out)                                                    0.0000   2.1034   0.9500   0.0000   0.2352 &   7.2711 f
  data arrival time                                                                                                  7.2711

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2711
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1711

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3834 

  slack (with derating applied) (MET)                                                                     9.1711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5545 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.8892 &   4.8496 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1272   0.9500            0.5535 &   5.4031 f
  mprj/o_q[79] (net)                                     2   0.0137 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0371   0.1272   0.9500  -0.0051  -0.0049 &   5.3982 f
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3042   0.9500            0.7131 &   6.1114 f
  mprj/o_q_dly[79] (net)                                 2   0.0330 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0995   0.3043   0.9500  -0.0592  -0.0593 &   6.0520 f
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1988   0.9500            1.2776 &   7.3296 f
  mprj/la_data_out[47] (net)                             1   0.3080 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3296 f
  la_data_out[47] (net) 
  la_data_out[47] (out)                                              -0.4101   2.2387   0.9500  -0.2440  -0.0403 &   7.2894 f
  data arrival time                                                                                                  7.2894

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2894
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4161 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4161 

  slack (with derating applied) (MET)                                                                     9.1894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6055 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.7339 &   4.6944 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1916   0.9500            0.5968 &   5.2912 f
  mprj/o_q[75] (net)                                     2   0.0245 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0821   0.1916   0.9500  -0.0356  -0.0363 &   5.2548 f
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2209   0.9500            0.6737 &   5.9285 f
  mprj/o_q_dly[75] (net)                                 2   0.0195 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0291   0.2209   0.9500  -0.0033  -0.0027 &   5.9258 f
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3734   0.9500            1.3353 &   7.2611 f
  mprj/la_data_out[43] (net)                             1   0.3321 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.2611 f
  la_data_out[43] (net) 
  la_data_out[43] (out)                                              -0.3260   2.4167   0.9500  -0.1856   0.0430 &   7.3041 f
  data arrival time                                                                                                  7.3041

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2041

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4081 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4081 

  slack (with derating applied) (MET)                                                                     9.2041 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6122 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.7346 &   4.6950 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2166   0.9500            0.6127 &   5.3077 f
  mprj/o_q[84] (net)                                     2   0.0286 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1366   0.2166   0.9500  -0.0791  -0.0819 &   5.2258 f
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2658   0.9500            0.7172 &   5.9430 f
  mprj/o_q_dly[84] (net)                                 2   0.0272 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2658   0.9500   0.0000   0.0011 &   5.9441 f
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5104   0.9500            1.4428 &   7.3869 f
  mprj/la_data_out[52] (net)                             1   0.3544 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3869 f
  la_data_out[52] (net) 
  la_data_out[52] (out)                                              -0.5118   2.5482   0.9500  -0.2928  -0.0740 &   7.3129 f
  data arrival time                                                                                                  7.3129

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2129

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4240 

  slack (with derating applied) (MET)                                                                     9.2129 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6369 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.8434 &   4.8038 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1184   0.9500            0.5473 &   5.3511 f
  mprj/o_q[169] (net)                                    2   0.0122 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0146   0.1184   0.9500  -0.0015  -0.0012 &   5.3499 f
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2572   0.9500            0.6770 &   6.0269 f
  mprj/o_q_dly[169] (net)                                2   0.0258 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0191   0.2572   0.9500  -0.0016  -0.0006 &   6.0263 f
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9275   0.9500            2.1115 &   8.1378 f
  mprj/io_oeb[32] (net)                                  1   0.5672 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.1378 f
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                   -2.4181   3.9275   0.9500  -1.2717  -0.8106 &   7.3273 f
  data arrival time                                                                                                  7.3273

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3273
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5198 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5198 

  slack (with derating applied) (MET)                                                                     9.2273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7471 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.8158 &   4.7763 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1640   0.9500            0.5793 &   5.3555 f
  mprj/o_q[81] (net)                                     2   0.0199 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0454   0.1640   0.9500  -0.0056  -0.0050 &   5.3505 f
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2916   0.9500            0.7156 &   6.0662 f
  mprj/o_q_dly[81] (net)                                 2   0.0308 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2918   0.9500   0.0000   0.0031 &   6.0692 f
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2451   0.9500            1.3281 &   7.3973 f
  mprj/la_data_out[49] (net)                             1   0.3247 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3973 f
  la_data_out[49] (net) 
  la_data_out[49] (out)                                              -0.4378   2.2451   0.9500  -0.2771  -0.0573 &   7.3401 f
  data arrival time                                                                                                  7.3401

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2401

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4161 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4161 

  slack (with derating applied) (MET)                                                                     9.2401 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6561 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.8705 &   4.8309 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1146   0.9500            0.5445 &   5.3755 f
  mprj/o_q[80] (net)                                     2   0.0116 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1146   0.9500   0.0000   0.0004 &   5.3758 f
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3157   0.9500            0.7188 &   6.0947 f
  mprj/o_q_dly[80] (net)                                 2   0.0351 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1816   0.3157   0.9500  -0.1049  -0.1079 &   5.9867 f
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9952   0.9500            1.1592 &   7.1459 f
  mprj/la_data_out[48] (net)                             1   0.2762 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1459 f
  la_data_out[48] (net) 
  la_data_out[48] (out)                                              -0.0428   2.0450   0.9500  -0.0035   0.2181 &   7.3640 f
  data arrival time                                                                                                  7.3640

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2640

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3990 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3990 

  slack (with derating applied) (MET)                                                                     9.2640 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6630 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.7346 &   4.6951 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2327   0.9500            0.6207 &   5.3157 f
  mprj/o_q[85] (net)                                     2   0.0306 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1346   0.2328   0.9500  -0.0795  -0.0810 &   5.2348 f
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3246   0.9500            0.7654 &   6.0001 f
  mprj/o_q_dly[85] (net)                                 2   0.0366 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0130   0.3247   0.9500  -0.0077  -0.0054 &   5.9947 f
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0117   0.9500            1.1709 &   7.1657 f
  mprj/la_data_out[53] (net)                             1   0.2758 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.1657 f
  la_data_out[53] (net) 
  la_data_out[53] (out)                                              -0.0254   2.0618   0.9500  -0.0021   0.2181 &   7.3838 f
  data arrival time                                                                                                  7.3838

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3838
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3980 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3980 

  slack (with derating applied) (MET)                                                                     9.2837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6818 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9393 &   4.8997 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1671   0.9500            0.5813 &   5.4810 f
  mprj/o_q[92] (net)                                     2   0.0205 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0075   0.1671   0.9500  -0.0011  -0.0003 &   5.4806 f
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2107   0.9500            0.6565 &   6.1371 f
  mprj/o_q_dly[92] (net)                                 2   0.0178 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0489   0.2107   0.9500  -0.0055  -0.0052 &   6.1318 f
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6897   0.9500            1.4787 &   7.6105 f
  mprj/la_data_out[60] (net)                             1   0.3762 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.6105 f
  la_data_out[60] (net) 
  la_data_out[60] (out)                                              -0.8145   2.7448   0.9500  -0.4880  -0.2201 &   7.3904 f
  data arrival time                                                                                                  7.3904

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3904
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4410 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4410 

  slack (with derating applied) (MET)                                                                     9.2904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7315 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.8807 &   4.8411 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1881   0.9500            0.5946 &   5.4357 f
  mprj/o_q[94] (net)                                     2   0.0239 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0090   0.1881   0.9500  -0.0052  -0.0046 &   5.4311 f
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2071   0.9500            0.6605 &   6.0916 f
  mprj/o_q_dly[94] (net)                                 2   0.0172 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0386   0.2071   0.9500  -0.0042  -0.0038 &   6.0878 f
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6673   0.9500            1.5117 &   7.5995 f
  mprj/la_data_out[62] (net)                             1   0.3861 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.5995 f
  la_data_out[62] (net) 
  la_data_out[62] (out)                                              -0.7327   2.6673   0.9500  -0.4596  -0.1837 &   7.4158 f
  data arrival time                                                                                                  7.4158

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3158

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4397 

  slack (with derating applied) (MET)                                                                     9.3158 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7554 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9299 &   4.8904 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2669   0.9500            0.6638 &   5.5542 r
  mprj/o_q[96] (net)                                     2   0.0214 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0808   0.2669   0.9500  -0.0398  -0.0410 &   5.5132 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2116   0.9500            0.5742 &   6.0874 r
  mprj/o_q_dly[96] (net)                                 2   0.0154 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2116   0.9500   0.0000   0.0005 &   6.0878 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.2360   0.9500            2.6554 &   8.7433 r
  mprj/irq[0] (net)                                      1   0.4512 
  mprj/irq[0] (user_proj_example)                                              0.0000   0.9500            0.0000 &   8.7433 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                  -2.9215   5.2794   0.9500  -1.6010  -1.3098 &   7.4335 r
  data arrival time                                                                                                  7.4335

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3335

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5640 

  slack (with derating applied) (MET)                                                                     9.3335 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8974 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.6813 &   4.6417 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1483   0.9500            0.5685 &   5.2103 f
  mprj/o_q[166] (net)                                    2   0.0173 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0304   0.1483   0.9500  -0.0037  -0.0033 &   5.2070 f
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2834   0.9500            0.7036 &   5.9106 f
  mprj/o_q_dly[166] (net)                                2   0.0294 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2835   0.9500   0.0000   0.0032 &   5.9138 f
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6047   0.9500            1.4872 &   7.4011 f
  mprj/io_oeb[29] (net)                                  1   0.3760 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.4011 f
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                   -0.4277   2.6047   0.9500  -0.2638   0.0328 &   7.4339 f
  data arrival time                                                                                                  7.4339

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3339

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4194 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4194 

  slack (with derating applied) (MET)                                                                     9.3339 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7533 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9394 &   4.8998 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1943   0.9500            0.5985 &   5.4983 f
  mprj/o_q[91] (net)                                     2   0.0249 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0200   0.1943   0.9500  -0.0105  -0.0101 &   5.4882 f
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2313   0.9500            0.6827 &   6.1709 f
  mprj/o_q_dly[91] (net)                                 2   0.0213 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0251   0.2313   0.9500  -0.0061  -0.0056 &   6.1653 f
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4005   0.9500            1.3950 &   7.5603 f
  mprj/la_data_out[59] (net)                             1   0.3481 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.5603 f
  la_data_out[59] (net) 
  la_data_out[59] (out)                                              -0.5262   2.4005   0.9500  -0.3215  -0.0800 &   7.4802 f
  data arrival time                                                                                                  7.4802

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4802
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4293 

  slack (with derating applied) (MET)                                                                     9.3802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8095 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9303 &   4.8907 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1827   0.9500            0.5911 &   5.4818 f
  mprj/o_q[97] (net)                                     2   0.0230 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0480   0.1827   0.9500  -0.0236  -0.0239 &   5.4580 f
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2054   0.9500            0.6571 &   6.1151 f
  mprj/o_q_dly[97] (net)                                 2   0.0169 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0153   0.2054   0.9500  -0.0017  -0.0012 &   6.1138 f
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4001   0.9500            1.3685 &   7.4823 f
  mprj/irq[1] (net)                                      1   0.3469 
  mprj/irq[1] (user_proj_example)                                              0.0000   0.9500            0.0000 &   7.4823 f
  user_irq[1] (net) 
  user_irq[1] (out)                                                  -0.4414   2.4001   0.9500  -0.2646   0.0051 &   7.4874 f
  data arrival time                                                                                                  7.4874

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4874
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3874

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4246 

  slack (with derating applied) (MET)                                                                     9.3874 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8120 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   4.0100 &   4.9705 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2409   0.9500            0.6256 &   5.5961 f
  mprj/o_q[88] (net)                                     2   0.0319 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1521   0.2410   0.9500  -0.0866  -0.0884 &   5.5077 f
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2650   0.9500            0.7251 &   6.2327 f
  mprj/o_q_dly[88] (net)                                 2   0.0271 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0386   0.2650   0.9500  -0.0049  -0.0040 &   6.2287 f
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3751   0.9500            1.3862 &   7.6149 f
  mprj/la_data_out[56] (net)                             1   0.3437 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.6149 f
  la_data_out[56] (net) 
  la_data_out[56] (out)                                              -0.5563   2.3751   0.9500  -0.3595  -0.1247 &   7.4902 f
  data arrival time                                                                                                  7.4902

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3902

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4417 

  slack (with derating applied) (MET)                                                                     9.3902 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8319 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9303 &   4.8908 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1676   0.9500            0.5816 &   5.4724 f
  mprj/o_q[98] (net)                                     2   0.0205 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1676   0.9500   0.0000   0.0009 &   5.4733 f
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2233   0.9500            0.6674 &   6.1406 f
  mprj/o_q_dly[98] (net)                                 2   0.0199 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0462   0.2234   0.9500  -0.0055  -0.0050 &   6.1356 f
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4140   0.9500            1.3845 &   7.5201 f
  mprj/irq[2] (net)                                      1   0.3492 
  mprj/irq[2] (user_proj_example)                                              0.0000   0.9500            0.0000 &   7.5201 f
  user_irq[2] (net) 
  user_irq[2] (out)                                                  -0.5315   2.4140   0.9500  -0.2948  -0.0285 &   7.4916 f
  data arrival time                                                                                                  7.4916

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3916

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4259 

  slack (with derating applied) (MET)                                                                     9.3916 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8175 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7107 &   4.6711 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1285   0.9500            0.5544 &   5.2255 f
  mprj/o_q[128] (net)                                    2   0.0139 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1285   0.9500   0.0000   0.0005 &   5.2260 f
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2735   0.9500            0.6931 &   5.9191 f
  mprj/o_q_dly[128] (net)                                2   0.0286 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2735   0.9500   0.0000   0.0013 &   5.9204 f
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9697   0.9500            1.6359 &   7.5563 f
  mprj/io_out[29] (net)                                  1   0.4155 
  mprj/io_out[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.5563 f
  io_out[29] (net) 
  io_out[29] (out)                                                   -0.6102   3.0246   0.9500  -0.3554  -0.0587 &   7.4976 f
  data arrival time                                                                                                  7.4976

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4976
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3976

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4320 

  slack (with derating applied) (MET)                                                                     9.3976 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8296 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7107 &   4.6711 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1351   0.9500            0.5592 &   5.2303 f
  mprj/o_q[129] (net)                                    2   0.0151 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0068   0.1352   0.9500  -0.0008  -0.0003 &   5.2300 f
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2846   0.9500            0.7002 &   5.9301 f
  mprj/o_q_dly[129] (net)                                2   0.0296 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2848   0.9500   0.0000   0.0033 &   5.9334 f
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8865   0.9500            1.6364 &   7.5698 f
  mprj/io_out[30] (net)                                  1   0.4178 
  mprj/io_out[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.5698 f
  io_out[30] (net) 
  io_out[30] (out)                                                   -0.6183   2.8865   0.9500  -0.3656  -0.0388 &   7.5310 f
  data arrival time                                                                                                  7.5310

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5310
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4349 

  slack (with derating applied) (MET)                                                                     9.4310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8659 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9312 &   4.8917 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1818   0.9500            0.5906 &   5.4822 f
  mprj/o_q[90] (net)                                     2   0.0229 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0140   0.1818   0.9500  -0.0068  -0.0063 &   5.4760 f
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.1870   0.9500            0.6405 &   6.1164 f
  mprj/o_q_dly[90] (net)                                 2   0.0139 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1870   0.9500   0.0000   0.0004 &   6.1168 f
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0688   0.9500            1.1966 &   7.3134 f
  mprj/la_data_out[58] (net)                             1   0.2985 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3134 f
  la_data_out[58] (net) 
  la_data_out[58] (out)                                              -0.0293   2.0688   0.9500  -0.0024   0.2358 &   7.5493 f
  data arrival time                                                                                                  7.5493

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4493

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3983 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3983 

  slack (with derating applied) (MET)                                                                     9.4493 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8476 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7701 &   4.7305 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1080   0.9500            0.5398 &   5.2703 f
  mprj/o_q[130] (net)                                    2   0.0104 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1080   0.9500   0.0000   0.0003 &   5.2706 f
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2577   0.9500            0.6738 &   5.9444 f
  mprj/o_q_dly[130] (net)                                2   0.0258 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2578   0.9500   0.0000   0.0009 &   5.9452 f
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8627   0.9500            1.5971 &   7.5424 f
  mprj/io_out[31] (net)                                  1   0.4136 
  mprj/io_out[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.5424 f
  io_out[31] (net) 
  io_out[31] (out)                                                   -0.4946   2.8627   0.9500  -0.3282   0.0325 &   7.5749 f
  data arrival time                                                                                                  7.5749

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5749
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4749

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4332 

  slack (with derating applied) (MET)                                                                     9.4749 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9081 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   4.0100 &   4.9704 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1858   0.9500            0.5931 &   5.5635 f
  mprj/o_q[78] (net)                                     2   0.0235 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0962   0.1858   0.9500  -0.0592  -0.0613 &   5.5021 f
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2392   0.9500            0.6859 &   6.1880 f
  mprj/o_q_dly[78] (net)                                 2   0.0226 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0098   0.2392   0.9500  -0.0012  -0.0003 &   6.1877 f
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9971   0.9500            1.1801 &   7.3678 f
  mprj/la_data_out[46] (net)                             1   0.2882 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3678 f
  la_data_out[46] (net) 
  la_data_out[46] (out)                                              -0.0256   1.9971   0.9500  -0.0021   0.2155 &   7.5833 f
  data arrival time                                                                                                  7.5833

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4057 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4057 

  slack (with derating applied) (MET)                                                                     9.4833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8890 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7311 &   4.6915 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1320   0.9500            0.5569 &   5.2484 f
  mprj/o_q[167] (net)                                    2   0.0145 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1320   0.9500   0.0000   0.0003 &   5.2487 f
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2813   0.9500            0.6966 &   5.9453 f
  mprj/o_q_dly[167] (net)                                2   0.0291 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0154   0.2815   0.9500  -0.0013   0.0019 &   5.9472 f
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1084   0.9500            1.7528 &   7.7000 f
  mprj/io_oeb[30] (net)                                  1   0.4504 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.7000 f
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                   -0.7875   3.1084   0.9500  -0.4434  -0.0996 &   7.6004 f
  data arrival time                                                                                                  7.6004

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5004

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4468 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4468 

  slack (with derating applied) (MET)                                                                     9.5004 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9473 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7421 &   4.7025 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1149   0.9500            0.5447 &   5.2473 f
  mprj/o_q[168] (net)                                    2   0.0116 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1149   0.9500   0.0000   0.0004 &   5.2476 f
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2605   0.9500            0.6783 &   5.9259 f
  mprj/o_q_dly[168] (net)                                2   0.0263 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2606   0.9500   0.0000   0.0009 &   5.9268 f
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7606   0.9500            2.0418 &   7.9686 f
  mprj/io_oeb[31] (net)                                  1   0.5437 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.9686 f
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                   -1.5001   3.7606   0.9500  -0.8112  -0.3680 &   7.6006 f
  data arrival time                                                                                                  7.6006

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6006
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4854 

  slack (with derating applied) (MET)                                                                     9.5006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9860 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   3.9001 &   4.8606 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1425   0.9500            0.5644 &   5.4250 f
  mprj/o_q[95] (net)                                     2   0.0163 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0234   0.1425   0.9500  -0.0045  -0.0040 &   5.4209 f
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2371   0.9500            0.6695 &   6.0904 f
  mprj/o_q_dly[95] (net)                                 2   0.0223 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0515   0.2371   0.9500  -0.0231  -0.0234 &   6.0671 f
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2309   0.9500            1.2861 &   7.3532 f
  mprj/la_data_out[63] (net)                             1   0.3220 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.3532 f
  la_data_out[63] (net) 
  la_data_out[63] (out)                                              -0.1555   2.2309   0.9500  -0.0128   0.2574 &   7.6105 f
  data arrival time                                                                                                  7.6105

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4048 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4048 

  slack (with derating applied) (MET)                                                                     9.5105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9153 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   4.0094 &   4.9699 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1584   0.9500            0.5757 &   5.5456 f
  mprj/o_q[77] (net)                                     2   0.0190 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0557   0.1585   0.9500  -0.0131  -0.0131 &   5.5325 f
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2507   0.9500            0.6856 &   6.2180 f
  mprj/o_q_dly[77] (net)                                 2   0.0246 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0685   0.2507   0.9500  -0.0280  -0.0285 &   6.1896 f
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2892   0.9500            1.2954 &   7.4850 f
  mprj/la_data_out[45] (net)                             1   0.3196 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4850 f
  la_data_out[45] (net) 
  la_data_out[45] (out)                                              -0.1696   2.3336   0.9500  -0.0974   0.1311 &   7.6161 f
  data arrival time                                                                                                  7.6161

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4154 

  slack (with derating applied) (MET)                                                                     9.5161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9315 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   4.0098 &   4.9702 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2100   0.9500            0.6085 &   5.5787 f
  mprj/o_q[87] (net)                                     2   0.0275 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0983   0.2100   0.9500  -0.0544  -0.0560 &   5.5228 f
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2914   0.9500            0.7349 &   6.2577 f
  mprj/o_q_dly[87] (net)                                 2   0.0316 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0987   0.2914   0.9500  -0.0538  -0.0554 &   6.2023 f
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0287   0.9500            1.2040 &   7.4063 f
  mprj/la_data_out[55] (net)                             1   0.2925 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4063 f
  la_data_out[55] (net) 
  la_data_out[55] (out)                                              -0.0388   2.0287   0.9500  -0.0051   0.2278 &   7.6341 f
  data arrival time                                                                                                  7.6341

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6341
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5341

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4137 

  slack (with derating applied) (MET)                                                                     9.5341 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9479 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   2.3351   0.9500   0.0000   4.0094 &   4.9698 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2083   0.9500            0.6046 &   5.5744 f
  mprj/o_q[86] (net)                                     2   0.0265 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0797   0.2085   0.9500  -0.0326  -0.0314 &   5.5431 f
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2906   0.9500            0.7338 &   6.2769 f
  mprj/o_q_dly[86] (net)                                 2   0.0315 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0676   0.2906   0.9500  -0.0311  -0.0314 &   6.2455 f
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0029   0.9500            1.2034 &   7.4488 f
  mprj/la_data_out[54] (net)                             1   0.2895 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.4488 f
  la_data_out[54] (net) 
  la_data_out[54] (out)                                              -0.0326   2.0029   0.9500  -0.0033   0.2112 &   7.6601 f
  data arrival time                                                                                                  7.6601

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6601
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5601

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4102 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4102 

  slack (with derating applied) (MET)                                                                     9.5601 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9703 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7318 &   4.6922 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1615   0.9500            0.5777 &   5.2699 f
  mprj/o_q[134] (net)                                    2   0.0195 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0390   0.1615   0.9500  -0.0055  -0.0052 &   5.2647 f
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4814   0.9500            0.8437 &   6.1085 f
  mprj/o_q_dly[134] (net)                                2   0.0619 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.2290   0.4821   0.9500  -0.1283  -0.1251 &   5.9834 f
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3612   0.9500            2.3534 &   8.3368 f
  mprj/io_out[35] (net)                                  1   0.6278 
  mprj/io_out[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.3368 f
  io_out[35] (net) 
  io_out[35] (out)                                                   -2.1723   4.3612   0.9500  -1.2419  -0.6555 &   7.6812 f
  data arrival time                                                                                                  7.6812

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5491 

  slack (with derating applied) (MET)                                                                     9.5812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1303 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7328 &   4.6932 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1154   0.9500            0.5451 &   5.2384 f
  mprj/o_q[170] (net)                                    2   0.0117 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0122   0.1154   0.9500  -0.0011  -0.0008 &   5.2376 f
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3279   0.9500            0.7251 &   5.9627 f
  mprj/o_q_dly[170] (net)                                2   0.0367 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0153   0.3283   0.9500  -0.0018   0.0031 &   5.9659 f
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6482   0.9500            1.9982 &   7.9640 f
  mprj/io_oeb[33] (net)                                  1   0.5271 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.9640 f
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                   -1.2050   3.6482   0.9500  -0.7056  -0.2394 &   7.7247 f
  data arrival time                                                                                                  7.7247

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7247
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4811 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4811 

  slack (with derating applied) (MET)                                                                     9.6247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1058 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.8434 &   4.8039 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1273   0.9500            0.5536 &   5.3574 f
  mprj/o_q[131] (net)                                    2   0.0137 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0312   0.1273   0.9500  -0.0035  -0.0032 &   5.3542 f
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.2778   0.9500            0.6960 &   6.0502 f
  mprj/o_q_dly[131] (net)                                2   0.0293 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2778   0.9500   0.0000   0.0011 &   6.0513 f
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9989   0.9500            1.6502 &   7.7016 f
  mprj/io_out[32] (net)                                  1   0.4323 
  mprj/io_out[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.7016 f
  io_out[32] (net) 
  io_out[32] (out)                                                   -0.5573   2.9989   0.9500  -0.3567   0.0494 &   7.7510 f
  data arrival time                                                                                                  7.7510

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7510
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4459 

  slack (with derating applied) (MET)                                                                     9.6510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0968 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.8155 &   4.7759 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1096   0.9500            0.5410 &   5.3170 f
  mprj/o_q[132] (net)                                    2   0.0107 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0122   0.1096   0.9500  -0.0014  -0.0012 &   5.3158 f
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3581   0.9500            0.7435 &   6.0593 f
  mprj/o_q_dly[132] (net)                                2   0.0417 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0575   0.3585   0.9500  -0.0066  -0.0010 &   6.0583 f
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2812   0.9500            1.7939 &   7.8522 f
  mprj/io_out[33] (net)                                  1   0.4723 
  mprj/io_out[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.8522 f
  io_out[33] (net) 
  io_out[33] (out)                                                   -0.9169   3.2812   0.9500  -0.5355  -0.0725 &   7.7797 f
  data arrival time                                                                                                  7.7797

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6797

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4667 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4667 

  slack (with derating applied) (MET)                                                                     9.6797 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1464 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7702 &   4.7306 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1363   0.9500            0.5600 &   5.2907 f
  mprj/o_q[133] (net)                                    2   0.0153 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0392   0.1363   0.9500  -0.0052  -0.0049 &   5.2857 f
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4062   0.9500            0.7861 &   6.0718 f
  mprj/o_q_dly[133] (net)                                2   0.0498 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1296   0.4065   0.9500  -0.0563  -0.0526 &   6.0193 f
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.0102   0.9500            2.1659 &   8.1852 f
  mprj/io_out[34] (net)                                  1   0.5779 
  mprj/io_out[34] (user_proj_example)                                          0.0000   0.9500            0.0000 &   8.1852 f
  io_out[34] (net) 
  io_out[34] (out)                                                   -1.6428   4.0102   0.9500  -0.9396  -0.3879 &   7.7973 f
  data arrival time                                                                                                  7.7973

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5158 

  slack (with derating applied) (MET)                                                                     9.6973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2130 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7996 &   4.7600 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1288   0.9500            0.5547 &   5.3147 f
  mprj/o_q[173] (net)                                    2   0.0140 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1288   0.9500   0.0000   0.0005 &   5.3152 f
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3740   0.9500            0.7608 &   6.0759 f
  mprj/o_q_dly[173] (net)                                2   0.0443 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0213   0.3744   0.9500  -0.0017   0.0045 &   6.0805 f
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5576   0.9500            1.8913 &   7.9718 f
  mprj/io_oeb[36] (net)                                  1   0.5118 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.9718 f
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                   -0.8850   3.5576   0.9500  -0.5001   0.0970 &   8.0687 f
  data arrival time                                                                                                  8.0687

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0687
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9688

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4775 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4775 

  slack (with derating applied) (MET)                                                                     9.9688 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4462 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3161 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4149   0.9500   0.0000   0.2016 &   0.2016 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        2.3351   0.9500            0.7588 &   0.9604 r
  mprj/clk (net)                                       826   2.8978 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   2.3351   0.9500   0.0000   3.7317 &   4.6921 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1278   0.9500            0.5539 &   5.2460 f
  mprj/o_q[172] (net)                                    2   0.0138 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1278   0.9500   0.0000   0.0005 &   5.2465 f
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4571   0.9500            0.8175 &   6.0640 f
  mprj/o_q_dly[172] (net)                                2   0.0581 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0473   0.4576   0.9500  -0.0259  -0.0193 &   6.0447 f
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3337   0.9500            1.8272 &   7.8719 f
  mprj/io_oeb[35] (net)                                  1   0.4800 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.8719 f
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                   -0.5549   3.3337   0.9500  -0.3320   0.1989 &   8.0708 f
  data arrival time                                                                                                  8.0708

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9708

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4625 

  slack (with derating applied) (MET)                                                                     9.9708 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4333 



1
