# UART (Universal Asynchronous Receiver Transmitter) â€“ Verilog HDL

This repository contains a complete **UART communication system** implemented in **Verilog HDL**. The design includes both transmission and reception capabilities using asynchronous serial communication. The project is suitable for FPGA development boards and digital design learning.

---

## ğŸ“Œ Overview

UART is a widely used serial communication protocol that enables data transfer between devices **without a shared clock**. This project includes:

âœ” UART Transmitter (TX)  
âœ” UART Receiver (RX)  
âœ” Baud Rate Generator  
âœ” Configurable baud rates  
âœ” Synthesizable RTL design  
âœ” Simulation support with testbenches  

---

## ğŸ§© Features

- Asynchronous full-duplex communication
- Supports multiple baud rates (configurable through inputs)
- Oversampling technique used in the receiver for accurate data sampling
- Start, stop, and data-bit handling included
- Parameter-driven design for flexibility
- Clean modular structure for scalability

---

## ğŸ“‚ Project Structure

UART/
â”‚
â”œâ”€â”€ src/ # RTL Verilog source files
â”‚ â”œâ”€â”€ BaudGenR.v # Baud Rate Generator
â”‚ â”œâ”€â”€ TxUnit.v # Transmitter Module
â”‚ â”œâ”€â”€ RxUnit.v # Receiver Module
â”‚ â”œâ”€â”€ UART_Top.v # Integrated UART System
â”‚ â””â”€â”€ ...
â”‚
â”œâ”€â”€ sim/ # Testbench files for simulation
â”‚ â””â”€â”€ UART_tb.v
â”‚
â”œâ”€â”€ docs/ # Timing diagrams, project documentation
â”‚
â”œâ”€â”€ README.md # Project Description
â””â”€â”€ LICENSE # License (MIT or your preferred one)


---

## ğŸ”§ How It Works

### ğŸ”¹ Baud Rate Generator
Divides the high-speed system clock into a lower-frequency baud clock used by TX and RX modules.

### ğŸ”¹ Transmitter (TX)
- Loads parallel data
- Adds start bit (0) and stop bit (1)
- Shifts out data serially, LSB first

### ğŸ”¹ Receiver (RX)
- Detects start bit
- Uses oversampling to find bit center
- Shifts serial data to parallel format
- Detects stop bit & validates frame

---

## âš™ Configuration Parameters

| Setting | Description | Default |
|--------|-------------|---------|
| Baud Rate | Data transfer speed | 2400 / 4800 / 9600 / 19200 |
| Clock Frequency | Depends on hardware | 100 MHz / 50 MHz etc. |
| Data Bits | # of parallel bits | 8 bits |
| Stop Bit | End of frame | 1 bit |

> Baud values can be updated by modifying counter values in **BaudGenR.v**

---

## ğŸ§ª Simulation & Testing

1. Open your simulator (ModelSim/Vivado Simulator/etc.)
2. Compile all sources under `src/`
3. Run `UART_tb.v` from the `sim/` folder
4. Observe waveform for:
   - TX waveform showing Start/Data/Stop bits
   - RX correctly reconstructing TX data
   - Proper baud timing

---

## ğŸ”Œ Hardware Usage

To test on FPGA/SoC board:
- Connect UART TX pin to USB-to-TTL adapter
- Open a serial terminal (PuTTY/TeraTerm) at the configured baud rate
- Send a character â†’ observe it loop back or show on LEDs/debug signals

---

## ğŸ“š Learning Outcomes

By working with this project you will understand:

âœ” Finite State Machines in serial communication  
âœ” Clock division and baud rate generation  
âœ” Serial data sampling and reconstruction  
âœ” Design for debugging with timing analysis  

---

## ğŸ›  Tools Used

- Verilog HDL
- Any FPGA simulator
- Optional synthesis tools like Vivado/Quartus/Radionics

---

## ğŸ¤ Contributing

Contributions are welcome!  
You can fork, improve, and create a pull request.  

Suggestions:
- Add parity bit support
- FIFO buffer for TX/RX
- AXI-UART wrapper for SoC integration

---

## ğŸ“ License

This project is open-source. You may use or modify it for learning or development.  
Refer to the included **LICENSE** file.

---

## ğŸ‘¤ Author

**Kuncham Koteswar**  
Aspiring Electronics & Communication Engineer  
Passionate about VLSI, FPGA & Embedded Systems  

GitHub: https://github.com/Kotesh000  

---

### â­ If you like this project, please give it a **star â­** on GitHub!
