DRMEL_ECC_Checkbits_on_store,1 / 1 (100%)
,
,
DRMEL_ECC_Enable_Disable_memory_error_checking,2 / 2 (100%)
,
,
DRMEL_ECC_Error_detection_and_correction,6 / 6 (100%)
,
,
DRMEL_ECC_Error_propagation_consumption,6 / 6 (100%)
,
,
DRMEL_ECC_Information_about_the_error,6 / 6 (100%)
,
,
DRMEL_ECC_Inform_system_about_error,6 / 6 (100%)
,
,
DRMEL_ECC_Inject_and_check_errors,6 / 6 (100%)
,
,
DRMEL_ECC_Memory_read_request,6 / 6 (100%)
,
,
DRMEL_ECC_Safety_mechanism,6 / 6 (100%)
,
,
ICMEL_ECC_Checkbits_on_store,1 / 1 (100%)
,
,
ICMEL_ECC_Enable_Disable_memory_error_checking,4 / 8 (50%)
,
,
ICMEL_ECC_Error_detection_and_correction,3 / 8 (37.5%)
,
,
ICMEL_ECC_Error_propagation_consumption,4 / 8 (50%)
,
,
ICMEL_ECC_Information_about_the_error,3 / 8 (37.5%)
,
,
ICMEL_ECC_Inform_system_about_error,3 / 8 (37.5%)
,
,
ICMEL_ECC_Inject_and_check_errors,3 / 8 (37.5%)
,
,
ICMEL_ECC_Safety_mechanism,4 / 8 (50%)
,
,
ICMEL_ECC_Memory_Correction,1 / 4 (25%)
,
,
ICMEL_ECC_Memory_read_request,3 / 4 (75%)
,
,
BIS_Bus_interface_protocols,3 / 3 (100%)
,
,
BIS_Clock_frequency_ratio,1 / 1 (100%)
,
,
BIS_Master_interface_for_IMS_and_DMS,3 / 3 (100%)
,
,
DES_Architectural_State_on_Imprecise,4 / 4 (100%)
,
,
DES_Decode_instructions,1 / 1 (100%)
,
,
DES_Exception_functionality,37 / 37 (100%)
,
,
DES_Execute_related_exception,1 / 1 (100%)
,
,
DES_State_and_register_file,25 / 26 (96.15%)
,
,
DES_Sync_and_barrier_instructions,1 / 1 (100%)
,
,
DMS_Burst_transfer_iDMA,1 / 1 (100%)
,
,
DMS_descriptors_iDMA,1 / 1 (100%)
,
,
DMS_DMA_descriptors_iDMA,31 / 31 (100%)
,
,
DMS_End_of_operation_iDMA,3 / 3 (100%)
,
,
DMS_Error_logging_iDMA,8 / 8 (100%)
,
,
DMS_iDMA_related_errors,3 / 3 (100%)
,
,
DMS_Sleep_mode_iDMA,1 / 1 (100%)
,
,
DMS_Region_protection_iDMA,8 / 8 (100%)
,
,
DMS_Unaligned_accesses_iDMA,1 / 1 (100%)
,
,
DMS_Cache_invalidate,4 / 4 (100%)
,
,
DMS_Cache_miss,2 / 2 (100%)
,
,
DMS_Cache_refill,2 / 2 (100%)
,
,
DMS_Cache_test_instructions,3 / 3 (100%)
,
,
DMS_Cache_writeback_and_invalidate,8 / 8 (100%)
,
,
DMS_Cache_writeback,7 / 7 (100%)
,
,
DMS_Dynamic_cache_ways,1 / 1 (100%)
,
,
DMS_Region_protection_local_memories,1 / 1 (100%)
,
,
DMS_Bus_error_exception,1 / 1 (100%)
,
,
DMS_Consume_update_requested_byte,2 / 2 (100%)
,
,
DMS_Load_address_and_alignment,5 / 5 (100%)
,
,
DMS_Load_Store_related_errors,42 / 43 (97.67%)
,
,
DMS_Multiple_access,7 / 7 (100%)
,
,
DMS_Non_interruptible_system_load,1 / 1 (100%)
,
,
DMS_Overlap_execution,1 / 1 (100%)
,
,
DMS_Store_address_and_alignment,8 / 8 (100%)
,
,
DMS_Synchronization_between_multiple_Xtensa,2 / 2 (100%)
,
,
DMS_Two_loads_in_cycle,1 / 1 (100%)
,
,
DMS_Unaligned_accesses_load_store,2 / 2 (100%)
,
,
IMS_Cache_invalidate,2 / 2 (100%)
,
,
IMS_Cache_miss,1 / 1 (100%)
,
,
IMS_Cache_refill,1 / 1 (100%)
,
,
IMS_Cache_test_instructions,1 / 1 (100%)
,
,
IMS_Access_system_memories,12 / 12 (100%)
,
,
IMS_Region_protection_ICache_fetch,1 / 1 (100%)
,
,
IMS_Support_loop_instructions,6 / 6 (100%)
,
,
IMS_Disabled_when_DispSt_is_non_zero,1 / 1 (100%)
,
,
IMS_Alternate_reset_vector,2 / 2 (100%)
,
,
IMS_Buserror_exception,1 / 1 (100%)
,
,
IMS_Compute_fetch_address,1 / 1 (100%)
,
,
IMS_Conditional_control_transfer,49 / 49 (100%)
,
,
IMS_Enabling_instruction_memories,8 / 8 (100%)
,
,
IMS_Fetch_related_exceptions,12 / 12 (100%)
,
,
IMS_Interrupt_or_exception,8 / 8 (100%)
,
,
IMS_No_control_transfer,1 / 1 (100%)
,
,
IMS_Unconditional_control_transfer,8 / 8 (100%)
,
,
L1S_DCMEL_Parity_Checkbits_on_store,1 / 1 (100%)
,
,
L1S_DCMEL_Parity_Enable_Disable_memory_error_checking,1 / 1 (100%)
,
,
L1V_DCMEL_ECC_Checkbits_on_store,2 / 2 (100%)
,
,
L1V_DCMEL_ECC_Enable_Disable_memory_error_checking,2 / 3 (66.67%)
,
,
L1V_DCMEL_ECC_Error_detection_and_correction,2 / 3 (66.67%)
,
,
L1V_DCMEL_ECC_Error_propagation_consumption,2 / 3 (66.67%)
,
,
L1V_DCMEL_ECC_Information_about_the_error,2 / 3 (66.67%)
,
,
L1V_DCMEL_ECC_Inform_system_about_error,2 / 3 (66.67%)
,
,
L1V_DCMEL_ECC_Inject_and_check_errors,2 / 3 (66.67%)
,
,
L1V_DCMEL_ECC_Safety_mechanism,2 / 3 (66.67%)
,
,
MMS_Address_maps,1 / 1 (100%)
,
,
MMS_Programming_related_errors,2 / 2 (100%)
,
,
MMS_Respond_to_lookup_request,7 / 7 (100%)
,
,
SSS_Debug_disabled_with_reset,0 / 1 (0%)
,
,
SSS_Deep_sleep,1 / 1 (100%)
,
,
SSS_Halt_execution,60 / 60 (100%)
,
,
SSS_Halt_out_of_reset,12 / 60 (20%)
,
,
SSS_Hardware_break_interface,16 / 61 (26.23%)
,
,
SSS_Internal_software_interrupts,1 / 1 (100%)
,
,
SSS_Internal_timer_interrupt,1 / 1 (100%)
,
,
SSS_Performance_counters,34 / 34 (100%)
,
,
SSS_Prioritize_interrupt,5 / 5 (100%)
,
,
SSS_Profiling_interrupt,1 / 1 (100%)
,
,
SSS_Sync_and_async_reset,
SSS_Trace_execution,54 / 55 (98.18%)
,
,
SSS_Trigger_trace_gen_on_other_Xtensa_core,44 / 44 (100%)
,
