

================================================================
== Vitis HLS Report for 'ProcessingElement_9_Pipeline_WriteC_Flattened'
================================================================
* Date:           Mon Nov 11 16:39:35 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.188 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    24578|    24578|  0.246 ms|  0.246 ms|  24577|  24577|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- WriteC_Flattened  |    24576|    24576|         2|          1|          1|  24576|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n1_2 = alloca i32 1" [../kernel/Compute.cpp:161]   --->   Operation 5 'alloca' 'n1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inner = alloca i32 1" [../kernel/Compute.cpp:166]   --->   Operation 6 'alloca' 'inner' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../kernel/Compute.cpp:168]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1" [../kernel/Compute.cpp:165]   --->   Operation 8 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_8, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_9, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln165 = store i6 0, i6 %m1" [../kernel/Compute.cpp:165]   --->   Operation 11 'store' 'store_ln165' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln168 = store i15 0, i15 %i" [../kernel/Compute.cpp:168]   --->   Operation 12 'store' 'store_ln168' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln166 = store i32 0, i32 %inner" [../kernel/Compute.cpp:166]   --->   Operation 13 'store' 'store_ln166' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln161 = store i4 0, i4 %n1_2" [../kernel/Compute.cpp:161]   --->   Operation 14 'store' 'store_ln161' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.body187" [../kernel/Compute.cpp:168]   --->   Operation 15 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%inner_4 = load i32 %inner" [../kernel/Compute.cpp:191]   --->   Operation 16 'load' 'inner_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_3 = load i15 %i" [../kernel/Compute.cpp:168]   --->   Operation 17 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.77ns)   --->   "%icmp_ln168 = icmp_eq  i15 %i_3, i15 24576" [../kernel/Compute.cpp:168]   --->   Operation 18 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24576, i64 24576, i64 24576"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.77ns)   --->   "%i_4 = add i15 %i_3, i15 1" [../kernel/Compute.cpp:168]   --->   Operation 20 'add' 'i_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %for.body187.split, void %for.inc225.exitStub" [../kernel/Compute.cpp:168]   --->   Operation 21 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Compute.cpp:169]   --->   Operation 22 'specpipeline' 'specpipeline_ln169' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../kernel/Compute.cpp:168]   --->   Operation 23 'specloopname' 'specloopname_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %inner_4, i32 6, i32 31" [../kernel/Compute.cpp:170]   --->   Operation 24 'partselect' 'tmp_2' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.84ns)   --->   "%icmp_ln170 = icmp_eq  i26 %tmp_2, i26 0" [../kernel/Compute.cpp:170]   --->   Operation 25 'icmp' 'icmp_ln170' <Predicate = (!icmp_ln168)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %icmp_ln170, void %if.then211, void %if.then190" [../kernel/Compute.cpp:170]   --->   Operation 26 'br' 'br_ln170' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%n1_2_load_1 = load i4 %n1_2" [../kernel/Compute.cpp:171]   --->   Operation 27 'load' 'n1_2_load_1' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%m1_load = load i6 %m1" [../kernel/Compute.cpp:180]   --->   Operation 28 'load' 'm1_load' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %n1_2_load_1, i6 %m1_load" [../kernel/Compute.cpp:171]   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i10 %tmp" [../kernel/Compute.cpp:171]   --->   Operation 30 'zext' 'zext_ln171' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cBuffer_addr = getelementptr i256 %cBuffer, i64 0, i64 %zext_ln171" [../kernel/Compute.cpp:171]   --->   Operation 31 'getelementptr' 'cBuffer_addr' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.20ns)   --->   "%cBuffer_load = load i10 %cBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:171]   --->   Operation 32 'load' 'cBuffer_load' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%m1_2 = add i6 %m1_load, i6 1" [../kernel/Compute.cpp:180]   --->   Operation 33 'add' 'm1_2' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln165 = store i6 %m1_2, i6 %m1" [../kernel/Compute.cpp:165]   --->   Operation 34 'store' 'store_ln165' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%n1_2_load = load i4 %n1_2" [../kernel/Compute.cpp:189]   --->   Operation 35 'load' 'n1_2_load' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.88ns)   --->   "%icmp_ln187 = icmp_eq  i32 %inner_4, i32 1535" [../kernel/Compute.cpp:187]   --->   Operation 36 'icmp' 'icmp_ln187' <Predicate = (!icmp_ln168)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.70ns)   --->   "%n1 = add i4 %n1_2_load, i4 1" [../kernel/Compute.cpp:189]   --->   Operation 37 'add' 'n1' <Predicate = (!icmp_ln168)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.88ns)   --->   "%inner_5 = add i32 %inner_4, i32 1" [../kernel/Compute.cpp:191]   --->   Operation 38 'add' 'inner_5' <Predicate = (!icmp_ln168)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.35ns)   --->   "%n1_6 = select i1 %icmp_ln187, i4 %n1, i4 %n1_2_load" [../kernel/Compute.cpp:187]   --->   Operation 39 'select' 'n1_6' <Predicate = (!icmp_ln168)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.22ns)   --->   "%inner_6 = select i1 %icmp_ln187, i32 0, i32 %inner_5" [../kernel/Compute.cpp:187]   --->   Operation 40 'select' 'inner_6' <Predicate = (!icmp_ln168)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln168 = store i15 %i_4, i15 %i" [../kernel/Compute.cpp:168]   --->   Operation 41 'store' 'store_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln166 = store i32 %inner_6, i32 %inner" [../kernel/Compute.cpp:166]   --->   Operation 42 'store' 'store_ln166' <Predicate = (!icmp_ln168)> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln161 = store i4 %n1_6, i4 %n1_2" [../kernel/Compute.cpp:161]   --->   Operation 43 'store' 'store_ln161' <Predicate = (!icmp_ln168)> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.body187" [../kernel/Compute.cpp:168]   --->   Operation 44 'br' 'br_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln168)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 45 [1/1] (0.98ns)   --->   "%cPipes_9_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %cPipes_9" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:184]   --->   Operation 45 'read' 'cPipes_9_read' <Predicate = (!icmp_ln170)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_3 : Operation 46 [1/1] (0.98ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %cPipes_8, i256 %cPipes_9_read" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:184]   --->   Operation 46 'write' 'write_ln406' <Predicate = (!icmp_ln170)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end214"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (1.20ns)   --->   "%cBuffer_load = load i10 %cBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:171]   --->   Operation 48 'load' 'cBuffer_load' <Predicate = (icmp_ln170)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_3 : Operation 49 [1/1] (0.98ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %cPipes_8, i256 %cBuffer_load" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:171]   --->   Operation 49 'write' 'write_ln406' <Predicate = (icmp_ln170)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln172 = br void %if.end214" [../kernel/Compute.cpp:172]   --->   Operation 50 'br' 'br_ln172' <Predicate = (icmp_ln170)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 6 bit ('m1', ../kernel/Compute.cpp:165) [7]  (0.000 ns)
	'store' operation 0 bit ('store_ln165', ../kernel/Compute.cpp:165) of constant 0 on local variable 'm1', ../kernel/Compute.cpp:165 [10]  (0.387 ns)

 <State 2>: 1.618ns
The critical path consists of the following:
	'load' operation 32 bit ('inner', ../kernel/Compute.cpp:191) on local variable 'inner', ../kernel/Compute.cpp:166 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln187', ../kernel/Compute.cpp:187) [45]  (0.880 ns)
	'select' operation 4 bit ('n1', ../kernel/Compute.cpp:187) [48]  (0.351 ns)
	'store' operation 0 bit ('store_ln161', ../kernel/Compute.cpp:161) of variable 'n1', ../kernel/Compute.cpp:187 on local variable 'n1', ../kernel/Compute.cpp:161 [52]  (0.387 ns)

 <State 3>: 2.188ns
The critical path consists of the following:
	'load' operation 256 bit ('cBuffer_load', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:171) on array 'cBuffer' [38]  (1.200 ns)
	fifo write operation ('write_ln406', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:171) on port 'cPipes_8' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:171) [39]  (0.988 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
