{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602617579763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602617579763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 22:32:59 2020 " "Processing started: Tue Oct 13 22:32:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602617579763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1602617579763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Signature_analyzer -c Signature_analyzer --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Signature_analyzer -c Signature_analyzer --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1602617579763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1602617579949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1602617579949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signature_analyzer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file signature_analyzer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Signature_analyzer " "Found entity 1: Signature_analyzer" {  } { { "Signature_analyzer.bdf" "" { Schematic "D:/apps/intelFPGA_lite/20.1/Signature_analyzer/Signature_analyzer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602617585722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602617585722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.bdf" "" { Schematic "D:/apps/intelFPGA_lite/20.1/Signature_analyzer/Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602617585722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602617585722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Signature_analyzer " "Elaborating entity \"Signature_analyzer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1602617585739 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "Clock " "Pin \"Clock\" overlaps another pin, block, or symbol" {  } { { "Signature_analyzer.bdf" "" { Schematic "D:/apps/intelFPGA_lite/20.1/Signature_analyzer/Signature_analyzer.bdf" { { 424 816 984 440 "Clock" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Design Software" 0 -1 1602617585741 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst25 " "Block or symbol \"OR2\" of instance \"inst25\" overlaps another block or symbol" {  } { { "Signature_analyzer.bdf" "" { Schematic "D:/apps/intelFPGA_lite/20.1/Signature_analyzer/Signature_analyzer.bdf" { { 208 912 976 256 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1602617585741 ""}
{ "Error" "EGDFX_NO_NAME_FOUND_FOR_BUS" "" "Can't find name for bus" {  } { { "Signature_analyzer.bdf" "" { Schematic "D:/apps/intelFPGA_lite/20.1/Signature_analyzer/Signature_analyzer.bdf" { { 160 736 744 160 "" "" } { 160 744 744 192 "" "" } { 192 744 824 192 "" "" } { 192 824 824 304 "" "" } { 232 832 832 296 "" "" } { 232 664 832 232 "" "" } { 304 664 680 304 "" "" } { 256 680 680 304 "" "" } { 256 680 840 256 "" "" } { 256 840 840 288 "" "" } { 376 744 776 376 "" "" } { 264 776 776 376 "" "" } { 264 776 848 264 "" "" } { 264 848 848 280 "" "" } { 232 976 976 272 "" "" } { 336 1008 1039 353 "In\[0\]" "" } { 304 824 1032 304 "" "" } { 304 1032 1032 352 "" "" } { 296 1040 1040 368 "" "" } { 296 832 1040 296 "" "" } { 352 1008 1040 369 "In\[1\]" "" } { 288 840 1048 288 "" "" } { 368 1008 1048 385 "In\[2\]" "" } { 288 1048 1048 384 "" "" } { 280 848 1056 280 "" "" } { 280 1056 1056 400 "" "" } { 384 1008 1056 401 "In\[3\]" "" } { 272 976 1064 272 "" "" } { 272 1064 1064 416 "" "" } { 400 1008 1064 417 "In\[4\]" "" } { 344 1008 1008 352 "" "" } { 352 1008 1008 368 "" "" } { 368 1008 1008 384 "" "" } { 384 1008 1008 400 "" "" } { 400 1008 1008 416 "" "" } { 344 992 1008 344 "" "" } } } }  } 0 275033 "Can't find name for bus" 0 0 "Design Software" 0 -1 1602617585741 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1602617585741 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602617585784 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 13 22:33:05 2020 " "Processing ended: Tue Oct 13 22:33:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602617585784 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602617585784 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602617585784 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1602617585784 ""}
