// MIR for `state::user::<impl at programs/drift/src/state/user.rs:1263:1: 1263:11>::is_limit_order` before PreCodegen

fn state::user::<impl at programs/drift/src/state/user.rs:1263:1: 1263:11>::is_limit_order(_1: &Order) -> bool {
    debug self => _1;
    let mut _0: bool;
    let mut _2: isize;

    bb0: {
        _2 = discriminant(((*_1).13: state::user::OrderType));
        switchInt(move _2) -> [1: bb2, 3: bb2, otherwise: bb1];
    }

    bb1: {
        _0 = const false;
        goto -> bb3;
    }

    bb2: {
        _0 = const true;
        goto -> bb3;
    }

    bb3: {
        return;
    }
}
