* LP5036
*****************************************************************************
* (C) Copyright 2018 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer.
*****************************************************************************
*
* Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: LP5036
* Date: 30AUG2018
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.2.0.s003
* EVM Order Number: 
* EVM Users Guide: 
* Datasheet:
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
*$
.SUBCKT LP5036_TRANS BANK_A_COLOR BANK_B_COLOR BANK_BRIGHTNESS BANK_C_COLOR BRIGHT0
+  BRIGHT1 BRIGHT2 BRIGHT3 BRIGHT4 BRIGHT5 BRIGHT6 BRIGHT7 BRIGHT8 BRIGHT9
+  BRIGHT10 BRIGHT11 COLOR0 COLOR1 COLOR2 COLOR3 COLOR4 COLOR5 COLOR6 COLOR7
+  COLOR8 COLOR9 COLOR10 COLOR11 COLOR12 COLOR13 COLOR14 COLOR15 COLOR16 COLOR17
+  COLOR18 COLOR19 COLOR20 COLOR21 COLOR22 COLOR23 COLOR24 COLOR25 COLOR26
+  COLOR27 COLOR28 COLOR29 COLOR30 COLOR31 COLOR32 COLOR33 COLOR34 COLOR35 EN GND
+  IREF LED_Bank_EN0 LED_Bank_EN1 LED_Bank_EN2 LED_Bank_EN3 LED_Bank_EN4
+  LED_Bank_EN5 LED_Bank_EN6 LED_Bank_EN7 LED_Bank_EN8 LED_Bank_EN9 LED_Bank_EN10
+  LED_Bank_EN11 Log_Scale_EN Max_Current_Option OUT0 OUT1 OUT2 OUT3 OUT4 OUT5
+  OUT6 OUT7 OUT8 OUT9 OUT10 OUT11 OUT12 OUT13 OUT14 OUT15 OUT16 OUT17 OUT18
+  OUT19 OUT20 OUT21 OUT22 OUT23 OUT24 OUT25 OUT26 OUT27 OUT28 OUT29 OUT30 OUT31
+  OUT32 OUT33 OUT34 OUT35 PWM_Dithering_EN RESET TEMP VCC  
V_V44         N19703649 GND 0
E_UPWM_U16_ABM13         UPWM_U16_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U16_OUT_12BITS)-8*V(UPWM_U16_OUT_9BITS)    }
E_UPWM_U16_ABM14         UPWM_PWM_VAL15 0 VALUE { IF(V(UPWM_U16_CLO_8) <0.1 |
+  V(UPWM_U16_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U16_CLO_8)>254.5 &
+  V(UPWM_U16_BRI_8)>254.5,1.0001,V(UPWM_U16_PRE_PWM)))   }
E_UPWM_U16_ABM5         UPWM_U16_CLO_8 0 VALUE { IF(V(LED_BANK_EN5) <
+  0.5,V(COLOR15),V(BANK_A_COLOR))    }
E_UPWM_U16_ABM7         UPWM_U16_CLO_12BITS 0 VALUE {
+  V(UPWM_U16_CLO_8)*16+floor(V(UPWM_U16_CLO_8)/16)    }
X_UPWM_U16_U1         UPWM_U16_BRI_8 0 UPWM_U16_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U16_ABM9         UPWM_U16_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U16_BRIGH_LOG_12BITS),V(UPWM_U16_BRIGH_LINEAR_12BITS))    }
E_UPWM_U16_ABM12         UPWM_U16_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U16_OUT_12BITS)/8)    }
E_UPWM_U16_ABM8         UPWM_U16_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U16_BRI_8)*16+floor(V(UPWM_U16_BRI_8)/16)    }
E_UPWM_U16_ABM6         UPWM_U16_BRI_8 0 VALUE { IF(V(LED_BANK_EN5) <
+  0.5,V(BRIGHT5),V(BANK_BRIGHTNESS))    }
E_UPWM_U16_ABM11         UPWM_U16_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U16_OUT_12BITS)/4095,  
+ +(V(UPWM_U16_OUT_9BITS)+V(UPWM_U16_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U16_ABM10         UPWM_U16_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U16_CLO_12BITS)*V(UPWM_U16_BRIGH_12BITS))/4096)    }
E_UPWM_U26_ABM13         UPWM_U26_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U26_OUT_12BITS)-8*V(UPWM_U26_OUT_9BITS)    }
E_UPWM_U26_ABM14         UPWM_PWM_VAL25 0 VALUE { IF(V(UPWM_U26_CLO_8) <0.1 |
+  V(UPWM_U26_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U26_CLO_8)>254.5 &
+  V(UPWM_U26_BRI_8)>254.5,1.0001,V(UPWM_U26_PRE_PWM)))   }
E_UPWM_U26_ABM5         UPWM_U26_CLO_8 0 VALUE { IF(V(LED_BANK_EN8) <
+  0.5,V(COLOR25),V(BANK_B_COLOR))    }
E_UPWM_U26_ABM7         UPWM_U26_CLO_12BITS 0 VALUE {
+  V(UPWM_U26_CLO_8)*16+floor(V(UPWM_U26_CLO_8)/16)    }
X_UPWM_U26_U1         UPWM_U26_BRI_8 0 UPWM_U26_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U26_ABM9         UPWM_U26_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U26_BRIGH_LOG_12BITS),V(UPWM_U26_BRIGH_LINEAR_12BITS))    }
E_UPWM_U26_ABM12         UPWM_U26_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U26_OUT_12BITS)/8)    }
E_UPWM_U26_ABM8         UPWM_U26_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U26_BRI_8)*16+floor(V(UPWM_U26_BRI_8)/16)    }
E_UPWM_U26_ABM6         UPWM_U26_BRI_8 0 VALUE { IF(V(LED_BANK_EN8) <
+  0.5,V(BRIGHT8),V(BANK_BRIGHTNESS))    }
E_UPWM_U26_ABM11         UPWM_U26_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U26_OUT_12BITS)/4095,  
+ +(V(UPWM_U26_OUT_9BITS)+V(UPWM_U26_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U26_ABM10         UPWM_U26_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U26_CLO_12BITS)*V(UPWM_U26_BRIGH_12BITS))/4096)    }
E_UPWM_U4_ABM13         UPWM_U4_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U4_OUT_12BITS)-8*V(UPWM_U4_OUT_9BITS)    }
E_UPWM_U4_ABM14         UPWM_PWM_VAL3 0 VALUE { IF(V(UPWM_U4_CLO_8) <0.1 |
+  V(UPWM_U4_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U4_CLO_8)>254.5 &
+  V(UPWM_U4_BRI_8)>254.5,1.0001,V(UPWM_U4_PRE_PWM)))   }
E_UPWM_U4_ABM5         UPWM_U4_CLO_8 0 VALUE { IF(V(LED_BANK_EN1) <
+  0.5,V(COLOR3),V(BANK_A_COLOR))    }
E_UPWM_U4_ABM7         UPWM_U4_CLO_12BITS 0 VALUE {
+  V(UPWM_U4_CLO_8)*16+floor(V(UPWM_U4_CLO_8)/16)    }
X_UPWM_U4_U1         UPWM_U4_BRI_8 0 UPWM_U4_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U4_ABM9         UPWM_U4_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U4_BRIGH_LOG_12BITS),V(UPWM_U4_BRIGH_LINEAR_12BITS))    }
E_UPWM_U4_ABM12         UPWM_U4_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U4_OUT_12BITS)/8)    }
E_UPWM_U4_ABM8         UPWM_U4_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U4_BRI_8)*16+floor(V(UPWM_U4_BRI_8)/16)    }
E_UPWM_U4_ABM6         UPWM_U4_BRI_8 0 VALUE { IF(V(LED_BANK_EN1) <
+  0.5,V(BRIGHT1),V(BANK_BRIGHTNESS))    }
E_UPWM_U4_ABM11         UPWM_U4_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN) <0.5,
+  V(UPWM_U4_OUT_12BITS)/4095,  
+ +(V(UPWM_U4_OUT_9BITS)+V(UPWM_U4_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U4_ABM10         UPWM_U4_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U4_CLO_12BITS)*V(UPWM_U4_BRIGH_12BITS))/4096)    }
E_UPWM_UPWM0_ABM2         PWM1 0 VALUE { IF((V(UPWM_UPWM0_RAMP) >=
+  0.5-V(UPWM_PWM_VAL1)/2) & V(INIT) > 0.5 &  
+ (V(UPWM_UPWM0_RAMP) <= 0.5+V(UPWM_PWM_VAL1)/2),1,0)   }
E_UPWM_UPWM0_ABM1         PWM0 0 VALUE { IF(V(UPWM_PWM_VAL0) >=
+  V(UPWM_UPWM0_RAMP) & V(INIT) > 0.5,1,0)    }
X_UPWM_UPWM0_U69         0 UPWM_UPWM0_PRE_RAMP d_d1 PARAMS:
X_UPWM_UPWM0_U25         INIT UPWM_UPWM0_N16753948 UPWM_UPWM0_CTRL
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UPWM_UPWM0_V44         UPWM_UPWM0_N16747357 0 1
R_UPWM_UPWM0_R3         0 UPWM_UPWM0_PRE_RAMP  1G  
E_UPWM_UPWM0_ABM3         PWM2 0 VALUE { IF(V(UPWM_UPWM0_RAMP) >=
+  1-V(UPWM_PWM_VAL2) & V(INIT)>0.5,1,0)    }
X_UPWM_UPWM0_U68         UPWM_UPWM0_PRE_RAMP UPWM_UPWM0_N16747357 d_d1 PARAMS:
C_UPWM_UPWM0_C1         0 UPWM_UPWM0_PRE_RAMP  1n  TC=0,0 
X_UPWM_UPWM0_U44         UPWM_UPWM0_N16754427 UPWM_UPWM0_N16754549 one_shot
+  PARAMS:  T=10  
X_UPWM_UPWM0_U34         UPWM_UPWM0_N16754549 UPWM_UPWM0_N16753948
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UPWM_UPWM0_ABMII2         UPWM_UPWM0_N16747357 UPWM_UPWM0_PRE_RAMP VALUE {
+  IF(V(UPWM_UPWM0_CTRL) > 0.5,29u,0)    }
E_UPWM_UPWM0_ABM4         UPWM_UPWM0_N16754427 0 VALUE {
+  IF(V(UPWM_UPWM0_PRE_RAMP) >=1,1,0)    }
E_UPWM_UPWM0_ABM5         UPWM_UPWM0_RAMP 0 VALUE {
+  LIMIT(V(UPWM_UPWM0_PRE_RAMP),0,1)    }
G_UPWM_UPWM0_ABMII3         UPWM_UPWM0_PRE_RAMP 0 VALUE { IF(V(UPWM_UPWM0_CTRL)
+  < 0.5,1,0)    }
E_UPWM_U17_ABM13         UPWM_U17_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U17_OUT_12BITS)-8*V(UPWM_U17_OUT_9BITS)    }
E_UPWM_U17_ABM14         UPWM_PWM_VAL16 0 VALUE { IF(V(UPWM_U17_CLO_8) <0.1 |
+  V(UPWM_U17_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U17_CLO_8)>254.5 &
+  V(UPWM_U17_BRI_8)>254.5,1.0001,V(UPWM_U17_PRE_PWM)))   }
E_UPWM_U17_ABM5         UPWM_U17_CLO_8 0 VALUE { IF(V(LED_BANK_EN5) <
+  0.5,V(COLOR16),V(BANK_B_COLOR))    }
E_UPWM_U17_ABM7         UPWM_U17_CLO_12BITS 0 VALUE {
+  V(UPWM_U17_CLO_8)*16+floor(V(UPWM_U17_CLO_8)/16)    }
X_UPWM_U17_U1         UPWM_U17_BRI_8 0 UPWM_U17_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U17_ABM9         UPWM_U17_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U17_BRIGH_LOG_12BITS),V(UPWM_U17_BRIGH_LINEAR_12BITS))    }
E_UPWM_U17_ABM12         UPWM_U17_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U17_OUT_12BITS)/8)    }
E_UPWM_U17_ABM8         UPWM_U17_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U17_BRI_8)*16+floor(V(UPWM_U17_BRI_8)/16)    }
E_UPWM_U17_ABM6         UPWM_U17_BRI_8 0 VALUE { IF(V(LED_BANK_EN5) <
+  0.5,V(BRIGHT5),V(BANK_BRIGHTNESS))    }
E_UPWM_U17_ABM11         UPWM_U17_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U17_OUT_12BITS)/4095,  
+ +(V(UPWM_U17_OUT_9BITS)+V(UPWM_U17_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U17_ABM10         UPWM_U17_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U17_CLO_12BITS)*V(UPWM_U17_BRIGH_12BITS))/4096)    }
E_UPWM_U5_ABM13         UPWM_U5_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U5_OUT_12BITS)-8*V(UPWM_U5_OUT_9BITS)    }
E_UPWM_U5_ABM14         UPWM_PWM_VAL4 0 VALUE { IF(V(UPWM_U5_CLO_8) <0.1 |
+  V(UPWM_U5_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U5_CLO_8)>254.5 &
+  V(UPWM_U5_BRI_8)>254.5,1.0001,V(UPWM_U5_PRE_PWM)))   }
E_UPWM_U5_ABM5         UPWM_U5_CLO_8 0 VALUE { IF(V(LED_BANK_EN1) <
+  0.5,V(COLOR4),V(BANK_B_COLOR))    }
E_UPWM_U5_ABM7         UPWM_U5_CLO_12BITS 0 VALUE {
+  V(UPWM_U5_CLO_8)*16+floor(V(UPWM_U5_CLO_8)/16)    }
X_UPWM_U5_U1         UPWM_U5_BRI_8 0 UPWM_U5_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U5_ABM9         UPWM_U5_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U5_BRIGH_LOG_12BITS),V(UPWM_U5_BRIGH_LINEAR_12BITS))    }
E_UPWM_U5_ABM12         UPWM_U5_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U5_OUT_12BITS)/8)    }
E_UPWM_U5_ABM8         UPWM_U5_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U5_BRI_8)*16+floor(V(UPWM_U5_BRI_8)/16)    }
E_UPWM_U5_ABM6         UPWM_U5_BRI_8 0 VALUE { IF(V(LED_BANK_EN1) <
+  0.5,V(BRIGHT1),V(BANK_BRIGHTNESS))    }
E_UPWM_U5_ABM11         UPWM_U5_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN) <0.5,
+  V(UPWM_U5_OUT_12BITS)/4095,  
+ +(V(UPWM_U5_OUT_9BITS)+V(UPWM_U5_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U5_ABM10         UPWM_U5_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U5_CLO_12BITS)*V(UPWM_U5_BRIGH_12BITS))/4096)    }
E_UPWM_U1_ABM13         UPWM_U1_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U1_OUT_12BITS)-8*V(UPWM_U1_OUT_9BITS)    }
E_UPWM_U1_ABM14         UPWM_PWM_VAL0 0 VALUE { IF(V(UPWM_U1_CLO_8) <0.1 |
+  V(UPWM_U1_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U1_CLO_8)>254.5 &
+  V(UPWM_U1_BRI_8)>254.5,1.0001,V(UPWM_U1_PRE_PWM)))   }
E_UPWM_U1_ABM5         UPWM_U1_CLO_8 0 VALUE { IF(V(LED_BANK_EN0) <
+  0.5,V(COLOR0),V(BANK_A_COLOR))    }
E_UPWM_U1_ABM7         UPWM_U1_CLO_12BITS 0 VALUE {
+  V(UPWM_U1_CLO_8)*16+floor(V(UPWM_U1_CLO_8)/16)    }
X_UPWM_U1_U1         UPWM_U1_BRI_8 0 UPWM_U1_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U1_ABM9         UPWM_U1_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U1_BRIGH_LOG_12BITS),V(UPWM_U1_BRIGH_LINEAR_12BITS))    }
E_UPWM_U1_ABM12         UPWM_U1_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U1_OUT_12BITS)/8)    }
E_UPWM_U1_ABM8         UPWM_U1_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U1_BRI_8)*16+floor(V(UPWM_U1_BRI_8)/16)    }
E_UPWM_U1_ABM6         UPWM_U1_BRI_8 0 VALUE { IF(V(LED_BANK_EN0) <
+  0.5,V(BRIGHT0),V(BANK_BRIGHTNESS))    }
E_UPWM_U1_ABM11         UPWM_U1_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN) <0.5,
+  V(UPWM_U1_OUT_12BITS)/4095,  
+ +(V(UPWM_U1_OUT_9BITS)+V(UPWM_U1_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U1_ABM10         UPWM_U1_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U1_CLO_12BITS)*V(UPWM_U1_BRIGH_12BITS))/4096)    }
E_UPWM_U27_ABM13         UPWM_U27_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U27_OUT_12BITS)-8*V(UPWM_U27_OUT_9BITS)    }
E_UPWM_U27_ABM14         UPWM_PWM_VAL26 0 VALUE { IF(V(UPWM_U27_CLO_8) <0.1 |
+  V(UPWM_U27_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U27_CLO_8)>254.5 &
+  V(UPWM_U27_BRI_8)>254.5,1.0001,V(UPWM_U27_PRE_PWM)))   }
E_UPWM_U27_ABM5         UPWM_U27_CLO_8 0 VALUE { IF(V(LED_BANK_EN8) <
+  0.5,V(COLOR26),V(BANK_C_COLOR))    }
E_UPWM_U27_ABM7         UPWM_U27_CLO_12BITS 0 VALUE {
+  V(UPWM_U27_CLO_8)*16+floor(V(UPWM_U27_CLO_8)/16)    }
X_UPWM_U27_U1         UPWM_U27_BRI_8 0 UPWM_U27_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U27_ABM9         UPWM_U27_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U27_BRIGH_LOG_12BITS),V(UPWM_U27_BRIGH_LINEAR_12BITS))    }
E_UPWM_U27_ABM12         UPWM_U27_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U27_OUT_12BITS)/8)    }
E_UPWM_U27_ABM8         UPWM_U27_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U27_BRI_8)*16+floor(V(UPWM_U27_BRI_8)/16)    }
E_UPWM_U27_ABM6         UPWM_U27_BRI_8 0 VALUE { IF(V(LED_BANK_EN8) <
+  0.5,V(BRIGHT8),V(BANK_BRIGHTNESS))    }
E_UPWM_U27_ABM11         UPWM_U27_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U27_OUT_12BITS)/4095,  
+ +(V(UPWM_U27_OUT_9BITS)+V(UPWM_U27_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U27_ABM10         UPWM_U27_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U27_CLO_12BITS)*V(UPWM_U27_BRIGH_12BITS))/4096)    }
E_UPWM_U18_ABM13         UPWM_U18_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U18_OUT_12BITS)-8*V(UPWM_U18_OUT_9BITS)    }
E_UPWM_U18_ABM14         UPWM_PWM_VAL17 0 VALUE { IF(V(UPWM_U18_CLO_8) <0.1 |
+  V(UPWM_U18_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U18_CLO_8)>254.5 &
+  V(UPWM_U18_BRI_8)>254.5,1.0001,V(UPWM_U18_PRE_PWM)))   }
E_UPWM_U18_ABM5         UPWM_U18_CLO_8 0 VALUE { IF(V(LED_BANK_EN5) <
+  0.5,V(COLOR17),V(BANK_C_COLOR))    }
E_UPWM_U18_ABM7         UPWM_U18_CLO_12BITS 0 VALUE {
+  V(UPWM_U18_CLO_8)*16+floor(V(UPWM_U18_CLO_8)/16)    }
X_UPWM_U18_U1         UPWM_U18_BRI_8 0 UPWM_U18_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U18_ABM9         UPWM_U18_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U18_BRIGH_LOG_12BITS),V(UPWM_U18_BRIGH_LINEAR_12BITS))    }
E_UPWM_U18_ABM12         UPWM_U18_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U18_OUT_12BITS)/8)    }
E_UPWM_U18_ABM8         UPWM_U18_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U18_BRI_8)*16+floor(V(UPWM_U18_BRI_8)/16)    }
E_UPWM_U18_ABM6         UPWM_U18_BRI_8 0 VALUE { IF(V(LED_BANK_EN5) <
+  0.5,V(BRIGHT5),V(BANK_BRIGHTNESS))    }
E_UPWM_U18_ABM11         UPWM_U18_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U18_OUT_12BITS)/4095,  
+ +(V(UPWM_U18_OUT_9BITS)+V(UPWM_U18_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U18_ABM10         UPWM_U18_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U18_CLO_12BITS)*V(UPWM_U18_BRIGH_12BITS))/4096)    }
E_UPWM_U34_ABM13         UPWM_U34_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U34_OUT_12BITS)-8*V(UPWM_U34_OUT_9BITS)    }
E_UPWM_U34_ABM14         UPWM_PWM_VAL33 0 VALUE { IF(V(UPWM_U34_CLO_8) <0.1 |
+  V(UPWM_U34_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U34_CLO_8)>254.5 &
+  V(UPWM_U34_BRI_8)>254.5,1.0001,V(UPWM_U34_PRE_PWM)))   }
E_UPWM_U34_ABM5         UPWM_U34_CLO_8 0 VALUE { IF(V(LED_BANK_EN11) <
+  0.5,V(COLOR33),V(BANK_A_COLOR))    }
E_UPWM_U34_ABM7         UPWM_U34_CLO_12BITS 0 VALUE {
+  V(UPWM_U34_CLO_8)*16+floor(V(UPWM_U34_CLO_8)/16)    }
X_UPWM_U34_U1         UPWM_U34_BRI_8 0 UPWM_U34_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U34_ABM9         UPWM_U34_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U34_BRIGH_LOG_12BITS),V(UPWM_U34_BRIGH_LINEAR_12BITS))    }
E_UPWM_U34_ABM12         UPWM_U34_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U34_OUT_12BITS)/8)    }
E_UPWM_U34_ABM8         UPWM_U34_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U34_BRI_8)*16+floor(V(UPWM_U34_BRI_8)/16)    }
E_UPWM_U34_ABM6         UPWM_U34_BRI_8 0 VALUE { IF(V(LED_BANK_EN11) <
+  0.5,V(BRIGHT11),V(BANK_BRIGHTNESS))    }
E_UPWM_U34_ABM11         UPWM_U34_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U34_OUT_12BITS)/4095,  
+ +(V(UPWM_U34_OUT_9BITS)+V(UPWM_U34_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U34_ABM10         UPWM_U34_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U34_CLO_12BITS)*V(UPWM_U34_BRIGH_12BITS))/4096)    }
E_UPWM_U6_ABM13         UPWM_U6_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U6_OUT_12BITS)-8*V(UPWM_U6_OUT_9BITS)    }
E_UPWM_U6_ABM14         UPWM_PWM_VAL5 0 VALUE { IF(V(UPWM_U6_CLO_8) <0.1 |
+  V(UPWM_U6_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U6_CLO_8)>254.5 &
+  V(UPWM_U6_BRI_8)>254.5,1.0001,V(UPWM_U6_PRE_PWM)))   }
E_UPWM_U6_ABM5         UPWM_U6_CLO_8 0 VALUE { IF(V(LED_BANK_EN1) <
+  0.5,V(COLOR5),V(BANK_C_COLOR))    }
E_UPWM_U6_ABM7         UPWM_U6_CLO_12BITS 0 VALUE {
+  V(UPWM_U6_CLO_8)*16+floor(V(UPWM_U6_CLO_8)/16)    }
X_UPWM_U6_U1         UPWM_U6_BRI_8 0 UPWM_U6_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U6_ABM9         UPWM_U6_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U6_BRIGH_LOG_12BITS),V(UPWM_U6_BRIGH_LINEAR_12BITS))    }
E_UPWM_U6_ABM12         UPWM_U6_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U6_OUT_12BITS)/8)    }
E_UPWM_U6_ABM8         UPWM_U6_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U6_BRI_8)*16+floor(V(UPWM_U6_BRI_8)/16)    }
E_UPWM_U6_ABM6         UPWM_U6_BRI_8 0 VALUE { IF(V(LED_BANK_EN1) <
+  0.5,V(BRIGHT1),V(BANK_BRIGHTNESS))    }
E_UPWM_U6_ABM11         UPWM_U6_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN) <0.5,
+  V(UPWM_U6_OUT_12BITS)/4095,  
+ +(V(UPWM_U6_OUT_9BITS)+V(UPWM_U6_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U6_ABM10         UPWM_U6_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U6_CLO_12BITS)*V(UPWM_U6_BRIGH_12BITS))/4096)    }
E_UPWM_U35_ABM13         UPWM_U35_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U35_OUT_12BITS)-8*V(UPWM_U35_OUT_9BITS)    }
E_UPWM_U35_ABM14         UPWM_PWM_VAL34 0 VALUE { IF(V(UPWM_U35_CLO_8) <0.1 |
+  V(UPWM_U35_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U35_CLO_8)>254.5 &
+  V(UPWM_U35_BRI_8)>254.5,1.0001,V(UPWM_U35_PRE_PWM)))   }
E_UPWM_U35_ABM5         UPWM_U35_CLO_8 0 VALUE { IF(V(LED_BANK_EN11) <
+  0.5,V(COLOR34),V(BANK_B_COLOR))    }
E_UPWM_U35_ABM7         UPWM_U35_CLO_12BITS 0 VALUE {
+  V(UPWM_U35_CLO_8)*16+floor(V(UPWM_U35_CLO_8)/16)    }
X_UPWM_U35_U1         UPWM_U35_BRI_8 0 UPWM_U35_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U35_ABM9         UPWM_U35_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U35_BRIGH_LOG_12BITS),V(UPWM_U35_BRIGH_LINEAR_12BITS))    }
E_UPWM_U35_ABM12         UPWM_U35_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U35_OUT_12BITS)/8)    }
E_UPWM_U35_ABM8         UPWM_U35_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U35_BRI_8)*16+floor(V(UPWM_U35_BRI_8)/16)    }
E_UPWM_U35_ABM6         UPWM_U35_BRI_8 0 VALUE { IF(V(LED_BANK_EN11) <
+  0.5,V(BRIGHT11),V(BANK_BRIGHTNESS))    }
E_UPWM_U35_ABM11         UPWM_U35_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U35_OUT_12BITS)/4095,  
+ +(V(UPWM_U35_OUT_9BITS)+V(UPWM_U35_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U35_ABM10         UPWM_U35_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U35_CLO_12BITS)*V(UPWM_U35_BRIGH_12BITS))/4096)    }
E_UPWM_UPWM11_ABM2         PWM34 0 VALUE { IF((V(UPWM_UPWM11_RAMP) >=
+  0.5-V(UPWM_PWM_VAL34)/2) & V(INIT) > 0.5 &  
+ (V(UPWM_UPWM11_RAMP) <= 0.5+V(UPWM_PWM_VAL34)/2),1,0)   }
E_UPWM_UPWM11_ABM1         PWM33 0 VALUE { IF(V(UPWM_PWM_VAL33) >=
+  V(UPWM_UPWM11_RAMP) & V(INIT) > 0.5,1,0)    }
X_UPWM_UPWM11_U69         0 UPWM_UPWM11_PRE_RAMP d_d1 PARAMS:
X_UPWM_UPWM11_U25         INIT UPWM_UPWM11_N16753948 UPWM_UPWM11_CTRL
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UPWM_UPWM11_V44         UPWM_UPWM11_N16747357 0 1
R_UPWM_UPWM11_R3         0 UPWM_UPWM11_PRE_RAMP  1G  
E_UPWM_UPWM11_ABM3         PWM35 0 VALUE { IF(V(UPWM_UPWM11_RAMP) >=
+  1-V(UPWM_PWM_VAL35) & V(INIT)>0.5,1,0)    }
X_UPWM_UPWM11_U68         UPWM_UPWM11_PRE_RAMP UPWM_UPWM11_N16747357 d_d1
+  PARAMS:
C_UPWM_UPWM11_C1         0 UPWM_UPWM11_PRE_RAMP  1n  TC=0,0 
X_UPWM_UPWM11_U44         UPWM_UPWM11_N16754427 UPWM_UPWM11_N16754549 one_shot
+  PARAMS:  T=10  
X_UPWM_UPWM11_U34         UPWM_UPWM11_N16754549 UPWM_UPWM11_N16753948
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UPWM_UPWM11_ABMII2         UPWM_UPWM11_N16747357 UPWM_UPWM11_PRE_RAMP VALUE {
+  IF(V(UPWM_UPWM11_CTRL) > 0.5,29u,0)    }
E_UPWM_UPWM11_ABM4         UPWM_UPWM11_N16754427 0 VALUE {
+  IF(V(UPWM_UPWM11_PRE_RAMP) >=1,1,0)    }
E_UPWM_UPWM11_ABM5         UPWM_UPWM11_RAMP 0 VALUE {
+  LIMIT(V(UPWM_UPWM11_PRE_RAMP),0,1)    }
G_UPWM_UPWM11_ABMII3         UPWM_UPWM11_PRE_RAMP 0 VALUE {
+  IF(V(UPWM_UPWM11_CTRL) < 0.5,1,0)    }
E_UPWM_U36_ABM13         UPWM_U36_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U36_OUT_12BITS)-8*V(UPWM_U36_OUT_9BITS)    }
E_UPWM_U36_ABM14         UPWM_PWM_VAL35 0 VALUE { IF(V(UPWM_U36_CLO_8) <0.1 |
+  V(UPWM_U36_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U36_CLO_8)>254.5 &
+  V(UPWM_U36_BRI_8)>254.5,1.0001,V(UPWM_U36_PRE_PWM)))   }
E_UPWM_U36_ABM5         UPWM_U36_CLO_8 0 VALUE { IF(V(LED_BANK_EN11) <
+  0.5,V(COLOR35),V(BANK_C_COLOR))    }
E_UPWM_U36_ABM7         UPWM_U36_CLO_12BITS 0 VALUE {
+  V(UPWM_U36_CLO_8)*16+floor(V(UPWM_U36_CLO_8)/16)    }
X_UPWM_U36_U1         UPWM_U36_BRI_8 0 UPWM_U36_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U36_ABM9         UPWM_U36_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U36_BRIGH_LOG_12BITS),V(UPWM_U36_BRIGH_LINEAR_12BITS))    }
E_UPWM_U36_ABM12         UPWM_U36_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U36_OUT_12BITS)/8)    }
E_UPWM_U36_ABM8         UPWM_U36_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U36_BRI_8)*16+floor(V(UPWM_U36_BRI_8)/16)    }
E_UPWM_U36_ABM6         UPWM_U36_BRI_8 0 VALUE { IF(V(LED_BANK_EN11) <
+  0.5,V(BRIGHT11),V(BANK_BRIGHTNESS))    }
E_UPWM_U36_ABM11         UPWM_U36_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U36_OUT_12BITS)/4095,  
+ +(V(UPWM_U36_OUT_9BITS)+V(UPWM_U36_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U36_ABM10         UPWM_U36_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U36_CLO_12BITS)*V(UPWM_U36_BRIGH_12BITS))/4096)    }
E_UPWM_UPWM1_ABM2         PWM4 0 VALUE { IF((V(UPWM_UPWM1_RAMP) >=
+  0.5-V(UPWM_PWM_VAL4)/2) & V(INIT) > 0.5 &  
+ (V(UPWM_UPWM1_RAMP) <= 0.5+V(UPWM_PWM_VAL4)/2),1,0)   }
E_UPWM_UPWM1_ABM1         PWM3 0 VALUE { IF(V(UPWM_PWM_VAL3) >=
+  V(UPWM_UPWM1_RAMP) & V(INIT) > 0.5,1,0)    }
X_UPWM_UPWM1_U69         0 UPWM_UPWM1_PRE_RAMP d_d1 PARAMS:
X_UPWM_UPWM1_U25         INIT UPWM_UPWM1_N16753948 UPWM_UPWM1_CTRL
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UPWM_UPWM1_V44         UPWM_UPWM1_N16747357 0 1
R_UPWM_UPWM1_R3         0 UPWM_UPWM1_PRE_RAMP  1G  
E_UPWM_UPWM1_ABM3         PWM5 0 VALUE { IF(V(UPWM_UPWM1_RAMP) >=
+  1-V(UPWM_PWM_VAL5) & V(INIT)>0.5,1,0)    }
X_UPWM_UPWM1_U68         UPWM_UPWM1_PRE_RAMP UPWM_UPWM1_N16747357 d_d1 PARAMS:
C_UPWM_UPWM1_C1         0 UPWM_UPWM1_PRE_RAMP  1n  TC=0,0 
X_UPWM_UPWM1_U44         UPWM_UPWM1_N16754427 UPWM_UPWM1_N16754549 one_shot
+  PARAMS:  T=10  
X_UPWM_UPWM1_U34         UPWM_UPWM1_N16754549 UPWM_UPWM1_N16753948
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UPWM_UPWM1_ABMII2         UPWM_UPWM1_N16747357 UPWM_UPWM1_PRE_RAMP VALUE {
+  IF(V(UPWM_UPWM1_CTRL) > 0.5,29u,0)    }
E_UPWM_UPWM1_ABM4         UPWM_UPWM1_N16754427 0 VALUE {
+  IF(V(UPWM_UPWM1_PRE_RAMP) >=1,1,0)    }
E_UPWM_UPWM1_ABM5         UPWM_UPWM1_RAMP 0 VALUE {
+  LIMIT(V(UPWM_UPWM1_PRE_RAMP),0,1)    }
G_UPWM_UPWM1_ABMII3         UPWM_UPWM1_PRE_RAMP 0 VALUE { IF(V(UPWM_UPWM1_CTRL)
+  < 0.5,1,0)    }
E_UPWM_UPWM7_ABM2         PWM22 0 VALUE { IF((V(UPWM_UPWM7_RAMP) >=
+  0.5-V(UPWM_PWM_VAL22)/2) & V(INIT) > 0.5 &  
+ (V(UPWM_UPWM7_RAMP) <= 0.5+V(UPWM_PWM_VAL22)/2),1,0)   }
E_UPWM_UPWM7_ABM1         PWM21 0 VALUE { IF(V(UPWM_PWM_VAL21) >=
+  V(UPWM_UPWM7_RAMP) & V(INIT) > 0.5,1,0)    }
X_UPWM_UPWM7_U69         0 UPWM_UPWM7_PRE_RAMP d_d1 PARAMS:
X_UPWM_UPWM7_U25         INIT UPWM_UPWM7_N16753948 UPWM_UPWM7_CTRL
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UPWM_UPWM7_V44         UPWM_UPWM7_N16747357 0 1
R_UPWM_UPWM7_R3         0 UPWM_UPWM7_PRE_RAMP  1G  
E_UPWM_UPWM7_ABM3         PWM23 0 VALUE { IF(V(UPWM_UPWM7_RAMP) >=
+  1-V(UPWM_PWM_VAL23) & V(INIT)>0.5,1,0)    }
X_UPWM_UPWM7_U68         UPWM_UPWM7_PRE_RAMP UPWM_UPWM7_N16747357 d_d1 PARAMS:
C_UPWM_UPWM7_C1         0 UPWM_UPWM7_PRE_RAMP  1n  TC=0,0 
X_UPWM_UPWM7_U44         UPWM_UPWM7_N16754427 UPWM_UPWM7_N16754549 one_shot
+  PARAMS:  T=10  
X_UPWM_UPWM7_U34         UPWM_UPWM7_N16754549 UPWM_UPWM7_N16753948
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UPWM_UPWM7_ABMII2         UPWM_UPWM7_N16747357 UPWM_UPWM7_PRE_RAMP VALUE {
+  IF(V(UPWM_UPWM7_CTRL) > 0.5,29u,0)    }
E_UPWM_UPWM7_ABM4         UPWM_UPWM7_N16754427 0 VALUE {
+  IF(V(UPWM_UPWM7_PRE_RAMP) >=1,1,0)    }
E_UPWM_UPWM7_ABM5         UPWM_UPWM7_RAMP 0 VALUE {
+  LIMIT(V(UPWM_UPWM7_PRE_RAMP),0,1)    }
G_UPWM_UPWM7_ABMII3         UPWM_UPWM7_PRE_RAMP 0 VALUE { IF(V(UPWM_UPWM7_CTRL)
+  < 0.5,1,0)    }
E_UPWM_U22_ABM13         UPWM_U22_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U22_OUT_12BITS)-8*V(UPWM_U22_OUT_9BITS)    }
E_UPWM_U22_ABM14         UPWM_PWM_VAL21 0 VALUE { IF(V(UPWM_U22_CLO_8) <0.1 |
+  V(UPWM_U22_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U22_CLO_8)>254.5 &
+  V(UPWM_U22_BRI_8)>254.5,1.0001,V(UPWM_U22_PRE_PWM)))   }
E_UPWM_U22_ABM5         UPWM_U22_CLO_8 0 VALUE { IF(V(LED_BANK_EN7) <
+  0.5,V(COLOR21),V(BANK_A_COLOR))    }
E_UPWM_U22_ABM7         UPWM_U22_CLO_12BITS 0 VALUE {
+  V(UPWM_U22_CLO_8)*16+floor(V(UPWM_U22_CLO_8)/16)    }
X_UPWM_U22_U1         UPWM_U22_BRI_8 0 UPWM_U22_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U22_ABM9         UPWM_U22_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U22_BRIGH_LOG_12BITS),V(UPWM_U22_BRIGH_LINEAR_12BITS))    }
E_UPWM_U22_ABM12         UPWM_U22_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U22_OUT_12BITS)/8)    }
E_UPWM_U22_ABM8         UPWM_U22_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U22_BRI_8)*16+floor(V(UPWM_U22_BRI_8)/16)    }
E_UPWM_U22_ABM6         UPWM_U22_BRI_8 0 VALUE { IF(V(LED_BANK_EN7) <
+  0.5,V(BRIGHT7),V(BANK_BRIGHTNESS))    }
E_UPWM_U22_ABM11         UPWM_U22_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U22_OUT_12BITS)/4095,  
+ +(V(UPWM_U22_OUT_9BITS)+V(UPWM_U22_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U22_ABM10         UPWM_U22_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U22_CLO_12BITS)*V(UPWM_U22_BRIGH_12BITS))/4096)    }
E_UPWM_U2_ABM13         UPWM_U2_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U2_OUT_12BITS)-8*V(UPWM_U2_OUT_9BITS)    }
E_UPWM_U2_ABM14         UPWM_PWM_VAL1 0 VALUE { IF(V(UPWM_U2_CLO_8) <0.1 |
+  V(UPWM_U2_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U2_CLO_8)>254.5 &
+  V(UPWM_U2_BRI_8)>254.5,1.0001,V(UPWM_U2_PRE_PWM)))   }
E_UPWM_U2_ABM5         UPWM_U2_CLO_8 0 VALUE { IF(V(LED_BANK_EN0) <
+  0.5,V(COLOR1),V(BANK_B_COLOR))    }
E_UPWM_U2_ABM7         UPWM_U2_CLO_12BITS 0 VALUE {
+  V(UPWM_U2_CLO_8)*16+floor(V(UPWM_U2_CLO_8)/16)    }
X_UPWM_U2_U1         UPWM_U2_BRI_8 0 UPWM_U2_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U2_ABM9         UPWM_U2_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U2_BRIGH_LOG_12BITS),V(UPWM_U2_BRIGH_LINEAR_12BITS))    }
E_UPWM_U2_ABM12         UPWM_U2_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U2_OUT_12BITS)/8)    }
E_UPWM_U2_ABM8         UPWM_U2_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U2_BRI_8)*16+floor(V(UPWM_U2_BRI_8)/16)    }
E_UPWM_U2_ABM6         UPWM_U2_BRI_8 0 VALUE { IF(V(LED_BANK_EN0) <
+  0.5,V(BRIGHT0),V(BANK_BRIGHTNESS))    }
E_UPWM_U2_ABM11         UPWM_U2_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN) <0.5,
+  V(UPWM_U2_OUT_12BITS)/4095,  
+ +(V(UPWM_U2_OUT_9BITS)+V(UPWM_U2_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U2_ABM10         UPWM_U2_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U2_CLO_12BITS)*V(UPWM_U2_BRIGH_12BITS))/4096)    }
E_UPWM_U23_ABM13         UPWM_U23_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U23_OUT_12BITS)-8*V(UPWM_U23_OUT_9BITS)    }
E_UPWM_U23_ABM14         UPWM_PWM_VAL22 0 VALUE { IF(V(UPWM_U23_CLO_8) <0.1 |
+  V(UPWM_U23_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U23_CLO_8)>254.5 &
+  V(UPWM_U23_BRI_8)>254.5,1.0001,V(UPWM_U23_PRE_PWM)))   }
E_UPWM_U23_ABM5         UPWM_U23_CLO_8 0 VALUE { IF(V(LED_BANK_EN7) <
+  0.5,V(COLOR22),V(BANK_B_COLOR))    }
E_UPWM_U23_ABM7         UPWM_U23_CLO_12BITS 0 VALUE {
+  V(UPWM_U23_CLO_8)*16+floor(V(UPWM_U23_CLO_8)/16)    }
X_UPWM_U23_U1         UPWM_U23_BRI_8 0 UPWM_U23_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U23_ABM9         UPWM_U23_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U23_BRIGH_LOG_12BITS),V(UPWM_U23_BRIGH_LINEAR_12BITS))    }
E_UPWM_U23_ABM12         UPWM_U23_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U23_OUT_12BITS)/8)    }
E_UPWM_U23_ABM8         UPWM_U23_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U23_BRI_8)*16+floor(V(UPWM_U23_BRI_8)/16)    }
E_UPWM_U23_ABM6         UPWM_U23_BRI_8 0 VALUE { IF(V(LED_BANK_EN7) <
+  0.5,V(BRIGHT7),V(BANK_BRIGHTNESS))    }
E_UPWM_U23_ABM11         UPWM_U23_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U23_OUT_12BITS)/4095,  
+ +(V(UPWM_U23_OUT_9BITS)+V(UPWM_U23_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U23_ABM10         UPWM_U23_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U23_CLO_12BITS)*V(UPWM_U23_BRIGH_12BITS))/4096)    }
E_UPWM_UPWM6_ABM2         PWM19 0 VALUE { IF((V(UPWM_UPWM6_RAMP) >=
+  0.5-V(UPWM_PWM_VAL19)/2) & V(INIT) > 0.5 &  
+ (V(UPWM_UPWM6_RAMP) <= 0.5+V(UPWM_PWM_VAL19)/2),1,0)   }
E_UPWM_UPWM6_ABM1         PWM18 0 VALUE { IF(V(UPWM_PWM_VAL18) >=
+  V(UPWM_UPWM6_RAMP) & V(INIT) > 0.5,1,0)    }
X_UPWM_UPWM6_U69         0 UPWM_UPWM6_PRE_RAMP d_d1 PARAMS:
X_UPWM_UPWM6_U25         INIT UPWM_UPWM6_N16753948 UPWM_UPWM6_CTRL
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UPWM_UPWM6_V44         UPWM_UPWM6_N16747357 0 1
R_UPWM_UPWM6_R3         0 UPWM_UPWM6_PRE_RAMP  1G  
E_UPWM_UPWM6_ABM3         PWM20 0 VALUE { IF(V(UPWM_UPWM6_RAMP) >=
+  1-V(UPWM_PWM_VAL20) & V(INIT)>0.5,1,0)    }
X_UPWM_UPWM6_U68         UPWM_UPWM6_PRE_RAMP UPWM_UPWM6_N16747357 d_d1 PARAMS:
C_UPWM_UPWM6_C1         0 UPWM_UPWM6_PRE_RAMP  1n  TC=0,0 
X_UPWM_UPWM6_U44         UPWM_UPWM6_N16754427 UPWM_UPWM6_N16754549 one_shot
+  PARAMS:  T=10  
X_UPWM_UPWM6_U34         UPWM_UPWM6_N16754549 UPWM_UPWM6_N16753948
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UPWM_UPWM6_ABMII2         UPWM_UPWM6_N16747357 UPWM_UPWM6_PRE_RAMP VALUE {
+  IF(V(UPWM_UPWM6_CTRL) > 0.5,29u,0)    }
E_UPWM_UPWM6_ABM4         UPWM_UPWM6_N16754427 0 VALUE {
+  IF(V(UPWM_UPWM6_PRE_RAMP) >=1,1,0)    }
E_UPWM_UPWM6_ABM5         UPWM_UPWM6_RAMP 0 VALUE {
+  LIMIT(V(UPWM_UPWM6_PRE_RAMP),0,1)    }
G_UPWM_UPWM6_ABMII3         UPWM_UPWM6_PRE_RAMP 0 VALUE { IF(V(UPWM_UPWM6_CTRL)
+  < 0.5,1,0)    }
E_UPWM_U13_ABM13         UPWM_U13_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U13_OUT_12BITS)-8*V(UPWM_U13_OUT_9BITS)    }
E_UPWM_U13_ABM14         UPWM_PWM_VAL12 0 VALUE { IF(V(UPWM_U13_CLO_8) <0.1 |
+  V(UPWM_U13_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U13_CLO_8)>254.5 &
+  V(UPWM_U13_BRI_8)>254.5,1.0001,V(UPWM_U13_PRE_PWM)))   }
E_UPWM_U13_ABM5         UPWM_U13_CLO_8 0 VALUE { IF(V(LED_BANK_EN4) <
+  0.5,V(COLOR12),V(BANK_A_COLOR))    }
E_UPWM_U13_ABM7         UPWM_U13_CLO_12BITS 0 VALUE {
+  V(UPWM_U13_CLO_8)*16+floor(V(UPWM_U13_CLO_8)/16)    }
X_UPWM_U13_U1         UPWM_U13_BRI_8 0 UPWM_U13_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U13_ABM9         UPWM_U13_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U13_BRIGH_LOG_12BITS),V(UPWM_U13_BRIGH_LINEAR_12BITS))    }
E_UPWM_U13_ABM12         UPWM_U13_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U13_OUT_12BITS)/8)    }
E_UPWM_U13_ABM8         UPWM_U13_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U13_BRI_8)*16+floor(V(UPWM_U13_BRI_8)/16)    }
E_UPWM_U13_ABM6         UPWM_U13_BRI_8 0 VALUE { IF(V(LED_BANK_EN4) <
+  0.5,V(BRIGHT4),V(BANK_BRIGHTNESS))    }
E_UPWM_U13_ABM11         UPWM_U13_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U13_OUT_12BITS)/4095,  
+ +(V(UPWM_U13_OUT_9BITS)+V(UPWM_U13_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U13_ABM10         UPWM_U13_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U13_CLO_12BITS)*V(UPWM_U13_BRIGH_12BITS))/4096)    }
E_UPWM_U31_ABM13         UPWM_U31_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U31_OUT_12BITS)-8*V(UPWM_U31_OUT_9BITS)    }
E_UPWM_U31_ABM14         UPWM_PWM_VAL30 0 VALUE { IF(V(UPWM_U31_CLO_8) <0.1 |
+  V(UPWM_U31_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U31_CLO_8)>254.5 &
+  V(UPWM_U31_BRI_8)>254.5,1.0001,V(UPWM_U31_PRE_PWM)))   }
E_UPWM_U31_ABM5         UPWM_U31_CLO_8 0 VALUE { IF(V(LED_BANK_EN10) <
+  0.5,V(COLOR30),V(BANK_A_COLOR))    }
E_UPWM_U31_ABM7         UPWM_U31_CLO_12BITS 0 VALUE {
+  V(UPWM_U31_CLO_8)*16+floor(V(UPWM_U31_CLO_8)/16)    }
X_UPWM_U31_U1         UPWM_U31_BRI_8 0 UPWM_U31_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U31_ABM9         UPWM_U31_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U31_BRIGH_LOG_12BITS),V(UPWM_U31_BRIGH_LINEAR_12BITS))    }
E_UPWM_U31_ABM12         UPWM_U31_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U31_OUT_12BITS)/8)    }
E_UPWM_U31_ABM8         UPWM_U31_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U31_BRI_8)*16+floor(V(UPWM_U31_BRI_8)/16)    }
E_UPWM_U31_ABM6         UPWM_U31_BRI_8 0 VALUE { IF(V(LED_BANK_EN10) <
+  0.5,V(BRIGHT10),V(BANK_BRIGHTNESS))    }
E_UPWM_U31_ABM11         UPWM_U31_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U31_OUT_12BITS)/4095,  
+ +(V(UPWM_U31_OUT_9BITS)+V(UPWM_U31_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U31_ABM10         UPWM_U31_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U31_CLO_12BITS)*V(UPWM_U31_BRIGH_12BITS))/4096)    }
E_UPWM_U14_ABM13         UPWM_U14_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U14_OUT_12BITS)-8*V(UPWM_U14_OUT_9BITS)    }
E_UPWM_U14_ABM14         UPWM_PWM_VAL13 0 VALUE { IF(V(UPWM_U14_CLO_8) <0.1 |
+  V(UPWM_U14_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U14_CLO_8)>254.5 &
+  V(UPWM_U14_BRI_8)>254.5,1.0001,V(UPWM_U14_PRE_PWM)))   }
E_UPWM_U14_ABM5         UPWM_U14_CLO_8 0 VALUE { IF(V(LED_BANK_EN4) <
+  0.5,V(COLOR13),V(BANK_B_COLOR))    }
E_UPWM_U14_ABM7         UPWM_U14_CLO_12BITS 0 VALUE {
+  V(UPWM_U14_CLO_8)*16+floor(V(UPWM_U14_CLO_8)/16)    }
X_UPWM_U14_U1         UPWM_U14_BRI_8 0 UPWM_U14_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U14_ABM9         UPWM_U14_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U14_BRIGH_LOG_12BITS),V(UPWM_U14_BRIGH_LINEAR_12BITS))    }
E_UPWM_U14_ABM12         UPWM_U14_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U14_OUT_12BITS)/8)    }
E_UPWM_U14_ABM8         UPWM_U14_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U14_BRI_8)*16+floor(V(UPWM_U14_BRI_8)/16)    }
E_UPWM_U14_ABM6         UPWM_U14_BRI_8 0 VALUE { IF(V(LED_BANK_EN4) <
+  0.5,V(BRIGHT4),V(BANK_BRIGHTNESS))    }
E_UPWM_U14_ABM11         UPWM_U14_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U14_OUT_12BITS)/4095,  
+ +(V(UPWM_U14_OUT_9BITS)+V(UPWM_U14_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U14_ABM10         UPWM_U14_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U14_CLO_12BITS)*V(UPWM_U14_BRIGH_12BITS))/4096)    }
E_UPWM_U24_ABM13         UPWM_U24_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U24_OUT_12BITS)-8*V(UPWM_U24_OUT_9BITS)    }
E_UPWM_U24_ABM14         UPWM_PWM_VAL23 0 VALUE { IF(V(UPWM_U24_CLO_8) <0.1 |
+  V(UPWM_U24_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U24_CLO_8)>254.5 &
+  V(UPWM_U24_BRI_8)>254.5,1.0001,V(UPWM_U24_PRE_PWM)))   }
E_UPWM_U24_ABM5         UPWM_U24_CLO_8 0 VALUE { IF(V(LED_BANK_EN7) <
+  0.5,V(COLOR23),V(BANK_C_COLOR))    }
E_UPWM_U24_ABM7         UPWM_U24_CLO_12BITS 0 VALUE {
+  V(UPWM_U24_CLO_8)*16+floor(V(UPWM_U24_CLO_8)/16)    }
X_UPWM_U24_U1         UPWM_U24_BRI_8 0 UPWM_U24_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U24_ABM9         UPWM_U24_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U24_BRIGH_LOG_12BITS),V(UPWM_U24_BRIGH_LINEAR_12BITS))    }
E_UPWM_U24_ABM12         UPWM_U24_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U24_OUT_12BITS)/8)    }
E_UPWM_U24_ABM8         UPWM_U24_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U24_BRI_8)*16+floor(V(UPWM_U24_BRI_8)/16)    }
E_UPWM_U24_ABM6         UPWM_U24_BRI_8 0 VALUE { IF(V(LED_BANK_EN7) <
+  0.5,V(BRIGHT7),V(BANK_BRIGHTNESS))    }
E_UPWM_U24_ABM11         UPWM_U24_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U24_OUT_12BITS)/4095,  
+ +(V(UPWM_U24_OUT_9BITS)+V(UPWM_U24_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U24_ABM10         UPWM_U24_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U24_CLO_12BITS)*V(UPWM_U24_BRIGH_12BITS))/4096)    }
E_UPWM_U32_ABM13         UPWM_U32_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U32_OUT_12BITS)-8*V(UPWM_U32_OUT_9BITS)    }
E_UPWM_U32_ABM14         UPWM_PWM_VAL31 0 VALUE { IF(V(UPWM_U32_CLO_8) <0.1 |
+  V(UPWM_U32_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U32_CLO_8)>254.5 &
+  V(UPWM_U32_BRI_8)>254.5,1.0001,V(UPWM_U32_PRE_PWM)))   }
E_UPWM_U32_ABM5         UPWM_U32_CLO_8 0 VALUE { IF(V(LED_BANK_EN10) <
+  0.5,V(COLOR31),V(BANK_B_COLOR))    }
E_UPWM_U32_ABM7         UPWM_U32_CLO_12BITS 0 VALUE {
+  V(UPWM_U32_CLO_8)*16+floor(V(UPWM_U32_CLO_8)/16)    }
X_UPWM_U32_U1         UPWM_U32_BRI_8 0 UPWM_U32_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U32_ABM9         UPWM_U32_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U32_BRIGH_LOG_12BITS),V(UPWM_U32_BRIGH_LINEAR_12BITS))    }
E_UPWM_U32_ABM12         UPWM_U32_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U32_OUT_12BITS)/8)    }
E_UPWM_U32_ABM8         UPWM_U32_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U32_BRI_8)*16+floor(V(UPWM_U32_BRI_8)/16)    }
E_UPWM_U32_ABM6         UPWM_U32_BRI_8 0 VALUE { IF(V(LED_BANK_EN10) <
+  0.5,V(BRIGHT10),V(BANK_BRIGHTNESS))    }
E_UPWM_U32_ABM11         UPWM_U32_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U32_OUT_12BITS)/4095,  
+ +(V(UPWM_U32_OUT_9BITS)+V(UPWM_U32_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U32_ABM10         UPWM_U32_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U32_CLO_12BITS)*V(UPWM_U32_BRIGH_12BITS))/4096)    }
E_UPWM_U3_ABM13         UPWM_U3_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U3_OUT_12BITS)-8*V(UPWM_U3_OUT_9BITS)    }
E_UPWM_U3_ABM14         UPWM_PWM_VAL2 0 VALUE { IF(V(UPWM_U3_CLO_8) <0.1 |
+  V(UPWM_U3_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U3_CLO_8)>254.5 &
+  V(UPWM_U3_BRI_8)>254.5,1.0001,V(UPWM_U3_PRE_PWM)))   }
E_UPWM_U3_ABM5         UPWM_U3_CLO_8 0 VALUE { IF(V(LED_BANK_EN0) <
+  0.5,V(COLOR2),V(BANK_C_COLOR))    }
E_UPWM_U3_ABM7         UPWM_U3_CLO_12BITS 0 VALUE {
+  V(UPWM_U3_CLO_8)*16+floor(V(UPWM_U3_CLO_8)/16)    }
X_UPWM_U3_U1         UPWM_U3_BRI_8 0 UPWM_U3_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U3_ABM9         UPWM_U3_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U3_BRIGH_LOG_12BITS),V(UPWM_U3_BRIGH_LINEAR_12BITS))    }
E_UPWM_U3_ABM12         UPWM_U3_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U3_OUT_12BITS)/8)    }
E_UPWM_U3_ABM8         UPWM_U3_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U3_BRI_8)*16+floor(V(UPWM_U3_BRI_8)/16)    }
E_UPWM_U3_ABM6         UPWM_U3_BRI_8 0 VALUE { IF(V(LED_BANK_EN0) <
+  0.5,V(BRIGHT0),V(BANK_BRIGHTNESS))    }
E_UPWM_U3_ABM11         UPWM_U3_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN) <0.5,
+  V(UPWM_U3_OUT_12BITS)/4095,  
+ +(V(UPWM_U3_OUT_9BITS)+V(UPWM_U3_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U3_ABM10         UPWM_U3_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U3_CLO_12BITS)*V(UPWM_U3_BRIGH_12BITS))/4096)    }
E_UPWM_U15_ABM13         UPWM_U15_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U15_OUT_12BITS)-8*V(UPWM_U15_OUT_9BITS)    }
E_UPWM_U15_ABM14         UPWM_PWM_VAL14 0 VALUE { IF(V(UPWM_U15_CLO_8) <0.1 |
+  V(UPWM_U15_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U15_CLO_8)>254.5 &
+  V(UPWM_U15_BRI_8)>254.5,1.0001,V(UPWM_U15_PRE_PWM)))   }
E_UPWM_U15_ABM5         UPWM_U15_CLO_8 0 VALUE { IF(V(LED_BANK_EN4) <
+  0.5,V(COLOR14),V(BANK_C_COLOR))    }
E_UPWM_U15_ABM7         UPWM_U15_CLO_12BITS 0 VALUE {
+  V(UPWM_U15_CLO_8)*16+floor(V(UPWM_U15_CLO_8)/16)    }
X_UPWM_U15_U1         UPWM_U15_BRI_8 0 UPWM_U15_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U15_ABM9         UPWM_U15_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U15_BRIGH_LOG_12BITS),V(UPWM_U15_BRIGH_LINEAR_12BITS))    }
E_UPWM_U15_ABM12         UPWM_U15_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U15_OUT_12BITS)/8)    }
E_UPWM_U15_ABM8         UPWM_U15_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U15_BRI_8)*16+floor(V(UPWM_U15_BRI_8)/16)    }
E_UPWM_U15_ABM6         UPWM_U15_BRI_8 0 VALUE { IF(V(LED_BANK_EN4) <
+  0.5,V(BRIGHT4),V(BANK_BRIGHTNESS))    }
E_UPWM_U15_ABM11         UPWM_U15_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U15_OUT_12BITS)/4095,  
+ +(V(UPWM_U15_OUT_9BITS)+V(UPWM_U15_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U15_ABM10         UPWM_U15_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U15_CLO_12BITS)*V(UPWM_U15_BRIGH_12BITS))/4096)    }
E_UPWM_UPWM5_ABM2         PWM16 0 VALUE { IF((V(UPWM_UPWM5_RAMP) >=
+  0.5-V(UPWM_PWM_VAL16)/2) & V(INIT) > 0.5 &  
+ (V(UPWM_UPWM5_RAMP) <= 0.5+V(UPWM_PWM_VAL16)/2),1,0)   }
E_UPWM_UPWM5_ABM1         PWM15 0 VALUE { IF(V(UPWM_PWM_VAL15) >=
+  V(UPWM_UPWM5_RAMP) & V(INIT) > 0.5,1,0)    }
X_UPWM_UPWM5_U69         0 UPWM_UPWM5_PRE_RAMP d_d1 PARAMS:
X_UPWM_UPWM5_U25         INIT UPWM_UPWM5_N16753948 UPWM_UPWM5_CTRL
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UPWM_UPWM5_V44         UPWM_UPWM5_N16747357 0 1
R_UPWM_UPWM5_R3         0 UPWM_UPWM5_PRE_RAMP  1G  
E_UPWM_UPWM5_ABM3         PWM17 0 VALUE { IF(V(UPWM_UPWM5_RAMP) >=
+  1-V(UPWM_PWM_VAL17) & V(INIT)>0.5,1,0)    }
X_UPWM_UPWM5_U68         UPWM_UPWM5_PRE_RAMP UPWM_UPWM5_N16747357 d_d1 PARAMS:
C_UPWM_UPWM5_C1         0 UPWM_UPWM5_PRE_RAMP  1n  TC=0,0 
X_UPWM_UPWM5_U44         UPWM_UPWM5_N16754427 UPWM_UPWM5_N16754549 one_shot
+  PARAMS:  T=10  
X_UPWM_UPWM5_U34         UPWM_UPWM5_N16754549 UPWM_UPWM5_N16753948
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UPWM_UPWM5_ABMII2         UPWM_UPWM5_N16747357 UPWM_UPWM5_PRE_RAMP VALUE {
+  IF(V(UPWM_UPWM5_CTRL) > 0.5,29u,0)    }
E_UPWM_UPWM5_ABM4         UPWM_UPWM5_N16754427 0 VALUE {
+  IF(V(UPWM_UPWM5_PRE_RAMP) >=1,1,0)    }
E_UPWM_UPWM5_ABM5         UPWM_UPWM5_RAMP 0 VALUE {
+  LIMIT(V(UPWM_UPWM5_PRE_RAMP),0,1)    }
G_UPWM_UPWM5_ABMII3         UPWM_UPWM5_PRE_RAMP 0 VALUE { IF(V(UPWM_UPWM5_CTRL)
+  < 0.5,1,0)    }
E_UPWM_U33_ABM13         UPWM_U33_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U33_OUT_12BITS)-8*V(UPWM_U33_OUT_9BITS)    }
E_UPWM_U33_ABM14         UPWM_PWM_VAL32 0 VALUE { IF(V(UPWM_U33_CLO_8) <0.1 |
+  V(UPWM_U33_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U33_CLO_8)>254.5 &
+  V(UPWM_U33_BRI_8)>254.5,1.0001,V(UPWM_U33_PRE_PWM)))   }
E_UPWM_U33_ABM5         UPWM_U33_CLO_8 0 VALUE { IF(V(LED_BANK_EN10) <
+  0.5,V(COLOR32),V(BANK_C_COLOR))    }
E_UPWM_U33_ABM7         UPWM_U33_CLO_12BITS 0 VALUE {
+  V(UPWM_U33_CLO_8)*16+floor(V(UPWM_U33_CLO_8)/16)    }
X_UPWM_U33_U1         UPWM_U33_BRI_8 0 UPWM_U33_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U33_ABM9         UPWM_U33_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U33_BRIGH_LOG_12BITS),V(UPWM_U33_BRIGH_LINEAR_12BITS))    }
E_UPWM_U33_ABM12         UPWM_U33_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U33_OUT_12BITS)/8)    }
E_UPWM_U33_ABM8         UPWM_U33_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U33_BRI_8)*16+floor(V(UPWM_U33_BRI_8)/16)    }
E_UPWM_U33_ABM6         UPWM_U33_BRI_8 0 VALUE { IF(V(LED_BANK_EN10) <
+  0.5,V(BRIGHT10),V(BANK_BRIGHTNESS))    }
E_UPWM_U33_ABM11         UPWM_U33_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U33_OUT_12BITS)/4095,  
+ +(V(UPWM_U33_OUT_9BITS)+V(UPWM_U33_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U33_ABM10         UPWM_U33_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U33_CLO_12BITS)*V(UPWM_U33_BRIGH_12BITS))/4096)    }
E_UPWM_UPWM4_ABM2         PWM13 0 VALUE { IF((V(UPWM_UPWM4_RAMP) >=
+  0.5-V(UPWM_PWM_VAL13)/2) & V(INIT) > 0.5 &  
+ (V(UPWM_UPWM4_RAMP) <= 0.5+V(UPWM_PWM_VAL13)/2),1,0)   }
E_UPWM_UPWM4_ABM1         PWM12 0 VALUE { IF(V(UPWM_PWM_VAL12) >=
+  V(UPWM_UPWM4_RAMP) & V(INIT) > 0.5,1,0)    }
X_UPWM_UPWM4_U69         0 UPWM_UPWM4_PRE_RAMP d_d1 PARAMS:
X_UPWM_UPWM4_U25         INIT UPWM_UPWM4_N16753948 UPWM_UPWM4_CTRL
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UPWM_UPWM4_V44         UPWM_UPWM4_N16747357 0 1
R_UPWM_UPWM4_R3         0 UPWM_UPWM4_PRE_RAMP  1G  
E_UPWM_UPWM4_ABM3         PWM14 0 VALUE { IF(V(UPWM_UPWM4_RAMP) >=
+  1-V(UPWM_PWM_VAL14) & V(INIT)>0.5,1,0)    }
X_UPWM_UPWM4_U68         UPWM_UPWM4_PRE_RAMP UPWM_UPWM4_N16747357 d_d1 PARAMS:
C_UPWM_UPWM4_C1         0 UPWM_UPWM4_PRE_RAMP  1n  TC=0,0 
X_UPWM_UPWM4_U44         UPWM_UPWM4_N16754427 UPWM_UPWM4_N16754549 one_shot
+  PARAMS:  T=10  
X_UPWM_UPWM4_U34         UPWM_UPWM4_N16754549 UPWM_UPWM4_N16753948
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UPWM_UPWM4_ABMII2         UPWM_UPWM4_N16747357 UPWM_UPWM4_PRE_RAMP VALUE {
+  IF(V(UPWM_UPWM4_CTRL) > 0.5,29u,0)    }
E_UPWM_UPWM4_ABM4         UPWM_UPWM4_N16754427 0 VALUE {
+  IF(V(UPWM_UPWM4_PRE_RAMP) >=1,1,0)    }
E_UPWM_UPWM4_ABM5         UPWM_UPWM4_RAMP 0 VALUE {
+  LIMIT(V(UPWM_UPWM4_PRE_RAMP),0,1)    }
G_UPWM_UPWM4_ABMII3         UPWM_UPWM4_PRE_RAMP 0 VALUE { IF(V(UPWM_UPWM4_CTRL)
+  < 0.5,1,0)    }
E_UPWM_U7_ABM13         UPWM_U7_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U7_OUT_12BITS)-8*V(UPWM_U7_OUT_9BITS)    }
E_UPWM_U7_ABM14         UPWM_PWM_VAL6 0 VALUE { IF(V(UPWM_U7_CLO_8) <0.1 |
+  V(UPWM_U7_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U7_CLO_8)>254.5 &
+  V(UPWM_U7_BRI_8)>254.5,1.0001,V(UPWM_U7_PRE_PWM)))   }
E_UPWM_U7_ABM5         UPWM_U7_CLO_8 0 VALUE { IF(V(LED_BANK_EN2) <
+  0.5,V(COLOR6),V(BANK_A_COLOR))    }
E_UPWM_U7_ABM7         UPWM_U7_CLO_12BITS 0 VALUE {
+  V(UPWM_U7_CLO_8)*16+floor(V(UPWM_U7_CLO_8)/16)    }
X_UPWM_U7_U1         UPWM_U7_BRI_8 0 UPWM_U7_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U7_ABM9         UPWM_U7_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U7_BRIGH_LOG_12BITS),V(UPWM_U7_BRIGH_LINEAR_12BITS))    }
E_UPWM_U7_ABM12         UPWM_U7_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U7_OUT_12BITS)/8)    }
E_UPWM_U7_ABM8         UPWM_U7_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U7_BRI_8)*16+floor(V(UPWM_U7_BRI_8)/16)    }
E_UPWM_U7_ABM6         UPWM_U7_BRI_8 0 VALUE { IF(V(LED_BANK_EN2) <
+  0.5,V(BRIGHT2),V(BANK_BRIGHTNESS))    }
E_UPWM_U7_ABM11         UPWM_U7_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN) <0.5,
+  V(UPWM_U7_OUT_12BITS)/4095,  
+ +(V(UPWM_U7_OUT_9BITS)+V(UPWM_U7_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U7_ABM10         UPWM_U7_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U7_CLO_12BITS)*V(UPWM_U7_BRIGH_12BITS))/4096)    }
E_UPWM_U19_ABM13         UPWM_U19_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U19_OUT_12BITS)-8*V(UPWM_U19_OUT_9BITS)    }
E_UPWM_U19_ABM14         UPWM_PWM_VAL18 0 VALUE { IF(V(UPWM_U19_CLO_8) <0.1 |
+  V(UPWM_U19_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U19_CLO_8)>254.5 &
+  V(UPWM_U19_BRI_8)>254.5,1.0001,V(UPWM_U19_PRE_PWM)))   }
E_UPWM_U19_ABM5         UPWM_U19_CLO_8 0 VALUE { IF(V(LED_BANK_EN6) <
+  0.5,V(COLOR18),V(BANK_A_COLOR))    }
E_UPWM_U19_ABM7         UPWM_U19_CLO_12BITS 0 VALUE {
+  V(UPWM_U19_CLO_8)*16+floor(V(UPWM_U19_CLO_8)/16)    }
X_UPWM_U19_U1         UPWM_U19_BRI_8 0 UPWM_U19_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U19_ABM9         UPWM_U19_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U19_BRIGH_LOG_12BITS),V(UPWM_U19_BRIGH_LINEAR_12BITS))    }
E_UPWM_U19_ABM12         UPWM_U19_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U19_OUT_12BITS)/8)    }
E_UPWM_U19_ABM8         UPWM_U19_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U19_BRI_8)*16+floor(V(UPWM_U19_BRI_8)/16)    }
E_UPWM_U19_ABM6         UPWM_U19_BRI_8 0 VALUE { IF(V(LED_BANK_EN6) <
+  0.5,V(BRIGHT6),V(BANK_BRIGHTNESS))    }
E_UPWM_U19_ABM11         UPWM_U19_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U19_OUT_12BITS)/4095,  
+ +(V(UPWM_U19_OUT_9BITS)+V(UPWM_U19_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U19_ABM10         UPWM_U19_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U19_CLO_12BITS)*V(UPWM_U19_BRIGH_12BITS))/4096)    }
E_UPWM_U8_ABM13         UPWM_U8_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U8_OUT_12BITS)-8*V(UPWM_U8_OUT_9BITS)    }
E_UPWM_U8_ABM14         UPWM_PWM_VAL7 0 VALUE { IF(V(UPWM_U8_CLO_8) <0.1 |
+  V(UPWM_U8_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U8_CLO_8)>254.5 &
+  V(UPWM_U8_BRI_8)>254.5,1.0001,V(UPWM_U8_PRE_PWM)))   }
E_UPWM_U8_ABM5         UPWM_U8_CLO_8 0 VALUE { IF(V(LED_BANK_EN2) <
+  0.5,V(COLOR7),V(BANK_B_COLOR))    }
E_UPWM_U8_ABM7         UPWM_U8_CLO_12BITS 0 VALUE {
+  V(UPWM_U8_CLO_8)*16+floor(V(UPWM_U8_CLO_8)/16)    }
X_UPWM_U8_U1         UPWM_U8_BRI_8 0 UPWM_U8_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U8_ABM9         UPWM_U8_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U8_BRIGH_LOG_12BITS),V(UPWM_U8_BRIGH_LINEAR_12BITS))    }
E_UPWM_U8_ABM12         UPWM_U8_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U8_OUT_12BITS)/8)    }
E_UPWM_U8_ABM8         UPWM_U8_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U8_BRI_8)*16+floor(V(UPWM_U8_BRI_8)/16)    }
E_UPWM_U8_ABM6         UPWM_U8_BRI_8 0 VALUE { IF(V(LED_BANK_EN2) <
+  0.5,V(BRIGHT2),V(BANK_BRIGHTNESS))    }
E_UPWM_U8_ABM11         UPWM_U8_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN) <0.5,
+  V(UPWM_U8_OUT_12BITS)/4095,  
+ +(V(UPWM_U8_OUT_9BITS)+V(UPWM_U8_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U8_ABM10         UPWM_U8_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U8_CLO_12BITS)*V(UPWM_U8_BRIGH_12BITS))/4096)    }
E_UPWM_U28_ABM13         UPWM_U28_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U28_OUT_12BITS)-8*V(UPWM_U28_OUT_9BITS)    }
E_UPWM_U28_ABM14         UPWM_PWM_VAL27 0 VALUE { IF(V(UPWM_U28_CLO_8) <0.1 |
+  V(UPWM_U28_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U28_CLO_8)>254.5 &
+  V(UPWM_U28_BRI_8)>254.5,1.0001,V(UPWM_U28_PRE_PWM)))   }
E_UPWM_U28_ABM5         UPWM_U28_CLO_8 0 VALUE { IF(V(LED_BANK_EN9) <
+  0.5,V(COLOR27),V(BANK_A_COLOR))    }
E_UPWM_U28_ABM7         UPWM_U28_CLO_12BITS 0 VALUE {
+  V(UPWM_U28_CLO_8)*16+floor(V(UPWM_U28_CLO_8)/16)    }
X_UPWM_U28_U1         UPWM_U28_BRI_8 0 UPWM_U28_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U28_ABM9         UPWM_U28_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U28_BRIGH_LOG_12BITS),V(UPWM_U28_BRIGH_LINEAR_12BITS))    }
E_UPWM_U28_ABM12         UPWM_U28_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U28_OUT_12BITS)/8)    }
E_UPWM_U28_ABM8         UPWM_U28_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U28_BRI_8)*16+floor(V(UPWM_U28_BRI_8)/16)    }
E_UPWM_U28_ABM6         UPWM_U28_BRI_8 0 VALUE { IF(V(LED_BANK_EN9) <
+  0.5,V(BRIGHT9),V(BANK_BRIGHTNESS))    }
E_UPWM_U28_ABM11         UPWM_U28_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U28_OUT_12BITS)/4095,  
+ +(V(UPWM_U28_OUT_9BITS)+V(UPWM_U28_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U28_ABM10         UPWM_U28_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U28_CLO_12BITS)*V(UPWM_U28_BRIGH_12BITS))/4096)    }
E_UPWM_U20_ABM13         UPWM_U20_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U20_OUT_12BITS)-8*V(UPWM_U20_OUT_9BITS)    }
E_UPWM_U20_ABM14         UPWM_PWM_VAL19 0 VALUE { IF(V(UPWM_U20_CLO_8) <0.1 |
+  V(UPWM_U20_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U20_CLO_8)>254.5 &
+  V(UPWM_U20_BRI_8)>254.5,1.0001,V(UPWM_U20_PRE_PWM)))   }
E_UPWM_U20_ABM5         UPWM_U20_CLO_8 0 VALUE { IF(V(LED_BANK_EN6) <
+  0.5,V(COLOR19),V(BANK_B_COLOR))    }
E_UPWM_U20_ABM7         UPWM_U20_CLO_12BITS 0 VALUE {
+  V(UPWM_U20_CLO_8)*16+floor(V(UPWM_U20_CLO_8)/16)    }
X_UPWM_U20_U1         UPWM_U20_BRI_8 0 UPWM_U20_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U20_ABM9         UPWM_U20_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U20_BRIGH_LOG_12BITS),V(UPWM_U20_BRIGH_LINEAR_12BITS))    }
E_UPWM_U20_ABM12         UPWM_U20_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U20_OUT_12BITS)/8)    }
E_UPWM_U20_ABM8         UPWM_U20_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U20_BRI_8)*16+floor(V(UPWM_U20_BRI_8)/16)    }
E_UPWM_U20_ABM6         UPWM_U20_BRI_8 0 VALUE { IF(V(LED_BANK_EN6) <
+  0.5,V(BRIGHT6),V(BANK_BRIGHTNESS))    }
E_UPWM_U20_ABM11         UPWM_U20_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U20_OUT_12BITS)/4095,  
+ +(V(UPWM_U20_OUT_9BITS)+V(UPWM_U20_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U20_ABM10         UPWM_U20_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U20_CLO_12BITS)*V(UPWM_U20_BRIGH_12BITS))/4096)    }
E_UPWM_U29_ABM13         UPWM_U29_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U29_OUT_12BITS)-8*V(UPWM_U29_OUT_9BITS)    }
E_UPWM_U29_ABM14         UPWM_PWM_VAL28 0 VALUE { IF(V(UPWM_U29_CLO_8) <0.1 |
+  V(UPWM_U29_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U29_CLO_8)>254.5 &
+  V(UPWM_U29_BRI_8)>254.5,1.0001,V(UPWM_U29_PRE_PWM)))   }
E_UPWM_U29_ABM5         UPWM_U29_CLO_8 0 VALUE { IF(V(LED_BANK_EN9) <
+  0.5,V(COLOR28),V(BANK_B_COLOR))    }
E_UPWM_U29_ABM7         UPWM_U29_CLO_12BITS 0 VALUE {
+  V(UPWM_U29_CLO_8)*16+floor(V(UPWM_U29_CLO_8)/16)    }
X_UPWM_U29_U1         UPWM_U29_BRI_8 0 UPWM_U29_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U29_ABM9         UPWM_U29_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U29_BRIGH_LOG_12BITS),V(UPWM_U29_BRIGH_LINEAR_12BITS))    }
E_UPWM_U29_ABM12         UPWM_U29_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U29_OUT_12BITS)/8)    }
E_UPWM_U29_ABM8         UPWM_U29_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U29_BRI_8)*16+floor(V(UPWM_U29_BRI_8)/16)    }
E_UPWM_U29_ABM6         UPWM_U29_BRI_8 0 VALUE { IF(V(LED_BANK_EN9) <
+  0.5,V(BRIGHT9),V(BANK_BRIGHTNESS))    }
E_UPWM_U29_ABM11         UPWM_U29_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U29_OUT_12BITS)/4095,  
+ +(V(UPWM_U29_OUT_9BITS)+V(UPWM_U29_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U29_ABM10         UPWM_U29_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U29_CLO_12BITS)*V(UPWM_U29_BRIGH_12BITS))/4096)    }
E_UPWM_U9_ABM13         UPWM_U9_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U9_OUT_12BITS)-8*V(UPWM_U9_OUT_9BITS)    }
E_UPWM_U9_ABM14         UPWM_PWM_VAL8 0 VALUE { IF(V(UPWM_U9_CLO_8) <0.1 |
+  V(UPWM_U9_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U9_CLO_8)>254.5 &
+  V(UPWM_U9_BRI_8)>254.5,1.0001,V(UPWM_U9_PRE_PWM)))   }
E_UPWM_U9_ABM5         UPWM_U9_CLO_8 0 VALUE { IF(V(LED_BANK_EN2) <
+  0.5,V(COLOR8),V(BANK_C_COLOR))    }
E_UPWM_U9_ABM7         UPWM_U9_CLO_12BITS 0 VALUE {
+  V(UPWM_U9_CLO_8)*16+floor(V(UPWM_U9_CLO_8)/16)    }
X_UPWM_U9_U1         UPWM_U9_BRI_8 0 UPWM_U9_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U9_ABM9         UPWM_U9_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U9_BRIGH_LOG_12BITS),V(UPWM_U9_BRIGH_LINEAR_12BITS))    }
E_UPWM_U9_ABM12         UPWM_U9_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U9_OUT_12BITS)/8)    }
E_UPWM_U9_ABM8         UPWM_U9_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U9_BRI_8)*16+floor(V(UPWM_U9_BRI_8)/16)    }
E_UPWM_U9_ABM6         UPWM_U9_BRI_8 0 VALUE { IF(V(LED_BANK_EN2) <
+  0.5,V(BRIGHT2),V(BANK_BRIGHTNESS))    }
E_UPWM_U9_ABM11         UPWM_U9_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN) <0.5,
+  V(UPWM_U9_OUT_12BITS)/4095,  
+ +(V(UPWM_U9_OUT_9BITS)+V(UPWM_U9_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U9_ABM10         UPWM_U9_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U9_CLO_12BITS)*V(UPWM_U9_BRIGH_12BITS))/4096)    }
E_UPWM_UPWM8_ABM2         PWM28 0 VALUE { IF((V(UPWM_UPWM8_RAMP) >=
+  0.5-V(UPWM_PWM_VAL28)/2) & V(INIT) > 0.5 &  
+ (V(UPWM_UPWM8_RAMP) <= 0.5+V(UPWM_PWM_VAL28)/2),1,0)   }
E_UPWM_UPWM8_ABM1         PWM27 0 VALUE { IF(V(UPWM_PWM_VAL27) >=
+  V(UPWM_UPWM8_RAMP) & V(INIT) > 0.5,1,0)    }
X_UPWM_UPWM8_U69         0 UPWM_UPWM8_PRE_RAMP d_d1 PARAMS:
X_UPWM_UPWM8_U25         INIT UPWM_UPWM8_N16753948 UPWM_UPWM8_CTRL
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UPWM_UPWM8_V44         UPWM_UPWM8_N16747357 0 1
R_UPWM_UPWM8_R3         0 UPWM_UPWM8_PRE_RAMP  1G  
E_UPWM_UPWM8_ABM3         PWM29 0 VALUE { IF(V(UPWM_UPWM8_RAMP) >=
+  1-V(UPWM_PWM_VAL29) & V(INIT)>0.5,1,0)    }
X_UPWM_UPWM8_U68         UPWM_UPWM8_PRE_RAMP UPWM_UPWM8_N16747357 d_d1 PARAMS:
C_UPWM_UPWM8_C1         0 UPWM_UPWM8_PRE_RAMP  1n  TC=0,0 
X_UPWM_UPWM8_U44         UPWM_UPWM8_N16754427 UPWM_UPWM8_N16754549 one_shot
+  PARAMS:  T=10  
X_UPWM_UPWM8_U34         UPWM_UPWM8_N16754549 UPWM_UPWM8_N16753948
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UPWM_UPWM8_ABMII2         UPWM_UPWM8_N16747357 UPWM_UPWM8_PRE_RAMP VALUE {
+  IF(V(UPWM_UPWM8_CTRL) > 0.5,29u,0)    }
E_UPWM_UPWM8_ABM4         UPWM_UPWM8_N16754427 0 VALUE {
+  IF(V(UPWM_UPWM8_PRE_RAMP) >=1,1,0)    }
E_UPWM_UPWM8_ABM5         UPWM_UPWM8_RAMP 0 VALUE {
+  LIMIT(V(UPWM_UPWM8_PRE_RAMP),0,1)    }
G_UPWM_UPWM8_ABMII3         UPWM_UPWM8_PRE_RAMP 0 VALUE { IF(V(UPWM_UPWM8_CTRL)
+  < 0.5,1,0)    }
E_UPWM_U10_ABM13         UPWM_U10_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U10_OUT_12BITS)-8*V(UPWM_U10_OUT_9BITS)    }
E_UPWM_U10_ABM14         UPWM_PWM_VAL9 0 VALUE { IF(V(UPWM_U10_CLO_8) <0.1 |
+  V(UPWM_U10_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U10_CLO_8)>254.5 &
+  V(UPWM_U10_BRI_8)>254.5,1.0001,V(UPWM_U10_PRE_PWM)))   }
E_UPWM_U10_ABM5         UPWM_U10_CLO_8 0 VALUE { IF(V(LED_BANK_EN3) <
+  0.5,V(COLOR9),V(BANK_A_COLOR))    }
E_UPWM_U10_ABM7         UPWM_U10_CLO_12BITS 0 VALUE {
+  V(UPWM_U10_CLO_8)*16+floor(V(UPWM_U10_CLO_8)/16)    }
X_UPWM_U10_U1         UPWM_U10_BRI_8 0 UPWM_U10_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U10_ABM9         UPWM_U10_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U10_BRIGH_LOG_12BITS),V(UPWM_U10_BRIGH_LINEAR_12BITS))    }
E_UPWM_U10_ABM12         UPWM_U10_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U10_OUT_12BITS)/8)    }
E_UPWM_U10_ABM8         UPWM_U10_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U10_BRI_8)*16+floor(V(UPWM_U10_BRI_8)/16)    }
E_UPWM_U10_ABM6         UPWM_U10_BRI_8 0 VALUE { IF(V(LED_BANK_EN3) <
+  0.5,V(BRIGHT3),V(BANK_BRIGHTNESS))    }
E_UPWM_U10_ABM11         UPWM_U10_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U10_OUT_12BITS)/4095,  
+ +(V(UPWM_U10_OUT_9BITS)+V(UPWM_U10_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U10_ABM10         UPWM_U10_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U10_CLO_12BITS)*V(UPWM_U10_BRIGH_12BITS))/4096)    }
E_UPWM_U21_ABM13         UPWM_U21_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U21_OUT_12BITS)-8*V(UPWM_U21_OUT_9BITS)    }
E_UPWM_U21_ABM14         UPWM_PWM_VAL20 0 VALUE { IF(V(UPWM_U21_CLO_8) <0.1 |
+  V(UPWM_U21_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U21_CLO_8)>254.5 &
+  V(UPWM_U21_BRI_8)>254.5,1.0001,V(UPWM_U21_PRE_PWM)))   }
E_UPWM_U21_ABM5         UPWM_U21_CLO_8 0 VALUE { IF(V(LED_BANK_EN6) <
+  0.5,V(COLOR20),V(BANK_C_COLOR))    }
E_UPWM_U21_ABM7         UPWM_U21_CLO_12BITS 0 VALUE {
+  V(UPWM_U21_CLO_8)*16+floor(V(UPWM_U21_CLO_8)/16)    }
X_UPWM_U21_U1         UPWM_U21_BRI_8 0 UPWM_U21_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U21_ABM9         UPWM_U21_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U21_BRIGH_LOG_12BITS),V(UPWM_U21_BRIGH_LINEAR_12BITS))    }
E_UPWM_U21_ABM12         UPWM_U21_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U21_OUT_12BITS)/8)    }
E_UPWM_U21_ABM8         UPWM_U21_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U21_BRI_8)*16+floor(V(UPWM_U21_BRI_8)/16)    }
E_UPWM_U21_ABM6         UPWM_U21_BRI_8 0 VALUE { IF(V(LED_BANK_EN6) <
+  0.5,V(BRIGHT6),V(BANK_BRIGHTNESS))    }
E_UPWM_U21_ABM11         UPWM_U21_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U21_OUT_12BITS)/4095,  
+ +(V(UPWM_U21_OUT_9BITS)+V(UPWM_U21_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U21_ABM10         UPWM_U21_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U21_CLO_12BITS)*V(UPWM_U21_BRIGH_12BITS))/4096)    }
E_UPWM_U11_ABM13         UPWM_U11_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U11_OUT_12BITS)-8*V(UPWM_U11_OUT_9BITS)    }
E_UPWM_U11_ABM14         UPWM_PWM_VAL10 0 VALUE { IF(V(UPWM_U11_CLO_8) <0.1 |
+  V(UPWM_U11_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U11_CLO_8)>254.5 &
+  V(UPWM_U11_BRI_8)>254.5,1.0001,V(UPWM_U11_PRE_PWM)))   }
E_UPWM_U11_ABM5         UPWM_U11_CLO_8 0 VALUE { IF(V(LED_BANK_EN3) <
+  0.5,V(COLOR10),V(BANK_B_COLOR))    }
E_UPWM_U11_ABM7         UPWM_U11_CLO_12BITS 0 VALUE {
+  V(UPWM_U11_CLO_8)*16+floor(V(UPWM_U11_CLO_8)/16)    }
X_UPWM_U11_U1         UPWM_U11_BRI_8 0 UPWM_U11_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U11_ABM9         UPWM_U11_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U11_BRIGH_LOG_12BITS),V(UPWM_U11_BRIGH_LINEAR_12BITS))    }
E_UPWM_U11_ABM12         UPWM_U11_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U11_OUT_12BITS)/8)    }
E_UPWM_U11_ABM8         UPWM_U11_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U11_BRI_8)*16+floor(V(UPWM_U11_BRI_8)/16)    }
E_UPWM_U11_ABM6         UPWM_U11_BRI_8 0 VALUE { IF(V(LED_BANK_EN3) <
+  0.5,V(BRIGHT3),V(BANK_BRIGHTNESS))    }
E_UPWM_U11_ABM11         UPWM_U11_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U11_OUT_12BITS)/4095,  
+ +(V(UPWM_U11_OUT_9BITS)+V(UPWM_U11_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U11_ABM10         UPWM_U11_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U11_CLO_12BITS)*V(UPWM_U11_BRIGH_12BITS))/4096)    }
E_UPWM_U30_ABM13         UPWM_U30_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U30_OUT_12BITS)-8*V(UPWM_U30_OUT_9BITS)    }
E_UPWM_U30_ABM14         UPWM_PWM_VAL29 0 VALUE { IF(V(UPWM_U30_CLO_8) <0.1 |
+  V(UPWM_U30_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U30_CLO_8)>254.5 &
+  V(UPWM_U30_BRI_8)>254.5,1.0001,V(UPWM_U30_PRE_PWM)))   }
E_UPWM_U30_ABM5         UPWM_U30_CLO_8 0 VALUE { IF(V(LED_BANK_EN9) <
+  0.5,V(COLOR29),V(BANK_C_COLOR))    }
E_UPWM_U30_ABM7         UPWM_U30_CLO_12BITS 0 VALUE {
+  V(UPWM_U30_CLO_8)*16+floor(V(UPWM_U30_CLO_8)/16)    }
X_UPWM_U30_U1         UPWM_U30_BRI_8 0 UPWM_U30_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U30_ABM9         UPWM_U30_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U30_BRIGH_LOG_12BITS),V(UPWM_U30_BRIGH_LINEAR_12BITS))    }
E_UPWM_U30_ABM12         UPWM_U30_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U30_OUT_12BITS)/8)    }
E_UPWM_U30_ABM8         UPWM_U30_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U30_BRI_8)*16+floor(V(UPWM_U30_BRI_8)/16)    }
E_UPWM_U30_ABM6         UPWM_U30_BRI_8 0 VALUE { IF(V(LED_BANK_EN9) <
+  0.5,V(BRIGHT9),V(BANK_BRIGHTNESS))    }
E_UPWM_U30_ABM11         UPWM_U30_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U30_OUT_12BITS)/4095,  
+ +(V(UPWM_U30_OUT_9BITS)+V(UPWM_U30_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U30_ABM10         UPWM_U30_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U30_CLO_12BITS)*V(UPWM_U30_BRIGH_12BITS))/4096)    }
E_UPWM_UPWM3_ABM2         PWM10 0 VALUE { IF((V(UPWM_UPWM3_RAMP) >=
+  0.5-V(UPWM_PWM_VAL10)/2) & V(INIT) > 0.5 &  
+ (V(UPWM_UPWM3_RAMP) <= 0.5+V(UPWM_PWM_VAL10)/2),1,0)   }
E_UPWM_UPWM3_ABM1         PWM9 0 VALUE { IF(V(UPWM_PWM_VAL9) >=
+  V(UPWM_UPWM3_RAMP) & V(INIT) > 0.5,1,0)    }
X_UPWM_UPWM3_U69         0 UPWM_UPWM3_PRE_RAMP d_d1 PARAMS:
X_UPWM_UPWM3_U25         INIT UPWM_UPWM3_N16753948 UPWM_UPWM3_CTRL
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UPWM_UPWM3_V44         UPWM_UPWM3_N16747357 0 1
R_UPWM_UPWM3_R3         0 UPWM_UPWM3_PRE_RAMP  1G  
E_UPWM_UPWM3_ABM3         PWM11 0 VALUE { IF(V(UPWM_UPWM3_RAMP) >=
+  1-V(UPWM_PWM_VAL11) & V(INIT)>0.5,1,0)    }
X_UPWM_UPWM3_U68         UPWM_UPWM3_PRE_RAMP UPWM_UPWM3_N16747357 d_d1 PARAMS:
C_UPWM_UPWM3_C1         0 UPWM_UPWM3_PRE_RAMP  1n  TC=0,0 
X_UPWM_UPWM3_U44         UPWM_UPWM3_N16754427 UPWM_UPWM3_N16754549 one_shot
+  PARAMS:  T=10  
X_UPWM_UPWM3_U34         UPWM_UPWM3_N16754549 UPWM_UPWM3_N16753948
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UPWM_UPWM3_ABMII2         UPWM_UPWM3_N16747357 UPWM_UPWM3_PRE_RAMP VALUE {
+  IF(V(UPWM_UPWM3_CTRL) > 0.5,29u,0)    }
E_UPWM_UPWM3_ABM4         UPWM_UPWM3_N16754427 0 VALUE {
+  IF(V(UPWM_UPWM3_PRE_RAMP) >=1,1,0)    }
E_UPWM_UPWM3_ABM5         UPWM_UPWM3_RAMP 0 VALUE {
+  LIMIT(V(UPWM_UPWM3_PRE_RAMP),0,1)    }
G_UPWM_UPWM3_ABMII3         UPWM_UPWM3_PRE_RAMP 0 VALUE { IF(V(UPWM_UPWM3_CTRL)
+  < 0.5,1,0)    }
E_UPWM_U12_ABM13         UPWM_U12_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U12_OUT_12BITS)-8*V(UPWM_U12_OUT_9BITS)    }
E_UPWM_U12_ABM14         UPWM_PWM_VAL11 0 VALUE { IF(V(UPWM_U12_CLO_8) <0.1 |
+  V(UPWM_U12_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U12_CLO_8)>254.5 &
+  V(UPWM_U12_BRI_8)>254.5,1.0001,V(UPWM_U12_PRE_PWM)))   }
E_UPWM_U12_ABM5         UPWM_U12_CLO_8 0 VALUE { IF(V(LED_BANK_EN3) <
+  0.5,V(COLOR11),V(BANK_C_COLOR))    }
E_UPWM_U12_ABM7         UPWM_U12_CLO_12BITS 0 VALUE {
+  V(UPWM_U12_CLO_8)*16+floor(V(UPWM_U12_CLO_8)/16)    }
X_UPWM_U12_U1         UPWM_U12_BRI_8 0 UPWM_U12_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U12_ABM9         UPWM_U12_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U12_BRIGH_LOG_12BITS),V(UPWM_U12_BRIGH_LINEAR_12BITS))    }
E_UPWM_U12_ABM12         UPWM_U12_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U12_OUT_12BITS)/8)    }
E_UPWM_U12_ABM8         UPWM_U12_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U12_BRI_8)*16+floor(V(UPWM_U12_BRI_8)/16)    }
E_UPWM_U12_ABM6         UPWM_U12_BRI_8 0 VALUE { IF(V(LED_BANK_EN3) <
+  0.5,V(BRIGHT3),V(BANK_BRIGHTNESS))    }
E_UPWM_U12_ABM11         UPWM_U12_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U12_OUT_12BITS)/4095,  
+ +(V(UPWM_U12_OUT_9BITS)+V(UPWM_U12_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U12_ABM10         UPWM_U12_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U12_CLO_12BITS)*V(UPWM_U12_BRIGH_12BITS))/4096)    }
E_UPWM_UPWM9_ABM2         PWM31 0 VALUE { IF((V(UPWM_UPWM9_RAMP) >=
+  0.5-V(UPWM_PWM_VAL31)/2) & V(INIT) > 0.5 &  
+ (V(UPWM_UPWM9_RAMP) <= 0.5+V(UPWM_PWM_VAL31)/2),1,0)   }
E_UPWM_UPWM9_ABM1         PWM30 0 VALUE { IF(V(UPWM_PWM_VAL30) >=
+  V(UPWM_UPWM9_RAMP) & V(INIT) > 0.5,1,0)    }
X_UPWM_UPWM9_U69         0 UPWM_UPWM9_PRE_RAMP d_d1 PARAMS:
X_UPWM_UPWM9_U25         INIT UPWM_UPWM9_N16753948 UPWM_UPWM9_CTRL
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UPWM_UPWM9_V44         UPWM_UPWM9_N16747357 0 1
R_UPWM_UPWM9_R3         0 UPWM_UPWM9_PRE_RAMP  1G  
E_UPWM_UPWM9_ABM3         PWM32 0 VALUE { IF(V(UPWM_UPWM9_RAMP) >=
+  1-V(UPWM_PWM_VAL32) & V(INIT)>0.5,1,0)    }
X_UPWM_UPWM9_U68         UPWM_UPWM9_PRE_RAMP UPWM_UPWM9_N16747357 d_d1 PARAMS:
C_UPWM_UPWM9_C1         0 UPWM_UPWM9_PRE_RAMP  1n  TC=0,0 
X_UPWM_UPWM9_U44         UPWM_UPWM9_N16754427 UPWM_UPWM9_N16754549 one_shot
+  PARAMS:  T=10  
X_UPWM_UPWM9_U34         UPWM_UPWM9_N16754549 UPWM_UPWM9_N16753948
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UPWM_UPWM9_ABMII2         UPWM_UPWM9_N16747357 UPWM_UPWM9_PRE_RAMP VALUE {
+  IF(V(UPWM_UPWM9_CTRL) > 0.5,29u,0)    }
E_UPWM_UPWM9_ABM4         UPWM_UPWM9_N16754427 0 VALUE {
+  IF(V(UPWM_UPWM9_PRE_RAMP) >=1,1,0)    }
E_UPWM_UPWM9_ABM5         UPWM_UPWM9_RAMP 0 VALUE {
+  LIMIT(V(UPWM_UPWM9_PRE_RAMP),0,1)    }
G_UPWM_UPWM9_ABMII3         UPWM_UPWM9_PRE_RAMP 0 VALUE { IF(V(UPWM_UPWM9_CTRL)
+  < 0.5,1,0)    }
E_UPWM_UPWM10_ABM2         PWM25 0 VALUE { IF((V(UPWM_UPWM10_RAMP) >=
+  0.5-V(UPWM_PWM_VAL25)/2) & V(INIT) > 0.5 &  
+ (V(UPWM_UPWM10_RAMP) <= 0.5+V(UPWM_PWM_VAL25)/2),1,0)   }
E_UPWM_UPWM10_ABM1         PWM24 0 VALUE { IF(V(UPWM_PWM_VAL24) >=
+  V(UPWM_UPWM10_RAMP) & V(INIT) > 0.5,1,0)    }
X_UPWM_UPWM10_U69         0 UPWM_UPWM10_PRE_RAMP d_d1 PARAMS:
X_UPWM_UPWM10_U25         INIT UPWM_UPWM10_N16753948 UPWM_UPWM10_CTRL
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UPWM_UPWM10_V44         UPWM_UPWM10_N16747357 0 1
R_UPWM_UPWM10_R3         0 UPWM_UPWM10_PRE_RAMP  1G  
E_UPWM_UPWM10_ABM3         PWM26 0 VALUE { IF(V(UPWM_UPWM10_RAMP) >=
+  1-V(UPWM_PWM_VAL26) & V(INIT)>0.5,1,0)    }
X_UPWM_UPWM10_U68         UPWM_UPWM10_PRE_RAMP UPWM_UPWM10_N16747357 d_d1
+  PARAMS:
C_UPWM_UPWM10_C1         0 UPWM_UPWM10_PRE_RAMP  1n  TC=0,0 
X_UPWM_UPWM10_U44         UPWM_UPWM10_N16754427 UPWM_UPWM10_N16754549 one_shot
+  PARAMS:  T=10  
X_UPWM_UPWM10_U34         UPWM_UPWM10_N16754549 UPWM_UPWM10_N16753948
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UPWM_UPWM10_ABMII2         UPWM_UPWM10_N16747357 UPWM_UPWM10_PRE_RAMP VALUE {
+  IF(V(UPWM_UPWM10_CTRL) > 0.5,29u,0)    }
E_UPWM_UPWM10_ABM4         UPWM_UPWM10_N16754427 0 VALUE {
+  IF(V(UPWM_UPWM10_PRE_RAMP) >=1,1,0)    }
E_UPWM_UPWM10_ABM5         UPWM_UPWM10_RAMP 0 VALUE {
+  LIMIT(V(UPWM_UPWM10_PRE_RAMP),0,1)    }
G_UPWM_UPWM10_ABMII3         UPWM_UPWM10_PRE_RAMP 0 VALUE {
+  IF(V(UPWM_UPWM10_CTRL) < 0.5,1,0)    }
E_UPWM_UPWM2_ABM2         PWM7 0 VALUE { IF((V(UPWM_UPWM2_RAMP) >=
+  0.5-V(UPWM_PWM_VAL7)/2) & V(INIT) > 0.5 &  
+ (V(UPWM_UPWM2_RAMP) <= 0.5+V(UPWM_PWM_VAL7)/2),1,0)   }
E_UPWM_UPWM2_ABM1         PWM6 0 VALUE { IF(V(UPWM_PWM_VAL6) >=
+  V(UPWM_UPWM2_RAMP) & V(INIT) > 0.5,1,0)    }
X_UPWM_UPWM2_U69         0 UPWM_UPWM2_PRE_RAMP d_d1 PARAMS:
X_UPWM_UPWM2_U25         INIT UPWM_UPWM2_N16753948 UPWM_UPWM2_CTRL
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_UPWM_UPWM2_V44         UPWM_UPWM2_N16747357 0 1
R_UPWM_UPWM2_R3         0 UPWM_UPWM2_PRE_RAMP  1G  
E_UPWM_UPWM2_ABM3         PWM8 0 VALUE { IF(V(UPWM_UPWM2_RAMP) >=
+  1-V(UPWM_PWM_VAL8) & V(INIT)>0.5,1,0)    }
X_UPWM_UPWM2_U68         UPWM_UPWM2_PRE_RAMP UPWM_UPWM2_N16747357 d_d1 PARAMS:
C_UPWM_UPWM2_C1         0 UPWM_UPWM2_PRE_RAMP  1n  TC=0,0 
X_UPWM_UPWM2_U44         UPWM_UPWM2_N16754427 UPWM_UPWM2_N16754549 one_shot
+  PARAMS:  T=10  
X_UPWM_UPWM2_U34         UPWM_UPWM2_N16754549 UPWM_UPWM2_N16753948
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_UPWM_UPWM2_ABMII2         UPWM_UPWM2_N16747357 UPWM_UPWM2_PRE_RAMP VALUE {
+  IF(V(UPWM_UPWM2_CTRL) > 0.5,29u,0)    }
E_UPWM_UPWM2_ABM4         UPWM_UPWM2_N16754427 0 VALUE {
+  IF(V(UPWM_UPWM2_PRE_RAMP) >=1,1,0)    }
E_UPWM_UPWM2_ABM5         UPWM_UPWM2_RAMP 0 VALUE {
+  LIMIT(V(UPWM_UPWM2_PRE_RAMP),0,1)    }
G_UPWM_UPWM2_ABMII3         UPWM_UPWM2_PRE_RAMP 0 VALUE { IF(V(UPWM_UPWM2_CTRL)
+  < 0.5,1,0)    }
E_UPWM_U25_ABM13         UPWM_U25_OUT_3BITS_DTHR 0 VALUE {
+  V(UPWM_U25_OUT_12BITS)-8*V(UPWM_U25_OUT_9BITS)    }
E_UPWM_U25_ABM14         UPWM_PWM_VAL24 0 VALUE { IF(V(UPWM_U25_CLO_8) <0.1 |
+  V(UPWM_U25_BRI_8)<0.1, -0.00001,  
+ +IF(V(UPWM_U25_CLO_8)>254.5 &
+  V(UPWM_U25_BRI_8)>254.5,1.0001,V(UPWM_U25_PRE_PWM)))   }
E_UPWM_U25_ABM5         UPWM_U25_CLO_8 0 VALUE { IF(V(LED_BANK_EN8) <
+  0.5,V(COLOR24),V(BANK_A_COLOR))    }
E_UPWM_U25_ABM7         UPWM_U25_CLO_12BITS 0 VALUE {
+  V(UPWM_U25_CLO_8)*16+floor(V(UPWM_U25_CLO_8)/16)    }
X_UPWM_U25_U1         UPWM_U25_BRI_8 0 UPWM_U25_BRIGH_LOG_12BITS 0
+  ETABLE_8_TO_12BIT 
E_UPWM_U25_ABM9         UPWM_U25_BRIGH_12BITS 0 VALUE { IF(V(LOG_SCALE_EN) >
+  0.5,V(UPWM_U25_BRIGH_LOG_12BITS),V(UPWM_U25_BRIGH_LINEAR_12BITS))    }
E_UPWM_U25_ABM12         UPWM_U25_OUT_9BITS 0 VALUE {
+  floor(V(UPWM_U25_OUT_12BITS)/8)    }
E_UPWM_U25_ABM8         UPWM_U25_BRIGH_LINEAR_12BITS 0 VALUE {
+  V(UPWM_U25_BRI_8)*16+floor(V(UPWM_U25_BRI_8)/16)    }
E_UPWM_U25_ABM6         UPWM_U25_BRI_8 0 VALUE { IF(V(LED_BANK_EN8) <
+  0.5,V(BRIGHT8),V(BANK_BRIGHTNESS))    }
E_UPWM_U25_ABM11         UPWM_U25_PRE_PWM 0 VALUE { IF(V(PWM_DITHERING_EN)
+  <0.5, V(UPWM_U25_OUT_12BITS)/4095,  
+ +(V(UPWM_U25_OUT_9BITS)+V(UPWM_U25_OUT_3BITS_DTHR)/8)/512)   }
E_UPWM_U25_ABM10         UPWM_U25_OUT_12BITS 0 VALUE {
+  floor((V(UPWM_U25_CLO_12BITS)*V(UPWM_U25_BRIGH_12BITS))/4096)    }
X_U36CH_U33_U12         PWM31 U36CH_U33_N16779473 U36CH_U33_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U33_U66         0 U36CH_U33_N16912741 d_d1 PARAMS:
X_U36CH_U33_U15         U36CH_U33_N16830474 U36CH_U33_N16829050
+  U36CH_U33_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U33_G2         U36CH_U33_N16912741 0 N17063120 0 1
X_U36CH_U33_U13         N19703649 U36CH_U33_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U33_U17         TSD U36CH_U33_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U33_S3    U36CH_U33_N16907448 0 U36CH_U33_N16820009 U36CH_U33_N16909027
+  Channel_U36CH_U33_S3 
X_U36CH_U33_S4    ISEL 0 U36CH_U33_N16909027 U36CH_U33_N16912741
+  Channel_U36CH_U33_S4 
X_U36CH_U33_H1    OUT31 U36CH_U33_N16820009 U36CH_U33_I_SENSE 0
+  Channel_U36CH_U33_H1 
X_U36CH_U2_U12         PWM3 U36CH_U2_N16779473 U36CH_U2_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U2_U66         0 U36CH_U2_N16912741 d_d1 PARAMS:
X_U36CH_U2_U15         U36CH_U2_N16830474 U36CH_U2_N16829050 U36CH_U2_N16907448
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U2_G2         U36CH_U2_N16912741 0 N17063120 0 1
X_U36CH_U2_U13         N19703649 U36CH_U2_N16779473 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U2_U17         TSD U36CH_U2_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U36CH_U2_S3    U36CH_U2_N16907448 0 U36CH_U2_N16820009 U36CH_U2_N16909027
+  Channel_U36CH_U2_S3 
X_U36CH_U2_S4    ISEL 0 U36CH_U2_N16909027 U36CH_U2_N16912741
+  Channel_U36CH_U2_S4 
X_U36CH_U2_H1    OUT3 U36CH_U2_N16820009 U36CH_U2_I_SENSE 0 Channel_U36CH_U2_H1
+  
X_U36CH_U22_U12         PWM22 U36CH_U22_N16779473 U36CH_U22_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U22_U66         0 U36CH_U22_N16912741 d_d1 PARAMS:
X_U36CH_U22_U15         U36CH_U22_N16830474 U36CH_U22_N16829050
+  U36CH_U22_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U22_G2         U36CH_U22_N16912741 0 N17063120 0 1
X_U36CH_U22_U13         N19703649 U36CH_U22_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U22_U17         TSD U36CH_U22_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U22_S3    U36CH_U22_N16907448 0 U36CH_U22_N16820009 U36CH_U22_N16909027
+  Channel_U36CH_U22_S3 
X_U36CH_U22_S4    ISEL 0 U36CH_U22_N16909027 U36CH_U22_N16912741
+  Channel_U36CH_U22_S4 
X_U36CH_U22_H1    OUT22 U36CH_U22_N16820009 U36CH_U22_I_SENSE 0
+  Channel_U36CH_U22_H1 
X_U36CH_U1_U12         PWM0 U36CH_U1_N16779473 U36CH_U1_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U1_U66         0 U36CH_U1_N16912741 d_d1 PARAMS:
X_U36CH_U1_U15         U36CH_U1_N16830474 U36CH_U1_N16829050 U36CH_U1_N16907448
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U1_G2         U36CH_U1_N16912741 0 N17063120 0 1
X_U36CH_U1_U13         N19703649 U36CH_U1_N16779473 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U1_U17         TSD U36CH_U1_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U36CH_U1_S3    U36CH_U1_N16907448 0 U36CH_U1_N16820009 U36CH_U1_N16909027
+  Channel_U36CH_U1_S3 
X_U36CH_U1_S4    ISEL 0 U36CH_U1_N16909027 U36CH_U1_N16912741
+  Channel_U36CH_U1_S4 
X_U36CH_U1_H1    OUT0 U36CH_U1_N16820009 U36CH_U1_I_SENSE 0 Channel_U36CH_U1_H1
+  
X_U36CH_U17_U12         PWM14 U36CH_U17_N16779473 U36CH_U17_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U17_U66         0 U36CH_U17_N16912741 d_d1 PARAMS:
X_U36CH_U17_U15         U36CH_U17_N16830474 U36CH_U17_N16829050
+  U36CH_U17_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U17_G2         U36CH_U17_N16912741 0 N17063120 0 1
X_U36CH_U17_U13         N19703649 U36CH_U17_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U17_U17         TSD U36CH_U17_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U17_S3    U36CH_U17_N16907448 0 U36CH_U17_N16820009 U36CH_U17_N16909027
+  Channel_U36CH_U17_S3 
X_U36CH_U17_S4    ISEL 0 U36CH_U17_N16909027 U36CH_U17_N16912741
+  Channel_U36CH_U17_S4 
X_U36CH_U17_H1    OUT14 U36CH_U17_N16820009 U36CH_U17_I_SENSE 0
+  Channel_U36CH_U17_H1 
X_U36CH_U9_U12         PWM7 U36CH_U9_N16779473 U36CH_U9_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U9_U66         0 U36CH_U9_N16912741 d_d1 PARAMS:
X_U36CH_U9_U15         U36CH_U9_N16830474 U36CH_U9_N16829050 U36CH_U9_N16907448
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U9_G2         U36CH_U9_N16912741 0 N17063120 0 1
X_U36CH_U9_U13         N19703649 U36CH_U9_N16779473 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U9_U17         TSD U36CH_U9_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U36CH_U9_S3    U36CH_U9_N16907448 0 U36CH_U9_N16820009 U36CH_U9_N16909027
+  Channel_U36CH_U9_S3 
X_U36CH_U9_S4    ISEL 0 U36CH_U9_N16909027 U36CH_U9_N16912741
+  Channel_U36CH_U9_S4 
X_U36CH_U9_H1    OUT7 U36CH_U9_N16820009 U36CH_U9_I_SENSE 0 Channel_U36CH_U9_H1
+  
X_U36CH_U4_U12         PWM4 U36CH_U4_N16779473 U36CH_U4_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U4_U66         0 U36CH_U4_N16912741 d_d1 PARAMS:
X_U36CH_U4_U15         U36CH_U4_N16830474 U36CH_U4_N16829050 U36CH_U4_N16907448
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U4_G2         U36CH_U4_N16912741 0 N17063120 0 1
X_U36CH_U4_U13         N19703649 U36CH_U4_N16779473 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U4_U17         TSD U36CH_U4_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U36CH_U4_S3    U36CH_U4_N16907448 0 U36CH_U4_N16820009 U36CH_U4_N16909027
+  Channel_U36CH_U4_S3 
X_U36CH_U4_S4    ISEL 0 U36CH_U4_N16909027 U36CH_U4_N16912741
+  Channel_U36CH_U4_S4 
X_U36CH_U4_H1    OUT4 U36CH_U4_N16820009 U36CH_U4_I_SENSE 0 Channel_U36CH_U4_H1
+  
X_U36CH_U29_U12         PWM26 U36CH_U29_N16779473 U36CH_U29_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U29_U66         0 U36CH_U29_N16912741 d_d1 PARAMS:
X_U36CH_U29_U15         U36CH_U29_N16830474 U36CH_U29_N16829050
+  U36CH_U29_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U29_G2         U36CH_U29_N16912741 0 N17063120 0 1
X_U36CH_U29_U13         N19703649 U36CH_U29_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U29_U17         TSD U36CH_U29_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U29_S3    U36CH_U29_N16907448 0 U36CH_U29_N16820009 U36CH_U29_N16909027
+  Channel_U36CH_U29_S3 
X_U36CH_U29_S4    ISEL 0 U36CH_U29_N16909027 U36CH_U29_N16912741
+  Channel_U36CH_U29_S4 
X_U36CH_U29_H1    OUT26 U36CH_U29_N16820009 U36CH_U29_I_SENSE 0
+  Channel_U36CH_U29_H1 
X_U36CH_U34_U12         PWM34 U36CH_U34_N16779473 U36CH_U34_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U34_U66         0 U36CH_U34_N16912741 d_d1 PARAMS:
X_U36CH_U34_U15         U36CH_U34_N16830474 U36CH_U34_N16829050
+  U36CH_U34_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U34_G2         U36CH_U34_N16912741 0 N17063120 0 1
X_U36CH_U34_U13         N19703649 U36CH_U34_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U34_U17         TSD U36CH_U34_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U34_S3    U36CH_U34_N16907448 0 U36CH_U34_N16820009 U36CH_U34_N16909027
+  Channel_U36CH_U34_S3 
X_U36CH_U34_S4    ISEL 0 U36CH_U34_N16909027 U36CH_U34_N16912741
+  Channel_U36CH_U34_S4 
X_U36CH_U34_H1    OUT34 U36CH_U34_N16820009 U36CH_U34_I_SENSE 0
+  Channel_U36CH_U34_H1 
X_U36CH_U23_U12         PWM20 U36CH_U23_N16779473 U36CH_U23_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U23_U66         0 U36CH_U23_N16912741 d_d1 PARAMS:
X_U36CH_U23_U15         U36CH_U23_N16830474 U36CH_U23_N16829050
+  U36CH_U23_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U23_G2         U36CH_U23_N16912741 0 N17063120 0 1
X_U36CH_U23_U13         N19703649 U36CH_U23_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U23_U17         TSD U36CH_U23_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U23_S3    U36CH_U23_N16907448 0 U36CH_U23_N16820009 U36CH_U23_N16909027
+  Channel_U36CH_U23_S3 
X_U36CH_U23_S4    ISEL 0 U36CH_U23_N16909027 U36CH_U23_N16912741
+  Channel_U36CH_U23_S4 
X_U36CH_U23_H1    OUT20 U36CH_U23_N16820009 U36CH_U23_I_SENSE 0
+  Channel_U36CH_U23_H1 
X_U36CH_U5_U12         PWM2 U36CH_U5_N16779473 U36CH_U5_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U5_U66         0 U36CH_U5_N16912741 d_d1 PARAMS:
X_U36CH_U5_U15         U36CH_U5_N16830474 U36CH_U5_N16829050 U36CH_U5_N16907448
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U5_G2         U36CH_U5_N16912741 0 N17063120 0 1
X_U36CH_U5_U13         N19703649 U36CH_U5_N16779473 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U5_U17         TSD U36CH_U5_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U36CH_U5_S3    U36CH_U5_N16907448 0 U36CH_U5_N16820009 U36CH_U5_N16909027
+  Channel_U36CH_U5_S3 
X_U36CH_U5_S4    ISEL 0 U36CH_U5_N16909027 U36CH_U5_N16912741
+  Channel_U36CH_U5_S4 
X_U36CH_U5_H1    OUT2 U36CH_U5_N16820009 U36CH_U5_I_SENSE 0 Channel_U36CH_U5_H1
+  
X_U36CH_U18_U12         PWM17 U36CH_U18_N16779473 U36CH_U18_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U18_U66         0 U36CH_U18_N16912741 d_d1 PARAMS:
X_U36CH_U18_U15         U36CH_U18_N16830474 U36CH_U18_N16829050
+  U36CH_U18_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U18_G2         U36CH_U18_N16912741 0 N17063120 0 1
X_U36CH_U18_U13         N19703649 U36CH_U18_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U18_U17         TSD U36CH_U18_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U18_S3    U36CH_U18_N16907448 0 U36CH_U18_N16820009 U36CH_U18_N16909027
+  Channel_U36CH_U18_S3 
X_U36CH_U18_S4    ISEL 0 U36CH_U18_N16909027 U36CH_U18_N16912741
+  Channel_U36CH_U18_S4 
X_U36CH_U18_H1    OUT17 U36CH_U18_N16820009 U36CH_U18_I_SENSE 0
+  Channel_U36CH_U18_H1 
X_U36CH_U13_U12         PWM12 U36CH_U13_N16779473 U36CH_U13_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U13_U66         0 U36CH_U13_N16912741 d_d1 PARAMS:
X_U36CH_U13_U15         U36CH_U13_N16830474 U36CH_U13_N16829050
+  U36CH_U13_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U13_G2         U36CH_U13_N16912741 0 N17063120 0 1
X_U36CH_U13_U13         N19703649 U36CH_U13_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U13_U17         TSD U36CH_U13_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U13_S3    U36CH_U13_N16907448 0 U36CH_U13_N16820009 U36CH_U13_N16909027
+  Channel_U36CH_U13_S3 
X_U36CH_U13_S4    ISEL 0 U36CH_U13_N16909027 U36CH_U13_N16912741
+  Channel_U36CH_U13_S4 
X_U36CH_U13_H1    OUT12 U36CH_U13_N16820009 U36CH_U13_I_SENSE 0
+  Channel_U36CH_U13_H1 
X_U36CH_U10_U12         PWM10 U36CH_U10_N16779473 U36CH_U10_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U10_U66         0 U36CH_U10_N16912741 d_d1 PARAMS:
X_U36CH_U10_U15         U36CH_U10_N16830474 U36CH_U10_N16829050
+  U36CH_U10_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U10_G2         U36CH_U10_N16912741 0 N17063120 0 1
X_U36CH_U10_U13         N19703649 U36CH_U10_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U10_U17         TSD U36CH_U10_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U10_S3    U36CH_U10_N16907448 0 U36CH_U10_N16820009 U36CH_U10_N16909027
+  Channel_U36CH_U10_S3 
X_U36CH_U10_S4    ISEL 0 U36CH_U10_N16909027 U36CH_U10_N16912741
+  Channel_U36CH_U10_S4 
X_U36CH_U10_H1    OUT10 U36CH_U10_N16820009 U36CH_U10_I_SENSE 0
+  Channel_U36CH_U10_H1 
X_U36CH_U25_U12         PWM24 U36CH_U25_N16779473 U36CH_U25_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U25_U66         0 U36CH_U25_N16912741 d_d1 PARAMS:
X_U36CH_U25_U15         U36CH_U25_N16830474 U36CH_U25_N16829050
+  U36CH_U25_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U25_G2         U36CH_U25_N16912741 0 N17063120 0 1
X_U36CH_U25_U13         N19703649 U36CH_U25_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U25_U17         TSD U36CH_U25_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U25_S3    U36CH_U25_N16907448 0 U36CH_U25_N16820009 U36CH_U25_N16909027
+  Channel_U36CH_U25_S3 
X_U36CH_U25_S4    ISEL 0 U36CH_U25_N16909027 U36CH_U25_N16912741
+  Channel_U36CH_U25_S4 
X_U36CH_U25_H1    OUT24 U36CH_U25_N16820009 U36CH_U25_I_SENSE 0
+  Channel_U36CH_U25_H1 
X_U36CH_U30_U12         PWM29 U36CH_U30_N16779473 U36CH_U30_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U30_U66         0 U36CH_U30_N16912741 d_d1 PARAMS:
X_U36CH_U30_U15         U36CH_U30_N16830474 U36CH_U30_N16829050
+  U36CH_U30_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U30_G2         U36CH_U30_N16912741 0 N17063120 0 1
X_U36CH_U30_U13         N19703649 U36CH_U30_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U30_U17         TSD U36CH_U30_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U30_S3    U36CH_U30_N16907448 0 U36CH_U30_N16820009 U36CH_U30_N16909027
+  Channel_U36CH_U30_S3 
X_U36CH_U30_S4    ISEL 0 U36CH_U30_N16909027 U36CH_U30_N16912741
+  Channel_U36CH_U30_S4 
X_U36CH_U30_H1    OUT29 U36CH_U30_N16820009 U36CH_U30_I_SENSE 0
+  Channel_U36CH_U30_H1 
X_U36CH_U6_U12         PWM5 U36CH_U6_N16779473 U36CH_U6_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U6_U66         0 U36CH_U6_N16912741 d_d1 PARAMS:
X_U36CH_U6_U15         U36CH_U6_N16830474 U36CH_U6_N16829050 U36CH_U6_N16907448
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U6_G2         U36CH_U6_N16912741 0 N17063120 0 1
X_U36CH_U6_U13         N19703649 U36CH_U6_N16779473 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U6_U17         TSD U36CH_U6_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U36CH_U6_S3    U36CH_U6_N16907448 0 U36CH_U6_N16820009 U36CH_U6_N16909027
+  Channel_U36CH_U6_S3 
X_U36CH_U6_S4    ISEL 0 U36CH_U6_N16909027 U36CH_U6_N16912741
+  Channel_U36CH_U6_S4 
X_U36CH_U6_H1    OUT5 U36CH_U6_N16820009 U36CH_U6_I_SENSE 0 Channel_U36CH_U6_H1
+  
X_U36CH_U35_U12         PWM32 U36CH_U35_N16779473 U36CH_U35_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U35_U66         0 U36CH_U35_N16912741 d_d1 PARAMS:
X_U36CH_U35_U15         U36CH_U35_N16830474 U36CH_U35_N16829050
+  U36CH_U35_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U35_G2         U36CH_U35_N16912741 0 N17063120 0 1
X_U36CH_U35_U13         N19703649 U36CH_U35_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U35_U17         TSD U36CH_U35_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U35_S3    U36CH_U35_N16907448 0 U36CH_U35_N16820009 U36CH_U35_N16909027
+  Channel_U36CH_U35_S3 
X_U36CH_U35_S4    ISEL 0 U36CH_U35_N16909027 U36CH_U35_N16912741
+  Channel_U36CH_U35_S4 
X_U36CH_U35_H1    OUT32 U36CH_U35_N16820009 U36CH_U35_I_SENSE 0
+  Channel_U36CH_U35_H1 
X_U36CH_U24_U12         PWM23 U36CH_U24_N16779473 U36CH_U24_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U24_U66         0 U36CH_U24_N16912741 d_d1 PARAMS:
X_U36CH_U24_U15         U36CH_U24_N16830474 U36CH_U24_N16829050
+  U36CH_U24_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U24_G2         U36CH_U24_N16912741 0 N17063120 0 1
X_U36CH_U24_U13         N19703649 U36CH_U24_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U24_U17         TSD U36CH_U24_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U24_S3    U36CH_U24_N16907448 0 U36CH_U24_N16820009 U36CH_U24_N16909027
+  Channel_U36CH_U24_S3 
X_U36CH_U24_S4    ISEL 0 U36CH_U24_N16909027 U36CH_U24_N16912741
+  Channel_U36CH_U24_S4 
X_U36CH_U24_H1    OUT23 U36CH_U24_N16820009 U36CH_U24_I_SENSE 0
+  Channel_U36CH_U24_H1 
X_U36CH_U19_U12         PWM18 U36CH_U19_N16779473 U36CH_U19_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U19_U66         0 U36CH_U19_N16912741 d_d1 PARAMS:
X_U36CH_U19_U15         U36CH_U19_N16830474 U36CH_U19_N16829050
+  U36CH_U19_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U19_G2         U36CH_U19_N16912741 0 N17063120 0 1
X_U36CH_U19_U13         N19703649 U36CH_U19_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U19_U17         TSD U36CH_U19_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U19_S3    U36CH_U19_N16907448 0 U36CH_U19_N16820009 U36CH_U19_N16909027
+  Channel_U36CH_U19_S3 
X_U36CH_U19_S4    ISEL 0 U36CH_U19_N16909027 U36CH_U19_N16912741
+  Channel_U36CH_U19_S4 
X_U36CH_U19_H1    OUT18 U36CH_U19_N16820009 U36CH_U19_I_SENSE 0
+  Channel_U36CH_U19_H1 
X_U36CH_U14_U12         PWM15 U36CH_U14_N16779473 U36CH_U14_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U14_U66         0 U36CH_U14_N16912741 d_d1 PARAMS:
X_U36CH_U14_U15         U36CH_U14_N16830474 U36CH_U14_N16829050
+  U36CH_U14_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U14_G2         U36CH_U14_N16912741 0 N17063120 0 1
X_U36CH_U14_U13         N19703649 U36CH_U14_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U14_U17         TSD U36CH_U14_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U14_S3    U36CH_U14_N16907448 0 U36CH_U14_N16820009 U36CH_U14_N16909027
+  Channel_U36CH_U14_S3 
X_U36CH_U14_S4    ISEL 0 U36CH_U14_N16909027 U36CH_U14_N16912741
+  Channel_U36CH_U14_S4 
X_U36CH_U14_H1    OUT15 U36CH_U14_N16820009 U36CH_U14_I_SENSE 0
+  Channel_U36CH_U14_H1 
X_U36CH_U11_U12         PWM8 U36CH_U11_N16779473 U36CH_U11_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U11_U66         0 U36CH_U11_N16912741 d_d1 PARAMS:
X_U36CH_U11_U15         U36CH_U11_N16830474 U36CH_U11_N16829050
+  U36CH_U11_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U11_G2         U36CH_U11_N16912741 0 N17063120 0 1
X_U36CH_U11_U13         N19703649 U36CH_U11_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U11_U17         TSD U36CH_U11_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U11_S3    U36CH_U11_N16907448 0 U36CH_U11_N16820009 U36CH_U11_N16909027
+  Channel_U36CH_U11_S3 
X_U36CH_U11_S4    ISEL 0 U36CH_U11_N16909027 U36CH_U11_N16912741
+  Channel_U36CH_U11_S4 
X_U36CH_U11_H1    OUT8 U36CH_U11_N16820009 U36CH_U11_I_SENSE 0
+  Channel_U36CH_U11_H1 
X_U36CH_U26_U12         PWM27 U36CH_U26_N16779473 U36CH_U26_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U26_U66         0 U36CH_U26_N16912741 d_d1 PARAMS:
X_U36CH_U26_U15         U36CH_U26_N16830474 U36CH_U26_N16829050
+  U36CH_U26_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U26_G2         U36CH_U26_N16912741 0 N17063120 0 1
X_U36CH_U26_U13         N19703649 U36CH_U26_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U26_U17         TSD U36CH_U26_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U26_S3    U36CH_U26_N16907448 0 U36CH_U26_N16820009 U36CH_U26_N16909027
+  Channel_U36CH_U26_S3 
X_U36CH_U26_S4    ISEL 0 U36CH_U26_N16909027 U36CH_U26_N16912741
+  Channel_U36CH_U26_S4 
X_U36CH_U26_H1    OUT27 U36CH_U26_N16820009 U36CH_U26_I_SENSE 0
+  Channel_U36CH_U26_H1 
X_U36CH_U31_U12         PWM30 U36CH_U31_N16779473 U36CH_U31_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U31_U66         0 U36CH_U31_N16912741 d_d1 PARAMS:
X_U36CH_U31_U15         U36CH_U31_N16830474 U36CH_U31_N16829050
+  U36CH_U31_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U31_G2         U36CH_U31_N16912741 0 N17063120 0 1
X_U36CH_U31_U13         N19703649 U36CH_U31_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U31_U17         TSD U36CH_U31_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U31_S3    U36CH_U31_N16907448 0 U36CH_U31_N16820009 U36CH_U31_N16909027
+  Channel_U36CH_U31_S3 
X_U36CH_U31_S4    ISEL 0 U36CH_U31_N16909027 U36CH_U31_N16912741
+  Channel_U36CH_U31_S4 
X_U36CH_U31_H1    OUT30 U36CH_U31_N16820009 U36CH_U31_I_SENSE 0
+  Channel_U36CH_U31_H1 
X_U36CH_U20_U12         PWM21 U36CH_U20_N16779473 U36CH_U20_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U20_U66         0 U36CH_U20_N16912741 d_d1 PARAMS:
X_U36CH_U20_U15         U36CH_U20_N16830474 U36CH_U20_N16829050
+  U36CH_U20_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U20_G2         U36CH_U20_N16912741 0 N17063120 0 1
X_U36CH_U20_U13         N19703649 U36CH_U20_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U20_U17         TSD U36CH_U20_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U20_S3    U36CH_U20_N16907448 0 U36CH_U20_N16820009 U36CH_U20_N16909027
+  Channel_U36CH_U20_S3 
X_U36CH_U20_S4    ISEL 0 U36CH_U20_N16909027 U36CH_U20_N16912741
+  Channel_U36CH_U20_S4 
X_U36CH_U20_H1    OUT21 U36CH_U20_N16820009 U36CH_U20_I_SENSE 0
+  Channel_U36CH_U20_H1 
X_U36CH_U36_U12         PWM35 U36CH_U36_N16779473 U36CH_U36_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U36_U66         0 U36CH_U36_N16912741 d_d1 PARAMS:
X_U36CH_U36_U15         U36CH_U36_N16830474 U36CH_U36_N16829050
+  U36CH_U36_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U36_G2         U36CH_U36_N16912741 0 N17063120 0 1
X_U36CH_U36_U13         N19703649 U36CH_U36_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U36_U17         TSD U36CH_U36_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U36_S3    U36CH_U36_N16907448 0 U36CH_U36_N16820009 U36CH_U36_N16909027
+  Channel_U36CH_U36_S3 
X_U36CH_U36_S4    ISEL 0 U36CH_U36_N16909027 U36CH_U36_N16912741
+  Channel_U36CH_U36_S4 
X_U36CH_U36_H1    OUT35 U36CH_U36_N16820009 U36CH_U36_I_SENSE 0
+  Channel_U36CH_U36_H1 
X_U36CH_U15_U12         PWM13 U36CH_U15_N16779473 U36CH_U15_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U15_U66         0 U36CH_U15_N16912741 d_d1 PARAMS:
X_U36CH_U15_U15         U36CH_U15_N16830474 U36CH_U15_N16829050
+  U36CH_U15_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U15_G2         U36CH_U15_N16912741 0 N17063120 0 1
X_U36CH_U15_U13         N19703649 U36CH_U15_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U15_U17         TSD U36CH_U15_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U15_S3    U36CH_U15_N16907448 0 U36CH_U15_N16820009 U36CH_U15_N16909027
+  Channel_U36CH_U15_S3 
X_U36CH_U15_S4    ISEL 0 U36CH_U15_N16909027 U36CH_U15_N16912741
+  Channel_U36CH_U15_S4 
X_U36CH_U15_H1    OUT13 U36CH_U15_N16820009 U36CH_U15_I_SENSE 0
+  Channel_U36CH_U15_H1 
X_U36CH_U12_U12         PWM11 U36CH_U12_N16779473 U36CH_U12_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U12_U66         0 U36CH_U12_N16912741 d_d1 PARAMS:
X_U36CH_U12_U15         U36CH_U12_N16830474 U36CH_U12_N16829050
+  U36CH_U12_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U12_G2         U36CH_U12_N16912741 0 N17063120 0 1
X_U36CH_U12_U13         N19703649 U36CH_U12_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U12_U17         TSD U36CH_U12_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U12_S3    U36CH_U12_N16907448 0 U36CH_U12_N16820009 U36CH_U12_N16909027
+  Channel_U36CH_U12_S3 
X_U36CH_U12_S4    ISEL 0 U36CH_U12_N16909027 U36CH_U12_N16912741
+  Channel_U36CH_U12_S4 
X_U36CH_U12_H1    OUT11 U36CH_U12_N16820009 U36CH_U12_I_SENSE 0
+  Channel_U36CH_U12_H1 
X_U36CH_U27_U12         PWM25 U36CH_U27_N16779473 U36CH_U27_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U27_U66         0 U36CH_U27_N16912741 d_d1 PARAMS:
X_U36CH_U27_U15         U36CH_U27_N16830474 U36CH_U27_N16829050
+  U36CH_U27_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U27_G2         U36CH_U27_N16912741 0 N17063120 0 1
X_U36CH_U27_U13         N19703649 U36CH_U27_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U27_U17         TSD U36CH_U27_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U27_S3    U36CH_U27_N16907448 0 U36CH_U27_N16820009 U36CH_U27_N16909027
+  Channel_U36CH_U27_S3 
X_U36CH_U27_S4    ISEL 0 U36CH_U27_N16909027 U36CH_U27_N16912741
+  Channel_U36CH_U27_S4 
X_U36CH_U27_H1    OUT25 U36CH_U27_N16820009 U36CH_U27_I_SENSE 0
+  Channel_U36CH_U27_H1 
X_U36CH_U7_U12         PWM6 U36CH_U7_N16779473 U36CH_U7_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U7_U66         0 U36CH_U7_N16912741 d_d1 PARAMS:
X_U36CH_U7_U15         U36CH_U7_N16830474 U36CH_U7_N16829050 U36CH_U7_N16907448
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U7_G2         U36CH_U7_N16912741 0 N17063120 0 1
X_U36CH_U7_U13         N19703649 U36CH_U7_N16779473 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U7_U17         TSD U36CH_U7_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U36CH_U7_S3    U36CH_U7_N16907448 0 U36CH_U7_N16820009 U36CH_U7_N16909027
+  Channel_U36CH_U7_S3 
X_U36CH_U7_S4    ISEL 0 U36CH_U7_N16909027 U36CH_U7_N16912741
+  Channel_U36CH_U7_S4 
X_U36CH_U7_H1    OUT6 U36CH_U7_N16820009 U36CH_U7_I_SENSE 0 Channel_U36CH_U7_H1
+  
X_U36CH_U32_U12         PWM33 U36CH_U32_N16779473 U36CH_U32_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U32_U66         0 U36CH_U32_N16912741 d_d1 PARAMS:
X_U36CH_U32_U15         U36CH_U32_N16830474 U36CH_U32_N16829050
+  U36CH_U32_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U32_G2         U36CH_U32_N16912741 0 N17063120 0 1
X_U36CH_U32_U13         N19703649 U36CH_U32_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U32_U17         TSD U36CH_U32_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U32_S3    U36CH_U32_N16907448 0 U36CH_U32_N16820009 U36CH_U32_N16909027
+  Channel_U36CH_U32_S3 
X_U36CH_U32_S4    ISEL 0 U36CH_U32_N16909027 U36CH_U32_N16912741
+  Channel_U36CH_U32_S4 
X_U36CH_U32_H1    OUT33 U36CH_U32_N16820009 U36CH_U32_I_SENSE 0
+  Channel_U36CH_U32_H1 
X_U36CH_U21_U12         PWM19 U36CH_U21_N16779473 U36CH_U21_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U21_U66         0 U36CH_U21_N16912741 d_d1 PARAMS:
X_U36CH_U21_U15         U36CH_U21_N16830474 U36CH_U21_N16829050
+  U36CH_U21_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U21_G2         U36CH_U21_N16912741 0 N17063120 0 1
X_U36CH_U21_U13         N19703649 U36CH_U21_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U21_U17         TSD U36CH_U21_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U21_S3    U36CH_U21_N16907448 0 U36CH_U21_N16820009 U36CH_U21_N16909027
+  Channel_U36CH_U21_S3 
X_U36CH_U21_S4    ISEL 0 U36CH_U21_N16909027 U36CH_U21_N16912741
+  Channel_U36CH_U21_S4 
X_U36CH_U21_H1    OUT19 U36CH_U21_N16820009 U36CH_U21_I_SENSE 0
+  Channel_U36CH_U21_H1 
X_U36CH_U16_U12         PWM16 U36CH_U16_N16779473 U36CH_U16_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U16_U66         0 U36CH_U16_N16912741 d_d1 PARAMS:
X_U36CH_U16_U15         U36CH_U16_N16830474 U36CH_U16_N16829050
+  U36CH_U16_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U16_G2         U36CH_U16_N16912741 0 N17063120 0 1
X_U36CH_U16_U13         N19703649 U36CH_U16_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U16_U17         TSD U36CH_U16_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U16_S3    U36CH_U16_N16907448 0 U36CH_U16_N16820009 U36CH_U16_N16909027
+  Channel_U36CH_U16_S3 
X_U36CH_U16_S4    ISEL 0 U36CH_U16_N16909027 U36CH_U16_N16912741
+  Channel_U36CH_U16_S4 
X_U36CH_U16_H1    OUT16 U36CH_U16_N16820009 U36CH_U16_I_SENSE 0
+  Channel_U36CH_U16_H1 
X_U36CH_U8_U12         PWM9 U36CH_U8_N16779473 U36CH_U8_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U8_U66         0 U36CH_U8_N16912741 d_d1 PARAMS:
X_U36CH_U8_U15         U36CH_U8_N16830474 U36CH_U8_N16829050 U36CH_U8_N16907448
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U8_G2         U36CH_U8_N16912741 0 N17063120 0 1
X_U36CH_U8_U13         N19703649 U36CH_U8_N16779473 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U8_U17         TSD U36CH_U8_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U36CH_U8_S3    U36CH_U8_N16907448 0 U36CH_U8_N16820009 U36CH_U8_N16909027
+  Channel_U36CH_U8_S3 
X_U36CH_U8_S4    ISEL 0 U36CH_U8_N16909027 U36CH_U8_N16912741
+  Channel_U36CH_U8_S4 
X_U36CH_U8_H1    OUT9 U36CH_U8_N16820009 U36CH_U8_I_SENSE 0 Channel_U36CH_U8_H1
+  
X_U36CH_U3_U12         PWM1 U36CH_U3_N16779473 U36CH_U3_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U3_U66         0 U36CH_U3_N16912741 d_d1 PARAMS:
X_U36CH_U3_U15         U36CH_U3_N16830474 U36CH_U3_N16829050 U36CH_U3_N16907448
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U3_G2         U36CH_U3_N16912741 0 N17063120 0 1
X_U36CH_U3_U13         N19703649 U36CH_U3_N16779473 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U3_U17         TSD U36CH_U3_N16829050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U36CH_U3_S3    U36CH_U3_N16907448 0 U36CH_U3_N16820009 U36CH_U3_N16909027
+  Channel_U36CH_U3_S3 
X_U36CH_U3_S4    ISEL 0 U36CH_U3_N16909027 U36CH_U3_N16912741
+  Channel_U36CH_U3_S4 
X_U36CH_U3_H1    OUT1 U36CH_U3_N16820009 U36CH_U3_I_SENSE 0 Channel_U36CH_U3_H1
+  
X_U36CH_U28_U12         PWM28 U36CH_U28_N16779473 U36CH_U28_N16830474
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U28_U66         0 U36CH_U28_N16912741 d_d1 PARAMS:
X_U36CH_U28_U15         U36CH_U28_N16830474 U36CH_U28_N16829050
+  U36CH_U28_N16907448 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U36CH_U28_G2         U36CH_U28_N16912741 0 N17063120 0 1
X_U36CH_U28_U13         N19703649 U36CH_U28_N16779473 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U36CH_U28_U17         TSD U36CH_U28_N16829050 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U36CH_U28_S3    U36CH_U28_N16907448 0 U36CH_U28_N16820009 U36CH_U28_N16909027
+  Channel_U36CH_U28_S3 
X_U36CH_U28_S4    ISEL 0 U36CH_U28_N16909027 U36CH_U28_N16912741
+  Channel_U36CH_U28_S4 
X_U36CH_U28_H1    OUT28 U36CH_U28_N16820009 U36CH_U28_I_SENSE 0
+  Channel_U36CH_U28_H1 
E_ABM1         ISEL1 0 VALUE { IF(V(VCC) >= 3.3 & V(MAX_CURRENT_OPTION)==1,1,0)
+     }
X_U15         ENIN RSTB INIT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U13         RST RSTB INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_UIREF_R2         0 IREF  100e9 TC=0,0 
E_UIREF_E2         UIREF_ISET 0 UIREF_N1 0 100
E_UIREF_ABM3         N17063120 0 VALUE { IF(V(ISEL) < 0.5,
+  LIMIT(V(UIREF_ISET),0,55m),LIMIT(V(UIREF_ISET),0,75m))    }
V_UIREF_V2         UIREF_N13292 0 0.7
E_UIREF_E1         UIREF_N13288 0 UIREF_N13292 0 1
R_UIREF_R_short_detect         UIREF_N13712 IREF  1m TC=0,0 
X_UIREF_H1    UIREF_N13288 UIREF_N13712 UIREF_N1 0 IREF_W_Faults_UIREF_H1 
X_U17         UVLO RESET RST OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U16         ISEL1 N19781274 ISEL AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2         TEMP N17269993 N17269941 TSD COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U1         VREF VCC N17798981 UVLO COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V8         N17269941 GND 15
V_V6         N17798981 GND 0.2
V_V10         N17269993 GND 160
X_U14         ISEL0 N19781274 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_ABM2         ISEL0 0 VALUE { IF(V(MAX_CURRENT_OPTION) == 0 & V(UVLO) ==
+  0,1,0)    }
X_U3         EN N19720072 N19718854 ENIN COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_V9         N19718854 GND 1
V_V11         N19720072 GND 1.4
V_V7         VREF GND 2.1
.ENDS LP5036_TRANS
*$
.subckt Channel_U36CH_U33_S3 1 2 3 4  
S_U36CH_U33_S3         3 4 1 2 _U36CH_U33_S3
RS_U36CH_U33_S3         1 2 1G
.MODEL         _U36CH_U33_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U33_S3
*$
.subckt Channel_U36CH_U33_S4 1 2 3 4  
S_U36CH_U33_S4         3 4 1 2 _U36CH_U33_S4
RS_U36CH_U33_S4         1 2 1G
.MODEL         _U36CH_U33_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U33_S4
*$
.subckt Channel_U36CH_U33_H1 1 2 3 4  
H_U36CH_U33_H1         3 4 VH_U36CH_U33_H1 1
VH_U36CH_U33_H1         1 2 0V
.ends Channel_U36CH_U33_H1
*$
.subckt Channel_U36CH_U2_S3 1 2 3 4  
S_U36CH_U2_S3         3 4 1 2 _U36CH_U2_S3
RS_U36CH_U2_S3         1 2 1G
.MODEL         _U36CH_U2_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U2_S3
*$
.subckt Channel_U36CH_U2_S4 1 2 3 4  
S_U36CH_U2_S4         3 4 1 2 _U36CH_U2_S4
RS_U36CH_U2_S4         1 2 1G
.MODEL         _U36CH_U2_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U2_S4
*$
.subckt Channel_U36CH_U2_H1 1 2 3 4  
H_U36CH_U2_H1         3 4 VH_U36CH_U2_H1 1
VH_U36CH_U2_H1         1 2 0V
.ends Channel_U36CH_U2_H1
*$
.subckt Channel_U36CH_U22_S3 1 2 3 4  
S_U36CH_U22_S3         3 4 1 2 _U36CH_U22_S3
RS_U36CH_U22_S3         1 2 1G
.MODEL         _U36CH_U22_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U22_S3
*$
.subckt Channel_U36CH_U22_S4 1 2 3 4  
S_U36CH_U22_S4         3 4 1 2 _U36CH_U22_S4
RS_U36CH_U22_S4         1 2 1G
.MODEL         _U36CH_U22_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U22_S4
*$
.subckt Channel_U36CH_U22_H1 1 2 3 4  
H_U36CH_U22_H1         3 4 VH_U36CH_U22_H1 1
VH_U36CH_U22_H1         1 2 0V
.ends Channel_U36CH_U22_H1
*$
.subckt Channel_U36CH_U1_S3 1 2 3 4  
S_U36CH_U1_S3         3 4 1 2 _U36CH_U1_S3
RS_U36CH_U1_S3         1 2 1G
.MODEL         _U36CH_U1_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U1_S3
*$
.subckt Channel_U36CH_U1_S4 1 2 3 4  
S_U36CH_U1_S4         3 4 1 2 _U36CH_U1_S4
RS_U36CH_U1_S4         1 2 1G
.MODEL         _U36CH_U1_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U1_S4
*$
.subckt Channel_U36CH_U1_H1 1 2 3 4  
H_U36CH_U1_H1         3 4 VH_U36CH_U1_H1 1
VH_U36CH_U1_H1         1 2 0V
.ends Channel_U36CH_U1_H1
*$
.subckt Channel_U36CH_U17_S3 1 2 3 4  
S_U36CH_U17_S3         3 4 1 2 _U36CH_U17_S3
RS_U36CH_U17_S3         1 2 1G
.MODEL         _U36CH_U17_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U17_S3
*$
.subckt Channel_U36CH_U17_S4 1 2 3 4  
S_U36CH_U17_S4         3 4 1 2 _U36CH_U17_S4
RS_U36CH_U17_S4         1 2 1G
.MODEL         _U36CH_U17_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U17_S4
*$
.subckt Channel_U36CH_U17_H1 1 2 3 4  
H_U36CH_U17_H1         3 4 VH_U36CH_U17_H1 1
VH_U36CH_U17_H1         1 2 0V
.ends Channel_U36CH_U17_H1
*$
.subckt Channel_U36CH_U9_S3 1 2 3 4  
S_U36CH_U9_S3         3 4 1 2 _U36CH_U9_S3
RS_U36CH_U9_S3         1 2 1G
.MODEL         _U36CH_U9_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U9_S3
*$
.subckt Channel_U36CH_U9_S4 1 2 3 4  
S_U36CH_U9_S4         3 4 1 2 _U36CH_U9_S4
RS_U36CH_U9_S4         1 2 1G
.MODEL         _U36CH_U9_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U9_S4
*$
.subckt Channel_U36CH_U9_H1 1 2 3 4  
H_U36CH_U9_H1         3 4 VH_U36CH_U9_H1 1
VH_U36CH_U9_H1         1 2 0V
.ends Channel_U36CH_U9_H1
*$
.subckt Channel_U36CH_U4_S3 1 2 3 4  
S_U36CH_U4_S3         3 4 1 2 _U36CH_U4_S3
RS_U36CH_U4_S3         1 2 1G
.MODEL         _U36CH_U4_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U4_S3
*$
.subckt Channel_U36CH_U4_S4 1 2 3 4  
S_U36CH_U4_S4         3 4 1 2 _U36CH_U4_S4
RS_U36CH_U4_S4         1 2 1G
.MODEL         _U36CH_U4_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U4_S4
*$
.subckt Channel_U36CH_U4_H1 1 2 3 4  
H_U36CH_U4_H1         3 4 VH_U36CH_U4_H1 1
VH_U36CH_U4_H1         1 2 0V
.ends Channel_U36CH_U4_H1
*$
.subckt Channel_U36CH_U29_S3 1 2 3 4  
S_U36CH_U29_S3         3 4 1 2 _U36CH_U29_S3
RS_U36CH_U29_S3         1 2 1G
.MODEL         _U36CH_U29_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U29_S3
*$
.subckt Channel_U36CH_U29_S4 1 2 3 4  
S_U36CH_U29_S4         3 4 1 2 _U36CH_U29_S4
RS_U36CH_U29_S4         1 2 1G
.MODEL         _U36CH_U29_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U29_S4
*$
.subckt Channel_U36CH_U29_H1 1 2 3 4  
H_U36CH_U29_H1         3 4 VH_U36CH_U29_H1 1
VH_U36CH_U29_H1         1 2 0V
.ends Channel_U36CH_U29_H1
*$
.subckt Channel_U36CH_U34_S3 1 2 3 4  
S_U36CH_U34_S3         3 4 1 2 _U36CH_U34_S3
RS_U36CH_U34_S3         1 2 1G
.MODEL         _U36CH_U34_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U34_S3
*$
.subckt Channel_U36CH_U34_S4 1 2 3 4  
S_U36CH_U34_S4         3 4 1 2 _U36CH_U34_S4
RS_U36CH_U34_S4         1 2 1G
.MODEL         _U36CH_U34_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U34_S4
*$
.subckt Channel_U36CH_U34_H1 1 2 3 4  
H_U36CH_U34_H1         3 4 VH_U36CH_U34_H1 1
VH_U36CH_U34_H1         1 2 0V
.ends Channel_U36CH_U34_H1
*$
.subckt Channel_U36CH_U23_S3 1 2 3 4  
S_U36CH_U23_S3         3 4 1 2 _U36CH_U23_S3
RS_U36CH_U23_S3         1 2 1G
.MODEL         _U36CH_U23_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U23_S3
*$
.subckt Channel_U36CH_U23_S4 1 2 3 4  
S_U36CH_U23_S4         3 4 1 2 _U36CH_U23_S4
RS_U36CH_U23_S4         1 2 1G
.MODEL         _U36CH_U23_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U23_S4
*$
.subckt Channel_U36CH_U23_H1 1 2 3 4  
H_U36CH_U23_H1         3 4 VH_U36CH_U23_H1 1
VH_U36CH_U23_H1         1 2 0V
.ends Channel_U36CH_U23_H1
*$
.subckt Channel_U36CH_U5_S3 1 2 3 4  
S_U36CH_U5_S3         3 4 1 2 _U36CH_U5_S3
RS_U36CH_U5_S3         1 2 1G
.MODEL         _U36CH_U5_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U5_S3
*$
.subckt Channel_U36CH_U5_S4 1 2 3 4  
S_U36CH_U5_S4         3 4 1 2 _U36CH_U5_S4
RS_U36CH_U5_S4         1 2 1G
.MODEL         _U36CH_U5_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U5_S4
*$
.subckt Channel_U36CH_U5_H1 1 2 3 4  
H_U36CH_U5_H1         3 4 VH_U36CH_U5_H1 1
VH_U36CH_U5_H1         1 2 0V
.ends Channel_U36CH_U5_H1
*$
.subckt Channel_U36CH_U18_S3 1 2 3 4  
S_U36CH_U18_S3         3 4 1 2 _U36CH_U18_S3
RS_U36CH_U18_S3         1 2 1G
.MODEL         _U36CH_U18_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U18_S3
*$
.subckt Channel_U36CH_U18_S4 1 2 3 4  
S_U36CH_U18_S4         3 4 1 2 _U36CH_U18_S4
RS_U36CH_U18_S4         1 2 1G
.MODEL         _U36CH_U18_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U18_S4
*$
.subckt Channel_U36CH_U18_H1 1 2 3 4  
H_U36CH_U18_H1         3 4 VH_U36CH_U18_H1 1
VH_U36CH_U18_H1         1 2 0V
.ends Channel_U36CH_U18_H1
*$
.subckt Channel_U36CH_U13_S3 1 2 3 4  
S_U36CH_U13_S3         3 4 1 2 _U36CH_U13_S3
RS_U36CH_U13_S3         1 2 1G
.MODEL         _U36CH_U13_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U13_S3
*$
.subckt Channel_U36CH_U13_S4 1 2 3 4  
S_U36CH_U13_S4         3 4 1 2 _U36CH_U13_S4
RS_U36CH_U13_S4         1 2 1G
.MODEL         _U36CH_U13_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U13_S4
*$
.subckt Channel_U36CH_U13_H1 1 2 3 4  
H_U36CH_U13_H1         3 4 VH_U36CH_U13_H1 1
VH_U36CH_U13_H1         1 2 0V
.ends Channel_U36CH_U13_H1
*$
.subckt Channel_U36CH_U10_S3 1 2 3 4  
S_U36CH_U10_S3         3 4 1 2 _U36CH_U10_S3
RS_U36CH_U10_S3         1 2 1G
.MODEL         _U36CH_U10_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U10_S3
*$
.subckt Channel_U36CH_U10_S4 1 2 3 4  
S_U36CH_U10_S4         3 4 1 2 _U36CH_U10_S4
RS_U36CH_U10_S4         1 2 1G
.MODEL         _U36CH_U10_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U10_S4
*$
.subckt Channel_U36CH_U10_H1 1 2 3 4  
H_U36CH_U10_H1         3 4 VH_U36CH_U10_H1 1
VH_U36CH_U10_H1         1 2 0V
.ends Channel_U36CH_U10_H1
*$
.subckt Channel_U36CH_U25_S3 1 2 3 4  
S_U36CH_U25_S3         3 4 1 2 _U36CH_U25_S3
RS_U36CH_U25_S3         1 2 1G
.MODEL         _U36CH_U25_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U25_S3
*$
.subckt Channel_U36CH_U25_S4 1 2 3 4  
S_U36CH_U25_S4         3 4 1 2 _U36CH_U25_S4
RS_U36CH_U25_S4         1 2 1G
.MODEL         _U36CH_U25_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U25_S4
*$
.subckt Channel_U36CH_U25_H1 1 2 3 4  
H_U36CH_U25_H1         3 4 VH_U36CH_U25_H1 1
VH_U36CH_U25_H1         1 2 0V
.ends Channel_U36CH_U25_H1
*$
.subckt Channel_U36CH_U30_S3 1 2 3 4  
S_U36CH_U30_S3         3 4 1 2 _U36CH_U30_S3
RS_U36CH_U30_S3         1 2 1G
.MODEL         _U36CH_U30_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U30_S3
*$
.subckt Channel_U36CH_U30_S4 1 2 3 4  
S_U36CH_U30_S4         3 4 1 2 _U36CH_U30_S4
RS_U36CH_U30_S4         1 2 1G
.MODEL         _U36CH_U30_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U30_S4
*$
.subckt Channel_U36CH_U30_H1 1 2 3 4  
H_U36CH_U30_H1         3 4 VH_U36CH_U30_H1 1
VH_U36CH_U30_H1         1 2 0V
.ends Channel_U36CH_U30_H1
*$
.subckt Channel_U36CH_U6_S3 1 2 3 4  
S_U36CH_U6_S3         3 4 1 2 _U36CH_U6_S3
RS_U36CH_U6_S3         1 2 1G
.MODEL         _U36CH_U6_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U6_S3
*$
.subckt Channel_U36CH_U6_S4 1 2 3 4  
S_U36CH_U6_S4         3 4 1 2 _U36CH_U6_S4
RS_U36CH_U6_S4         1 2 1G
.MODEL         _U36CH_U6_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U6_S4
*$
.subckt Channel_U36CH_U6_H1 1 2 3 4  
H_U36CH_U6_H1         3 4 VH_U36CH_U6_H1 1
VH_U36CH_U6_H1         1 2 0V
.ends Channel_U36CH_U6_H1
*$
.subckt Channel_U36CH_U35_S3 1 2 3 4  
S_U36CH_U35_S3         3 4 1 2 _U36CH_U35_S3
RS_U36CH_U35_S3         1 2 1G
.MODEL         _U36CH_U35_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U35_S3
*$
.subckt Channel_U36CH_U35_S4 1 2 3 4  
S_U36CH_U35_S4         3 4 1 2 _U36CH_U35_S4
RS_U36CH_U35_S4         1 2 1G
.MODEL         _U36CH_U35_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U35_S4
*$
.subckt Channel_U36CH_U35_H1 1 2 3 4  
H_U36CH_U35_H1         3 4 VH_U36CH_U35_H1 1
VH_U36CH_U35_H1         1 2 0V
.ends Channel_U36CH_U35_H1
*$
.subckt Channel_U36CH_U24_S3 1 2 3 4  
S_U36CH_U24_S3         3 4 1 2 _U36CH_U24_S3
RS_U36CH_U24_S3         1 2 1G
.MODEL         _U36CH_U24_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U24_S3
*$
.subckt Channel_U36CH_U24_S4 1 2 3 4  
S_U36CH_U24_S4         3 4 1 2 _U36CH_U24_S4
RS_U36CH_U24_S4         1 2 1G
.MODEL         _U36CH_U24_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U24_S4
*$
.subckt Channel_U36CH_U24_H1 1 2 3 4  
H_U36CH_U24_H1         3 4 VH_U36CH_U24_H1 1
VH_U36CH_U24_H1         1 2 0V
.ends Channel_U36CH_U24_H1
*$
.subckt Channel_U36CH_U19_S3 1 2 3 4  
S_U36CH_U19_S3         3 4 1 2 _U36CH_U19_S3
RS_U36CH_U19_S3         1 2 1G
.MODEL         _U36CH_U19_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U19_S3
*$
.subckt Channel_U36CH_U19_S4 1 2 3 4  
S_U36CH_U19_S4         3 4 1 2 _U36CH_U19_S4
RS_U36CH_U19_S4         1 2 1G
.MODEL         _U36CH_U19_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U19_S4
*$
.subckt Channel_U36CH_U19_H1 1 2 3 4  
H_U36CH_U19_H1         3 4 VH_U36CH_U19_H1 1
VH_U36CH_U19_H1         1 2 0V
.ends Channel_U36CH_U19_H1
*$
.subckt Channel_U36CH_U14_S3 1 2 3 4  
S_U36CH_U14_S3         3 4 1 2 _U36CH_U14_S3
RS_U36CH_U14_S3         1 2 1G
.MODEL         _U36CH_U14_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U14_S3
*$
.subckt Channel_U36CH_U14_S4 1 2 3 4  
S_U36CH_U14_S4         3 4 1 2 _U36CH_U14_S4
RS_U36CH_U14_S4         1 2 1G
.MODEL         _U36CH_U14_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U14_S4
*$
.subckt Channel_U36CH_U14_H1 1 2 3 4  
H_U36CH_U14_H1         3 4 VH_U36CH_U14_H1 1
VH_U36CH_U14_H1         1 2 0V
.ends Channel_U36CH_U14_H1
*$
.subckt Channel_U36CH_U11_S3 1 2 3 4  
S_U36CH_U11_S3         3 4 1 2 _U36CH_U11_S3
RS_U36CH_U11_S3         1 2 1G
.MODEL         _U36CH_U11_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U11_S3
*$
.subckt Channel_U36CH_U11_S4 1 2 3 4  
S_U36CH_U11_S4         3 4 1 2 _U36CH_U11_S4
RS_U36CH_U11_S4         1 2 1G
.MODEL         _U36CH_U11_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U11_S4
*$
.subckt Channel_U36CH_U11_H1 1 2 3 4  
H_U36CH_U11_H1         3 4 VH_U36CH_U11_H1 1
VH_U36CH_U11_H1         1 2 0V
.ends Channel_U36CH_U11_H1
*$
.subckt Channel_U36CH_U26_S3 1 2 3 4  
S_U36CH_U26_S3         3 4 1 2 _U36CH_U26_S3
RS_U36CH_U26_S3         1 2 1G
.MODEL         _U36CH_U26_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U26_S3
*$
.subckt Channel_U36CH_U26_S4 1 2 3 4  
S_U36CH_U26_S4         3 4 1 2 _U36CH_U26_S4
RS_U36CH_U26_S4         1 2 1G
.MODEL         _U36CH_U26_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U26_S4
*$
.subckt Channel_U36CH_U26_H1 1 2 3 4  
H_U36CH_U26_H1         3 4 VH_U36CH_U26_H1 1
VH_U36CH_U26_H1         1 2 0V
.ends Channel_U36CH_U26_H1
*$
.subckt Channel_U36CH_U31_S3 1 2 3 4  
S_U36CH_U31_S3         3 4 1 2 _U36CH_U31_S3
RS_U36CH_U31_S3         1 2 1G
.MODEL         _U36CH_U31_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U31_S3
*$
.subckt Channel_U36CH_U31_S4 1 2 3 4  
S_U36CH_U31_S4         3 4 1 2 _U36CH_U31_S4
RS_U36CH_U31_S4         1 2 1G
.MODEL         _U36CH_U31_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U31_S4
*$
.subckt Channel_U36CH_U31_H1 1 2 3 4  
H_U36CH_U31_H1         3 4 VH_U36CH_U31_H1 1
VH_U36CH_U31_H1         1 2 0V
.ends Channel_U36CH_U31_H1
*$
.subckt Channel_U36CH_U20_S3 1 2 3 4  
S_U36CH_U20_S3         3 4 1 2 _U36CH_U20_S3
RS_U36CH_U20_S3         1 2 1G
.MODEL         _U36CH_U20_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U20_S3
*$
.subckt Channel_U36CH_U20_S4 1 2 3 4  
S_U36CH_U20_S4         3 4 1 2 _U36CH_U20_S4
RS_U36CH_U20_S4         1 2 1G
.MODEL         _U36CH_U20_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U20_S4
*$
.subckt Channel_U36CH_U20_H1 1 2 3 4  
H_U36CH_U20_H1         3 4 VH_U36CH_U20_H1 1
VH_U36CH_U20_H1         1 2 0V
.ends Channel_U36CH_U20_H1
*$
.subckt Channel_U36CH_U36_S3 1 2 3 4  
S_U36CH_U36_S3         3 4 1 2 _U36CH_U36_S3
RS_U36CH_U36_S3         1 2 1G
.MODEL         _U36CH_U36_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U36_S3
*$
.subckt Channel_U36CH_U36_S4 1 2 3 4  
S_U36CH_U36_S4         3 4 1 2 _U36CH_U36_S4
RS_U36CH_U36_S4         1 2 1G
.MODEL         _U36CH_U36_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U36_S4
*$
.subckt Channel_U36CH_U36_H1 1 2 3 4  
H_U36CH_U36_H1         3 4 VH_U36CH_U36_H1 1
VH_U36CH_U36_H1         1 2 0V
.ends Channel_U36CH_U36_H1
*$
.subckt Channel_U36CH_U15_S3 1 2 3 4  
S_U36CH_U15_S3         3 4 1 2 _U36CH_U15_S3
RS_U36CH_U15_S3         1 2 1G
.MODEL         _U36CH_U15_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U15_S3
*$
.subckt Channel_U36CH_U15_S4 1 2 3 4  
S_U36CH_U15_S4         3 4 1 2 _U36CH_U15_S4
RS_U36CH_U15_S4         1 2 1G
.MODEL         _U36CH_U15_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U15_S4
*$
.subckt Channel_U36CH_U15_H1 1 2 3 4  
H_U36CH_U15_H1         3 4 VH_U36CH_U15_H1 1
VH_U36CH_U15_H1         1 2 0V
.ends Channel_U36CH_U15_H1
*$
.subckt Channel_U36CH_U12_S3 1 2 3 4  
S_U36CH_U12_S3         3 4 1 2 _U36CH_U12_S3
RS_U36CH_U12_S3         1 2 1G
.MODEL         _U36CH_U12_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U12_S3
*$
.subckt Channel_U36CH_U12_S4 1 2 3 4  
S_U36CH_U12_S4         3 4 1 2 _U36CH_U12_S4
RS_U36CH_U12_S4         1 2 1G
.MODEL         _U36CH_U12_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U12_S4
*$
.subckt Channel_U36CH_U12_H1 1 2 3 4  
H_U36CH_U12_H1         3 4 VH_U36CH_U12_H1 1
VH_U36CH_U12_H1         1 2 0V
.ends Channel_U36CH_U12_H1
*$
.subckt Channel_U36CH_U27_S3 1 2 3 4  
S_U36CH_U27_S3         3 4 1 2 _U36CH_U27_S3
RS_U36CH_U27_S3         1 2 1G
.MODEL         _U36CH_U27_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U27_S3
*$
.subckt Channel_U36CH_U27_S4 1 2 3 4  
S_U36CH_U27_S4         3 4 1 2 _U36CH_U27_S4
RS_U36CH_U27_S4         1 2 1G
.MODEL         _U36CH_U27_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U27_S4
*$
.subckt Channel_U36CH_U27_H1 1 2 3 4  
H_U36CH_U27_H1         3 4 VH_U36CH_U27_H1 1
VH_U36CH_U27_H1         1 2 0V
.ends Channel_U36CH_U27_H1
*$
.subckt Channel_U36CH_U7_S3 1 2 3 4  
S_U36CH_U7_S3         3 4 1 2 _U36CH_U7_S3
RS_U36CH_U7_S3         1 2 1G
.MODEL         _U36CH_U7_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U7_S3
*$
.subckt Channel_U36CH_U7_S4 1 2 3 4  
S_U36CH_U7_S4         3 4 1 2 _U36CH_U7_S4
RS_U36CH_U7_S4         1 2 1G
.MODEL         _U36CH_U7_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U7_S4
*$
.subckt Channel_U36CH_U7_H1 1 2 3 4  
H_U36CH_U7_H1         3 4 VH_U36CH_U7_H1 1
VH_U36CH_U7_H1         1 2 0V
.ends Channel_U36CH_U7_H1
*$
.subckt Channel_U36CH_U32_S3 1 2 3 4  
S_U36CH_U32_S3         3 4 1 2 _U36CH_U32_S3
RS_U36CH_U32_S3         1 2 1G
.MODEL         _U36CH_U32_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U32_S3
*$
.subckt Channel_U36CH_U32_S4 1 2 3 4  
S_U36CH_U32_S4         3 4 1 2 _U36CH_U32_S4
RS_U36CH_U32_S4         1 2 1G
.MODEL         _U36CH_U32_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U32_S4
*$
.subckt Channel_U36CH_U32_H1 1 2 3 4  
H_U36CH_U32_H1         3 4 VH_U36CH_U32_H1 1
VH_U36CH_U32_H1         1 2 0V
.ends Channel_U36CH_U32_H1
*$
.subckt Channel_U36CH_U21_S3 1 2 3 4  
S_U36CH_U21_S3         3 4 1 2 _U36CH_U21_S3
RS_U36CH_U21_S3         1 2 1G
.MODEL         _U36CH_U21_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U21_S3
*$
.subckt Channel_U36CH_U21_S4 1 2 3 4  
S_U36CH_U21_S4         3 4 1 2 _U36CH_U21_S4
RS_U36CH_U21_S4         1 2 1G
.MODEL         _U36CH_U21_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U21_S4
*$
.subckt Channel_U36CH_U21_H1 1 2 3 4  
H_U36CH_U21_H1         3 4 VH_U36CH_U21_H1 1
VH_U36CH_U21_H1         1 2 0V
.ends Channel_U36CH_U21_H1
*$
.subckt Channel_U36CH_U16_S3 1 2 3 4  
S_U36CH_U16_S3         3 4 1 2 _U36CH_U16_S3
RS_U36CH_U16_S3         1 2 1G
.MODEL         _U36CH_U16_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U16_S3
*$
.subckt Channel_U36CH_U16_S4 1 2 3 4  
S_U36CH_U16_S4         3 4 1 2 _U36CH_U16_S4
RS_U36CH_U16_S4         1 2 1G
.MODEL         _U36CH_U16_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U16_S4
*$
.subckt Channel_U36CH_U16_H1 1 2 3 4  
H_U36CH_U16_H1         3 4 VH_U36CH_U16_H1 1
VH_U36CH_U16_H1         1 2 0V
.ends Channel_U36CH_U16_H1
*$
.subckt Channel_U36CH_U8_S3 1 2 3 4  
S_U36CH_U8_S3         3 4 1 2 _U36CH_U8_S3
RS_U36CH_U8_S3         1 2 1G
.MODEL         _U36CH_U8_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U8_S3
*$
.subckt Channel_U36CH_U8_S4 1 2 3 4  
S_U36CH_U8_S4         3 4 1 2 _U36CH_U8_S4
RS_U36CH_U8_S4         1 2 1G
.MODEL         _U36CH_U8_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U8_S4
*$
.subckt Channel_U36CH_U8_H1 1 2 3 4  
H_U36CH_U8_H1         3 4 VH_U36CH_U8_H1 1
VH_U36CH_U8_H1         1 2 0V
.ends Channel_U36CH_U8_H1
*$
.subckt Channel_U36CH_U3_S3 1 2 3 4  
S_U36CH_U3_S3         3 4 1 2 _U36CH_U3_S3
RS_U36CH_U3_S3         1 2 1G
.MODEL         _U36CH_U3_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U3_S3
*$
.subckt Channel_U36CH_U3_S4 1 2 3 4  
S_U36CH_U3_S4         3 4 1 2 _U36CH_U3_S4
RS_U36CH_U3_S4         1 2 1G
.MODEL         _U36CH_U3_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U3_S4
*$
.subckt Channel_U36CH_U3_H1 1 2 3 4  
H_U36CH_U3_H1         3 4 VH_U36CH_U3_H1 1
VH_U36CH_U3_H1         1 2 0V
.ends Channel_U36CH_U3_H1
*$
.subckt Channel_U36CH_U28_S3 1 2 3 4  
S_U36CH_U28_S3         3 4 1 2 _U36CH_U28_S3
RS_U36CH_U28_S3         1 2 1G
.MODEL         _U36CH_U28_S3 VSWITCH Roff=1e9 Ron=12 Voff=0.1V Von=0.9V
.ends Channel_U36CH_U28_S3
*$
.subckt Channel_U36CH_U28_S4 1 2 3 4  
S_U36CH_U28_S4         3 4 1 2 _U36CH_U28_S4
RS_U36CH_U28_S4         1 2 1G
.MODEL         _U36CH_U28_S4 VSWITCH Roff=2 Ron=1m Voff=0.9V Von=0.1V
.ends Channel_U36CH_U28_S4
*$
.subckt Channel_U36CH_U28_H1 1 2 3 4  
H_U36CH_U28_H1         3 4 VH_U36CH_U28_H1 1
VH_U36CH_U28_H1         1 2 0V
.ends Channel_U36CH_U28_H1
*$
.subckt IREF_W_Faults_UIREF_H1 1 2 3 4  
H_UIREF_H1         3 4 VH_UIREF_H1 1
VH_UIREF_H1         1 2 0V
.ends IREF_W_Faults_UIREF_H1
*$
.SUBCKT LED_LW_G6SP 1 2
dpwc1 1 2 LED_PWC1
.model LED_PWC1 D(Is=3.8056e-10 Rs=1.0 N=4.13)
.ends LED_LW_G6SP
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	 
E_ABM Yint 0 VALUE {IF (V(INP) >= 
+ V(INM), {VDD},{VSS})} 
R1 Yint Y 1 
C1 Y 0 100p 
.ENDS COMP_BASIC_GEN 
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT ONE_SHOT IN OUT  PARAMS: T=100
S_S1 MEAS 0 RESET2 0 S1
E_ABM1 CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0) }
R_R2 RESET2 RESET 0.1 
E_ABM3 OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0) }
R_R1 MEAS CH {T} 
C_C2 0 RESET2 1.4427n 
C_C1 0 MEAS 1.4427n 
E_ABM2 RESET 0 VALUE { if(V(CH)<0.5,1,0) }
.MODEL S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-05
+ tt=1e-011
+ rs=0
+ n=0.001
.ends d_d1
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2) >= V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 50p
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1p 
Cdummy2 QB 0 1p 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.subckt zx 1 2 3 4 5
eout   4 6 poly(2) (1,2) (3,0) 0 0 0 0 1
fcopy  0 3 vsense 1
rin    1 2 1G
vsense 6 5 0
.ends zx
*$
.SUBCKT ETABLE_8_to_12bit IN+ IN- OUT+ OUT-
E_E1 OUT+ OUT- TABLE {V(IN+, IN-)}= (
+(0,0)
+(66,66)
+(67,68)
+(68,69)
+(69,71)
+(70,73)
+(71,74)
+(72,76)
+(73,77)
+(74,79)
+(75,81)
+(76,83)
+(77,84)
+(78,86)
+(79,88)
+(80,90)
+(81,92)
+(82,94)
+(83,96)
+(84,98)
+(85,100)
+(86,103)
+(87,105)
+(88,107)
+(89,110)
+(90,112)
+(91,114)
+(92,117)
+(93,120)
+(94,122)
+(95,125)
+(96,128)
+(97,131)
+(98,133)
+(99,136)
+(100,139)
+(101,142)
+(102,146)
+(103,149)
+(104,152)
+(105,155)
+(106,159)
+(107,162)
+(108,166)
+(109,169)
+(110,173)
+(111,177)
+(112,181)
+(113,185)
+(114,189)
+(115,193)
+(116,197)
+(117,201)
+(118,206)
+(119,210)
+(120,215)
+(121,220)
+(122,225)
+(123,229)
+(124,235)
+(125,240)
+(126,245)
+(127,250)
+(128,259)
+(129,264)
+(130,270)
+(131,276)
+(132,282)
+(133,288)
+(134,295)
+(135,301)
+(136,308)
+(137,314)
+(138,321)
+(139,328)
+(140,336)
+(141,343)
+(142,350)
+(143,358)
+(144,366)
+(145,374)
+(146,382)
+(147,391)
+(148,399)
+(149,408)
+(150,417)
+(151,426)
+(152,435)
+(153,445)
+(154,454)
+(155,464)
+(156,475)
+(157,485)
+(158,496)
+(159,506)
+(160,518)
+(161,528)
+(162,540)
+(163,552)
+(164,564)
+(165,576)
+(166,590)
+(167,602)
+(168,616)
+(169,628)
+(170,642)
+(171,656)
+(172,672)
+(173,686)
+(174,700)
+(175,716)
+(176,732)
+(177,748)
+(178,764)
+(179,782)
+(180,798)
+(181,816)
+(182,834)
+(183,852)
+(184,870)
+(185,890)
+(186,908)
+(187,928)
+(188,950)
+(189,970)
+(190,992)
+(191,1012)
+(192,1036)
+(193,1056)
+(194,1080)
+(195,1104)
+(196,1128)
+(197,1152)
+(198,1180)
+(199,1204)
+(200,1232)
+(201,1256)
+(202,1284)
+(203,1312)
+(204,1344)
+(205,1372)
+(206,1400)
+(207,1432)
+(208,1464)
+(209,1496)
+(210,1528)
+(211,1564)
+(212,1596)
+(213,1632)
+(214,1668)
+(215,1704)
+(216,1740)
+(217,1780)
+(218,1816)
+(219,1856)
+(220,1900)
+(221,1940)
+(222,1984)
+(223,2024)
+(224,2072)
+(225,2112)
+(226,2160)
+(227,2208)
+(228,2256)
+(229,2304)
+(230,2360)
+(231,2408)
+(232,2464)
+(233,2512)
+(234,2568)
+(235,2624)
+(236,2688)
+(237,2744)
+(238,2800)
+(239,2864)
+(240,2928)
+(241,2992)
+(242,3056)
+(243,3128)
+(244,3192)
+(245,3264)
+(246,3336)
+(247,3408)
+(248,3480)
+(249,3560)
+(250,3632)
+(251,3712)
+(252,3800)
+(253,3880)
+(254,3968)
+(255,4095)
+)
.ENDS ETABLE_8_to_12bit
*$