# ğŸ”§ VLSI LAB â€“ Digital Alarm Clock (Vivado)

This repository contains the Verilog code and lab documentation for a **Digital Alarm Clock** project implemented using **Xilinx Vivado**.  
It is part of the VLSI Design Lab work for **ECE students**.

---

## ğŸ“ Project Overview

- **Title:** Digital Alarm Clock using Verilog
- **Tool Used:** Vivado Design Suite
- **Language:** Verilog HDL
- **Branch:** Electronics and Communication Engineering (ECE)

---

## ğŸ“„ Contents

- âœ… `2201063_VLSi.pdf` â€“ Complete Lab Report  
- âœ… Verilog HDL Source Code  
- âœ… Simulation and Timing Diagrams  
- âœ… Project Screenshots  
- âœ… GitHub Setup Instructions

---

## ğŸ› ï¸ How It Works

The alarm clock module consists of:
- 24-hour counter (Hours, Minutes, Seconds)
- Alarm match functionality
- Reset, Set, and Enable buttons
- Clock signal input
- Output LED/Buzzer simulation

---

## ğŸ“¸ Preview

![Vivado Design Screenshot](https://github.com/yourusername/VLSI-LAB/assets/vivado-screenshot.png) <!-- Replace with actual image URL if added -->

---

## ğŸš€ How to Run

1. Open **Vivado**
2. Create new project â†’ Add Verilog source files
3. Run behavioral simulation
4. View output and waveform

---

## ğŸ“š License

This project is for academic use only under MIT License.

---

## ğŸ‘¨â€ğŸ“ Author

- Name: **[DEVKATEVIJAY]**
- College: **[IIITG]**
- Roll No: `2201063`

