vendor_name = ModelSim
source_file = 1, C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_A/PARTE_A.vhd
source_file = 1, C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_A/Waveform.vwf
source_file = 1, C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_A/PARTE_A_TESTBENCH.vhd
source_file = 1, C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_A/Block1.bdf
source_file = 1, C:/Users/Sorteito/Desktop/Lab_FPGA/PARTE_A/db/PARTE_A.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Block1
instance = comp, \LED~output\, LED~output, Block1, 1
instance = comp, \SW3~input\, SW3~input, Block1, 1
instance = comp, \SW1~input\, SW1~input, Block1, 1
instance = comp, \SW2~input\, SW2~input, Block1, 1
