# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
XDG_VTNR=2
VNCDESKTOP=cleopatra.nevis.columbia.edu:95 (akshaymalige)
_RDI_DONT_SET_XILINX_AS_PATH=True
SSH_AGENT_PID=7079
XDG_SESSION_ID=3
HOSTNAME=cleopatra.nevis.columbia.edu
IMSETTINGS_INTEGRATE_DESKTOP=yes
GIO_LAUNCHED_DESKTOP_FILE_PID=12003
XILINX_DSP=
TERM=xterm-256color
VTE_VERSION=5204
XDG_MENU_PREFIX=gnome-
SHELL=/bin/bash
HISTSIZE=1000
QT_QPA_PLATFORM_PLUGIN_PATH=/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/.python/lib/python3.10/site-packages/cv2/qt/plugins
CONDA_SHLVL=2
MYVIVADO=
LD_PRELOAD=/usr/lib64/faketime/libfaketime.so.1
GJS_DEBUG_OUTPUT=stderr
CONDA_PROMPT_MODIFIER=(demo_am_new) 
WINDOWID=35651587
RDI_TPS_ROOT=/scratch/xilinx_jsc2268/Vivado/2020.1/tps/lnx64
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
GJS_DEBUG_TOPICS=JS ERROR;JS LOG
SYNTH_COMMON=/scratch/xilinx_jsc2268/Vitis/2020.1/scripts/rt/data
RDI_JAVA_VERSION=9.0.4
RT_TCL_PATH=/scratch/xilinx_jsc2268/Vitis/2020.1/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/scratch/xilinx_jsc2268/Vitis/2020.1/bin
IMSETTINGS_MODULE=none
QT_GRAPHICSSYSTEM_CHECKED=1
RDI_OPT_EXT=.o
USER=akshaymalige
LD_LIBRARY_PATH=/scratch/xilinx_jsc2268/Vitis/2020.1/lib/lnx64.o/Default:/scratch/xilinx_jsc2268/Vitis/2020.1/lib/lnx64.o:/scratch/xilinx_jsc2268/Vitis/2020.1/tps/lnx64/jre9.0.4/lib/:/scratch/xilinx_jsc2268/Vitis/2020.1/tps/lnx64/jre9.0.4/lib//server:/scratch/xilinx_jsc2268/Vitis/2020.1/lib/lnx64.o/Default:/scratch/xilinx_jsc2268/Vitis/2020.1/lib/lnx64.o:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/.python/lib/python3.10/site-packages/cv2/../../lib64:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/.python/lib/python3.10/site-packages/cv2/../../lib64:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/scratch/xilinx_jsc2268/Vitis/2020.1/bin/../lnx64/tools/dot/lib
CONDA_EXE=/usr/bin/conda
RDI_PATCHROOT=
TCL_LIBRARY=/scratch/xilinx_jsc2268/Vitis/2020.1/tps/tcl/tcl8.5
SSH_AUTH_SOCK=/run/user/1018/keyring/ssh
RDI_PLATFORM=lnx64
SESSION_MANAGER=local/unix:@/tmp/.ICE-unix/8505,unix/unix:/tmp/.ICE-unix/8505
USERNAME=akshaymalige
VIRTUAL_ENV=/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/.python
RDI_BUILD=yes
GIO_LAUNCHED_DESKTOP_FILE=/usr/share/applications/xfce4-terminal.desktop
RT_LIBPATH=/scratch/xilinx_jsc2268/Vitis/2020.1/scripts/rt/data
_CE_CONDA=
RDI_LIBDIR=/scratch/xilinx_jsc2268/Vitis/2020.1/lib/lnx64.o/Default:/scratch/xilinx_jsc2268/Vitis/2020.1/lib/lnx64.o
CONDA_PREFIX_1=/usr
GNOME_SHELL_SESSION_MODE=classic
MAIL=/var/spool/mail/akshaymalige
DESKTOP_SESSION=gnome-classic
PATH=/scratch/xilinx_jsc2268/Vivado/2020.1/tps/lnx64/binutils-2.26/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/scratch/xilinx_jsc2268/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin:/scratch/xilinx_jsc2268/Vivado/2020.1/gnu/microblaze/lin/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/tps/lnx64/jre9.0.4/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/gnu/microblaze/lin/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/gnu/arm/lin/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/gnu/aarch64/lin/aarch64-linux/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/gnu/aarch64/lin/aarch64-none/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/tps/lnx64/cmake-3.3.2/bin:/scratch/xilinx_jsc2268/Vitis/2020.1/cardano/bin:/scratch/xilinx_jsc2268/Vivado/2020.1/bin:/scratch/xilinx_jsc2268/DocNav:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/.python/bin:/opt/xilinx/xrt/bin:/scratch/am_vitis/Vitis_HLS/2023.1/bin:/scratch/am_vitis/Model_Composer/2023.1/bin:/scratch/am_vitis/Vitis/2023.1/bin:/scratch/am_vitis/Vitis/2023.1/gnu/microblaze/lin/bin:/scratch/am_vitis/Vitis/2023.1/gnu/arm/lin/bin:/scratch/am_vitis/Vitis/2023.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/scratch/am_vitis/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/scratch/am_vitis/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/scratch/am_vitis/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin:/scratch/am_vitis/Vitis/2023.1/gnu/aarch64/lin/aarch64-none/bin:/scratch/am_vitis/Vitis/2023.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/scratch/am_vitis/Vitis/2023.1/tps/lnx64/cmake-3.3.2/bin:/scratch/am_vitis/Vitis/2023.1/aietools/bin:/scratch/am_vitis/Vivado/2023.1/bin:/scratch/am_vitis/DocNav:/mnt/storage1/akshaymalige/.conda/envs/demo_am_new/bin:/usr/lib64/qt-3.3/bin:/usr/condabin:/usr/local/bin:/usr/local/sbin:/usr/bin:/usr/sbin:/bin:/sbin:/var/lib/snapd/snap/bin
XILINX_VITIS=/scratch/xilinx_jsc2268/Vitis/2020.1
QT_IM_MODULE=ibus
TPU_ML_PLATFORM=Tensorflow
CONDA_PREFIX=/mnt/storage1/akshaymalige/.conda/envs/demo_am_new
XDG_SESSION_TYPE=x11
PWD=/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
XMODIFIERS=@im=ibus
CUDA_VISIBLE_DEVICES=-1
LANG=en_US.UTF-8
GDM_LANG=en_US.UTF-8
HDI_APPROOT=/scratch/xilinx_jsc2268/Vitis/2020.1
KDEDIRS=/usr
QT_QPA_FONTDIR=/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/.python/lib/python3.10/site-packages/cv2/qt/fonts
XILINX_HLS=/scratch/am_vitis/Vitis_HLS/2023.1
XILINX_VIVADO=/scratch/xilinx_jsc2268/Vivado/2020.1
GDMSESSION=gnome-classic
XILINX_SDK=/scratch/xilinx_jsc2268/Vitis/2020.1
_CE_M=
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
HISTCONTROL=ignoredups
ISL_IOSTREAMS_RSA=/scratch/xilinx_jsc2268/Vitis/2020.1/tps/isl
SHLVL=9
HOME=/mnt/storage1/akshaymalige
XDG_SEAT=seat0
RDI_BASEROOT=/scratch/xilinx_jsc2268/Vitis
RDI_APPROOT=/scratch/xilinx_jsc2268/Vitis/2020.1
FAKETIME=-100357240
CONDA_PYTHON_EXE=/usr/bin/python3
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python
XDG_SESSION_DESKTOP=gnome-classic
LOGNAME=akshaymalige
RDI_JAVA_PLATFORM=
FAKETIME_SHARED=/faketime_sem_51036 /faketime_shm_51036
QTLIB=/usr/lib64/qt-3.3/lib
DBUS_SESSION_BUS_ADDRESS=unix:abstract=/tmp/dbus-7VA6UcT4LD,guid=ff26ab1907b0125884802a31652811e8
XDG_DATA_DIRS=/mnt/storage1/akshaymalige/.local/share/flatpak/exports/share/:/var/lib/flatpak/exports/share/:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
RDI_BINROOT=/scratch/xilinx_jsc2268/Vitis/2020.1/bin
CONDA_DEFAULT_ENV=demo_am_new
LESSOPEN=||/usr/bin/lesspipe.sh %s
WINDOWPATH=1:2
TF2_BEHAVIOR=1
RDI_PROG=/scratch/xilinx_jsc2268/Vitis/2020.1/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1018
DISPLAY=:95
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/scratch/xilinx_jsc2268/Vitis/2020.1
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
XDG_CURRENT_DESKTOP=GNOME-Classic:GNOME
HDIPRELDPATH=/scratch/xilinx_jsc2268/Vitis/2020.1/lib/lnx64.o/Default:/scratch/xilinx_jsc2268/Vitis/2020.1/lib/lnx64.o:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/.python/lib/python3.10/site-packages/cv2/../../lib64:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/.python/lib/python3.10/site-packages/cv2/../../lib64:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/scratch/xilinx_jsc2268/Vitis/2020.1/bin/../lnx64/tools/dot/lib
VIRTUAL_ENV_PROMPT=(.python) 
RDI_INSTALLVER=2020.1
RDI_DATADIR=/scratch/xilinx_jsc2268/Vitis/2020.1/data
XAUTHORITY=/run/gdm/auth-for-akshaymalige-SC5tHx/database
COLORTERM=truecolor
RDI_INSTALLROOT=/scratch/xilinx_jsc2268
_=/scratch/xilinx_jsc2268/Vitis/2020.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=40234
XILINX_CD_SESSION=7c20d47d-a0a3-4f3a-890d-c6f460d768d7
XILINX_RS_PORT=35044
XILINX_RS_SESSION=ad0bcd28-7d5a-466e-a60a-8f002bbf49aa


V++ command line:
------------------------------------------
/scratch/xilinx_jsc2268/Vitis/2020.1/bin/unwrapped/lnx64.o/v++ -t hw --platform xilinx_u250_xdma_201830_2 --link ../xo_files/myproject_kernel.xo -omyproject_kernel.xclbin --user_ip_repo_paths /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/myproject_prj/solution1/impl/ip 

FINAL PROGRAM OPTIONS
--input_files ../xo_files/myproject_kernel.xo
--link
--optimize 0
--output myproject_kernel.xclbin
--platform xilinx_u250_xdma_201830_2
--report_level 0
--target hw
--user_ip_repo_paths /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/myproject_prj/solution1/impl/ip

PARSED COMMAND LINE OPTIONS
-t hw 
--platform xilinx_u250_xdma_201830_2 
--link 
../xo_files/myproject_kernel.xo 
-omyproject_kernel.xclbin 
--user_ip_repo_paths /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/myproject_prj/solution1/impl/ip 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 08 Aug 2020 08:25:13
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 08 Aug 2020 08:25:13
output: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel.xml
------------------------------------------
step: running system_link
timestamp: 08 Aug 2020 08:25:13
cmd: /scratch/xilinx_jsc2268/Vitis/2020.1/bin/system_link --xo /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xo_files/myproject_kernel.xo --xpfm /opt/xilinx/platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm --target hw --output_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int --temp_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 08 Aug 2020 08:25:31
cmd: /scratch/xilinx_jsc2268/Vitis/2020.1/bin/cf2sw -sdsl /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/sdsl.dat -rtd /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/cf2sw.rtd -xclbin /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/xclbin_orig.xml -o /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 08 Aug 2020 08:25:33
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 08 Aug 2020 08:25:35
cmd: /scratch/xilinx_jsc2268/Vitis/2020.1/bin/vpl -t hw -f xilinx_u250_xdma_201830_2 --remote_ip_cache /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/.ipcache --user_ip_repo_paths /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/myproject_prj/solution1/impl/ip --output_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int --log_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/logs/link --report_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/reports/link --config /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/vplConfig.ini -k /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link --no-info --iprepo /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0 --messageDb /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/run_link/vpl.pb /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/dr.bd.tcl
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files
misc=BinaryName=myproject_kernel
[connectivity]
nk=krnl_rtl:1:krnl_rtl_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=myproject_kernel
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files
--config /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/vplConfig.ini
--connectivity.nk krnl_rtl:1:krnl_rtl_1
--input_file /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/dr.bd.tcl
--iprepo /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0
--kernels /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/kernel_info.dat
--log_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/logs/link
--messageDb /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/run_link/vpl.pb
--no-info
--output_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int
--platform xilinx_u250_xdma_201830_2
--remote_ip_cache /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/.ipcache
--report_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/reports/link
--target hw
--temp_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link
--user_ip_repo_paths /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/myproject_prj/solution1/impl/ip
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u250_xdma_201830_2 
--remote_ip_cache /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/.ipcache 
--user_ip_repo_paths /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/myproject_prj/solution1/impl/ip 
--output_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int 
--log_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/logs/link 
--report_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/reports/link 
--config /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/vplConfig.ini 
-k /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link 
--no-info 
--iprepo /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0 
--messageDb /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/run_link/vpl.pb 
/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files 
advanced.misc BinaryName=myproject_kernel 
connectivity.nk krnl_rtl:1:krnl_rtl_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 08 Aug 2020 08:25:57
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 08 August 2020 08:26:11
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 08 August 2020 08:26:11
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:333
   timestamp: 08 August 2020 08:26:11
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:503
   timestamp: 08 August 2020 08:26:11
   -----------------------
   VPL internal step: create_project -part xcu250-figd2104-2L-e -force prj prj
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:566
   timestamp: 08 August 2020 08:26:11
   -----------------------
   VPL internal step: add_files .local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked.dcp
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:599
   timestamp: 08 August 2020 08:26:14
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module pfm_dynamic
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:605
   timestamp: 08 August 2020 08:26:14
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top pfm_dynamic
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:607
   timestamp: 08 August 2020 08:26:14
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list pfm_top_i/dynamic_region:my_rm]
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:618
   timestamp: 08 August 2020 08:26:14
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1349
   timestamp: 08 August 2020 08:26:14
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/.ipcache
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1359
   timestamp: 08 August 2020 08:26:26
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/pfm_dynamic.bd -of_objects my_rm
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1071
   timestamp: 08 August 2020 08:26:26
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
   File: vpl.tcl:190
   timestamp: 08 August 2020 08:26:55
   -----------------------
   VPL internal step: report locked IPs
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1935
   timestamp: 08 August 2020 08:28:09
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:218
   timestamp: 08 August 2020 08:28:09
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:226
   timestamp: 08 August 2020 08:28:10
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc -fileset [current_fileset -constrset]
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1575
   timestamp: 08 August 2020 08:28:10
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:276
   timestamp: 08 August 2020 08:28:10
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:288
   timestamp: 08 August 2020 08:28:10
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1162
   timestamp: 08 August 2020 08:28:10
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:298
   timestamp: 08 August 2020 08:28:10
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:302
   timestamp: 08 August 2020 08:28:10
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files pfm_dynamic.bd]
   File: vpl.tcl:327
   timestamp: 08 August 2020 08:28:10
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1224
   timestamp: 08 August 2020 08:31:21
   -----------------------
   VPL internal step: writing user synth clock constraints in output/pfm_dynamic_ooc_copy.xdc
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1402
   timestamp: 08 August 2020 08:31:30
   -----------------------
   VPL internal step: add_files output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1406
   timestamp: 08 August 2020 08:31:30
   -----------------------
   VPL internal step: read_xdc output/dont_partition.xdc
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2988
   timestamp: 08 August 2020 08:31:30
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2456
   timestamp: 08 August 2020 08:31:30
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:362
   timestamp: 08 August 2020 08:31:30
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 08 August 2020 08:31:30
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 08 August 2020 08:31:30
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:374
   timestamp: 08 August 2020 08:31:30
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:417
   timestamp: 08 August 2020 08:31:36
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:465
   timestamp: 08 August 2020 08:31:36
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:3703
   timestamp: 08 August 2020 08:57:18
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1749
   timestamp: 08 August 2020 08:57:18
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_logic_reset_op_0_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_memory_subsystem_0_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_0_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_mi_1_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_si_0_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_data_1_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_2_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_mi_2_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_user_slrcrossing_si_1_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_data_2_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_gpio_null_3_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_data_3_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_krnl_rtl_1_0_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_8_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run bd_d216_vip_S04_AXI_0_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_9_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_9_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_21_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_22_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_10_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_10_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_23_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_24_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run bd_d216_interconnect_DDR4_MEM00_0_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_18_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_m00_regslice_7_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_8_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_m01_regslice_7_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: launched run pfm_dynamic_s00_regslice_19_synth_1
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1772
   timestamp: 08 August 2020 08:57:19
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream   
   File: vpl.tcl:533
   timestamp: 08 August 2020 08:57:19
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:688
   timestamp: 08 August 2020 11:39:55
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:802
   timestamp: 08 August 2020 11:39:56
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 08 Aug 2020 11:39:58
cmd: /scratch/xilinx_jsc2268/Vitis/2020.1/bin/rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 08 Aug 2020 11:39:58
cmd: cf2sw -a /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/address_map.xml -sdsl /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/sdsl.dat -xclbin /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/xclbin_orig.xml -rtd /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel.rtd -o /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 08 Aug 2020 11:40:00
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 08 Aug 2020 11:40:00
cmd: /scratch/xilinx_jsc2268/Vitis/2020.1/bin/xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel.rtd --append-section :JSON:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/myproject_kernel.xml --add-section SYSTEM_METADATA:RAW:/mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/myproject_kernel.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 08 Aug 2020 11:40:00
cmd: /scratch/xilinx_jsc2268/Vitis/2020.1/bin/xclbinutil --quiet --force --info /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/myproject_kernel.xclbin.info --input /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/myproject_kernel.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 08 Aug 2020 11:40:01
cmd: /scratch/xilinx_jsc2268/Vivado/2020.1/tps/lnx64/binutils-2.26/bin
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 08 Aug 2020 11:40:01
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 08 Aug 2020 11:40:01
output: /mnt/storage1/akshaymalige/demo_new/rt_detect_le_events_dune-main/out/classifier_2d_s544_o2_i64_480_1_c32_64_1_q/le/hls4ml_prj_u250_custom_stream_axi_fused_fixed_1024_1024_12/xclbin_files/_x/reports/link/system_estimate_myproject_kernel.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 08 Aug 2020 11:40:01
