<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p256" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_256{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_256{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_256{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_256{left:189px;bottom:998px;letter-spacing:-0.17px;}
#t5_256{left:538px;bottom:998px;letter-spacing:-0.12px;}
#t6_256{left:538px;bottom:976px;letter-spacing:-0.11px;}
#t7_256{left:538px;bottom:959px;letter-spacing:-0.11px;}
#t8_256{left:538px;bottom:943px;letter-spacing:-0.11px;}
#t9_256{left:538px;bottom:921px;letter-spacing:-0.11px;}
#ta_256{left:538px;bottom:904px;letter-spacing:-0.1px;}
#tb_256{left:189px;bottom:880px;letter-spacing:-0.17px;}
#tc_256{left:538px;bottom:880px;letter-spacing:-0.12px;}
#td_256{left:538px;bottom:859px;letter-spacing:-0.11px;}
#te_256{left:538px;bottom:842px;letter-spacing:-0.11px;}
#tf_256{left:538px;bottom:825px;letter-spacing:-0.11px;}
#tg_256{left:538px;bottom:804px;letter-spacing:-0.11px;}
#th_256{left:538px;bottom:787px;letter-spacing:-0.1px;}
#ti_256{left:189px;bottom:762px;letter-spacing:-0.17px;}
#tj_256{left:538px;bottom:762px;letter-spacing:-0.12px;}
#tk_256{left:538px;bottom:741px;letter-spacing:-0.11px;}
#tl_256{left:538px;bottom:724px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tm_256{left:538px;bottom:703px;letter-spacing:-0.11px;}
#tn_256{left:538px;bottom:686px;letter-spacing:-0.1px;}
#to_256{left:189px;bottom:661px;letter-spacing:-0.17px;}
#tp_256{left:538px;bottom:661px;letter-spacing:-0.12px;}
#tq_256{left:538px;bottom:640px;letter-spacing:-0.11px;}
#tr_256{left:538px;bottom:623px;letter-spacing:-0.11px;}
#ts_256{left:538px;bottom:606px;letter-spacing:-0.11px;}
#tt_256{left:538px;bottom:585px;letter-spacing:-0.11px;}
#tu_256{left:538px;bottom:568px;letter-spacing:-0.1px;}
#tv_256{left:189px;bottom:544px;letter-spacing:-0.14px;}
#tw_256{left:538px;bottom:544px;letter-spacing:-0.14px;}
#tx_256{left:81px;bottom:519px;letter-spacing:-0.16px;}
#ty_256{left:138px;bottom:519px;letter-spacing:-0.17px;}
#tz_256{left:188px;bottom:519px;letter-spacing:-0.14px;}
#t10_256{left:445px;bottom:519px;letter-spacing:-0.12px;}
#t11_256{left:538px;bottom:519px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t12_256{left:538px;bottom:503px;letter-spacing:-0.12px;}
#t13_256{left:538px;bottom:481px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t14_256{left:189px;bottom:457px;}
#t15_256{left:538px;bottom:457px;letter-spacing:-0.13px;}
#t16_256{left:538px;bottom:435px;letter-spacing:-0.12px;}
#t17_256{left:538px;bottom:419px;letter-spacing:-0.12px;}
#t18_256{left:538px;bottom:402px;letter-spacing:-0.15px;}
#t19_256{left:189px;bottom:377px;}
#t1a_256{left:538px;bottom:377px;letter-spacing:-0.12px;}
#t1b_256{left:538px;bottom:356px;letter-spacing:-0.11px;}
#t1c_256{left:538px;bottom:339px;letter-spacing:-0.12px;}
#t1d_256{left:189px;bottom:315px;letter-spacing:-0.12px;}
#t1e_256{left:538px;bottom:315px;letter-spacing:-0.14px;}
#t1f_256{left:189px;bottom:290px;}
#t1g_256{left:538px;bottom:290px;letter-spacing:-0.12px;}
#t1h_256{left:538px;bottom:269px;letter-spacing:-0.12px;}
#t1i_256{left:538px;bottom:252px;letter-spacing:-0.11px;}
#t1j_256{left:538px;bottom:235px;letter-spacing:-0.11px;}
#t1k_256{left:189px;bottom:211px;}
#t1l_256{left:538px;bottom:211px;letter-spacing:-0.14px;}
#t1m_256{left:189px;bottom:186px;}
#t1n_256{left:538px;bottom:186px;letter-spacing:-0.11px;}
#t1o_256{left:538px;bottom:165px;letter-spacing:-0.12px;}
#t1p_256{left:538px;bottom:148px;letter-spacing:-0.11px;}
#t1q_256{left:538px;bottom:131px;letter-spacing:-0.11px;}
#t1r_256{left:538px;bottom:114px;letter-spacing:-0.12px;}
#t1s_256{left:90px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1t_256{left:176px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1u_256{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1v_256{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t1w_256{left:230px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1x_256{left:467px;bottom:1046px;letter-spacing:-0.14px;}
#t1y_256{left:647px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1z_256{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t20_256{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_256{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_256{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_256{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_256{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_256{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts256" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg256Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg256" style="-webkit-user-select: none;"><object width="935" height="1210" data="256/256.svg" type="image/svg+xml" id="pdf256" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_256" class="t s1_256">2-240 </span><span id="t2_256" class="t s1_256">Vol. 4 </span>
<span id="t3_256" class="t s2_256">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_256" class="t s3_256">26 </span><span id="t5_256" class="t s3_256">Package-Level PL1 Power Limiting Log </span>
<span id="t6_256" class="t s3_256">When set, indicates that the Package Level PL1 </span>
<span id="t7_256" class="t s3_256">Power Limiting Status bit has asserted since the log </span>
<span id="t8_256" class="t s3_256">bit was last cleared. </span>
<span id="t9_256" class="t s3_256">This log bit will remain set until cleared by software </span>
<span id="ta_256" class="t s3_256">writing 0. </span>
<span id="tb_256" class="t s3_256">27 </span><span id="tc_256" class="t s3_256">Package-Level PL2 Power Limiting Log </span>
<span id="td_256" class="t s3_256">When set, indicates that the Package Level PL2 </span>
<span id="te_256" class="t s3_256">Power Limiting Status bit has asserted since the log </span>
<span id="tf_256" class="t s3_256">bit was last cleared. </span>
<span id="tg_256" class="t s3_256">This log bit will remain set until cleared by software </span>
<span id="th_256" class="t s3_256">writing 0. </span>
<span id="ti_256" class="t s3_256">28 </span><span id="tj_256" class="t s3_256">Max Turbo Limit Log </span>
<span id="tk_256" class="t s3_256">When set, indicates that the Max Turbo Limit Status </span>
<span id="tl_256" class="t s3_256">bit has asserted since the log bit was last cleared. </span>
<span id="tm_256" class="t s3_256">This log bit will remain set until cleared by software </span>
<span id="tn_256" class="t s3_256">writing 0. </span>
<span id="to_256" class="t s3_256">29 </span><span id="tp_256" class="t s3_256">Turbo Transition Attenuation Log </span>
<span id="tq_256" class="t s3_256">When set, indicates that the Turbo Transition </span>
<span id="tr_256" class="t s3_256">Attenuation Status bit has asserted since the log bit </span>
<span id="ts_256" class="t s3_256">was last cleared. </span>
<span id="tt_256" class="t s3_256">This log bit will remain set until cleared by software </span>
<span id="tu_256" class="t s3_256">writing 0. </span>
<span id="tv_256" class="t s3_256">63:30 </span><span id="tw_256" class="t s3_256">Reserved </span>
<span id="tx_256" class="t s3_256">6B1H </span><span id="ty_256" class="t s3_256">1713 </span><span id="tz_256" class="t s3_256">MSR_RING_PERF_LIMIT_REASONS </span><span id="t10_256" class="t s3_256">Package </span><span id="t11_256" class="t s3_256">Indicator of Frequency Clipping in the Ring </span>
<span id="t12_256" class="t s3_256">Interconnect (R/W) </span>
<span id="t13_256" class="t s3_256">(Frequency refers to ring interconnect in the uncore.) </span>
<span id="t14_256" class="t s3_256">0 </span><span id="t15_256" class="t s3_256">PROCHOT Status (R0) </span>
<span id="t16_256" class="t s3_256">When set, frequency is reduced below the operating </span>
<span id="t17_256" class="t s3_256">system request due to assertion of external </span>
<span id="t18_256" class="t s3_256">PROCHOT. </span>
<span id="t19_256" class="t s3_256">1 </span><span id="t1a_256" class="t s3_256">Thermal Status (R0) </span>
<span id="t1b_256" class="t s3_256">When set, frequency is reduced below the operating </span>
<span id="t1c_256" class="t s3_256">system request due to a thermal event. </span>
<span id="t1d_256" class="t s3_256">5:2 </span><span id="t1e_256" class="t s3_256">Reserved </span>
<span id="t1f_256" class="t s3_256">6 </span><span id="t1g_256" class="t s3_256">VR Therm Alert Status (R0) </span>
<span id="t1h_256" class="t s3_256">When set, frequency is reduced below the operating </span>
<span id="t1i_256" class="t s3_256">system request due to a thermal alert from the </span>
<span id="t1j_256" class="t s3_256">Voltage Regulator. </span>
<span id="t1k_256" class="t s3_256">7 </span><span id="t1l_256" class="t s3_256">Reserved </span>
<span id="t1m_256" class="t s3_256">8 </span><span id="t1n_256" class="t s3_256">Electrical Design Point Status (R0) </span>
<span id="t1o_256" class="t s3_256">When set, frequency is reduced below the operating </span>
<span id="t1p_256" class="t s3_256">system request due to electrical design point </span>
<span id="t1q_256" class="t s3_256">constraints (e.g., maximum electrical current </span>
<span id="t1r_256" class="t s3_256">consumption). </span>
<span id="t1s_256" class="t s4_256">Table 2-30. </span><span id="t1t_256" class="t s4_256">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) (Contd.) </span>
<span id="t1u_256" class="t s5_256">Register </span>
<span id="t1v_256" class="t s5_256">Address </span><span id="t1w_256" class="t s5_256">Register Name / Bit Fields </span><span id="t1x_256" class="t s5_256">Scope </span><span id="t1y_256" class="t s5_256">Bit Description </span>
<span id="t1z_256" class="t s5_256">Hex </span><span id="t20_256" class="t s5_256">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
