# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU.srcs/sources_1/new/ALU.v" \
"../../../../CPU.srcs/sources_1/new/CTRL.v" \
"../../../../CPU.srcs/sources_1/new/CXK.v" \
"../../../../CPU.srcs/sources_1/new/Expander.v" \
"../../../../CPU.srcs/sources_1/new/MUX.v" \
"../../../../CPU.srcs/sources_1/new/PC.v" \
"../../../../CPU.srcs/sources_1/new/PCctrl.v" \
"../../../../CPU.srcs/sources_1/new/REG.v" \
"../../../../CPU.srcs/sources_1/new/led_block.v" \
"../../../../CPU.srcs/sources_1/new/seg_block.v" \
"../../../../CPU.srcs/sources_1/new/test.v" \
"../../../../CPU.srcs/sources_1/new/main.v" \
"../../../../CPU.srcs/sim_1/new/empty.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
