

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 12 14:24:57 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   19|   19|         4|          2|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      0|       0|     590|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     503|
|Register         |        -|      -|     147|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     147|    1093|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv2d_mac_muladdbkb_U1  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_879_p2                  |     *    |      0|  0|  41|           8|           8|
    |tmp_13_0_1_fu_707_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_0_2_fu_721_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_1_fu_766_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_2_fu_780_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_fu_735_p2             |     *    |      0|  0|  41|           8|           8|
    |tmp_13_2_fu_794_p2             |     *    |      0|  0|  41|           8|           8|
    |tmp_4_fu_693_p2                |     *    |      0|  0|  41|           8|           8|
    |i_1_fu_591_p2                  |     +    |      0|  0|  10|           2|           1|
    |indvar_flatten_next_fu_603_p2  |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_753_p2                  |     +    |      0|  0|  10|           2|           1|
    |res_d0                         |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_859_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_741_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_747_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp4_fu_867_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_863_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_820_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp_7_fu_848_p2                |     +    |      0|  0|  16|           5|           5|
    |tmp_8_2_mid2_v_fu_669_p2       |     +    |      0|  0|  12|           3|           2|
    |tmp_6_fu_839_p2                |     -    |      0|  0|  16|           5|           5|
    |ap_condition_142               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_160               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_329               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_624               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_628               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_633               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_637               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_641               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_646               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_651               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_656               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_597_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_609_p2             |   icmp   |      0|  0|   8|           2|           2|
    |j_mid2_fu_615_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp_8_1_mid2_fu_650_p3         |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_fu_623_p3             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    |tmp_7_1_mid1_fu_644_p2         |    xor   |      0|  0|   3|           2|           3|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 590|         222|         219|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |a_0_address0                                 |  15|          3|    3|          9|
    |a_1_address0                                 |  27|          5|    3|         15|
    |a_1_address1                                 |  15|          3|    3|          9|
    |a_2_address0                                 |  38|          7|    3|         21|
    |a_2_address1                                 |  21|          4|    3|         12|
    |a_3_address0                                 |  27|          5|    3|         15|
    |a_3_address1                                 |  15|          3|    3|          9|
    |a_4_address0                                 |  15|          3|    3|          9|
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                      |  15|          3|    1|          3|
    |ap_phi_mux_a_load_0_0_phi_phi_fu_462_p6      |  21|          4|    8|         32|
    |ap_phi_mux_a_load_0_1_phi_phi_fu_476_p6      |  21|          4|    8|         32|
    |ap_phi_mux_a_load_0_2_phi_phi_fu_490_p6      |  21|          4|    8|         32|
    |ap_phi_mux_a_load_1_0_phi_phi_fu_504_p6      |  21|          4|    8|         32|
    |ap_phi_mux_a_load_1_1_phi_phi_fu_518_p6      |  21|          4|    8|         32|
    |ap_phi_mux_a_load_1_2_phi_phi_fu_532_p6      |  21|          4|    8|         32|
    |ap_phi_mux_a_load_2_0_phi_phi_fu_546_p6      |  21|          4|    8|         32|
    |ap_phi_mux_i_phi_fu_441_p4                   |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_430_p4      |   9|          2|    4|          8|
    |ap_phi_mux_j_phi_fu_452_p4                   |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter1_a_load_2_1_phi_reg_557  |  21|          4|    8|         32|
    |ap_phi_reg_pp0_iter1_a_load_2_2_phi_reg_568  |  21|          4|    8|         32|
    |b_0_address0                                 |  15|          3|    2|          6|
    |b_1_address0                                 |  15|          3|    2|          6|
    |b_2_address0                                 |  15|          3|    2|          6|
    |i_reg_437                                    |   9|          2|    2|          4|
    |indvar_flatten_reg_426                       |   9|          2|    4|          8|
    |j_reg_448                                    |   9|          2|    2|          4|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 503|         98|  120|        445|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_a_load_2_1_phi_reg_557  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_2_2_phi_reg_568  |   8|   0|    8|          0|
    |b_1_load_2_reg_1112                          |   8|   0|    8|          0|
    |b_2_load_2_reg_1122                          |   8|   0|    8|          0|
    |exitcond_flatten_reg_933                     |   1|   0|    1|          0|
    |exitcond_flatten_reg_933_pp0_iter1_reg       |   1|   0|    1|          0|
    |i_reg_437                                    |   2|   0|    2|          0|
    |indvar_flatten_next_reg_937                  |   4|   0|    4|          0|
    |indvar_flatten_reg_426                       |   4|   0|    4|          0|
    |j_1_reg_1137                                 |   2|   0|    2|          0|
    |j_mid2_reg_942                               |   2|   0|    2|          0|
    |j_mid2_reg_942_pp0_iter1_reg                 |   2|   0|    2|          0|
    |j_reg_448                                    |   2|   0|    2|          0|
    |tmp2_reg_1127                                |  16|   0|   16|          0|
    |tmp3_reg_1132                                |  16|   0|   16|          0|
    |tmp6_reg_1152                                |  16|   0|   16|          0|
    |tmp_13_1_1_reg_1142                          |  16|   0|   16|          0|
    |tmp_13_1_2_reg_1147                          |  16|   0|   16|          0|
    |tmp_8_1_mid2_cast_reg_955                    |   2|   0|   64|         62|
    |tmp_8_2_mid2_reg_965                         |   3|   0|   64|         61|
    |tmp_mid2_reg_948                             |   2|   0|    2|          0|
    |tmp_mid2_reg_948_pp0_iter1_reg               |   2|   0|    2|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 147|   0|  270|        123|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    conv2d    | return value |
|a_0_address0  | out |    3|  ap_memory |      a_0     |     array    |
|a_0_ce0       | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q0        |  in |    8|  ap_memory |      a_0     |     array    |
|a_0_address1  | out |    3|  ap_memory |      a_0     |     array    |
|a_0_ce1       | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q1        |  in |    8|  ap_memory |      a_0     |     array    |
|a_1_address0  | out |    3|  ap_memory |      a_1     |     array    |
|a_1_ce0       | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q0        |  in |    8|  ap_memory |      a_1     |     array    |
|a_1_address1  | out |    3|  ap_memory |      a_1     |     array    |
|a_1_ce1       | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q1        |  in |    8|  ap_memory |      a_1     |     array    |
|a_2_address0  | out |    3|  ap_memory |      a_2     |     array    |
|a_2_ce0       | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q0        |  in |    8|  ap_memory |      a_2     |     array    |
|a_2_address1  | out |    3|  ap_memory |      a_2     |     array    |
|a_2_ce1       | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q1        |  in |    8|  ap_memory |      a_2     |     array    |
|a_3_address0  | out |    3|  ap_memory |      a_3     |     array    |
|a_3_ce0       | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q0        |  in |    8|  ap_memory |      a_3     |     array    |
|a_3_address1  | out |    3|  ap_memory |      a_3     |     array    |
|a_3_ce1       | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q1        |  in |    8|  ap_memory |      a_3     |     array    |
|a_4_address0  | out |    3|  ap_memory |      a_4     |     array    |
|a_4_ce0       | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q0        |  in |    8|  ap_memory |      a_4     |     array    |
|a_4_address1  | out |    3|  ap_memory |      a_4     |     array    |
|a_4_ce1       | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q1        |  in |    8|  ap_memory |      a_4     |     array    |
|b_0_address0  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce0       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0        |  in |    8|  ap_memory |      b_0     |     array    |
|b_0_address1  | out |    2|  ap_memory |      b_0     |     array    |
|b_0_ce1       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q1        |  in |    8|  ap_memory |      b_0     |     array    |
|b_1_address0  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce0       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0        |  in |    8|  ap_memory |      b_1     |     array    |
|b_1_address1  | out |    2|  ap_memory |      b_1     |     array    |
|b_1_ce1       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q1        |  in |    8|  ap_memory |      b_1     |     array    |
|b_2_address0  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce0       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0        |  in |    8|  ap_memory |      b_2     |     array    |
|b_2_address1  | out |    2|  ap_memory |      b_2     |     array    |
|b_2_ce1       | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q1        |  in |    8|  ap_memory |      b_2     |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

