// Seed: 1542709632
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_4 = id_3, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  wire id_13;
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    input  wire id_3,
    output wand id_4,
    output wire id_5,
    output tri0 id_6,
    output tri0 id_7,
    output tri0 id_8,
    output wand id_9,
    output tri0 id_10,
    output tri  id_11,
    input  wire id_12
);
  wire id_14;
  module_0(
      id_14, id_14, id_14
  );
endmodule
