{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699704511261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699704511261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 15:08:31 2023 " "Processing started: Sat Nov 11 15:08:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699704511261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699704511261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SevenSegment -c SevenSegment " "Command: quartus_map --read_settings_files=on --write_settings_files=off SevenSegment -c SevenSegment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699704511261 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699704511473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.v" "" { Text "E:/github/CSE4117-Microprocessors/7-segment/SevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699704511502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699704511502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SevenSegment " "Elaborating entity \"SevenSegment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699704511518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SevenSegment.v(21) " "Verilog HDL assignment warning at SevenSegment.v(21): truncated value with size 32 to match size of target (4)" {  } { { "SevenSegment.v" "" { Text "E:/github/CSE4117-Microprocessors/7-segment/SevenSegment.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699704511518 "|SevenSegment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data SevenSegment.v(17) " "Verilog HDL Always Construct warning at SevenSegment.v(17): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "SevenSegment.v" "" { Text "E:/github/CSE4117-Microprocessors/7-segment/SevenSegment.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1699704511519 "|SevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] SevenSegment.v(17) " "Inferred latch for \"data\[0\]\" at SevenSegment.v(17)" {  } { { "SevenSegment.v" "" { Text "E:/github/CSE4117-Microprocessors/7-segment/SevenSegment.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699704511519 "|SevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] SevenSegment.v(17) " "Inferred latch for \"data\[1\]\" at SevenSegment.v(17)" {  } { { "SevenSegment.v" "" { Text "E:/github/CSE4117-Microprocessors/7-segment/SevenSegment.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699704511519 "|SevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] SevenSegment.v(17) " "Inferred latch for \"data\[2\]\" at SevenSegment.v(17)" {  } { { "SevenSegment.v" "" { Text "E:/github/CSE4117-Microprocessors/7-segment/SevenSegment.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699704511519 "|SevenSegment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] SevenSegment.v(17) " "Inferred latch for \"data\[3\]\" at SevenSegment.v(17)" {  } { { "SevenSegment.v" "" { Text "E:/github/CSE4117-Microprocessors/7-segment/SevenSegment.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699704511519 "|SevenSegment"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "grounds\[0\] GND " "Pin \"grounds\[0\]\" is stuck at GND" {  } { { "SevenSegment.v" "" { Text "E:/github/CSE4117-Microprocessors/7-segment/SevenSegment.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699704511712 "|SevenSegment|grounds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "grounds\[1\] GND " "Pin \"grounds\[1\]\" is stuck at GND" {  } { { "SevenSegment.v" "" { Text "E:/github/CSE4117-Microprocessors/7-segment/SevenSegment.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699704511712 "|SevenSegment|grounds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "grounds\[2\] GND " "Pin \"grounds\[2\]\" is stuck at GND" {  } { { "SevenSegment.v" "" { Text "E:/github/CSE4117-Microprocessors/7-segment/SevenSegment.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699704511712 "|SevenSegment|grounds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "grounds\[3\] GND " "Pin \"grounds\[3\]\" is stuck at GND" {  } { { "SevenSegment.v" "" { Text "E:/github/CSE4117-Microprocessors/7-segment/SevenSegment.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699704511712 "|SevenSegment|grounds[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699704511712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699704511765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699704511880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699704511880 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "leftButton " "No output dependent on input pin \"leftButton\"" {  } { { "SevenSegment.v" "" { Text "E:/github/CSE4117-Microprocessors/7-segment/SevenSegment.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699704511894 "|SevenSegment|leftButton"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1699704511894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699704511895 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699704511895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699704511895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699704511895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699704511906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 15:08:31 2023 " "Processing ended: Sat Nov 11 15:08:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699704511906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699704511906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699704511906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699704511906 ""}
