$date
	Fri Jan 21 21:06:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_TB $end
$var wire 8 ! OUT [7:0] $end
$var wire 1 " C_OUT $end
$var reg 3 # CONTROL_LINE [2:0] $end
$var reg 1 $ C_IN $end
$var reg 1 % MODE_SELECT $end
$var reg 8 & a [7:0] $end
$var reg 8 ' b [7:0] $end
$var integer 32 ( i [31:0] $end
$var integer 32 ) j [31:0] $end
$scope module i1 $end
$var wire 8 * A [7:0] $end
$var wire 8 + B [7:0] $end
$var wire 1 $ c_in $end
$var wire 3 , control_line [2:0] $end
$var wire 1 % mode_select $end
$var reg 1 " c_out $end
$var reg 8 - out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 -
b0 ,
b11 +
b10 *
bx )
b0 (
b11 '
b10 &
0%
0$
b0 #
0"
b10 !
$end
#5
b1 )
#10
b11 !
b11 -
b10 )
b1 #
b1 ,
#15
b1 !
b1 -
b11 )
b10 #
b10 ,
#20
b11111100 !
b11111100 -
b100 )
b11 #
b11 ,
#25
b1000 !
b1000 -
b101 )
b100 #
b100 ,
#30
b1100 !
b1100 -
b110 )
b101 #
b101 ,
#35
b0 !
b0 -
b111 )
b110 #
b110 ,
#40
b1 (
b1000 )
b111 #
b111 ,
#45
b101 !
b101 -
b1 )
b0 #
b0 ,
1%
#50
1"
b11111111 !
b11111111 -
b10 )
b1 #
b1 ,
#55
0"
b11 !
b11 -
b11 )
b10 #
b10 ,
#60
b100 !
b100 -
b100 )
b11 #
b11 ,
#65
b1 !
b1 -
b101 )
b100 #
b100 ,
#70
b10 !
b10 -
b110 )
b101 #
b101 ,
#75
b111 )
b110 #
b110 ,
#80
b11 !
b11 -
b10 (
b1000 )
b111 #
b111 ,
#85
