m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA/Project/AWC_C4MB/vga_test/prj/simulation/modelsim
T_opt
!s110 1740910768
V=l:g]<b5JfESn1GX8^1lJ0
04 6 4 work vga_tb fast 0
=1-6c2408ccbc74-67c430b0-78-7278
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.7;67
vlcd_display
Z2 !s110 1740910764
!i10b 1
!s100 jd^PD53?]a]@>k^LY87V<0
I7M>z6VgjLa=JGJoPSioO62
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1740897290
8D:/FPGA/Project/AWC_C4MB/vga_test/rtl/lcd_display.v
FD:/FPGA/Project/AWC_C4MB/vga_test/rtl/lcd_display.v
Z4 L0 23
Z5 OL;L;10.7;67
r1
!s85 0
31
Z6 !s108 1740910764.000000
!s107 D:/FPGA/Project/AWC_C4MB/vga_test/rtl/lcd_display.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/Project/AWC_C4MB/vga_test/rtl|D:/FPGA/Project/AWC_C4MB/vga_test/rtl/lcd_display.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/FPGA/Project/AWC_C4MB/vga_test/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vlcd_driver
R2
!i10b 1
!s100 ;R>bcE9UccB<;B]ScDASA0
IaN[z:U7NaT<1nR_97o5f31
R3
R0
w1740910234
8D:/FPGA/Project/AWC_C4MB/vga_test/rtl/lcd_driver.v
FD:/FPGA/Project/AWC_C4MB/vga_test/rtl/lcd_driver.v
R4
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/Project/AWC_C4MB/vga_test/rtl/lcd_driver.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/Project/AWC_C4MB/vga_test/rtl|D:/FPGA/Project/AWC_C4MB/vga_test/rtl/lcd_driver.v|
!i113 0
R7
R8
R1
vpll0
R2
!i10b 1
!s100 WK]>ieh`G5[GmneBBI9YH0
Ib4N?IPD8b6?8dHMOKZHY=3
R3
R0
w1740893317
8D:/FPGA/Project/AWC_C4MB/vga_test/rtl/ip/pll0/pll0.v
FD:/FPGA/Project/AWC_C4MB/vga_test/rtl/ip/pll0/pll0.v
L0 39
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/Project/AWC_C4MB/vga_test/rtl/ip/pll0/pll0.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/Project/AWC_C4MB/vga_test/rtl/ip/pll0|D:/FPGA/Project/AWC_C4MB/vga_test/rtl/ip/pll0/pll0.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/FPGA/Project/AWC_C4MB/vga_test/rtl/ip/pll0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vpll0_altpll
Z9 !s110 1740910765
!i10b 1
!s100 1R`h@`z9]gXU_MWnhI4E>1
I7SXAD=0NllZW4LcTD>YS20
R3
R0
w1740896271
8D:/FPGA/Project/AWC_C4MB/vga_test/prj/db/pll0_altpll.v
FD:/FPGA/Project/AWC_C4MB/vga_test/prj/db/pll0_altpll.v
L0 29
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/Project/AWC_C4MB/vga_test/prj/db/pll0_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/Project/AWC_C4MB/vga_test/prj/db|D:/FPGA/Project/AWC_C4MB/vga_test/prj/db/pll0_altpll.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/FPGA/Project/AWC_C4MB/vga_test/prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vvga_tb
R9
!i10b 1
!s100 PCDD1:]SX7TI=c]NlVan13
I`6PCk0A90_a?Ijc6fO[a50
R3
R0
w1740910526
8D:/FPGA/Project/AWC_C4MB/vga_test/prj/../sim/vga_tb.v
FD:/FPGA/Project/AWC_C4MB/vga_test/prj/../sim/vga_tb.v
L0 3
R5
r1
!s85 0
31
!s108 1740910765.000000
!s107 D:/FPGA/Project/AWC_C4MB/vga_test/prj/../sim/vga_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/Project/AWC_C4MB/vga_test/prj/../sim|D:/FPGA/Project/AWC_C4MB/vga_test/prj/../sim/vga_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/FPGA/Project/AWC_C4MB/vga_test/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vvga_top
R2
!i10b 1
!s100 6]VWiSHPj4d?jE]:OSgHL1
IzB5^:8M_dlGG:n;knTZ5C1
R3
R0
w1740910716
8D:/FPGA/Project/AWC_C4MB/vga_test/rtl/vga_top.v
FD:/FPGA/Project/AWC_C4MB/vga_test/rtl/vga_top.v
L0 1
R5
r1
!s85 0
31
R6
!s107 D:/FPGA/Project/AWC_C4MB/vga_test/rtl/vga_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/Project/AWC_C4MB/vga_test/rtl|D:/FPGA/Project/AWC_C4MB/vga_test/rtl/vga_top.v|
!i113 0
R7
R8
R1
