

================================================================
== Vitis HLS Report for 'recvFrame_logic_1'
================================================================
* Date:           Thu Dec 15 12:14:13 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_recvFrame_logic_1_Pipeline_1_fu_642                 |recvFrame_logic_1_Pipeline_1                 |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2_fu_648  |recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1_fu_658  |recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1  |       12|       42|  0.120 us|  0.420 us|   12|   42|       no|
        |grp_write_ddr_1_fu_668                                  |write_ddr_1                                  |      138|      247|  1.380 us|  2.470 us|  138|  247|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 15 16 
14 --> 15 
15 --> 17 
16 --> 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.96>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%readIndex_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %readIndex"   --->   Operation 32 'read' 'readIndex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%canbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %canbase"   --->   Operation 33 'read' 'canbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.75ns)   --->   "%can_frame = alloca i32 1" [can.c:190]   --->   Operation 34 'alloca' 'can_frame' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_1 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %readIndex_read, i6 0" [can.c:192]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i14 %shl_ln" [can.c:192]   --->   Operation 37 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln192_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %readIndex_read, i3 0" [can.c:192]   --->   Operation 38 'bitconcatenate' 'shl_ln192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln192_1 = zext i11 %shl_ln192_1" [can.c:192]   --->   Operation 39 'zext' 'zext_ln192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.52ns)   --->   "%add_ln192_2 = add i15 %zext_ln192, i15 %zext_ln192_1" [can.c:192]   --->   Operation 40 'add' 'add_ln192_2' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.53ns)   --->   "%add_ln192 = add i15 %add_ln192_2, i15 8448" [can.c:192]   --->   Operation 41 'add' 'add_ln192' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln192, i32 2, i32 14" [can.c:192]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln192_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp, i2 0" [can.c:192]   --->   Operation 43 'bitconcatenate' 'shl_ln192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln192_2 = zext i15 %shl_ln192_2" [can.c:192]   --->   Operation 44 'zext' 'zext_ln192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.89ns)   --->   "%add_ln192_1 = add i32 %zext_ln192_2, i32 %canbase_read" [can.c:192]   --->   Operation 45 'add' 'add_ln192_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln192_1, i32 2, i32 31" [can.c:192]   --->   Operation 46 'partselect' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln192 = sext i30 %trunc_ln192_1" [can.c:192]   --->   Operation 48 'sext' 'sext_ln192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%clu_addr_addr = getelementptr i32 %clu_addr, i32 %sext_ln192" [can.c:192]   --->   Operation 49 'getelementptr' 'clu_addr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [7/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:192]   --->   Operation 50 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 51 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [6/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:192]   --->   Operation 52 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 53 [1/1] (1.53ns)   --->   "%add_ln215 = add i15 %add_ln192_2, i15 8452" [can.c:215]   --->   Operation 53 'add' 'add_ln215' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln215, i32 2, i32 14" [can.c:215]   --->   Operation 54 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_5, i2 0" [can.c:215]   --->   Operation 55 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i15 %shl_ln1" [can.c:215]   --->   Operation 56 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.89ns)   --->   "%add_ln215_1 = add i32 %zext_ln215, i32 %canbase_read" [can.c:215]   --->   Operation 57 'add' 'add_ln215_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln215_1, i32 2, i32 31" [can.c:215]   --->   Operation 58 'partselect' 'trunc_ln215_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln24 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63" [can.c:227]   --->   Operation 59 'partselect' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%can_frame_addr_7 = getelementptr i8 %can_frame, i32 0, i32 0" [can.c:227]   --->   Operation 60 'getelementptr' 'can_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.75ns)   --->   "%store_ln227 = store i8 %trunc_ln24, i7 %can_frame_addr_7" [can.c:227]   --->   Operation 61 'store' 'store_ln227' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln25 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55" [can.c:228]   --->   Operation 62 'partselect' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%can_frame_addr_8 = getelementptr i8 %can_frame, i32 0, i32 1" [can.c:228]   --->   Operation 63 'getelementptr' 'can_frame_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.75ns)   --->   "%store_ln228 = store i8 %trunc_ln25, i7 %can_frame_addr_8" [can.c:228]   --->   Operation 64 'store' 'store_ln228' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln26 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47" [can.c:229]   --->   Operation 65 'partselect' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln28 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39" [can.c:230]   --->   Operation 66 'partselect' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln29 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31" [can.c:231]   --->   Operation 67 'partselect' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln30 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23" [can.c:232]   --->   Operation 68 'partselect' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln31 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15" [can.c:233]   --->   Operation 69 'partselect' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln234 = trunc i64 %timestamp_read" [can.c:234]   --->   Operation 70 'trunc' 'trunc_ln234' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [5/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:192]   --->   Operation 71 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i30 %trunc_ln215_1" [can.c:215]   --->   Operation 72 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%clu_addr_addr_5 = getelementptr i32 %clu_addr, i32 %sext_ln215" [can.c:215]   --->   Operation 73 'getelementptr' 'clu_addr_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [7/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:215]   --->   Operation 74 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%can_frame_addr_9 = getelementptr i8 %can_frame, i32 0, i32 2" [can.c:229]   --->   Operation 75 'getelementptr' 'can_frame_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.75ns)   --->   "%store_ln229 = store i8 %trunc_ln26, i7 %can_frame_addr_9" [can.c:229]   --->   Operation 76 'store' 'store_ln229' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%can_frame_addr_10 = getelementptr i8 %can_frame, i32 0, i32 3" [can.c:230]   --->   Operation 77 'getelementptr' 'can_frame_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.75ns)   --->   "%store_ln230 = store i8 %trunc_ln28, i7 %can_frame_addr_10" [can.c:230]   --->   Operation 78 'store' 'store_ln230' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 79 [4/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:192]   --->   Operation 79 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 80 [6/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:215]   --->   Operation 80 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%can_frame_addr_11 = getelementptr i8 %can_frame, i32 0, i32 4" [can.c:231]   --->   Operation 81 'getelementptr' 'can_frame_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.75ns)   --->   "%store_ln231 = store i8 %trunc_ln29, i7 %can_frame_addr_11" [can.c:231]   --->   Operation 82 'store' 'store_ln231' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%can_frame_addr_12 = getelementptr i8 %can_frame, i32 0, i32 5" [can.c:232]   --->   Operation 83 'getelementptr' 'can_frame_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.75ns)   --->   "%store_ln232 = store i8 %trunc_ln30, i7 %can_frame_addr_12" [can.c:232]   --->   Operation 84 'store' 'store_ln232' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 85 [3/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:192]   --->   Operation 85 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [5/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:215]   --->   Operation 86 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%can_frame_addr_13 = getelementptr i8 %can_frame, i32 0, i32 6" [can.c:233]   --->   Operation 87 'getelementptr' 'can_frame_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.75ns)   --->   "%store_ln233 = store i8 %trunc_ln31, i7 %can_frame_addr_13" [can.c:233]   --->   Operation 88 'store' 'store_ln233' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%can_frame_addr_14 = getelementptr i8 %can_frame, i32 0, i32 7" [can.c:234]   --->   Operation 89 'getelementptr' 'can_frame_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.75ns)   --->   "%store_ln234 = store i8 %trunc_ln234, i7 %can_frame_addr_14" [can.c:234]   --->   Operation 90 'store' 'store_ln234' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN"   --->   Operation 91 'read' 'EN_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:192]   --->   Operation 92 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 93 [4/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:215]   --->   Operation 93 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i4 %EN_read" [can.c:221]   --->   Operation 94 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.02ns)   --->   "%id_can = add i5 %zext_ln221, i5 8" [can.c:221]   --->   Operation 95 'add' 'id_can' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln221_1 = zext i5 %id_can" [can.c:221]   --->   Operation 96 'zext' 'zext_ln221_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%can_frame_addr_15 = getelementptr i8 %can_frame, i32 0, i32 8" [can.c:235]   --->   Operation 97 'getelementptr' 'can_frame_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.75ns)   --->   "%store_ln235 = store i8 2, i7 %can_frame_addr_15" [can.c:235]   --->   Operation 98 'store' 'store_ln235' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%can_frame_addr_16 = getelementptr i8 %can_frame, i32 0, i32 9" [can.c:236]   --->   Operation 99 'getelementptr' 'can_frame_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.75ns)   --->   "%store_ln236 = store i8 %zext_ln221_1, i7 %can_frame_addr_16" [can.c:236]   --->   Operation 100 'store' 'store_ln236' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [1/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:192]   --->   Operation 101 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [3/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:215]   --->   Operation 102 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%can_frame_addr_17 = getelementptr i8 %can_frame, i32 0, i32 10" [can.c:237]   --->   Operation 103 'getelementptr' 'can_frame_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.75ns)   --->   "%store_ln237 = store i8 0, i7 %can_frame_addr_17" [can.c:237]   --->   Operation 104 'store' 'store_ln237' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%can_frame_addr_19 = getelementptr i8 %can_frame, i32 0, i32 18" [can.c:240]   --->   Operation 105 'getelementptr' 'can_frame_addr_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.75ns)   --->   "%store_ln240 = store i8 0, i7 %can_frame_addr_19" [can.c:240]   --->   Operation 106 'store' 'store_ln240' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 107 [1/1] (7.30ns)   --->   "%orFrameID = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr" [can.c:192]   --->   Operation 107 'read' 'orFrameID' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i32 %orFrameID" [can.c:188]   --->   Operation 108 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 19" [can.c:195]   --->   Operation 109 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %orFrameID, i32 21, i32 31" [can.c:200]   --->   Operation 110 'partselect' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 20" [can.c:203]   --->   Operation 111 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %orFrameID, i32 1, i32 18" [can.c:203]   --->   Operation 112 'partselect' 'trunc_ln203_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [2/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:215]   --->   Operation 113 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i1 %tmp_2" [can.c:195]   --->   Operation 114 'zext' 'zext_ln195' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%can_frame_addr = getelementptr i8 %can_frame, i32 0, i32 16" [can.c:195]   --->   Operation 115 'getelementptr' 'can_frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (1.75ns)   --->   "%store_ln195 = store i8 %zext_ln195, i7 %can_frame_addr" [can.c:195]   --->   Operation 116 'store' 'store_ln195' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i11 %trunc_ln200_2" [can.c:200]   --->   Operation 117 'zext' 'zext_ln200' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%can_frame_addr_1 = getelementptr i8 %can_frame, i32 0, i32 17" [can.c:200]   --->   Operation 118 'getelementptr' 'can_frame_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%FrameID = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i11.i18, i11 %trunc_ln200_2, i18 %trunc_ln203_2" [can.c:203]   --->   Operation 119 'bitconcatenate' 'FrameID' <Predicate = (tmp_2)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.81ns)   --->   "%select_ln200 = select i1 %tmp_2, i1 %trunc_ln188, i1 %tmp_3" [can.c:200]   --->   Operation 120 'select' 'select_ln200' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.73ns)   --->   "%FrameID_1 = select i1 %tmp_2, i29 %FrameID, i29 %zext_ln200" [can.c:196]   --->   Operation 121 'select' 'FrameID_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i1 %select_ln200" [can.c:200]   --->   Operation 122 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (1.75ns)   --->   "%store_ln200 = store i8 %zext_ln200_1, i7 %can_frame_addr_1" [can.c:200]   --->   Operation 123 'store' 'store_ln200' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i29.i32.i32, i29 %FrameID_1, i32 24, i32 28" [can.c:207]   --->   Operation 124 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 16, i32 23" [can.c:208]   --->   Operation 125 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln23 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 8, i32 15" [can.c:209]   --->   Operation 126 'partselect' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i29 %FrameID_1" [can.c:210]   --->   Operation 127 'trunc' 'trunc_ln210' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_5, i32 1" [can.c:215]   --->   Operation 128 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i5 %tmp_4" [can.c:207]   --->   Operation 129 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%can_frame_addr_3 = getelementptr i8 %can_frame, i32 0, i32 12" [can.c:207]   --->   Operation 130 'getelementptr' 'can_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (1.75ns)   --->   "%store_ln207 = store i8 %zext_ln207, i7 %can_frame_addr_3" [can.c:207]   --->   Operation 131 'store' 'store_ln207' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%can_frame_addr_4 = getelementptr i8 %can_frame, i32 0, i32 13" [can.c:208]   --->   Operation 132 'getelementptr' 'can_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.75ns)   --->   "%store_ln208 = store i8 %trunc_ln, i7 %can_frame_addr_4" [can.c:208]   --->   Operation 133 'store' 'store_ln208' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 134 [1/1] (7.30ns)   --->   "%frameDLC = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr_5" [can.c:215]   --->   Operation 134 'read' 'frameDLC' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %frameDLC, i32 27" [can.c:28]   --->   Operation 135 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.15>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%can_frame_addr_5 = getelementptr i8 %can_frame, i32 0, i32 14" [can.c:209]   --->   Operation 136 'getelementptr' 'can_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.75ns)   --->   "%store_ln209 = store i8 %trunc_ln23, i7 %can_frame_addr_5" [can.c:209]   --->   Operation 137 'store' 'store_ln209' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%can_frame_addr_6 = getelementptr i8 %can_frame, i32 0, i32 15" [can.c:210]   --->   Operation 138 'getelementptr' 'can_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (1.75ns)   --->   "%store_ln210 = store i8 %trunc_ln210, i7 %can_frame_addr_6" [can.c:210]   --->   Operation 139 'store' 'store_ln210' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %frameDLC, i32 28, i32 31" [can.c:220]   --->   Operation 140 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%Dlc_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_6, i28 0" [can.c:220]   --->   Operation 141 'bitconcatenate' 'Dlc_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%xor_ln28 = xor i1 %tmp_7, i1 1" [can.c:28]   --->   Operation 142 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (1.96ns)   --->   "%icmp_ln28 = icmp_ugt  i32 %frameDLC, i32 2415919103" [can.c:28]   --->   Operation 143 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %icmp_ln28, i1 %xor_ln28" [can.c:28]   --->   Operation 144 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, i32 2147483648, i32 %Dlc_assign" [can.c:28]   --->   Operation 145 'select' 'select_ln28' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (1.96ns)   --->   "%icmp_ln32 = icmp_eq  i32 %select_ln28, i32 268435456" [can.c:32]   --->   Operation 146 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%zext_ln32 = zext i1 %icmp_ln32" [can.c:32]   --->   Operation 147 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (1.96ns)   --->   "%icmp_ln32_1 = icmp_eq  i32 %select_ln28, i32 536870912" [can.c:32]   --->   Operation 148 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (1.96ns)   --->   "%icmp_ln32_2 = icmp_eq  i32 %select_ln28, i32 805306368" [can.c:32]   --->   Operation 149 'icmp' 'icmp_ln32_2' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%select_ln32 = select i1 %icmp_ln32_2, i2 3, i2 2" [can.c:32]   --->   Operation 150 'select' 'select_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%or_ln32 = or i1 %icmp_ln32_2, i1 %icmp_ln32_1" [can.c:32]   --->   Operation 151 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln32_1 = select i1 %or_ln32, i2 %select_ln32, i2 %zext_ln32" [can.c:32]   --->   Operation 152 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%zext_ln32_1 = zext i2 %select_ln32_1" [can.c:32]   --->   Operation 153 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (1.96ns)   --->   "%icmp_ln32_3 = icmp_eq  i32 %select_ln28, i32 1073741824" [can.c:32]   --->   Operation 154 'icmp' 'icmp_ln32_3' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (1.96ns)   --->   "%icmp_ln32_4 = icmp_eq  i32 %select_ln28, i32 1342177280" [can.c:32]   --->   Operation 155 'icmp' 'icmp_ln32_4' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%select_ln32_2 = select i1 %icmp_ln32_4, i3 5, i3 4" [can.c:32]   --->   Operation 156 'select' 'select_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%or_ln32_1 = or i1 %icmp_ln32_4, i1 %icmp_ln32_3" [can.c:32]   --->   Operation 157 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln32_3 = select i1 %or_ln32_1, i3 %select_ln32_2, i3 %zext_ln32_1" [can.c:32]   --->   Operation 158 'select' 'select_ln32_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (1.96ns)   --->   "%icmp_ln32_5 = icmp_eq  i32 %select_ln28, i32 1610612736" [can.c:32]   --->   Operation 159 'icmp' 'icmp_ln32_5' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (1.96ns)   --->   "%icmp_ln32_6 = icmp_eq  i32 %select_ln28, i32 1879048192" [can.c:32]   --->   Operation 160 'icmp' 'icmp_ln32_6' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_5)   --->   "%select_ln32_4 = select i1 %icmp_ln32_6, i3 7, i3 6" [can.c:32]   --->   Operation 161 'select' 'select_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_5)   --->   "%or_ln32_2 = or i1 %icmp_ln32_6, i1 %icmp_ln32_5" [can.c:32]   --->   Operation 162 'or' 'or_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln32_5 = select i1 %or_ln32_2, i3 %select_ln32_4, i3 %select_ln32_3" [can.c:32]   --->   Operation 163 'select' 'select_ln32_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (1.96ns)   --->   "%icmp_ln32_7 = icmp_eq  i32 %select_ln28, i32 2147483648" [can.c:32]   --->   Operation 164 'icmp' 'icmp_ln32_7' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (1.96ns)   --->   "%icmp_ln32_8 = icmp_eq  i32 %select_ln28, i32 2415919104" [can.c:32]   --->   Operation 165 'icmp' 'icmp_ln32_8' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (1.96ns)   --->   "%icmp_ln32_9 = icmp_eq  i32 %select_ln28, i32 2684354560" [can.c:32]   --->   Operation 166 'icmp' 'icmp_ln32_9' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (1.96ns)   --->   "%icmp_ln32_10 = icmp_eq  i32 %select_ln28, i32 2952790016" [can.c:32]   --->   Operation 167 'icmp' 'icmp_ln32_10' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (1.96ns)   --->   "%icmp_ln32_11 = icmp_eq  i32 %select_ln28, i32 3221225472" [can.c:32]   --->   Operation 168 'icmp' 'icmp_ln32_11' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (1.96ns)   --->   "%icmp_ln32_12 = icmp_eq  i32 %select_ln28, i32 3489660928" [can.c:32]   --->   Operation 169 'icmp' 'icmp_ln32_12' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (1.96ns)   --->   "%icmp_ln32_13 = icmp_eq  i32 %select_ln28, i32 3758096384" [can.c:32]   --->   Operation 170 'icmp' 'icmp_ln32_13' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (1.96ns)   --->   "%icmp_ln32_14 = icmp_eq  i32 %select_ln28, i32 4026531840" [can.c:32]   --->   Operation 171 'icmp' 'icmp_ln32_14' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.66>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%ddr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr"   --->   Operation 172 'read' 'ddr_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_29, i32 0, i32 0, void @empty_30, i32 0, i32 10, void @empty, void @empty_32, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_29, i32 0, i32 0, void @empty_30, i32 0, i32 1, void @empty_31, void @empty_32, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%specreset_ln165 = specreset void @_ssdm_op_SpecReset, i32 %counter_can_2, i64 1, void @empty_30" [can.c:165]   --->   Operation 175 'specreset' 'specreset_ln165' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%zext_ln32_2 = zext i3 %select_ln32_5" [can.c:32]   --->   Operation 176 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%select_ln32_6 = select i1 %icmp_ln32_8, i4 12, i4 8" [can.c:32]   --->   Operation 177 'select' 'select_ln32_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%or_ln32_3 = or i1 %icmp_ln32_8, i1 %icmp_ln32_7" [can.c:32]   --->   Operation 178 'or' 'or_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln32_7 = select i1 %or_ln32_3, i4 %select_ln32_6, i4 %zext_ln32_2" [can.c:32]   --->   Operation 179 'select' 'select_ln32_7' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%zext_ln32_3 = zext i4 %select_ln32_7" [can.c:32]   --->   Operation 180 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%select_ln32_8 = select i1 %icmp_ln32_10, i5 20, i5 16" [can.c:32]   --->   Operation 181 'select' 'select_ln32_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%or_ln32_4 = or i1 %icmp_ln32_10, i1 %icmp_ln32_9" [can.c:32]   --->   Operation 182 'or' 'or_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln32_9 = select i1 %or_ln32_4, i5 %select_ln32_8, i5 %zext_ln32_3" [can.c:32]   --->   Operation 183 'select' 'select_ln32_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%zext_ln32_4 = zext i5 %select_ln32_9" [can.c:32]   --->   Operation 184 'zext' 'zext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%select_ln32_10 = select i1 %icmp_ln32_12, i6 32, i6 24" [can.c:32]   --->   Operation 185 'select' 'select_ln32_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%or_ln32_5 = or i1 %icmp_ln32_12, i1 %icmp_ln32_11" [can.c:32]   --->   Operation 186 'or' 'or_ln32_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln32_11 = select i1 %or_ln32_5, i6 %select_ln32_10, i6 %zext_ln32_4" [can.c:32]   --->   Operation 187 'select' 'select_ln32_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%zext_ln32_5 = zext i6 %select_ln32_11" [can.c:32]   --->   Operation 188 'zext' 'zext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%empty = select i1 %icmp_ln32_14, i7 64, i7 48" [can.c:32]   --->   Operation 189 'select' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%empty_76 = or i1 %icmp_ln32_14, i1 %icmp_ln32_13" [can.c:32]   --->   Operation 190 'or' 'empty_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.80ns) (out node of the LUT)   --->   "%NofBytes = select i1 %empty_76, i7 %empty, i7 %zext_ln32_5" [can.c:238]   --->   Operation 191 'select' 'NofBytes' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i7 %NofBytes" [can.c:27]   --->   Operation 192 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i7 %NofBytes" [can.c:238]   --->   Operation 193 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (1.31ns)   --->   "%add_ln238 = add i7 %NofBytes, i7 8" [can.c:238]   --->   Operation 194 'add' 'add_ln238' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln238_1 = zext i7 %add_ln238" [can.c:238]   --->   Operation 195 'zext' 'zext_ln238_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%can_frame_addr_18 = getelementptr i8 %can_frame, i32 0, i32 11" [can.c:238]   --->   Operation 196 'getelementptr' 'can_frame_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (1.75ns)   --->   "%store_ln238 = store i8 %zext_ln238_1, i7 %can_frame_addr_18" [can.c:238]   --->   Operation 197 'store' 'store_ln238' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%can_frame_addr_20 = getelementptr i8 %can_frame, i32 0, i32 19" [can.c:242]   --->   Operation 198 'getelementptr' 'can_frame_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (1.75ns)   --->   "%store_ln242 = store i8 %zext_ln238, i7 %can_frame_addr_20" [can.c:242]   --->   Operation 199 'store' 'store_ln242' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_13 : Operation 200 [1/1] (1.53ns)   --->   "%add156 = add i15 %add_ln192_2, i15 8456" [can.c:192]   --->   Operation 200 'add' 'add156' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (1.06ns)   --->   "%icmp_ln261 = icmp_eq  i7 %NofBytes, i7 0" [can.c:261]   --->   Operation 201 'icmp' 'icmp_ln261' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %tmp_7, void %for.inc189.preheader, void %VITIS_LOOP_247_1" [can.c:244]   --->   Operation 202 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %icmp_ln261, void %for.body.lr.ph, void %for.end" [can.c:247]   --->   Operation 203 'br' 'br_ln247' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (1.28ns)   --->   "%add_ln247 = add i6 %trunc_ln27, i6 63" [can.c:247]   --->   Operation 204 'add' 'add_ln247' <Predicate = (tmp_7 & !icmp_ln261)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln32 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln247, i32 2, i32 5" [can.c:247]   --->   Operation 205 'partselect' 'trunc_ln32' <Predicate = (tmp_7 & !icmp_ln261)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.96>
ST_14 : Operation 206 [2/2] (1.96ns)   --->   "%call_ln238 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_261_2, i7 %NofBytes, i15 %add156, i32 %canbase_read, i32 %clu_addr, i8 %can_frame" [can.c:238]   --->   Operation 206 'call' 'call_ln238' <Predicate = true> <Delay = 1.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.89>
ST_15 : Operation 207 [1/2] (0.00ns)   --->   "%call_ln238 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_261_2, i7 %NofBytes, i15 %add156, i32 %canbase_read, i32 %clu_addr, i8 %can_frame" [can.c:238]   --->   Operation 207 'call' 'call_ln238' <Predicate = (!tmp_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.bb198"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_15 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln247 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_247_1, i5 %add_ln247_1, i32 %canbase_read, i15 %add156, i32 %clu_addr, i8 %can_frame" [can.c:247]   --->   Operation 209 'call' 'call_ln247' <Predicate = (tmp_7 & !icmp_ln261)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end"   --->   Operation 210 'br' 'br_ln0' <Predicate = (tmp_7 & !icmp_ln261)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln258 = br void %sw.bb198" [can.c:258]   --->   Operation 211 'br' 'br_ln258' <Predicate = (tmp_7)> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%counter_can_2_load = load i32 %counter_can_2" [can.c:283]   --->   Operation 212 'load' 'counter_can_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (1.89ns)   --->   "%add_ln283 = add i32 %counter_can_2_load, i32 1" [can.c:283]   --->   Operation 213 'add' 'add_ln283' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln283 = store i32 %add_ln283, i32 %counter_can_2" [can.c:283]   --->   Operation 214 'store' 'store_ln283' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%write_ln330 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_2_received, i32 %add_ln283" [can.c:330]   --->   Operation 215 'write' 'write_ln330' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%internal_can_counter_load = load i32 %internal_can_counter" [can.c:341]   --->   Operation 216 'load' 'internal_can_counter_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (1.89ns)   --->   "%add_ln341 = add i32 %internal_can_counter_load, i32 1" [can.c:341]   --->   Operation 217 'add' 'add_ln341' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln341 = store i32 %add_ln341, i32 %internal_can_counter" [can.c:341]   --->   Operation 218 'store' 'store_ln341' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln342 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_can, i32 %add_ln341" [can.c:342]   --->   Operation 219 'write' 'write_ln342' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (1.89ns)   --->   "%add_ln344 = add i32 %canbase_read, i32 232" [can.c:344]   --->   Operation 220 'add' 'add_ln344' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln33 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln344, i32 2, i32 31" [can.c:344]   --->   Operation 221 'partselect' 'trunc_ln33' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 4.58>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i4 %trunc_ln32" [can.c:247]   --->   Operation 222 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.99ns)   --->   "%add_ln247_1 = add i5 %zext_ln247, i5 1" [can.c:247]   --->   Operation 223 'add' 'add_ln247_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [2/2] (3.58ns)   --->   "%call_ln247 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_247_1, i5 %add_ln247_1, i32 %canbase_read, i15 %add156, i32 %clu_addr, i8 %can_frame" [can.c:247]   --->   Operation 224 'call' 'call_ln247' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 225 [2/2] (7.30ns)   --->   "%call_ln343 = call void @write_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %can_frame, i16 %dropped_can_counter" [can.c:343]   --->   Operation 225 'call' 'call_ln343' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln344 = sext i30 %trunc_ln33" [can.c:344]   --->   Operation 226 'sext' 'sext_ln344' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%clu_addr_addr_6 = getelementptr i32 %clu_addr, i32 %sext_ln344" [can.c:344]   --->   Operation 227 'getelementptr' 'clu_addr_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [7/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:344]   --->   Operation 228 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 229 [1/2] (0.00ns)   --->   "%call_ln343 = call void @write_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %can_frame, i16 %dropped_can_counter" [can.c:343]   --->   Operation 229 'call' 'call_ln343' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 230 [6/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:344]   --->   Operation 230 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 231 [5/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:344]   --->   Operation 231 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 7.30>
ST_20 : Operation 232 [4/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:344]   --->   Operation 232 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 7.30>
ST_21 : Operation 233 [3/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:344]   --->   Operation 233 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 7.30>
ST_22 : Operation 234 [2/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:344]   --->   Operation 234 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 7.30>
ST_23 : Operation 235 [1/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:344]   --->   Operation 235 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 7.30>
ST_24 : Operation 236 [1/1] (7.30ns)   --->   "%clu_addr_addr_6_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr_6" [can.c:344]   --->   Operation 236 'read' 'clu_addr_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 23> <Delay = 7.30>
ST_25 : Operation 237 [1/1] (7.30ns)   --->   "%clu_addr_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %clu_addr_addr_6, i32 1" [can.c:346]   --->   Operation 237 'writereq' 'clu_addr_addr_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 24> <Delay = 7.30>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln345 = or i32 %clu_addr_addr_6_read, i32 128" [can.c:345]   --->   Operation 238 'or' 'or_ln345' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (7.30ns)   --->   "%write_ln346 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %clu_addr_addr_6, i32 %or_ln345, i4 15" [can.c:346]   --->   Operation 239 'write' 'write_ln346' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 25> <Delay = 7.30>
ST_27 : Operation 240 [5/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_6" [can.c:346]   --->   Operation 240 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 26> <Delay = 7.30>
ST_28 : Operation 241 [4/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_6" [can.c:346]   --->   Operation 241 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 27> <Delay = 7.30>
ST_29 : Operation 242 [3/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_6" [can.c:346]   --->   Operation 242 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 28> <Delay = 7.30>
ST_30 : Operation 243 [2/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_6" [can.c:346]   --->   Operation 243 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 29> <Delay = 7.30>
ST_31 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln328 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_0_received, i32 0" [can.c:328]   --->   Operation 244 'write' 'write_ln328' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_1_received, i32 0" [can.c:329]   --->   Operation 245 'write' 'write_ln329' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln331 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_3_received, i32 0" [can.c:331]   --->   Operation 246 'write' 'write_ln331' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "%write_ln332 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_4_received, i32 0" [can.c:332]   --->   Operation 247 'write' 'write_ln332' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 248 [1/1] (0.00ns)   --->   "%write_ln333 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_5_received, i32 0" [can.c:333]   --->   Operation 248 'write' 'write_ln333' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 249 [1/1] (0.00ns)   --->   "%write_ln334 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_6_received, i32 0" [can.c:334]   --->   Operation 249 'write' 'write_ln334' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 250 [1/1] (0.00ns)   --->   "%write_ln335 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_7_received, i32 0" [can.c:335]   --->   Operation 250 'write' 'write_ln335' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 251 [1/1] (0.00ns)   --->   "%write_ln336 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_8_received, i32 0" [can.c:336]   --->   Operation 251 'write' 'write_ln336' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 252 [1/1] (0.00ns)   --->   "%write_ln337 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_9_received, i32 0" [can.c:337]   --->   Operation 252 'write' 'write_ln337' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 253 [1/1] (0.00ns)   --->   "%write_ln338 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_10_received, i32 0" [can.c:338]   --->   Operation 253 'write' 'write_ln338' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 254 [1/1] (0.00ns)   --->   "%write_ln339 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_11_received, i32 0" [can.c:339]   --->   Operation 254 'write' 'write_ln339' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 255 [1/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %clu_addr_addr_6" [can.c:346]   --->   Operation 255 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 256 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 256 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clu_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ canbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ readIndex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ can_0_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_1_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_2_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_3_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_4_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_5_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_6_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_7_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_8_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_9_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_10_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_11_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ received_can]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ counter_can_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ internal_can_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dropped_can_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
readIndex_read            (read          ) [ 00000000000000000000000000000000]
canbase_read              (read          ) [ 00111111111111111000000000000000]
can_frame                 (alloca        ) [ 00111111111111111110000000000000]
shl_ln                    (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln192                (zext          ) [ 00000000000000000000000000000000]
shl_ln192_1               (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln192_1              (zext          ) [ 00000000000000000000000000000000]
add_ln192_2               (add           ) [ 00111111111111000000000000000000]
add_ln192                 (add           ) [ 00000000000000000000000000000000]
tmp                       (partselect    ) [ 00000000000000000000000000000000]
shl_ln192_2               (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln192_2              (zext          ) [ 00000000000000000000000000000000]
add_ln192_1               (add           ) [ 00000000000000000000000000000000]
trunc_ln192_1             (partselect    ) [ 00100000000000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000000]
sext_ln192                (sext          ) [ 00000000000000000000000000000000]
clu_addr_addr             (getelementptr ) [ 00011111110000000000000000000000]
timestamp_read            (read          ) [ 00000000000000000000000000000000]
add_ln215                 (add           ) [ 00000000000000000000000000000000]
tmp_5                     (partselect    ) [ 00000000000000000000000000000000]
shl_ln1                   (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln215                (zext          ) [ 00000000000000000000000000000000]
add_ln215_1               (add           ) [ 00000000000000000000000000000000]
trunc_ln215_1             (partselect    ) [ 00001000000000000000000000000000]
trunc_ln24                (partselect    ) [ 00000000000000000000000000000000]
can_frame_addr_7          (getelementptr ) [ 00000000000000000000000000000000]
store_ln227               (store         ) [ 00000000000000000000000000000000]
trunc_ln25                (partselect    ) [ 00000000000000000000000000000000]
can_frame_addr_8          (getelementptr ) [ 00000000000000000000000000000000]
store_ln228               (store         ) [ 00000000000000000000000000000000]
trunc_ln26                (partselect    ) [ 00001000000000000000000000000000]
trunc_ln28                (partselect    ) [ 00001000000000000000000000000000]
trunc_ln29                (partselect    ) [ 00001100000000000000000000000000]
trunc_ln30                (partselect    ) [ 00001100000000000000000000000000]
trunc_ln31                (partselect    ) [ 00001110000000000000000000000000]
trunc_ln234               (trunc         ) [ 00001110000000000000000000000000]
sext_ln215                (sext          ) [ 00000000000000000000000000000000]
clu_addr_addr_5           (getelementptr ) [ 00000111111100000000000000000000]
can_frame_addr_9          (getelementptr ) [ 00000000000000000000000000000000]
store_ln229               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_10         (getelementptr ) [ 00000000000000000000000000000000]
store_ln230               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_11         (getelementptr ) [ 00000000000000000000000000000000]
store_ln231               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_12         (getelementptr ) [ 00000000000000000000000000000000]
store_ln232               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_13         (getelementptr ) [ 00000000000000000000000000000000]
store_ln233               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_14         (getelementptr ) [ 00000000000000000000000000000000]
store_ln234               (store         ) [ 00000000000000000000000000000000]
EN_read                   (read          ) [ 00000000000000000000000000000000]
zext_ln221                (zext          ) [ 00000000000000000000000000000000]
id_can                    (add           ) [ 00000000000000000000000000000000]
zext_ln221_1              (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_15         (getelementptr ) [ 00000000000000000000000000000000]
store_ln235               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_16         (getelementptr ) [ 00000000000000000000000000000000]
store_ln236               (store         ) [ 00000000000000000000000000000000]
orFrameID_req             (readreq       ) [ 00000000000000000000000000000000]
can_frame_addr_17         (getelementptr ) [ 00000000000000000000000000000000]
store_ln237               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_19         (getelementptr ) [ 00000000000000000000000000000000]
store_ln240               (store         ) [ 00000000000000000000000000000000]
orFrameID                 (read          ) [ 00000000000000000000000000000000]
trunc_ln188               (trunc         ) [ 00000000001000000000000000000000]
tmp_2                     (bitselect     ) [ 00000000001000000000000000000000]
trunc_ln200_2             (partselect    ) [ 00000000001000000000000000000000]
tmp_3                     (bitselect     ) [ 00000000001000000000000000000000]
trunc_ln203_2             (partselect    ) [ 00000000001000000000000000000000]
zext_ln195                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr            (getelementptr ) [ 00000000000000000000000000000000]
store_ln195               (store         ) [ 00000000000000000000000000000000]
zext_ln200                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_1          (getelementptr ) [ 00000000000000000000000000000000]
FrameID                   (bitconcatenate) [ 00000000000000000000000000000000]
select_ln200              (select        ) [ 00000000000000000000000000000000]
FrameID_1                 (select        ) [ 00000000000000000000000000000000]
zext_ln200_1              (zext          ) [ 00000000000000000000000000000000]
store_ln200               (store         ) [ 00000000000000000000000000000000]
tmp_4                     (partselect    ) [ 00000000000100000000000000000000]
trunc_ln                  (partselect    ) [ 00000000000100000000000000000000]
trunc_ln23                (partselect    ) [ 00000000000110000000000000000000]
trunc_ln210               (trunc         ) [ 00000000000110000000000000000000]
frameDLC_req              (readreq       ) [ 00000000000000000000000000000000]
zext_ln207                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_3          (getelementptr ) [ 00000000000000000000000000000000]
store_ln207               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_4          (getelementptr ) [ 00000000000000000000000000000000]
store_ln208               (store         ) [ 00000000000000000000000000000000]
frameDLC                  (read          ) [ 00000000000010000000000000000000]
tmp_7                     (bitselect     ) [ 00000000000011111000000000000000]
can_frame_addr_5          (getelementptr ) [ 00000000000000000000000000000000]
store_ln209               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_6          (getelementptr ) [ 00000000000000000000000000000000]
store_ln210               (store         ) [ 00000000000000000000000000000000]
tmp_6                     (partselect    ) [ 00000000000000000000000000000000]
Dlc_assign                (bitconcatenate) [ 00000000000000000000000000000000]
xor_ln28                  (xor           ) [ 00000000000000000000000000000000]
icmp_ln28                 (icmp          ) [ 00000000000000000000000000000000]
and_ln28                  (and           ) [ 00000000000000000000000000000000]
select_ln28               (select        ) [ 00000000000000000000000000000000]
icmp_ln32                 (icmp          ) [ 00000000000000000000000000000000]
zext_ln32                 (zext          ) [ 00000000000000000000000000000000]
icmp_ln32_1               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_2               (icmp          ) [ 00000000000000000000000000000000]
select_ln32               (select        ) [ 00000000000000000000000000000000]
or_ln32                   (or            ) [ 00000000000000000000000000000000]
select_ln32_1             (select        ) [ 00000000000000000000000000000000]
zext_ln32_1               (zext          ) [ 00000000000000000000000000000000]
icmp_ln32_3               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_4               (icmp          ) [ 00000000000000000000000000000000]
select_ln32_2             (select        ) [ 00000000000000000000000000000000]
or_ln32_1                 (or            ) [ 00000000000000000000000000000000]
select_ln32_3             (select        ) [ 00000000000000000000000000000000]
icmp_ln32_5               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_6               (icmp          ) [ 00000000000000000000000000000000]
select_ln32_4             (select        ) [ 00000000000000000000000000000000]
or_ln32_2                 (or            ) [ 00000000000000000000000000000000]
select_ln32_5             (select        ) [ 00000000000001000000000000000000]
icmp_ln32_7               (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_8               (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_9               (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_10              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_11              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_12              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_13              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_14              (icmp          ) [ 00000000000001000000000000000000]
ddr_read                  (read          ) [ 00000000000000111110000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000000]
specreset_ln165           (specreset     ) [ 00000000000000000000000000000000]
zext_ln32_2               (zext          ) [ 00000000000000000000000000000000]
select_ln32_6             (select        ) [ 00000000000000000000000000000000]
or_ln32_3                 (or            ) [ 00000000000000000000000000000000]
select_ln32_7             (select        ) [ 00000000000000000000000000000000]
zext_ln32_3               (zext          ) [ 00000000000000000000000000000000]
select_ln32_8             (select        ) [ 00000000000000000000000000000000]
or_ln32_4                 (or            ) [ 00000000000000000000000000000000]
select_ln32_9             (select        ) [ 00000000000000000000000000000000]
zext_ln32_4               (zext          ) [ 00000000000000000000000000000000]
select_ln32_10            (select        ) [ 00000000000000000000000000000000]
or_ln32_5                 (or            ) [ 00000000000000000000000000000000]
select_ln32_11            (select        ) [ 00000000000000000000000000000000]
zext_ln32_5               (zext          ) [ 00000000000000000000000000000000]
empty                     (select        ) [ 00000000000000000000000000000000]
empty_76                  (or            ) [ 00000000000000000000000000000000]
NofBytes                  (select        ) [ 00000000000000111000000000000000]
trunc_ln27                (trunc         ) [ 00000000000000000000000000000000]
zext_ln238                (zext          ) [ 00000000000000000000000000000000]
add_ln238                 (add           ) [ 00000000000000000000000000000000]
zext_ln238_1              (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_18         (getelementptr ) [ 00000000000000000000000000000000]
store_ln238               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_20         (getelementptr ) [ 00000000000000000000000000000000]
store_ln242               (store         ) [ 00000000000000000000000000000000]
add156                    (add           ) [ 00000000000000111000000000000000]
icmp_ln261                (icmp          ) [ 00000000000001111000000000000000]
br_ln244                  (br            ) [ 00000000000000000000000000000000]
br_ln247                  (br            ) [ 00000000000000000000000000000000]
add_ln247                 (add           ) [ 00000000000000000000000000000000]
trunc_ln32                (partselect    ) [ 00000000000000001000000000000000]
call_ln238                (call          ) [ 00000000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000000]
call_ln247                (call          ) [ 00000000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000000]
br_ln258                  (br            ) [ 00000000000000000000000000000000]
counter_can_2_load        (load          ) [ 00000000000000000000000000000000]
add_ln283                 (add           ) [ 00000000000000000000000000000000]
store_ln283               (store         ) [ 00000000000000000000000000000000]
write_ln330               (write         ) [ 00000000000000000000000000000000]
internal_can_counter_load (load          ) [ 00000000000000000000000000000000]
add_ln341                 (add           ) [ 00000000000000000000000000000000]
store_ln341               (store         ) [ 00000000000000000000000000000000]
write_ln342               (write         ) [ 00000000000000000000000000000000]
add_ln344                 (add           ) [ 00000000000000000000000000000000]
trunc_ln33                (partselect    ) [ 00000000000000000100000000000000]
zext_ln247                (zext          ) [ 00000000000000000000000000000000]
add_ln247_1               (add           ) [ 00000000000000010000000000000000]
sext_ln344                (sext          ) [ 00000000000000000000000000000000]
clu_addr_addr_6           (getelementptr ) [ 00000000000000000011111111111111]
call_ln343                (call          ) [ 00000000000000000000000000000000]
clu_addr_load_req         (readreq       ) [ 00000000000000000000000000000000]
clu_addr_addr_6_read      (read          ) [ 00000000000000000000000001100000]
clu_addr_addr_9_req       (writereq      ) [ 00000000000000000000000000000000]
or_ln345                  (or            ) [ 00000000000000000000000000000000]
write_ln346               (write         ) [ 00000000000000000000000000000000]
write_ln328               (write         ) [ 00000000000000000000000000000000]
write_ln329               (write         ) [ 00000000000000000000000000000000]
write_ln331               (write         ) [ 00000000000000000000000000000000]
write_ln332               (write         ) [ 00000000000000000000000000000000]
write_ln333               (write         ) [ 00000000000000000000000000000000]
write_ln334               (write         ) [ 00000000000000000000000000000000]
write_ln335               (write         ) [ 00000000000000000000000000000000]
write_ln336               (write         ) [ 00000000000000000000000000000000]
write_ln337               (write         ) [ 00000000000000000000000000000000]
write_ln338               (write         ) [ 00000000000000000000000000000000]
write_ln339               (write         ) [ 00000000000000000000000000000000]
clu_addr_addr_9_resp      (writeresp     ) [ 00000000000000000000000000000000]
ret_ln0                   (ret           ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clu_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clu_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="canbase">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canbase"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ps_ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="readIndex">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readIndex"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="EN">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="timestamp">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="can_0_received">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_0_received"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="can_1_received">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_1_received"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="can_2_received">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_2_received"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="can_3_received">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_3_received"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="can_4_received">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_4_received"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="can_5_received">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_5_received"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="can_6_received">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_6_received"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="can_7_received">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_7_received"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="can_8_received">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_8_received"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="can_9_received">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_9_received"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="can_10_received">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_10_received"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="can_11_received">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_11_received"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="received_can">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_can"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="counter_can_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_can_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="internal_can_counter">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_can_counter"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dropped_can_counter">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_can_counter"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i11.i18"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i4.i28"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_VITIS_LOOP_261_2"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_VITIS_LOOP_247_1"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_ddr.1"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="288" class="1004" name="can_frame_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="can_frame/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="readIndex_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="readIndex_read/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="canbase_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="canbase_read/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_readreq_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="orFrameID_req/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="timestamp_read_read_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="0" index="1" bw="64" slack="0"/>
<pin id="314" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_readreq_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="frameDLC_req/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="EN_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EN_read/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="orFrameID_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="7"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orFrameID/9 "/>
</bind>
</comp>

<comp id="335" class="1004" name="frameDLC_read_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="7"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frameDLC/11 "/>
</bind>
</comp>

<comp id="340" class="1004" name="ddr_read_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_read/13 "/>
</bind>
</comp>

<comp id="346" class="1004" name="write_ln330_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln330/15 "/>
</bind>
</comp>

<comp id="353" class="1004" name="write_ln342_write_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="0"/>
<pin id="357" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln342/15 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_writeresp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="clu_addr_load_req/17 clu_addr_addr_9_req/25 clu_addr_addr_9_resp/27 "/>
</bind>
</comp>

<comp id="367" class="1004" name="clu_addr_addr_6_read_read_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="7"/>
<pin id="370" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="clu_addr_addr_6_read/24 "/>
</bind>
</comp>

<comp id="373" class="1004" name="write_ln346_write_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="0" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="9"/>
<pin id="376" dir="0" index="2" bw="32" slack="0"/>
<pin id="377" dir="0" index="3" bw="1" slack="0"/>
<pin id="378" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln346/26 "/>
</bind>
</comp>

<comp id="382" class="1004" name="write_ln328_write_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln328/31 "/>
</bind>
</comp>

<comp id="390" class="1004" name="write_ln329_write_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln329/31 "/>
</bind>
</comp>

<comp id="398" class="1004" name="write_ln331_write_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln331/31 "/>
</bind>
</comp>

<comp id="406" class="1004" name="write_ln332_write_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln332/31 "/>
</bind>
</comp>

<comp id="414" class="1004" name="write_ln333_write_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="0" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln333/31 "/>
</bind>
</comp>

<comp id="422" class="1004" name="write_ln334_write_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="0" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln334/31 "/>
</bind>
</comp>

<comp id="430" class="1004" name="write_ln335_write_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="0" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln335/31 "/>
</bind>
</comp>

<comp id="438" class="1004" name="write_ln336_write_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="0" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln336/31 "/>
</bind>
</comp>

<comp id="446" class="1004" name="write_ln337_write_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="0" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln337/31 "/>
</bind>
</comp>

<comp id="454" class="1004" name="write_ln338_write_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln338/31 "/>
</bind>
</comp>

<comp id="462" class="1004" name="write_ln339_write_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="0" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln339/31 "/>
</bind>
</comp>

<comp id="470" class="1004" name="can_frame_addr_7_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_7/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="grp_access_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="0" index="2" bw="0" slack="0"/>
<pin id="482" dir="0" index="4" bw="7" slack="0"/>
<pin id="483" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="484" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="485" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/3 store_ln228/3 store_ln229/4 store_ln230/4 store_ln231/5 store_ln232/5 store_ln233/6 store_ln234/6 store_ln235/7 store_ln236/7 store_ln237/8 store_ln240/8 store_ln195/10 store_ln200/10 store_ln207/11 store_ln208/11 store_ln209/12 store_ln210/12 store_ln238/13 store_ln242/13 "/>
</bind>
</comp>

<comp id="487" class="1004" name="can_frame_addr_8_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_8/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="can_frame_addr_9_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="3" slack="0"/>
<pin id="499" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_9/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="can_frame_addr_10_gep_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="3" slack="0"/>
<pin id="507" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_10/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="can_frame_addr_11_gep_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="4" slack="0"/>
<pin id="515" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_11/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="can_frame_addr_12_gep_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="4" slack="0"/>
<pin id="523" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_12/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="can_frame_addr_13_gep_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="4" slack="0"/>
<pin id="531" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_13/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="can_frame_addr_14_gep_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="4" slack="0"/>
<pin id="539" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_14/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="can_frame_addr_15_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="5" slack="0"/>
<pin id="547" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_15/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="can_frame_addr_16_gep_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="5" slack="0"/>
<pin id="556" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_16/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="can_frame_addr_17_gep_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="0" index="2" bw="5" slack="0"/>
<pin id="564" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_17/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="can_frame_addr_19_gep_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="6" slack="0"/>
<pin id="573" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_19/8 "/>
</bind>
</comp>

<comp id="578" class="1004" name="can_frame_addr_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="6" slack="0"/>
<pin id="582" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="can_frame_addr_1_gep_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="0" index="2" bw="6" slack="0"/>
<pin id="590" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_1/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="can_frame_addr_3_gep_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="0" index="2" bw="5" slack="0"/>
<pin id="598" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_3/11 "/>
</bind>
</comp>

<comp id="602" class="1004" name="can_frame_addr_4_gep_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="0" index="2" bw="5" slack="0"/>
<pin id="606" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_4/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="can_frame_addr_5_gep_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="5" slack="0"/>
<pin id="614" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_5/12 "/>
</bind>
</comp>

<comp id="618" class="1004" name="can_frame_addr_6_gep_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="0" index="2" bw="5" slack="0"/>
<pin id="622" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_6/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="can_frame_addr_18_gep_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="5" slack="0"/>
<pin id="630" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_18/13 "/>
</bind>
</comp>

<comp id="634" class="1004" name="can_frame_addr_20_gep_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="0"/>
<pin id="638" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_20/13 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_recvFrame_logic_1_Pipeline_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="0" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="0" slack="0"/>
<pin id="650" dir="0" index="1" bw="7" slack="1"/>
<pin id="651" dir="0" index="2" bw="15" slack="1"/>
<pin id="652" dir="0" index="3" bw="32" slack="13"/>
<pin id="653" dir="0" index="4" bw="32" slack="0"/>
<pin id="654" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="655" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln238/14 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="0" slack="0"/>
<pin id="660" dir="0" index="1" bw="5" slack="0"/>
<pin id="661" dir="0" index="2" bw="32" slack="13"/>
<pin id="662" dir="0" index="3" bw="15" slack="1"/>
<pin id="663" dir="0" index="4" bw="32" slack="0"/>
<pin id="664" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="665" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln247/16 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_write_ddr_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="0" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="0"/>
<pin id="671" dir="0" index="2" bw="32" slack="3"/>
<pin id="672" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="673" dir="0" index="4" bw="16" slack="0"/>
<pin id="674" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln343/17 "/>
</bind>
</comp>

<comp id="678" class="1004" name="shl_ln_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="14" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln192_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="14" slack="0"/>
<pin id="688" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="shl_ln192_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="11" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln192_1/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln192_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="0"/>
<pin id="700" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192_1/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln192_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="14" slack="0"/>
<pin id="704" dir="0" index="1" bw="11" slack="0"/>
<pin id="705" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192_2/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln192_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="15" slack="0"/>
<pin id="710" dir="0" index="1" bw="15" slack="0"/>
<pin id="711" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="13" slack="0"/>
<pin id="716" dir="0" index="1" bw="15" slack="0"/>
<pin id="717" dir="0" index="2" bw="3" slack="0"/>
<pin id="718" dir="0" index="3" bw="5" slack="0"/>
<pin id="719" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="724" class="1004" name="shl_ln192_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="15" slack="0"/>
<pin id="726" dir="0" index="1" bw="13" slack="0"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln192_2/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln192_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="15" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192_2/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln192_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="15" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192_1/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="trunc_ln192_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="30" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="0" index="2" bw="3" slack="0"/>
<pin id="746" dir="0" index="3" bw="6" slack="0"/>
<pin id="747" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln192_1/1 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sext_ln192_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="30" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln192/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="clu_addr_addr_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="30" slack="0"/>
<pin id="758" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln215_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="15" slack="2"/>
<pin id="764" dir="0" index="1" bw="15" slack="0"/>
<pin id="765" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_5_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="13" slack="0"/>
<pin id="769" dir="0" index="1" bw="15" slack="0"/>
<pin id="770" dir="0" index="2" bw="3" slack="0"/>
<pin id="771" dir="0" index="3" bw="5" slack="0"/>
<pin id="772" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="shl_ln1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="15" slack="0"/>
<pin id="779" dir="0" index="1" bw="13" slack="0"/>
<pin id="780" dir="0" index="2" bw="1" slack="0"/>
<pin id="781" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln215_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="15" slack="0"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln215_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="15" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="2"/>
<pin id="792" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="trunc_ln215_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="30" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="0" index="2" bw="3" slack="0"/>
<pin id="798" dir="0" index="3" bw="6" slack="0"/>
<pin id="799" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln215_1/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln24_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="0" index="1" bw="64" slack="0"/>
<pin id="807" dir="0" index="2" bw="7" slack="0"/>
<pin id="808" dir="0" index="3" bw="7" slack="0"/>
<pin id="809" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24/3 "/>
</bind>
</comp>

<comp id="815" class="1004" name="trunc_ln25_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="0" index="1" bw="64" slack="0"/>
<pin id="818" dir="0" index="2" bw="7" slack="0"/>
<pin id="819" dir="0" index="3" bw="7" slack="0"/>
<pin id="820" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln25/3 "/>
</bind>
</comp>

<comp id="826" class="1004" name="trunc_ln26_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="0"/>
<pin id="828" dir="0" index="1" bw="64" slack="0"/>
<pin id="829" dir="0" index="2" bw="7" slack="0"/>
<pin id="830" dir="0" index="3" bw="7" slack="0"/>
<pin id="831" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="trunc_ln28_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="0" index="1" bw="64" slack="0"/>
<pin id="839" dir="0" index="2" bw="7" slack="0"/>
<pin id="840" dir="0" index="3" bw="7" slack="0"/>
<pin id="841" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="trunc_ln29_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="64" slack="0"/>
<pin id="849" dir="0" index="2" bw="6" slack="0"/>
<pin id="850" dir="0" index="3" bw="6" slack="0"/>
<pin id="851" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29/3 "/>
</bind>
</comp>

<comp id="856" class="1004" name="trunc_ln30_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="64" slack="0"/>
<pin id="859" dir="0" index="2" bw="6" slack="0"/>
<pin id="860" dir="0" index="3" bw="6" slack="0"/>
<pin id="861" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30/3 "/>
</bind>
</comp>

<comp id="866" class="1004" name="trunc_ln31_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="0" index="1" bw="64" slack="0"/>
<pin id="869" dir="0" index="2" bw="5" slack="0"/>
<pin id="870" dir="0" index="3" bw="5" slack="0"/>
<pin id="871" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31/3 "/>
</bind>
</comp>

<comp id="876" class="1004" name="trunc_ln234_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="64" slack="0"/>
<pin id="878" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln234/3 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sext_ln215_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="30" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/4 "/>
</bind>
</comp>

<comp id="883" class="1004" name="clu_addr_addr_5_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="0"/>
<pin id="885" dir="0" index="1" bw="30" slack="0"/>
<pin id="886" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr_5/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="zext_ln221_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="4" slack="0"/>
<pin id="892" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221/7 "/>
</bind>
</comp>

<comp id="894" class="1004" name="id_can_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="4" slack="0"/>
<pin id="896" dir="0" index="1" bw="5" slack="0"/>
<pin id="897" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="id_can/7 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln221_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="5" slack="0"/>
<pin id="902" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221_1/7 "/>
</bind>
</comp>

<comp id="905" class="1004" name="trunc_ln188_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln188/9 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_2_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="32" slack="0"/>
<pin id="912" dir="0" index="2" bw="6" slack="0"/>
<pin id="913" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="917" class="1004" name="trunc_ln200_2_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="11" slack="0"/>
<pin id="919" dir="0" index="1" bw="32" slack="0"/>
<pin id="920" dir="0" index="2" bw="6" slack="0"/>
<pin id="921" dir="0" index="3" bw="6" slack="0"/>
<pin id="922" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln200_2/9 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="32" slack="0"/>
<pin id="930" dir="0" index="2" bw="6" slack="0"/>
<pin id="931" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="935" class="1004" name="trunc_ln203_2_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="18" slack="0"/>
<pin id="937" dir="0" index="1" bw="32" slack="0"/>
<pin id="938" dir="0" index="2" bw="1" slack="0"/>
<pin id="939" dir="0" index="3" bw="6" slack="0"/>
<pin id="940" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln203_2/9 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln195_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="1"/>
<pin id="947" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln195/10 "/>
</bind>
</comp>

<comp id="949" class="1004" name="zext_ln200_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="11" slack="1"/>
<pin id="951" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="FrameID_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="29" slack="0"/>
<pin id="954" dir="0" index="1" bw="11" slack="1"/>
<pin id="955" dir="0" index="2" bw="18" slack="1"/>
<pin id="956" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="FrameID/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="select_ln200_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="1"/>
<pin id="960" dir="0" index="1" bw="1" slack="1"/>
<pin id="961" dir="0" index="2" bw="1" slack="1"/>
<pin id="962" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln200/10 "/>
</bind>
</comp>

<comp id="963" class="1004" name="FrameID_1_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="1"/>
<pin id="965" dir="0" index="1" bw="29" slack="0"/>
<pin id="966" dir="0" index="2" bw="11" slack="0"/>
<pin id="967" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="FrameID_1/10 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln200_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200_1/10 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_4_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="5" slack="0"/>
<pin id="977" dir="0" index="1" bw="29" slack="0"/>
<pin id="978" dir="0" index="2" bw="6" slack="0"/>
<pin id="979" dir="0" index="3" bw="6" slack="0"/>
<pin id="980" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="985" class="1004" name="trunc_ln_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="0"/>
<pin id="987" dir="0" index="1" bw="29" slack="0"/>
<pin id="988" dir="0" index="2" bw="6" slack="0"/>
<pin id="989" dir="0" index="3" bw="6" slack="0"/>
<pin id="990" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="995" class="1004" name="trunc_ln23_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="0"/>
<pin id="997" dir="0" index="1" bw="29" slack="0"/>
<pin id="998" dir="0" index="2" bw="5" slack="0"/>
<pin id="999" dir="0" index="3" bw="5" slack="0"/>
<pin id="1000" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23/10 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="trunc_ln210_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="29" slack="0"/>
<pin id="1007" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln210/10 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="zext_ln207_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="5" slack="1"/>
<pin id="1011" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln207/11 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="tmp_7_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="32" slack="0"/>
<pin id="1016" dir="0" index="2" bw="6" slack="0"/>
<pin id="1017" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_6_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="4" slack="0"/>
<pin id="1023" dir="0" index="1" bw="32" slack="1"/>
<pin id="1024" dir="0" index="2" bw="6" slack="0"/>
<pin id="1025" dir="0" index="3" bw="6" slack="0"/>
<pin id="1026" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="Dlc_assign_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="0"/>
<pin id="1032" dir="0" index="1" bw="4" slack="0"/>
<pin id="1033" dir="0" index="2" bw="1" slack="0"/>
<pin id="1034" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Dlc_assign/12 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="xor_ln28_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/12 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="icmp_ln28_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="0" index="1" bw="32" slack="0"/>
<pin id="1046" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/12 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="and_ln28_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/12 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="select_ln28_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="32" slack="0"/>
<pin id="1057" dir="0" index="2" bw="32" slack="0"/>
<pin id="1058" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/12 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="icmp_ln32_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="0"/>
<pin id="1064" dir="0" index="1" bw="30" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/12 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="zext_ln32_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/12 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="icmp_ln32_1_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="0"/>
<pin id="1074" dir="0" index="1" bw="31" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/12 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="icmp_ln32_2_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="0"/>
<pin id="1080" dir="0" index="1" bw="31" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_2/12 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="select_ln32_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="0" index="2" bw="2" slack="0"/>
<pin id="1088" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/12 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="or_ln32_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/12 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="select_ln32_1_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="0" index="1" bw="2" slack="0"/>
<pin id="1101" dir="0" index="2" bw="1" slack="0"/>
<pin id="1102" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/12 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="zext_ln32_1_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="2" slack="0"/>
<pin id="1108" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/12 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="icmp_ln32_3_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="0"/>
<pin id="1112" dir="0" index="1" bw="32" slack="0"/>
<pin id="1113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_3/12 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="icmp_ln32_4_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="0"/>
<pin id="1118" dir="0" index="1" bw="32" slack="0"/>
<pin id="1119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_4/12 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="select_ln32_2_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="3" slack="0"/>
<pin id="1125" dir="0" index="2" bw="3" slack="0"/>
<pin id="1126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/12 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="or_ln32_1_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="0"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_1/12 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="select_ln32_3_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="0"/>
<pin id="1138" dir="0" index="1" bw="3" slack="0"/>
<pin id="1139" dir="0" index="2" bw="2" slack="0"/>
<pin id="1140" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/12 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="icmp_ln32_5_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="0"/>
<pin id="1146" dir="0" index="1" bw="32" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_5/12 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="icmp_ln32_6_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="0"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_6/12 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="select_ln32_4_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="1" slack="0"/>
<pin id="1159" dir="0" index="2" bw="2" slack="0"/>
<pin id="1160" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_4/12 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="or_ln32_2_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_2/12 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="select_ln32_5_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="2" slack="0"/>
<pin id="1173" dir="0" index="2" bw="3" slack="0"/>
<pin id="1174" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_5/12 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="icmp_ln32_7_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="0"/>
<pin id="1180" dir="0" index="1" bw="32" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_7/12 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="icmp_ln32_8_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="0"/>
<pin id="1186" dir="0" index="1" bw="32" slack="0"/>
<pin id="1187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_8/12 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="icmp_ln32_9_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="0"/>
<pin id="1192" dir="0" index="1" bw="32" slack="0"/>
<pin id="1193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_9/12 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="icmp_ln32_10_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="0"/>
<pin id="1198" dir="0" index="1" bw="32" slack="0"/>
<pin id="1199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_10/12 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="icmp_ln32_11_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="0"/>
<pin id="1204" dir="0" index="1" bw="31" slack="0"/>
<pin id="1205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_11/12 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="icmp_ln32_12_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="0"/>
<pin id="1210" dir="0" index="1" bw="31" slack="0"/>
<pin id="1211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_12/12 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="icmp_ln32_13_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="0"/>
<pin id="1216" dir="0" index="1" bw="30" slack="0"/>
<pin id="1217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_13/12 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="icmp_ln32_14_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="0"/>
<pin id="1222" dir="0" index="1" bw="29" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_14/12 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="zext_ln32_2_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="3" slack="1"/>
<pin id="1228" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/13 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="select_ln32_6_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="1"/>
<pin id="1231" dir="0" index="1" bw="3" slack="0"/>
<pin id="1232" dir="0" index="2" bw="4" slack="0"/>
<pin id="1233" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_6/13 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="or_ln32_3_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="1"/>
<pin id="1238" dir="0" index="1" bw="1" slack="1"/>
<pin id="1239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_3/13 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="select_ln32_7_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="0"/>
<pin id="1242" dir="0" index="1" bw="4" slack="0"/>
<pin id="1243" dir="0" index="2" bw="3" slack="0"/>
<pin id="1244" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_7/13 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="zext_ln32_3_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="4" slack="0"/>
<pin id="1250" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/13 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="select_ln32_8_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="1"/>
<pin id="1254" dir="0" index="1" bw="5" slack="0"/>
<pin id="1255" dir="0" index="2" bw="5" slack="0"/>
<pin id="1256" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_8/13 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="or_ln32_4_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="1"/>
<pin id="1261" dir="0" index="1" bw="1" slack="1"/>
<pin id="1262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_4/13 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="select_ln32_9_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="0"/>
<pin id="1265" dir="0" index="1" bw="5" slack="0"/>
<pin id="1266" dir="0" index="2" bw="4" slack="0"/>
<pin id="1267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_9/13 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="zext_ln32_4_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="5" slack="0"/>
<pin id="1273" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_4/13 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="select_ln32_10_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="1"/>
<pin id="1277" dir="0" index="1" bw="6" slack="0"/>
<pin id="1278" dir="0" index="2" bw="6" slack="0"/>
<pin id="1279" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_10/13 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="or_ln32_5_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="0" index="1" bw="1" slack="1"/>
<pin id="1285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_5/13 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="select_ln32_11_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="6" slack="0"/>
<pin id="1289" dir="0" index="2" bw="5" slack="0"/>
<pin id="1290" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_11/13 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="zext_ln32_5_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="6" slack="0"/>
<pin id="1296" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_5/13 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="empty_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="1"/>
<pin id="1300" dir="0" index="1" bw="7" slack="0"/>
<pin id="1301" dir="0" index="2" bw="7" slack="0"/>
<pin id="1302" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="empty_76_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="0" index="1" bw="1" slack="1"/>
<pin id="1308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_76/13 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="NofBytes_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="0"/>
<pin id="1311" dir="0" index="1" bw="7" slack="0"/>
<pin id="1312" dir="0" index="2" bw="6" slack="0"/>
<pin id="1313" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NofBytes/13 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="trunc_ln27_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="7" slack="0"/>
<pin id="1319" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/13 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="zext_ln238_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="7" slack="0"/>
<pin id="1323" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238/13 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="add_ln238_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="7" slack="0"/>
<pin id="1328" dir="0" index="1" bw="5" slack="0"/>
<pin id="1329" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/13 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="zext_ln238_1_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="7" slack="0"/>
<pin id="1334" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_1/13 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="add156_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="15" slack="12"/>
<pin id="1339" dir="0" index="1" bw="15" slack="0"/>
<pin id="1340" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add156/13 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="icmp_ln261_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="7" slack="0"/>
<pin id="1344" dir="0" index="1" bw="1" slack="0"/>
<pin id="1345" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln261/13 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="add_ln247_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="6" slack="0"/>
<pin id="1350" dir="0" index="1" bw="1" slack="0"/>
<pin id="1351" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/13 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="trunc_ln32_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="4" slack="0"/>
<pin id="1356" dir="0" index="1" bw="6" slack="0"/>
<pin id="1357" dir="0" index="2" bw="3" slack="0"/>
<pin id="1358" dir="0" index="3" bw="4" slack="0"/>
<pin id="1359" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32/13 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="counter_can_2_load_load_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="0"/>
<pin id="1366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_can_2_load/15 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="add_ln283_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="0"/>
<pin id="1370" dir="0" index="1" bw="1" slack="0"/>
<pin id="1371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln283/15 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="store_ln283_store_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="0"/>
<pin id="1377" dir="0" index="1" bw="32" slack="0"/>
<pin id="1378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/15 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="internal_can_counter_load_load_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="0"/>
<pin id="1383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="internal_can_counter_load/15 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="add_ln341_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="0"/>
<pin id="1387" dir="0" index="1" bw="1" slack="0"/>
<pin id="1388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/15 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="store_ln341_store_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="0"/>
<pin id="1394" dir="0" index="1" bw="32" slack="0"/>
<pin id="1395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/15 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="add_ln344_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="14"/>
<pin id="1400" dir="0" index="1" bw="9" slack="0"/>
<pin id="1401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344/15 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="trunc_ln33_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="30" slack="0"/>
<pin id="1405" dir="0" index="1" bw="32" slack="0"/>
<pin id="1406" dir="0" index="2" bw="3" slack="0"/>
<pin id="1407" dir="0" index="3" bw="6" slack="0"/>
<pin id="1408" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln33/15 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="zext_ln247_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="4" slack="1"/>
<pin id="1415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/16 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="add_ln247_1_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="4" slack="0"/>
<pin id="1418" dir="0" index="1" bw="1" slack="0"/>
<pin id="1419" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247_1/16 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="sext_ln344_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="30" slack="1"/>
<pin id="1425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln344/17 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="clu_addr_addr_6_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="32" slack="0"/>
<pin id="1428" dir="0" index="1" bw="30" slack="0"/>
<pin id="1429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr_6/17 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="or_ln345_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="32" slack="2"/>
<pin id="1435" dir="0" index="1" bw="9" slack="0"/>
<pin id="1436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln345/26 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="canbase_read_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="2"/>
<pin id="1441" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="canbase_read "/>
</bind>
</comp>

<comp id="1447" class="1005" name="add_ln192_2_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="15" slack="2"/>
<pin id="1449" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln192_2 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="trunc_ln192_1_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="30" slack="1"/>
<pin id="1455" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln192_1 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="clu_addr_addr_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="32" slack="1"/>
<pin id="1460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr "/>
</bind>
</comp>

<comp id="1464" class="1005" name="trunc_ln215_1_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="30" slack="1"/>
<pin id="1466" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln215_1 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="trunc_ln26_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="8" slack="1"/>
<pin id="1471" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="trunc_ln28_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="8" slack="1"/>
<pin id="1476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="trunc_ln29_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="8" slack="2"/>
<pin id="1481" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="trunc_ln30_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="8" slack="2"/>
<pin id="1486" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="trunc_ln31_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="8" slack="3"/>
<pin id="1491" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="trunc_ln234_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="8" slack="3"/>
<pin id="1496" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln234 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="clu_addr_addr_5_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="32" slack="1"/>
<pin id="1501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr_5 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="trunc_ln188_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="1"/>
<pin id="1507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln188 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="tmp_2_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="1" slack="1"/>
<pin id="1512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="trunc_ln200_2_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="11" slack="1"/>
<pin id="1519" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln200_2 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="tmp_3_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="1"/>
<pin id="1525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="trunc_ln203_2_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="18" slack="1"/>
<pin id="1530" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln203_2 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="tmp_4_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="5" slack="1"/>
<pin id="1535" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1538" class="1005" name="trunc_ln_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="8" slack="1"/>
<pin id="1540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1543" class="1005" name="trunc_ln23_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="8" slack="2"/>
<pin id="1545" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="trunc_ln210_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="8" slack="2"/>
<pin id="1550" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln210 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="frameDLC_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="32" slack="1"/>
<pin id="1555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frameDLC "/>
</bind>
</comp>

<comp id="1559" class="1005" name="tmp_7_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="1"/>
<pin id="1561" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="select_ln32_5_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="3" slack="1"/>
<pin id="1566" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_5 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="icmp_ln32_7_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="1" slack="1"/>
<pin id="1571" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_7 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="icmp_ln32_8_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="1" slack="1"/>
<pin id="1576" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_8 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="icmp_ln32_9_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="1" slack="1"/>
<pin id="1582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_9 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="icmp_ln32_10_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="1" slack="1"/>
<pin id="1587" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_10 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="icmp_ln32_11_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="1"/>
<pin id="1593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_11 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="icmp_ln32_12_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="1"/>
<pin id="1598" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_12 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="icmp_ln32_13_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="1"/>
<pin id="1604" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_13 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="icmp_ln32_14_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="1" slack="1"/>
<pin id="1609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_14 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="ddr_read_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="3"/>
<pin id="1615" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ddr_read "/>
</bind>
</comp>

<comp id="1618" class="1005" name="NofBytes_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="7" slack="1"/>
<pin id="1620" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="NofBytes "/>
</bind>
</comp>

<comp id="1623" class="1005" name="add156_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="15" slack="1"/>
<pin id="1625" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add156 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="icmp_ln261_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="1" slack="2"/>
<pin id="1631" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln261 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="trunc_ln32_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="4" slack="1"/>
<pin id="1635" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="trunc_ln33_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="30" slack="1"/>
<pin id="1640" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="add_ln247_1_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="5" slack="1"/>
<pin id="1645" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln247_1 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="clu_addr_addr_6_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="32" slack="1"/>
<pin id="1650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr_6 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="clu_addr_addr_6_read_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="32" slack="2"/>
<pin id="1657" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="clu_addr_addr_6_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="291"><net_src comp="50" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="8" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="2" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="78" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="80" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="78" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="124" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="10" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="138" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="138" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="6" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="270" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="18" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="270" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="78" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="138" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="278" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="379"><net_src comp="282" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="284" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="381"><net_src comp="286" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="387"><net_src comp="270" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="90" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="270" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="16" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="90" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="270" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="20" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="90" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="270" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="22" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="90" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="419"><net_src comp="270" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="24" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="90" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="270" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="26" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="90" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="270" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="28" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="90" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="443"><net_src comp="270" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="30" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="90" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="270" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="32" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="90" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="270" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="34" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="90" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="270" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="36" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="90" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="90" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="90" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="486"><net_src comp="470" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="492"><net_src comp="90" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="50" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="494"><net_src comp="487" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="500"><net_src comp="90" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="66" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="502"><net_src comp="495" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="508"><net_src comp="90" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="509"><net_src comp="114" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="510"><net_src comp="503" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="516"><net_src comp="90" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="517"><net_src comp="116" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="518"><net_src comp="511" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="524"><net_src comp="90" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="118" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="526"><net_src comp="519" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="532"><net_src comp="90" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="120" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="534"><net_src comp="527" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="540"><net_src comp="90" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="122" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="542"><net_src comp="535" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="548"><net_src comp="90" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="549"><net_src comp="110" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="550"><net_src comp="128" pin="0"/><net_sink comp="477" pin=4"/></net>

<net id="551"><net_src comp="543" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="557"><net_src comp="90" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="558"><net_src comp="130" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="559"><net_src comp="552" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="565"><net_src comp="90" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="566"><net_src comp="132" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="567"><net_src comp="134" pin="0"/><net_sink comp="477" pin=4"/></net>

<net id="568"><net_src comp="560" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="574"><net_src comp="90" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="136" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="576"><net_src comp="134" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="577"><net_src comp="569" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="583"><net_src comp="90" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="584"><net_src comp="106" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="585"><net_src comp="578" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="591"><net_src comp="90" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="152" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="593"><net_src comp="586" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="599"><net_src comp="90" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="600"><net_src comp="162" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="601"><net_src comp="594" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="607"><net_src comp="90" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="608"><net_src comp="164" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="609"><net_src comp="602" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="615"><net_src comp="90" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="616"><net_src comp="68" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="617"><net_src comp="610" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="623"><net_src comp="90" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="624"><net_src comp="112" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="625"><net_src comp="618" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="631"><net_src comp="90" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="632"><net_src comp="256" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="633"><net_src comp="626" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="639"><net_src comp="90" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="640"><net_src comp="142" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="641"><net_src comp="634" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="646"><net_src comp="52" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="288" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="656"><net_src comp="266" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="0" pin="0"/><net_sink comp="648" pin=4"/></net>

<net id="666"><net_src comp="268" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="0" pin="0"/><net_sink comp="658" pin=4"/></net>

<net id="675"><net_src comp="276" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="4" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="44" pin="0"/><net_sink comp="668" pin=4"/></net>

<net id="683"><net_src comp="54" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="292" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="56" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="689"><net_src comp="678" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="58" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="292" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="60" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="690" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="686" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="698" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="62" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="720"><net_src comp="64" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="708" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="722"><net_src comp="66" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="723"><net_src comp="68" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="729"><net_src comp="70" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="714" pin="4"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="72" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="735"><net_src comp="724" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="298" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="748"><net_src comp="74" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="66" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="76" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="759"><net_src comp="0" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="752" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="761"><net_src comp="755" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="766"><net_src comp="82" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="64" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="762" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="66" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="68" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="782"><net_src comp="70" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="767" pin="4"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="72" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="788"><net_src comp="777" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="785" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="800"><net_src comp="74" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="789" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="66" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="76" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="810"><net_src comp="84" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="311" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="86" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="88" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="814"><net_src comp="804" pin="4"/><net_sink comp="477" pin=4"/></net>

<net id="821"><net_src comp="84" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="311" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="92" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="94" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="825"><net_src comp="815" pin="4"/><net_sink comp="477" pin=1"/></net>

<net id="832"><net_src comp="84" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="311" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="96" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="98" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="842"><net_src comp="84" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="311" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="100" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="845"><net_src comp="102" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="852"><net_src comp="84" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="311" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="854"><net_src comp="104" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="855"><net_src comp="76" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="862"><net_src comp="84" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="311" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="106" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="108" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="872"><net_src comp="84" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="311" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="110" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="112" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="879"><net_src comp="311" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="887"><net_src comp="0" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="880" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="889"><net_src comp="883" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="893"><net_src comp="324" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="126" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="903"><net_src comp="894" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="908"><net_src comp="330" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="914"><net_src comp="140" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="330" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="142" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="923"><net_src comp="144" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="330" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="925"><net_src comp="146" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="926"><net_src comp="76" pin="0"/><net_sink comp="917" pin=3"/></net>

<net id="932"><net_src comp="140" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="330" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="148" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="941"><net_src comp="150" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="330" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="943"><net_src comp="50" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="944"><net_src comp="136" pin="0"/><net_sink comp="935" pin=3"/></net>

<net id="948"><net_src comp="945" pin="1"/><net_sink comp="477" pin=4"/></net>

<net id="957"><net_src comp="154" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="968"><net_src comp="952" pin="3"/><net_sink comp="963" pin=1"/></net>

<net id="969"><net_src comp="949" pin="1"/><net_sink comp="963" pin=2"/></net>

<net id="973"><net_src comp="958" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="981"><net_src comp="156" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="963" pin="3"/><net_sink comp="975" pin=1"/></net>

<net id="983"><net_src comp="104" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="984"><net_src comp="158" pin="0"/><net_sink comp="975" pin=3"/></net>

<net id="991"><net_src comp="160" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="963" pin="3"/><net_sink comp="985" pin=1"/></net>

<net id="993"><net_src comp="106" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="994"><net_src comp="108" pin="0"/><net_sink comp="985" pin=3"/></net>

<net id="1001"><net_src comp="160" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="963" pin="3"/><net_sink comp="995" pin=1"/></net>

<net id="1003"><net_src comp="110" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1004"><net_src comp="112" pin="0"/><net_sink comp="995" pin=3"/></net>

<net id="1008"><net_src comp="963" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1012"><net_src comp="1009" pin="1"/><net_sink comp="477" pin=4"/></net>

<net id="1018"><net_src comp="140" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="335" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1020"><net_src comp="166" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1027"><net_src comp="168" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="158" pin="0"/><net_sink comp="1021" pin=2"/></net>

<net id="1029"><net_src comp="76" pin="0"/><net_sink comp="1021" pin=3"/></net>

<net id="1035"><net_src comp="170" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1036"><net_src comp="1021" pin="4"/><net_sink comp="1030" pin=1"/></net>

<net id="1037"><net_src comp="172" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1042"><net_src comp="174" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="176" pin="0"/><net_sink comp="1043" pin=1"/></net>

<net id="1052"><net_src comp="1043" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1038" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1059"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="178" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="1030" pin="3"/><net_sink comp="1054" pin=2"/></net>

<net id="1066"><net_src comp="1054" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="180" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1071"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1076"><net_src comp="1054" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="182" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="1054" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="184" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1089"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="186" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1091"><net_src comp="188" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1096"><net_src comp="1078" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="1072" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1103"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="1084" pin="3"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="1068" pin="1"/><net_sink comp="1098" pin=2"/></net>

<net id="1109"><net_src comp="1098" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="1054" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="190" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="1054" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="192" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1127"><net_src comp="1116" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1128"><net_src comp="194" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1129"><net_src comp="196" pin="0"/><net_sink comp="1122" pin=2"/></net>

<net id="1134"><net_src comp="1116" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1110" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1141"><net_src comp="1130" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1142"><net_src comp="1122" pin="3"/><net_sink comp="1136" pin=1"/></net>

<net id="1143"><net_src comp="1106" pin="1"/><net_sink comp="1136" pin=2"/></net>

<net id="1148"><net_src comp="1054" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="198" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1154"><net_src comp="1054" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="200" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1161"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="202" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="204" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1168"><net_src comp="1150" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1144" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1175"><net_src comp="1164" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1156" pin="3"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="1136" pin="3"/><net_sink comp="1170" pin=2"/></net>

<net id="1182"><net_src comp="1054" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="178" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="1054" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="206" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1194"><net_src comp="1054" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="208" pin="0"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="1054" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="210" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1206"><net_src comp="1054" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="212" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="1054" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="214" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1218"><net_src comp="1054" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="216" pin="0"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="1054" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="218" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1234"><net_src comp="238" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1235"><net_src comp="240" pin="0"/><net_sink comp="1229" pin=2"/></net>

<net id="1245"><net_src comp="1236" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1246"><net_src comp="1229" pin="3"/><net_sink comp="1240" pin=1"/></net>

<net id="1247"><net_src comp="1226" pin="1"/><net_sink comp="1240" pin=2"/></net>

<net id="1251"><net_src comp="1240" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1257"><net_src comp="242" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1258"><net_src comp="244" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1268"><net_src comp="1259" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1269"><net_src comp="1252" pin="3"/><net_sink comp="1263" pin=1"/></net>

<net id="1270"><net_src comp="1248" pin="1"/><net_sink comp="1263" pin=2"/></net>

<net id="1274"><net_src comp="1263" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1280"><net_src comp="246" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1281"><net_src comp="248" pin="0"/><net_sink comp="1275" pin=2"/></net>

<net id="1291"><net_src comp="1282" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="1275" pin="3"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="1271" pin="1"/><net_sink comp="1286" pin=2"/></net>

<net id="1297"><net_src comp="1286" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1303"><net_src comp="250" pin="0"/><net_sink comp="1298" pin=1"/></net>

<net id="1304"><net_src comp="252" pin="0"/><net_sink comp="1298" pin=2"/></net>

<net id="1314"><net_src comp="1305" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1315"><net_src comp="1298" pin="3"/><net_sink comp="1309" pin=1"/></net>

<net id="1316"><net_src comp="1294" pin="1"/><net_sink comp="1309" pin=2"/></net>

<net id="1320"><net_src comp="1309" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1324"><net_src comp="1309" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1330"><net_src comp="1309" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="254" pin="0"/><net_sink comp="1326" pin=1"/></net>

<net id="1335"><net_src comp="1326" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="477" pin=4"/></net>

<net id="1341"><net_src comp="258" pin="0"/><net_sink comp="1337" pin=1"/></net>

<net id="1346"><net_src comp="1309" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="260" pin="0"/><net_sink comp="1342" pin=1"/></net>

<net id="1352"><net_src comp="1317" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1353"><net_src comp="262" pin="0"/><net_sink comp="1348" pin=1"/></net>

<net id="1360"><net_src comp="264" pin="0"/><net_sink comp="1354" pin=0"/></net>

<net id="1361"><net_src comp="1348" pin="2"/><net_sink comp="1354" pin=1"/></net>

<net id="1362"><net_src comp="66" pin="0"/><net_sink comp="1354" pin=2"/></net>

<net id="1363"><net_src comp="118" pin="0"/><net_sink comp="1354" pin=3"/></net>

<net id="1367"><net_src comp="40" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1372"><net_src comp="1364" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1373"><net_src comp="50" pin="0"/><net_sink comp="1368" pin=1"/></net>

<net id="1374"><net_src comp="1368" pin="2"/><net_sink comp="346" pin=2"/></net>

<net id="1379"><net_src comp="1368" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="40" pin="0"/><net_sink comp="1375" pin=1"/></net>

<net id="1384"><net_src comp="42" pin="0"/><net_sink comp="1381" pin=0"/></net>

<net id="1389"><net_src comp="1381" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="50" pin="0"/><net_sink comp="1385" pin=1"/></net>

<net id="1391"><net_src comp="1385" pin="2"/><net_sink comp="353" pin=2"/></net>

<net id="1396"><net_src comp="1385" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="42" pin="0"/><net_sink comp="1392" pin=1"/></net>

<net id="1402"><net_src comp="272" pin="0"/><net_sink comp="1398" pin=1"/></net>

<net id="1409"><net_src comp="74" pin="0"/><net_sink comp="1403" pin=0"/></net>

<net id="1410"><net_src comp="1398" pin="2"/><net_sink comp="1403" pin=1"/></net>

<net id="1411"><net_src comp="66" pin="0"/><net_sink comp="1403" pin=2"/></net>

<net id="1412"><net_src comp="76" pin="0"/><net_sink comp="1403" pin=3"/></net>

<net id="1420"><net_src comp="1413" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1421"><net_src comp="274" pin="0"/><net_sink comp="1416" pin=1"/></net>

<net id="1422"><net_src comp="1416" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="1430"><net_src comp="0" pin="0"/><net_sink comp="1426" pin=0"/></net>

<net id="1431"><net_src comp="1423" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="1432"><net_src comp="1426" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="1437"><net_src comp="280" pin="0"/><net_sink comp="1433" pin=1"/></net>

<net id="1438"><net_src comp="1433" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="1442"><net_src comp="298" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="648" pin=3"/></net>

<net id="1445"><net_src comp="1439" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="1446"><net_src comp="1439" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1450"><net_src comp="702" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1456"><net_src comp="742" pin="4"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1461"><net_src comp="755" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1467"><net_src comp="794" pin="4"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1472"><net_src comp="826" pin="4"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="477" pin=4"/></net>

<net id="1477"><net_src comp="836" pin="4"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1482"><net_src comp="846" pin="4"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="477" pin=4"/></net>

<net id="1487"><net_src comp="856" pin="4"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1492"><net_src comp="866" pin="4"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="477" pin=4"/></net>

<net id="1497"><net_src comp="876" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1502"><net_src comp="883" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1504"><net_src comp="1499" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="1508"><net_src comp="905" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1513"><net_src comp="909" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1516"><net_src comp="1510" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1520"><net_src comp="917" pin="4"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1526"><net_src comp="927" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="958" pin=2"/></net>

<net id="1531"><net_src comp="935" pin="4"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="952" pin=2"/></net>

<net id="1536"><net_src comp="975" pin="4"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1541"><net_src comp="985" pin="4"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1546"><net_src comp="995" pin="4"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="477" pin=4"/></net>

<net id="1551"><net_src comp="1005" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1556"><net_src comp="335" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1558"><net_src comp="1553" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1562"><net_src comp="1013" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1567"><net_src comp="1170" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1572"><net_src comp="1178" pin="2"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1577"><net_src comp="1184" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1579"><net_src comp="1574" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1583"><net_src comp="1190" pin="2"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1588"><net_src comp="1196" pin="2"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1590"><net_src comp="1585" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1594"><net_src comp="1202" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1599"><net_src comp="1208" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1601"><net_src comp="1596" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1605"><net_src comp="1214" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="1610"><net_src comp="1220" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1612"><net_src comp="1607" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1616"><net_src comp="340" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="1621"><net_src comp="1309" pin="3"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1626"><net_src comp="1337" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="658" pin=3"/></net>

<net id="1632"><net_src comp="1342" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1636"><net_src comp="1354" pin="4"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1641"><net_src comp="1403" pin="4"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1646"><net_src comp="1416" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1651"><net_src comp="1426" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1653"><net_src comp="1648" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="1654"><net_src comp="1648" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="1658"><net_src comp="367" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="1433" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: clu_addr | {25 26 27 28 29 30 31 }
	Port: ps_ddr | {17 18 }
	Port: can_0_received | {31 }
	Port: can_1_received | {31 }
	Port: can_2_received | {15 }
	Port: can_3_received | {31 }
	Port: can_4_received | {31 }
	Port: can_5_received | {31 }
	Port: can_6_received | {31 }
	Port: can_7_received | {31 }
	Port: can_8_received | {31 }
	Port: can_9_received | {31 }
	Port: can_10_received | {31 }
	Port: can_11_received | {31 }
	Port: received_can | {15 }
	Port: counter_can_2 | {15 }
	Port: internal_can_counter | {15 }
	Port: dropped_can_counter | {17 18 }
 - Input state : 
	Port: recvFrame_logic.1 : clu_addr | {2 3 4 5 6 7 8 9 10 11 14 15 16 17 18 19 20 21 22 23 24 }
	Port: recvFrame_logic.1 : canbase | {1 }
	Port: recvFrame_logic.1 : ps_ddr | {17 18 }
	Port: recvFrame_logic.1 : ddr | {13 }
	Port: recvFrame_logic.1 : readIndex | {1 }
	Port: recvFrame_logic.1 : EN | {7 }
	Port: recvFrame_logic.1 : timestamp | {3 }
	Port: recvFrame_logic.1 : counter_can_2 | {15 }
	Port: recvFrame_logic.1 : internal_can_counter | {15 }
	Port: recvFrame_logic.1 : dropped_can_counter | {17 18 }
  - Chain level:
	State 1
		call_ln0 : 1
		zext_ln192 : 1
		zext_ln192_1 : 1
		add_ln192_2 : 2
		add_ln192 : 3
		tmp : 4
		shl_ln192_2 : 5
		zext_ln192_2 : 6
		add_ln192_1 : 7
		trunc_ln192_1 : 8
	State 2
		clu_addr_addr : 1
		orFrameID_req : 2
	State 3
		tmp_5 : 1
		shl_ln1 : 2
		zext_ln215 : 3
		add_ln215_1 : 4
		trunc_ln215_1 : 5
		store_ln227 : 1
		store_ln228 : 1
	State 4
		clu_addr_addr_5 : 1
		frameDLC_req : 2
		store_ln229 : 1
		store_ln230 : 1
	State 5
		store_ln231 : 1
		store_ln232 : 1
	State 6
		store_ln233 : 1
		store_ln234 : 1
	State 7
		id_can : 1
		zext_ln221_1 : 2
		store_ln235 : 1
		store_ln236 : 3
	State 8
		store_ln237 : 1
		store_ln240 : 1
	State 9
	State 10
		store_ln195 : 1
		FrameID_1 : 1
		zext_ln200_1 : 1
		store_ln200 : 2
		tmp_4 : 2
		trunc_ln : 2
		trunc_ln23 : 2
		trunc_ln210 : 2
	State 11
		store_ln207 : 1
		store_ln208 : 1
	State 12
		store_ln209 : 1
		store_ln210 : 1
		Dlc_assign : 1
		and_ln28 : 1
		select_ln28 : 1
		icmp_ln32 : 2
		zext_ln32 : 3
		icmp_ln32_1 : 2
		icmp_ln32_2 : 2
		select_ln32 : 3
		or_ln32 : 3
		select_ln32_1 : 3
		zext_ln32_1 : 4
		icmp_ln32_3 : 2
		icmp_ln32_4 : 2
		select_ln32_2 : 3
		or_ln32_1 : 3
		select_ln32_3 : 5
		icmp_ln32_5 : 2
		icmp_ln32_6 : 2
		select_ln32_4 : 3
		or_ln32_2 : 3
		select_ln32_5 : 6
		icmp_ln32_7 : 2
		icmp_ln32_8 : 2
		icmp_ln32_9 : 2
		icmp_ln32_10 : 2
		icmp_ln32_11 : 2
		icmp_ln32_12 : 2
		icmp_ln32_13 : 2
		icmp_ln32_14 : 2
	State 13
		zext_ln32_3 : 1
		select_ln32_9 : 2
		zext_ln32_4 : 3
		select_ln32_11 : 4
		zext_ln32_5 : 5
		NofBytes : 6
		trunc_ln27 : 7
		zext_ln238 : 7
		add_ln238 : 7
		zext_ln238_1 : 8
		store_ln238 : 9
		store_ln242 : 8
		icmp_ln261 : 7
		br_ln247 : 8
		add_ln247 : 8
		trunc_ln32 : 9
	State 14
	State 15
		add_ln283 : 1
		store_ln283 : 2
		write_ln330 : 2
		add_ln341 : 1
		store_ln341 : 2
		write_ln342 : 2
		trunc_ln33 : 1
	State 16
		add_ln247_1 : 1
		call_ln247 : 2
	State 17
		clu_addr_addr_6 : 1
		clu_addr_load_req : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         grp_recvFrame_logic_1_Pipeline_1_fu_642        |    0    |    0    |    0    |    7    |    10   |    0    |
|   call   | grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2_fu_648 |    0    |    0    |   6.49  |   294   |   337   |    0    |
|          | grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1_fu_658 |    0    |    0    |   6.49  |   114   |   153   |    0    |
|          |                 grp_write_ddr_1_fu_668                 |    0    |    1    | 22.6345 |   915   |   711   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   add_ln192_2_fu_702                   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |                    add_ln192_fu_708                    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                   add_ln192_1_fu_736                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln215_fu_762                    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                   add_ln215_1_fu_789                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                      id_can_fu_894                     |    0    |    0    |    0    |    0    |    7    |    0    |
|    add   |                    add_ln238_fu_1326                   |    0    |    0    |    0    |    0    |    7    |    0    |
|          |                     add156_fu_1337                     |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                    add_ln247_fu_1348                   |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                    add_ln283_fu_1368                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln341_fu_1385                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln344_fu_1398                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                   add_ln247_1_fu_1416                  |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    icmp_ln28_fu_1043                   |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                    icmp_ln32_fu_1062                   |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_1_fu_1072                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_2_fu_1078                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_3_fu_1110                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_4_fu_1116                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_5_fu_1144                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_6_fu_1150                  |    0    |    0    |    0    |    0    |    12   |    0    |
|   icmp   |                   icmp_ln32_7_fu_1178                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_8_fu_1184                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_9_fu_1190                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_10_fu_1196                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_11_fu_1202                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_12_fu_1208                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_13_fu_1214                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_14_fu_1220                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln261_fu_1342                   |    0    |    0    |    0    |    0    |    3    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   select_ln200_fu_958                  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                    FrameID_1_fu_963                    |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                   select_ln28_fu_1054                  |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                   select_ln32_fu_1084                  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                  select_ln32_1_fu_1098                 |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                  select_ln32_2_fu_1122                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln32_3_fu_1136                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln32_4_fu_1156                 |    0    |    0    |    0    |    0    |    2    |    0    |
|  select  |                  select_ln32_5_fu_1170                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln32_6_fu_1229                 |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                  select_ln32_7_fu_1240                 |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                  select_ln32_8_fu_1252                 |    0    |    0    |    0    |    0    |    5    |    0    |
|          |                  select_ln32_9_fu_1263                 |    0    |    0    |    0    |    0    |    5    |    0    |
|          |                 select_ln32_10_fu_1275                 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                 select_ln32_11_fu_1286                 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                      empty_fu_1298                     |    0    |    0    |    0    |    0    |    7    |    0    |
|          |                    NofBytes_fu_1309                    |    0    |    0    |    0    |    0    |    7    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                     or_ln32_fu_1092                    |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln32_1_fu_1130                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln32_2_fu_1164                   |    0    |    0    |    0    |    0    |    1    |    0    |
|    or    |                    or_ln32_3_fu_1236                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln32_4_fu_1259                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln32_5_fu_1282                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    empty_76_fu_1305                    |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln345_fu_1433                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |                    xor_ln28_fu_1038                    |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |                    and_ln28_fu_1048                    |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               readIndex_read_read_fu_292               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                canbase_read_read_fu_298                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               timestamp_read_read_fu_311               |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                   EN_read_read_fu_324                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  orFrameID_read_fu_330                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  frameDLC_read_fu_335                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  ddr_read_read_fu_340                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            clu_addr_addr_6_read_read_fu_367            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |                   grp_readreq_fu_304                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   grp_readreq_fu_317                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                write_ln330_write_fu_346                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln342_write_fu_353                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln346_write_fu_373                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln328_write_fu_382                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln329_write_fu_390                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln331_write_fu_398                |    0    |    0    |    0    |    0    |    0    |    0    |
|   write  |                write_ln332_write_fu_406                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln333_write_fu_414                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln334_write_fu_422                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln335_write_fu_430                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln336_write_fu_438                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln337_write_fu_446                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln338_write_fu_454                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln339_write_fu_462                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|                  grp_writeresp_fu_360                  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      shl_ln_fu_678                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   shl_ln192_1_fu_690                   |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                   shl_ln192_2_fu_724                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     shl_ln1_fu_777                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     FrameID_fu_952                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   Dlc_assign_fu_1030                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    zext_ln192_fu_686                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln192_1_fu_698                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln192_2_fu_732                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln215_fu_785                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln221_fu_890                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln221_1_fu_900                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln195_fu_945                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln200_fu_949                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln200_1_fu_970                  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                   zext_ln207_fu_1009                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln32_fu_1068                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_1_fu_1106                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_2_fu_1226                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_3_fu_1248                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_4_fu_1271                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_5_fu_1294                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln238_fu_1321                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  zext_ln238_1_fu_1332                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln247_fu_1413                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       tmp_fu_714                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln192_1_fu_742                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_5_fu_767                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln215_1_fu_794                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln24_fu_804                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln25_fu_815                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln26_fu_826                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln28_fu_836                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln29_fu_846                   |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                    trunc_ln30_fu_856                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln31_fu_866                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln200_2_fu_917                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln203_2_fu_935                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_4_fu_975                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln_fu_985                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln23_fu_995                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_6_fu_1021                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln32_fu_1354                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln33_fu_1403                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    sext_ln192_fu_752                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |                    sext_ln215_fu_880                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   sext_ln344_fu_1423                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   trunc_ln234_fu_876                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                   trunc_ln188_fu_905                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln210_fu_1005                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln27_fu_1317                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      tmp_2_fu_909                      |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|                      tmp_3_fu_927                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_7_fu_1013                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                        |    0    |    1    | 35.6145 |   1330  |   1782  |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|can_frame|    0   |   16   |   12   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   16   |   12   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      NofBytes_reg_1618      |    7   |
|       add156_reg_1623       |   15   |
|     add_ln192_2_reg_1447    |   15   |
|     add_ln247_1_reg_1643    |    5   |
|    canbase_read_reg_1439    |   32   |
|   clu_addr_addr_5_reg_1499  |   32   |
|clu_addr_addr_6_read_reg_1655|   32   |
|   clu_addr_addr_6_reg_1648  |   32   |
|    clu_addr_addr_reg_1458   |   32   |
|      ddr_read_reg_1613      |   32   |
|      frameDLC_reg_1553      |   32   |
|     icmp_ln261_reg_1629     |    1   |
|    icmp_ln32_10_reg_1585    |    1   |
|    icmp_ln32_11_reg_1591    |    1   |
|    icmp_ln32_12_reg_1596    |    1   |
|    icmp_ln32_13_reg_1602    |    1   |
|    icmp_ln32_14_reg_1607    |    1   |
|     icmp_ln32_7_reg_1569    |    1   |
|     icmp_ln32_8_reg_1574    |    1   |
|     icmp_ln32_9_reg_1580    |    1   |
|    select_ln32_5_reg_1564   |    3   |
|        tmp_2_reg_1510       |    1   |
|        tmp_3_reg_1523       |    1   |
|        tmp_4_reg_1533       |    5   |
|        tmp_7_reg_1559       |    1   |
|     trunc_ln188_reg_1505    |    1   |
|    trunc_ln192_1_reg_1453   |   30   |
|    trunc_ln200_2_reg_1517   |   11   |
|    trunc_ln203_2_reg_1528   |   18   |
|     trunc_ln210_reg_1548    |    8   |
|    trunc_ln215_1_reg_1464   |   30   |
|     trunc_ln234_reg_1494    |    8   |
|     trunc_ln23_reg_1543     |    8   |
|     trunc_ln26_reg_1469     |    8   |
|     trunc_ln28_reg_1474     |    8   |
|     trunc_ln29_reg_1479     |    8   |
|     trunc_ln30_reg_1484     |    8   |
|     trunc_ln31_reg_1489     |    8   |
|     trunc_ln32_reg_1633     |    4   |
|     trunc_ln33_reg_1638     |   30   |
|      trunc_ln_reg_1538      |    8   |
+-----------------------------+--------+
|            Total            |   482  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                   grp_readreq_fu_304                   |  p1  |   2  |  32  |   64   ||    9    |
|                   grp_readreq_fu_317                   |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_writeresp_fu_360                  |  p0  |   3  |   1  |    3   |
|                  grp_writeresp_fu_360                  |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_access_fu_477                   |  p0  |  10  |   7  |   70   ||    41   |
|                    grp_access_fu_477                   |  p1  |  10  |   8  |   80   ||    41   |
|                    grp_access_fu_477                   |  p2  |  10  |   0  |    0   ||    41   |
|                    grp_access_fu_477                   |  p4  |  10  |   7  |   70   ||    37   |
| grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1_fu_658 |  p1  |   2  |   5  |   10   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   425  || 12.5754 ||   196   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   35   |  1330  |  1782  |    0   |
|   Memory  |    0   |    -   |    -   |   16   |   12   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   196  |    -   |
|  Register |    -   |    -   |    -   |   482  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   48   |  1828  |  1990  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
