<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: tisci_rm_udmap</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__tisci__rm__udmap.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">tisci_rm_udmap<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__SCICLIENT__MODULE.html">APIs for SCI Client or SYSFW/DMSC FW</a> &raquo; <a class="el" href="group__TISCI.html">Texas Instruments System Controller Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>DMSC controls the power management, security and resource management of the device. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__gcfg__cfg__req.html">tisci_msg_rm_udmap_gcfg_cfg_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a Navigator Subsystem UDMAP global configuration region. Configures the non-real-time registers of a Navigator Subsystem UDMAP global configuration region. The GCFG region being programmed must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment array. Individual fields for registers specified as valid are not checked for correctness. It is the application's responsibility to verify if the register fields are being set according to the device specification.  <a href="structtisci__msg__rm__udmap__gcfg__cfg__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__gcfg__cfg__resp.html">tisci_msg_rm_udmap_gcfg_cfg_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to configuring UDMAP global configuration.  <a href="structtisci__msg__rm__udmap__gcfg__cfg__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html">tisci_msg_rm_udmap_tx_ch_cfg_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a Navigator Subsystem UDMAP transmit channel.  <a href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__resp.html">tisci_msg_rm_udmap_tx_ch_cfg_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to configuring a UDMAP transmit channel.  <a href="structtisci__msg__rm__udmap__tx__ch__cfg__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html">tisci_msg_rm_udmap_rx_ch_cfg_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a Navigator Subsystem UDMAP receive channel.  <a href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__resp.html">tisci_msg_rm_udmap_rx_ch_cfg_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to configuring a UDMAP receive channel.  <a href="structtisci__msg__rm__udmap__rx__ch__cfg__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html">tisci_msg_rm_udmap_flow_cfg_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a Navigator Subsystem UDMAP receive flow.  <a href="structtisci__msg__rm__udmap__flow__cfg__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__cfg__resp.html">tisci_msg_rm_udmap_flow_cfg_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to configuring a Navigator Subsystem UDMAP receive flow.  <a href="structtisci__msg__rm__udmap__flow__cfg__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html">tisci_msg_rm_udmap_flow_size_thresh_cfg_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a Navigator Subsystem UDMAP receive flow's size threshold fields.  <a href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__resp.html">tisci_msg_rm_udmap_flow_size_thresh_cfg_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to configuring a Navigator Subsystem UDMAP receive flow's size threshold fields.  <a href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__delegate__req.html">tisci_msg_rm_udmap_flow_delegate_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delegates the specified flow to another host for configuration. Only the original owner of the flow, as specified in the RM board configuration resource entries, can delegate an additional host as able to configure the flow. A flow's delegation can be cleared by the original owner of the flow using the clear parameter.  <a href="structtisci__msg__rm__udmap__flow__delegate__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__flow__delegate__resp.html">tisci_msg_rm_udmap_flow_delegate_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to delegating a flow to another host for configuration.  <a href="structtisci__msg__rm__udmap__flow__delegate__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gabef0b8512bea529a775221ad3206de52"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structtisci__msg__rm__udmap__gcfg__cfg__req.html">tisci_msg_rm_udmap_gcfg_cfg_req</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gabef0b8512bea529a775221ad3206de52">__attribute__</a> ((__packed__))</td></tr>
<tr class="separator:gabef0b8512bea529a775221ad3206de52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad2708e91f50ed8f7d12295c7c6c7f823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gad2708e91f50ed8f7d12295c7c6c7f823">TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERR_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 0u)</td></tr>
<tr class="memdesc:gad2708e91f50ed8f7d12295c7c6c7f823"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file contains:  <a href="group__tisci__rm__udmap.html#gad2708e91f50ed8f7d12295c7c6c7f823">More...</a><br /></td></tr>
<tr class="separator:gad2708e91f50ed8f7d12295c7c6c7f823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f91948e93b9de88536afba88ed1a39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga7f91948e93b9de88536afba88ed1a39f">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 1u)</td></tr>
<tr class="separator:ga7f91948e93b9de88536afba88ed1a39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7979532857b782021131c1612635c9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gad7979532857b782021131c1612635c9d">TISCI_MSG_VALUE_RM_UDMAP_CH_CHAN_TYPE_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 2u)</td></tr>
<tr class="separator:gad7979532857b782021131c1612635c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6741e5d884bdf2d7b313cc5e7b2ebd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaa6741e5d884bdf2d7b313cc5e7b2ebd9">TISCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 3u)</td></tr>
<tr class="separator:gaa6741e5d884bdf2d7b313cc5e7b2ebd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80068e4b2868d19a7b7aabd64f7add0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga80068e4b2868d19a7b7aabd64f7add0e">TISCI_MSG_VALUE_RM_UDMAP_CH_CQ_QNUM_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 4u)</td></tr>
<tr class="separator:ga80068e4b2868d19a7b7aabd64f7add0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912c0b87aa8ab163487046c3017ae5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga912c0b87aa8ab163487046c3017ae5f9">TISCI_MSG_VALUE_RM_UDMAP_CH_PRIORITY_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 5u)</td></tr>
<tr class="separator:ga912c0b87aa8ab163487046c3017ae5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa605caa137a03c1082962b4a744c573d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaa605caa137a03c1082962b4a744c573d">TISCI_MSG_VALUE_RM_UDMAP_CH_QOS_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 6u)</td></tr>
<tr class="separator:gaa605caa137a03c1082962b4a744c573d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7443341cf054d31d11b4429bc440396e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga7443341cf054d31d11b4429bc440396e">TISCI_MSG_VALUE_RM_UDMAP_CH_ORDER_ID_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 7u)</td></tr>
<tr class="separator:ga7443341cf054d31d11b4429bc440396e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a74a765fcf33270166594687c40476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaf9a74a765fcf33270166594687c40476">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIORITY_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 8u)</td></tr>
<tr class="separator:gaf9a74a765fcf33270166594687c40476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6322525678942209872a4e4cdf73a281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga6322525678942209872a4e4cdf73a281">TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 14U)</td></tr>
<tr class="separator:ga6322525678942209872a4e4cdf73a281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3462cc33d8bb7d57fd9358ef8f07b732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga3462cc33d8bb7d57fd9358ef8f07b732">TISCI_MSG_VALUE_RM_UDMAP_EXTENDED_CH_TYPE_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 16U)</td></tr>
<tr class="separator:ga3462cc33d8bb7d57fd9358ef8f07b732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeee44effae3504ff4cdbb0820a8db59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gadeee44effae3504ff4cdbb0820a8db59">TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERROR_DISABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gadeee44effae3504ff4cdbb0820a8db59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722092d3ce7805fa936b208af2835f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga722092d3ce7805fa936b208af2835f8f">TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERROR_ENABLED</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga722092d3ce7805fa936b208af2835f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161d69b526b09aee4970488d44ee9a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga161d69b526b09aee4970488d44ee9a08">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_PHYS</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga161d69b526b09aee4970488d44ee9a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f76fca1de8f862f602f0f72cf93440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga94f76fca1de8f862f602f0f72cf93440">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_INTERMEDIATE</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga94f76fca1de8f862f602f0f72cf93440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae295913a7f5e82747a58a0d5146612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga8ae295913a7f5e82747a58a0d5146612">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VIRTUAL</a>&#160;&#160;&#160;(2u)</td></tr>
<tr class="separator:ga8ae295913a7f5e82747a58a0d5146612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f24b77a82f360fbafc8cf197b0b402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaf4f24b77a82f360fbafc8cf197b0b402">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_NON_COHERENT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf4f24b77a82f360fbafc8cf197b0b402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733383c19af4530ea45a80abd2726127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga733383c19af4530ea45a80abd2726127">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_PACKET</a>&#160;&#160;&#160;(2u)</td></tr>
<tr class="separator:ga733383c19af4530ea45a80abd2726127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d080372a27c6899bfe24195be7c622e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga6d080372a27c6899bfe24195be7c622e">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_PACKET_SINGLE_BUF</a>&#160;&#160;&#160;(3u)</td></tr>
<tr class="separator:ga6d080372a27c6899bfe24195be7c622e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3bf00b0c2e9839cce3a726e470603d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga3f3bf00b0c2e9839cce3a726e470603d">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_DMA_REF</a>&#160;&#160;&#160;(10u)</td></tr>
<tr class="separator:ga3f3bf00b0c2e9839cce3a726e470603d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625646188f85ab2ead3004ab6615e80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga625646188f85ab2ead3004ab6615e80b">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_DMA_VAL</a>&#160;&#160;&#160;(11u)</td></tr>
<tr class="separator:ga625646188f85ab2ead3004ab6615e80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba76ea3f1bb8626dd7ac21dd9df2691f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaba76ea3f1bb8626dd7ac21dd9df2691f">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_BLOCK_REF</a>&#160;&#160;&#160;(12u)</td></tr>
<tr class="separator:gaba76ea3f1bb8626dd7ac21dd9df2691f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246e28b2adae993bb12ff9a46dbff00c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga246e28b2adae993bb12ff9a46dbff00c">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_BLOCK_VAL</a>&#160;&#160;&#160;(13u)</td></tr>
<tr class="separator:ga246e28b2adae993bb12ff9a46dbff00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d6199b6a5715dc884f261d4f90c60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga99d6199b6a5715dc884f261d4f90c60a">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_HIGH</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga99d6199b6a5715dc884f261d4f90c60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc22889a01d440468591e5be21a1159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga9bc22889a01d440468591e5be21a1159">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDHIGH</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga9bc22889a01d440468591e5be21a1159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc4907d0781ce5d7c7c5ed232bd2a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga2dc4907d0781ce5d7c7c5ed232bd2a2e">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDLOW</a>&#160;&#160;&#160;(2u)</td></tr>
<tr class="separator:ga2dc4907d0781ce5d7c7c5ed232bd2a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c0126ca7fbed48440e8c2433a6425b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaa4c0126ca7fbed48440e8c2433a6425b">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_LOW</a>&#160;&#160;&#160;(3u)</td></tr>
<tr class="separator:gaa4c0126ca7fbed48440e8c2433a6425b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7481cbe589b2c2debc9e955edc66ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga4a7481cbe589b2c2debc9e955edc66ad">TISCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_MAX</a>&#160;&#160;&#160;(127u)</td></tr>
<tr class="separator:ga4a7481cbe589b2c2debc9e955edc66ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ab5ec049cb997fe9208286ae071161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaf5ab5ec049cb997fe9208286ae071161">TISCI_MSG_VALUE_RM_UDMAP_QNUM_SUPPRESS</a>&#160;&#160;&#160;(0xFFFFu)</td></tr>
<tr class="separator:gaf5ab5ec049cb997fe9208286ae071161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5066b86e6a3e7a882d1af2ed9b1358f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga5066b86e6a3e7a882d1af2ed9b1358f8">TISCI_MSG_VALUE_RM_UDMAP_CH_PRIORITY_MAX</a>&#160;&#160;&#160;(7u)</td></tr>
<tr class="separator:ga5066b86e6a3e7a882d1af2ed9b1358f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a843f3d0fc4d8c6df997d2d74aa22f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga0a843f3d0fc4d8c6df997d2d74aa22f0">TISCI_MSG_VALUE_RM_UDMAP_CH_QOS_MAX</a>&#160;&#160;&#160;(7u)</td></tr>
<tr class="separator:ga0a843f3d0fc4d8c6df997d2d74aa22f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebe5f518620f490a091cf2660b5d248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gabebe5f518620f490a091cf2660b5d248">TISCI_MSG_VALUE_RM_UDMAP_CH_ORDER_ID_MAX</a>&#160;&#160;&#160;(15u)</td></tr>
<tr class="separator:gabebe5f518620f490a091cf2660b5d248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4c04ce14d156d26309f89ab850fbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga2b4c04ce14d156d26309f89ab850fbbd">TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_64_BYTES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2b4c04ce14d156d26309f89ab850fbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd06dd390a6d3d91a684d5c14b409bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gabd06dd390a6d3d91a684d5c14b409bb4">TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_128_BYTES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabd06dd390a6d3d91a684d5c14b409bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7840069c3ff3e2edb894b0d5b5d0787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaa7840069c3ff3e2edb894b0d5b5d0787">TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_256_BYTES</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa7840069c3ff3e2edb894b0d5b5d0787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736e0c626ee9d1df858ce5936bf4029e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga736e0c626ee9d1df858ce5936bf4029e">TISCI_MSG_VALUE_RM_UDMAP_CH_TX_FILT_EINFO_VALID</a>&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 9U)</td></tr>
<tr class="separator:ga736e0c626ee9d1df858ce5936bf4029e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db1d6169cc2def41e73ce4c22fa118e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga6db1d6169cc2def41e73ce4c22fa118e">TISCI_MSG_VALUE_RM_UDMAP_CH_TX_FILT_PSWORDS_VALID</a>&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 10U)</td></tr>
<tr class="separator:ga6db1d6169cc2def41e73ce4c22fa118e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64195889325d54d493923b95620b1550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga64195889325d54d493923b95620b1550">TISCI_MSG_VALUE_RM_UDMAP_CH_TX_SUPR_TDPKT_VALID</a>&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 11U)</td></tr>
<tr class="separator:ga64195889325d54d493923b95620b1550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1110504d079ae51a526ed80144560b27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga1110504d079ae51a526ed80144560b27">TISCI_MSG_VALUE_RM_UDMAP_CH_TX_CREDIT_COUNT_VALID</a>&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 12U)</td></tr>
<tr class="separator:ga1110504d079ae51a526ed80144560b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8dbd5c7af94ec3690012458d35f2456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaf8dbd5c7af94ec3690012458d35f2456">TISCI_MSG_VALUE_RM_UDMAP_CH_TX_FDEPTH_VALID</a>&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 13U)</td></tr>
<tr class="separator:gaf8dbd5c7af94ec3690012458d35f2456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de2b535f4d2548218dde6c2dddc9448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga4de2b535f4d2548218dde6c2dddc9448">TISCI_MSG_VALUE_RM_UDMAP_CH_TX_TDTYPE_VALID</a>&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 15U)</td></tr>
<tr class="separator:ga4de2b535f4d2548218dde6c2dddc9448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad128195b8a86f5aa2884de6685790c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gad128195b8a86f5aa2884de6685790c4c">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_EINFO_DISABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gad128195b8a86f5aa2884de6685790c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f51949fa72b66b147cac4b7ea6df7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gae4f51949fa72b66b147cac4b7ea6df7f">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_EINFO_ENABLED</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:gae4f51949fa72b66b147cac4b7ea6df7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8454464641e12a9d8ccb1a484a9166c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gad8454464641e12a9d8ccb1a484a9166c">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_PSWORDS_DISABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gad8454464641e12a9d8ccb1a484a9166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ff190ce24b9ebf4c383c0bc81c409d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga33ff190ce24b9ebf4c383c0bc81c409d">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_PSWORDS_ENABLED</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga33ff190ce24b9ebf4c383c0bc81c409d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b44d433c4e0b98bcaf27e0a6bb72b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga8b44d433c4e0b98bcaf27e0a6bb72b6f">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_SUPPRESS_TD_DISABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga8b44d433c4e0b98bcaf27e0a6bb72b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7148a794887144ec02103bf0a1fa3439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga7148a794887144ec02103bf0a1fa3439">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_SUPPRESS_TD_ENABLED</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga7148a794887144ec02103bf0a1fa3439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf99b9d61a9b081c732ad1828bebfd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gabf99b9d61a9b081c732ad1828bebfd5d">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_CREDIT_CNT_MAX</a>&#160;&#160;&#160;(7u)</td></tr>
<tr class="separator:gabf99b9d61a9b081c732ad1828bebfd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2bf1e87285f163e4988c7d18202e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gadc2bf1e87285f163e4988c7d18202e9b">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_TDTYPE_IMMEDIATE</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadc2bf1e87285f163e4988c7d18202e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a658ac95967f2c4bd32b8b883ed5dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga2a658ac95967f2c4bd32b8b883ed5dbe">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_TDTYPE_WAIT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2a658ac95967f2c4bd32b8b883ed5dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c03a2c76f884f37f472b081d0dd028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gae0c03a2c76f884f37f472b081d0dd028">TISCI_MSG_VALUE_RM_UDMAP_CH_RX_FLOWID_START_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 9u)</td></tr>
<tr class="separator:gae0c03a2c76f884f37f472b081d0dd028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04febde272953c690f94d44db18663f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga04febde272953c690f94d44db18663f7">TISCI_MSG_VALUE_RM_UDMAP_CH_RX_FLOWID_CNT_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 10u)</td></tr>
<tr class="separator:ga04febde272953c690f94d44db18663f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512091ff6dff198c2801a8f51fe18755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga512091ff6dff198c2801a8f51fe18755">TISCI_MSG_VALUE_RM_UDMAP_CH_RX_IGNORE_SHORT_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 11u)</td></tr>
<tr class="separator:ga512091ff6dff198c2801a8f51fe18755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818ed2617f42b219d3e3aed2a46ed7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga818ed2617f42b219d3e3aed2a46ed7d8">TISCI_MSG_VALUE_RM_UDMAP_CH_RX_IGNORE_LONG_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 12u)</td></tr>
<tr class="separator:ga818ed2617f42b219d3e3aed2a46ed7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81af01cf00a620298fd37b61569d87bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga81af01cf00a620298fd37b61569d87bb">TISCI_MSG_VALUE_RM_UDMAP_RX_CH_PACKET_EXCEPTION</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga81af01cf00a620298fd37b61569d87bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c52914c1397e1834298e8c1f7cefc2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga6c52914c1397e1834298e8c1f7cefc2a">TISCI_MSG_VALUE_RM_UDMAP_RX_CH_PACKET_IGNORED</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga6c52914c1397e1834298e8c1f7cefc2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de3d466c3eb9ea9672b2015959384d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga8de3d466c3eb9ea9672b2015959384d2">TISCI_MSG_VALUE_RM_UDMAP_RX_CH_FLOW_CNT_NONE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga8de3d466c3eb9ea9672b2015959384d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedcf8767aa7a802b1730cedb72abe76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gabedcf8767aa7a802b1730cedb72abe76">TISCI_MSG_VALUE_RM_UDMAP_FLOW_EINFO_PRESENT_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 0u)</td></tr>
<tr class="separator:gabedcf8767aa7a802b1730cedb72abe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea73f36741abe1d70c8dabcaf75dee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gafea73f36741abe1d70c8dabcaf75dee5">TISCI_MSG_VALUE_RM_UDMAP_FLOW_PSINFO_PRESENT_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 1u)</td></tr>
<tr class="separator:gafea73f36741abe1d70c8dabcaf75dee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa059d4e631c7328543393fc4baea221c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaa059d4e631c7328543393fc4baea221c">TISCI_MSG_VALUE_RM_UDMAP_FLOW_ERROR_HANDLING_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 2u)</td></tr>
<tr class="separator:gaa059d4e631c7328543393fc4baea221c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47839965238122d0a69df9a0c846534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gae47839965238122d0a69df9a0c846534">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DESC_TYPE_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 3u)</td></tr>
<tr class="separator:gae47839965238122d0a69df9a0c846534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb5e2a4233271b056c0304eb7e5b20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaacb5e2a4233271b056c0304eb7e5b20a">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SOP_OFFSET_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 4u)</td></tr>
<tr class="separator:gaacb5e2a4233271b056c0304eb7e5b20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e2097e5244cf0b1c92f54e92c892d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gad7e2097e5244cf0b1c92f54e92c892d1">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_QNUM_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 5u)</td></tr>
<tr class="separator:gad7e2097e5244cf0b1c92f54e92c892d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f79fd4a7e2c3e6bab0b2d2bf9e337b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga22f79fd4a7e2c3e6bab0b2d2bf9e337b">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_HI_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 6u)</td></tr>
<tr class="separator:ga22f79fd4a7e2c3e6bab0b2d2bf9e337b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1650b3a335dee0a2ba53225444ed2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaed1650b3a335dee0a2ba53225444ed2c">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_LO_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 7u)</td></tr>
<tr class="separator:gaed1650b3a335dee0a2ba53225444ed2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf7938edfb44f2a466502b4773fb53d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gacdf7938edfb44f2a466502b4773fb53d">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_HI_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 8u)</td></tr>
<tr class="separator:gacdf7938edfb44f2a466502b4773fb53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583f0da79c2988f3913526ee3cd560a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga583f0da79c2988f3913526ee3cd560a8">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_LO_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 9u)</td></tr>
<tr class="separator:ga583f0da79c2988f3913526ee3cd560a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb5c9f62adef90c6ca6073490c17768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaacb5c9f62adef90c6ca6073490c17768">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_HI_SEL_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 10u)</td></tr>
<tr class="separator:gaacb5c9f62adef90c6ca6073490c17768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2426478515d92f2de99e4f888f6f5f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga2426478515d92f2de99e4f888f6f5f55">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_LO_SEL_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 11u)</td></tr>
<tr class="separator:ga2426478515d92f2de99e4f888f6f5f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddd03ee14c3055654ab8be65e57e25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga9ddd03ee14c3055654ab8be65e57e25a">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_HI_SEL_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 12u)</td></tr>
<tr class="separator:ga9ddd03ee14c3055654ab8be65e57e25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa99371cd3287964b0a7cce08bf0e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga0aa99371cd3287964b0a7cce08bf0e77">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_LO_SEL_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 13u)</td></tr>
<tr class="separator:ga0aa99371cd3287964b0a7cce08bf0e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1936370c5616a7b3dbbbb1786ead6f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga1936370c5616a7b3dbbbb1786ead6f4c">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ0_QNUM_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 14u)</td></tr>
<tr class="separator:ga1936370c5616a7b3dbbbb1786ead6f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b17ec9c19c0b3930e34efa66e6f4a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga0b17ec9c19c0b3930e34efa66e6f4a3a">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ1_QNUM_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 15u)</td></tr>
<tr class="separator:ga0b17ec9c19c0b3930e34efa66e6f4a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4027f9f72c115850c8a7235503c66910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga4027f9f72c115850c8a7235503c66910">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ2_QNUM_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 16u)</td></tr>
<tr class="separator:ga4027f9f72c115850c8a7235503c66910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6a04b0d3a536c75d80e27079cbc945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gade6a04b0d3a536c75d80e27079cbc945">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ3_QNUM_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 17u)</td></tr>
<tr class="separator:gade6a04b0d3a536c75d80e27079cbc945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f039e656e94ae8ff259560f1400117b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga1f039e656e94ae8ff259560f1400117b">TISCI_MSG_VALUE_RM_UDMAP_FLOW_PS_LOCATION_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 18u)</td></tr>
<tr class="separator:ga1f039e656e94ae8ff259560f1400117b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd1fda94c81a748bb07154401301f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaabd1fda94c81a748bb07154401301f0d">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH0_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 0u)</td></tr>
<tr class="separator:gaabd1fda94c81a748bb07154401301f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4ee42b295919033cdc21c459832012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga0c4ee42b295919033cdc21c459832012">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH1_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 1u)</td></tr>
<tr class="separator:ga0c4ee42b295919033cdc21c459832012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0828e092c96fb66062cc69379a273b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga0828e092c96fb66062cc69379a273b64">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH2_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 2u)</td></tr>
<tr class="separator:ga0828e092c96fb66062cc69379a273b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396d044af2ac9bdec95b237f97f52769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga396d044af2ac9bdec95b237f97f52769">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ1_QNUM_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 3u)</td></tr>
<tr class="separator:ga396d044af2ac9bdec95b237f97f52769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38dd8a611a3c85cde48717f70ff9afe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga38dd8a611a3c85cde48717f70ff9afe1">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ2_QNUM_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 4u)</td></tr>
<tr class="separator:ga38dd8a611a3c85cde48717f70ff9afe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga696696e53bf785a71d2424a45d95ad02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga696696e53bf785a71d2424a45d95ad02">TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ3_QNUM_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 5u)</td></tr>
<tr class="separator:ga696696e53bf785a71d2424a45d95ad02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37aebf549f3d71287182870aa15d485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaf37aebf549f3d71287182870aa15d485">TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH_EN_VALID</a>&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 6u)</td></tr>
<tr class="separator:gaf37aebf549f3d71287182870aa15d485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb07cd9d595ebad2049608df70fb65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga7bb07cd9d595ebad2049608df70fb65b">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_EINFO_NOT_PRESENT</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga7bb07cd9d595ebad2049608df70fb65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5525342b6988fbcce152766880cf30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga1b5525342b6988fbcce152766880cf30">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_EINFO_PRESENT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga1b5525342b6988fbcce152766880cf30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694f1c9172813d4ab920a2cccea7b74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga694f1c9172813d4ab920a2cccea7b74b">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PSINFO_NOT_PRESENT</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga694f1c9172813d4ab920a2cccea7b74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f120c5f0f348b2977615456048e1e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga2f120c5f0f348b2977615456048e1e6f">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PSINFO_PRESENT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga2f120c5f0f348b2977615456048e1e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5a91bf686c3c806978918e1038b267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga4c5a91bf686c3c806978918e1038b267">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_ERR_DROP</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga4c5a91bf686c3c806978918e1038b267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a3b96bb9d245b324e7eb0c86db1c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaa8a3b96bb9d245b324e7eb0c86db1c03">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_ERR_RETRY</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:gaa8a3b96bb9d245b324e7eb0c86db1c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49ec742a7a8bc82d7bcf57c194128df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaa49ec742a7a8bc82d7bcf57c194128df">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PS_END_PD</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gaa49ec742a7a8bc82d7bcf57c194128df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2fd3a4210ee63fa1536ea2be248450f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gac2fd3a4210ee63fa1536ea2be248450f">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PS_BEGIN_DB</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:gac2fd3a4210ee63fa1536ea2be248450f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e27bc40d716bdf9a6ce2488db990e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga4e27bc40d716bdf9a6ce2488db990e41">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DESC_HOST</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga4e27bc40d716bdf9a6ce2488db990e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756a6f8a05d489f16f199b4541675eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga756a6f8a05d489f16f199b4541675eef">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DESC_MONO</a>&#160;&#160;&#160;(2u)</td></tr>
<tr class="separator:ga756a6f8a05d489f16f199b4541675eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e41f5c9c5ae94650f2965f97a242db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga20e41f5c9c5ae94650f2965f97a242db">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_NONE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga20e41f5c9c5ae94650f2965f97a242db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79cc008bc956be666c0c143be79d5397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga79cc008bc956be666c0c143be79d5397">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_CFG_TAG</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga79cc008bc956be666c0c143be79d5397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae70ea93309cbcb4506cf90db62d23b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gae70ea93309cbcb4506cf90db62d23b19">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_FLOW_ID</a>&#160;&#160;&#160;(2u)</td></tr>
<tr class="separator:gae70ea93309cbcb4506cf90db62d23b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf55fa4f450348e8f7beb631b8be649f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gabf55fa4f450348e8f7beb631b8be649f">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_SRC_TAG</a>&#160;&#160;&#160;(4u)</td></tr>
<tr class="separator:gabf55fa4f450348e8f7beb631b8be649f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43933715107c2fa645b26f89c28a7fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga43933715107c2fa645b26f89c28a7fb3">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_NONE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga43933715107c2fa645b26f89c28a7fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85a9d09812ef45c5ea952f585095a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gae85a9d09812ef45c5ea952f585095a28">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_CFG_TAG</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:gae85a9d09812ef45c5ea952f585095a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3378a6054de3dcfed701cf623641ac47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga3378a6054de3dcfed701cf623641ac47">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_FLOW_ID</a>&#160;&#160;&#160;(2u)</td></tr>
<tr class="separator:ga3378a6054de3dcfed701cf623641ac47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff07294604dc878d7a91e6499656b974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gaff07294604dc878d7a91e6499656b974">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_DEST_TAG_LO</a>&#160;&#160;&#160;(4u)</td></tr>
<tr class="separator:gaff07294604dc878d7a91e6499656b974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e0c6d4ea3b62169076f49b339b4f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga67e0c6d4ea3b62169076f49b339b4f48">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_DEST_TAG_HI</a>&#160;&#160;&#160;(5u)</td></tr>
<tr class="separator:ga67e0c6d4ea3b62169076f49b339b4f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eee60fbb4f5e9b4dfbaa965b86162b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga86eee60fbb4f5e9b4dfbaa965b86162b">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SOP_MAX</a>&#160;&#160;&#160;(255u)</td></tr>
<tr class="separator:ga86eee60fbb4f5e9b4dfbaa965b86162b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08ee6d62331884c13f245cdbdb003a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gae08ee6d62331884c13f245cdbdb003a7">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_0_ENABLE</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae08ee6d62331884c13f245cdbdb003a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6e03a9737b080fd861ac6783c2ea0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gae6e03a9737b080fd861ac6783c2ea0ba">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_1_ENABLE</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae6e03a9737b080fd861ac6783c2ea0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88bcb4b0d971560af486a309afa7e354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga88bcb4b0d971560af486a309afa7e354">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_2_ENABLE</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga88bcb4b0d971560af486a309afa7e354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4cc34ee550f5cf845e806edeb8e9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga0c4cc34ee550f5cf845e806edeb8e9f3">TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_MAX</a>&#160;&#160;&#160;(7u)</td></tr>
<tr class="separator:ga0c4cc34ee550f5cf845e806edeb8e9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903e6ecfa27a22e286b9b155518aae64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga903e6ecfa27a22e286b9b155518aae64">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DELEGATE_HOST_VALID</a>&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 0U)</td></tr>
<tr class="separator:ga903e6ecfa27a22e286b9b155518aae64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0cdcf99a2ffc3b90f0b73c946e80f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga5e0cdcf99a2ffc3b90f0b73c946e80f5">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DELEGATE_CLEAR_VALID</a>&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 1U)</td></tr>
<tr class="separator:ga5e0cdcf99a2ffc3b90f0b73c946e80f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b313bae2365f687dc00f3dbf75f655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gac6b313bae2365f687dc00f3dbf75f655">TISCI_MSG_VALUE_RM_UDMAP_FLOW_DELEGATE_CLEAR</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac6b313bae2365f687dc00f3dbf75f655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79caf9d4b65db9c59f49e257056aed06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga79caf9d4b65db9c59f49e257056aed06">TISCI_MSG_VALUE_RM_UDMAP_GCFG_PERF_CTRL_VALID</a>&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 0U)</td></tr>
<tr class="separator:ga79caf9d4b65db9c59f49e257056aed06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3558189b5d360dc289c929623ead80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#gabe3558189b5d360dc289c929623ead80">TISCI_MSG_VALUE_RM_UDMAP_GCFG_EMU_CTRL_VALID</a>&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 1U)</td></tr>
<tr class="separator:gabe3558189b5d360dc289c929623ead80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533c1b3567dbf255c53b09fb3f204041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga533c1b3567dbf255c53b09fb3f204041">TISCI_MSG_VALUE_RM_UDMAP_GCFG_PSIL_TO_VALID</a>&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga533c1b3567dbf255c53b09fb3f204041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8696b2d38d7d6d9761a6abe008d6ca75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__udmap.html#ga8696b2d38d7d6d9761a6abe008d6ca75">TISCI_MSG_VALUE_RM_UDMAP_GCFG_RFLOWFWSTAT_VALID</a>&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 3U)</td></tr>
<tr class="separator:ga8696b2d38d7d6d9761a6abe008d6ca75"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gad2708e91f50ed8f7d12295c7c6c7f823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2708e91f50ed8f7d12295c7c6c7f823">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERR_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERR_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This file contains: </p>
<pre class="fragment">    WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
</pre><p> System Firmware TISCI RM UDMAP Messaging</p>
<p>TISCI Protocol Definitions for UDMAP messages The tx_pause_on_err and rx_pause_on_err parameters are valid for RM UDMAP tx and rx channel configure TISCI message </p>

</div>
</div>
<a id="ga7f91948e93b9de88536afba88ed1a39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f91948e93b9de88536afba88ed1a39f">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tx_atype and rx_atype parameters are valid for RM UDMAP tx and rx channel configure TISCI message </p>

</div>
</div>
<a id="gad7979532857b782021131c1612635c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7979532857b782021131c1612635c9d">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_CHAN_TYPE_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_CHAN_TYPE_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tx_chan_type and rx_chan_type parameters are valid for RM UDMAP tx and rx channel configure TISCI message </p>

</div>
</div>
<a id="gaa6741e5d884bdf2d7b313cc5e7b2ebd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6741e5d884bdf2d7b313cc5e7b2ebd9">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 3u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tx_fetch_size and rx_fetch_size parameters are valid for RM UDMAP tx and rx channel configure TISCI message </p>

</div>
</div>
<a id="ga80068e4b2868d19a7b7aabd64f7add0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80068e4b2868d19a7b7aabd64f7add0e">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_CQ_QNUM_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_CQ_QNUM_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 4u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The txcq_qnum and rxcq_qnum parameters are valid for RM UDMAP tx and rx channel configure TISCI message </p>

</div>
</div>
<a id="ga912c0b87aa8ab163487046c3017ae5f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga912c0b87aa8ab163487046c3017ae5f9">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_PRIORITY_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_PRIORITY_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 5u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tx_priority and rx_priority parameters are valid for RM UDMAP tx and rx channel configure TISCI message </p>

</div>
</div>
<a id="gaa605caa137a03c1082962b4a744c573d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa605caa137a03c1082962b4a744c573d">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_QOS_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_QOS_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 6u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tx_qos and rx_qos parameters are valid for RM UDMAP tx and rx channel configure TISCI message </p>

</div>
</div>
<a id="ga7443341cf054d31d11b4429bc440396e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7443341cf054d31d11b4429bc440396e">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_ORDER_ID_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_ORDER_ID_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 7u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tx_orderid and rx_orderid parameters are valid for RM UDMAP tx and rx channel configure TISCI message </p>

</div>
</div>
<a id="gaf9a74a765fcf33270166594687c40476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9a74a765fcf33270166594687c40476">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIORITY_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIORITY_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 8u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tx_sched_priority and rx_sched_priority parameters are valid for RM UDMAP tx and rx channel configure TISCI message </p>

</div>
</div>
<a id="ga6322525678942209872a4e4cdf73a281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6322525678942209872a4e4cdf73a281">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 14U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tx_burst_size and rx_burst_size parameters are valid for RM UDMAP tx and rx channel configure TISCI message </p>

</div>
</div>
<a id="ga3462cc33d8bb7d57fd9358ef8f07b732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3462cc33d8bb7d57fd9358ef8f07b732">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_EXTENDED_CH_TYPE_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_EXTENDED_CH_TYPE_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 16U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The extended_ch_type field is valid or not. </p>

</div>
</div>
<a id="gadeee44effae3504ff4cdbb0820a8db59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadeee44effae3504ff4cdbb0820a8db59">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERROR_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERROR_DISABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>On error or exception the channel will drop current work and move on </p>

</div>
</div>
<a id="ga722092d3ce7805fa936b208af2835f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga722092d3ce7805fa936b208af2835f8f">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERROR_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERROR_ENABLED&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>On error or exception the channel will pause and wait for software to investigate and un-pause the channel. </p>

</div>
</div>
<a id="ga161d69b526b09aee4970488d44ee9a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga161d69b526b09aee4970488d44ee9a08">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_PHYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_PHYS&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pointers are physical addresses configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a61eb5bd2ebd5aa3477ed34555cf74a92">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_atype</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aa34f68af5b599d0a160905aa79636a71">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_atype</a> parameters. </p>

</div>
</div>
<a id="ga94f76fca1de8f862f602f0f72cf93440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94f76fca1de8f862f602f0f72cf93440">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_INTERMEDIATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_INTERMEDIATE&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pointers are intermediate addresses requiring intermediate to physical translation before being decoded configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a61eb5bd2ebd5aa3477ed34555cf74a92">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_atype</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aa34f68af5b599d0a160905aa79636a71">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_atype</a> parameters. </p>

</div>
</div>
<a id="ga8ae295913a7f5e82747a58a0d5146612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ae295913a7f5e82747a58a0d5146612">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VIRTUAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VIRTUAL&#160;&#160;&#160;(2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pointers are virtual addresses requiring virtual to physical translation before being decoded configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a61eb5bd2ebd5aa3477ed34555cf74a92">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_atype</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aa34f68af5b599d0a160905aa79636a71">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_atype</a> parameters. </p>

</div>
</div>
<a id="gaf4f24b77a82f360fbafc8cf197b0b402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4f24b77a82f360fbafc8cf197b0b402">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_NON_COHERENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_NON_COHERENT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Used for all non-coherent traffic like accelerator and real-time IP traffic. Configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a61eb5bd2ebd5aa3477ed34555cf74a92">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_atype</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aa34f68af5b599d0a160905aa79636a71">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_atype</a> parameters. </p>

</div>
</div>
<a id="ga733383c19af4530ea45a80abd2726127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga733383c19af4530ea45a80abd2726127">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_PACKET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_PACKET&#160;&#160;&#160;(2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel performs packet oriented transfers using pass by reference rings configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a30367b721079b6917ff5ff0f364964a3">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_chan_type</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a8c8c0b71fa3f7cd4ffd73c993f1f3d75">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_chan_type</a> parameters. </p>

</div>
</div>
<a id="ga6d080372a27c6899bfe24195be7c622e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d080372a27c6899bfe24195be7c622e">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_PACKET_SINGLE_BUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_PACKET_SINGLE_BUF&#160;&#160;&#160;(3u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel performs packet oriented transfers using pass by reference rings with single buffer packet mode enable configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a30367b721079b6917ff5ff0f364964a3">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_chan_type</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a8c8c0b71fa3f7cd4ffd73c993f1f3d75">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_chan_type</a> parameters.</p>
<p>NOTE: This type is only valid for UDMAP receive channel configuration </p>

</div>
</div>
<a id="ga3f3bf00b0c2e9839cce3a726e470603d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f3bf00b0c2e9839cce3a726e470603d">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_DMA_REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_DMA_REF&#160;&#160;&#160;(10u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel performs Third Party DMA transfers using pass by reference rings configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a30367b721079b6917ff5ff0f364964a3">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_chan_type</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a8c8c0b71fa3f7cd4ffd73c993f1f3d75">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_chan_type</a> parameters. </p>

</div>
</div>
<a id="ga625646188f85ab2ead3004ab6615e80b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga625646188f85ab2ead3004ab6615e80b">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_DMA_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_DMA_VAL&#160;&#160;&#160;(11u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel performs Third Party DMA transfers using pass by value rings configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a30367b721079b6917ff5ff0f364964a3">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_chan_type</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a8c8c0b71fa3f7cd4ffd73c993f1f3d75">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_chan_type</a> parameters. </p>

</div>
</div>
<a id="gaba76ea3f1bb8626dd7ac21dd9df2691f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba76ea3f1bb8626dd7ac21dd9df2691f">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_BLOCK_REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_BLOCK_REF&#160;&#160;&#160;(12u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel performs Third Party Block Copy DMA transfers using pass by reference rings configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a30367b721079b6917ff5ff0f364964a3">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_chan_type</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a8c8c0b71fa3f7cd4ffd73c993f1f3d75">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_chan_type</a> parameters. </p>

</div>
</div>
<a id="ga246e28b2adae993bb12ff9a46dbff00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga246e28b2adae993bb12ff9a46dbff00c">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_BLOCK_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_BLOCK_VAL&#160;&#160;&#160;(13u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel performs Third Party Block Copy DMA transfers using pass by value rings configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a30367b721079b6917ff5ff0f364964a3">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_chan_type</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a8c8c0b71fa3f7cd4ffd73c993f1f3d75">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_chan_type</a> parameters. </p>

</div>
</div>
<a id="ga99d6199b6a5715dc884f261d4f90c60a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99d6199b6a5715dc884f261d4f90c60a">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_HIGH&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High priority scheduling priority configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a77147c0a8828123f3ad408eb49f6a93b">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_sched_priority</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#ae9bdc2f14363a5ed2b15e868e446a5a5">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_sched_priority</a> parameters. </p>

</div>
</div>
<a id="ga9bc22889a01d440468591e5be21a1159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bc22889a01d440468591e5be21a1159">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDHIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDHIGH&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Medium to high priority scheduling priority configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a77147c0a8828123f3ad408eb49f6a93b">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_sched_priority</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#ae9bdc2f14363a5ed2b15e868e446a5a5">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_sched_priority</a> parameters. </p>

</div>
</div>
<a id="ga2dc4907d0781ce5d7c7c5ed232bd2a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc4907d0781ce5d7c7c5ed232bd2a2e">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDLOW&#160;&#160;&#160;(2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Medium to low priority scheduling priority configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a77147c0a8828123f3ad408eb49f6a93b">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_sched_priority</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#ae9bdc2f14363a5ed2b15e868e446a5a5">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_sched_priority</a> parameters. </p>

</div>
</div>
<a id="gaa4c0126ca7fbed48440e8c2433a6425b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c0126ca7fbed48440e8c2433a6425b">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_LOW&#160;&#160;&#160;(3u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low priority scheduling priority configuration for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a77147c0a8828123f3ad408eb49f6a93b">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_sched_priority</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#ae9bdc2f14363a5ed2b15e868e446a5a5">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_sched_priority</a> parameters. </p>

</div>
</div>
<a id="ga4a7481cbe589b2c2debc9e955edc66ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a7481cbe589b2c2debc9e955edc66ad">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_MAX&#160;&#160;&#160;(127u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maximum value allowed in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a85564d8b2fd8d9221a506f846906ed37">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_fetch_size</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a72910378e8c5f522b3fb67c63d9b38b6">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_fetch_size</a> </p>

</div>
</div>
<a id="gaf5ab5ec049cb997fe9208286ae071161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5ab5ec049cb997fe9208286ae071161">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_QNUM_SUPPRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_QNUM_SUPPRESS&#160;&#160;&#160;(0xFFFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value used to suppress usage of ring-based UDMAP channel parameters </p>

</div>
</div>
<a id="ga5066b86e6a3e7a882d1af2ed9b1358f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5066b86e6a3e7a882d1af2ed9b1358f8">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_PRIORITY_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_PRIORITY_MAX&#160;&#160;&#160;(7u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maximum value allowed in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a4fc92c72d618557a7c54baa03df05e3b">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_priority</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aaa9da6651542c22b9e25c50f2f6ea583">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_priority</a> </p>

</div>
</div>
<a id="ga0a843f3d0fc4d8c6df997d2d74aa22f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a843f3d0fc4d8c6df997d2d74aa22f0">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_QOS_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_QOS_MAX&#160;&#160;&#160;(7u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maximum value allowed in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a87d6b173e81a0c8920a6a92d01ceb69a">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_qos</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a75a6c6a43fd63cc4581da855df61d269">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_qos</a> </p>

</div>
</div>
<a id="gabebe5f518620f490a091cf2660b5d248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabebe5f518620f490a091cf2660b5d248">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_ORDER_ID_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_ORDER_ID_MAX&#160;&#160;&#160;(15u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maximum value allowed in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a5e637dff45d512b2bc3a606ae36d4f46">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_orderid</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a6e43b8f166987c308a87c25844c94fa7">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_orderid</a> </p>

</div>
</div>
<a id="ga2b4c04ce14d156d26309f89ab850fbbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b4c04ce14d156d26309f89ab850fbbd">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_64_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_64_BYTES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst size of 64 bytes in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a8698cfe78a8828db485019f0769a73b8">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_burst_size</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a11857a688d8fb39b3002f58e88d98332">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_burst_size</a> </p>

</div>
</div>
<a id="gabd06dd390a6d3d91a684d5c14b409bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd06dd390a6d3d91a684d5c14b409bb4">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_128_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_128_BYTES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst size of 128 bytes in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a8698cfe78a8828db485019f0769a73b8">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_burst_size</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a11857a688d8fb39b3002f58e88d98332">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_burst_size</a> </p>

</div>
</div>
<a id="gaa7840069c3ff3e2edb894b0d5b5d0787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7840069c3ff3e2edb894b0d5b5d0787">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_256_BYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_256_BYTES&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst size of 256 bytes in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a8698cfe78a8828db485019f0769a73b8">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_burst_size</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a11857a688d8fb39b3002f58e88d98332">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_burst_size</a> </p>

</div>
</div>
<a id="ga736e0c626ee9d1df858ce5936bf4029e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga736e0c626ee9d1df858ce5936bf4029e">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_TX_FILT_EINFO_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_TX_FILT_EINFO_VALID&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 9U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tx_filt_einfo parameter is valid for RM UDMAP tx channel configure TISCI message </p>

</div>
</div>
<a id="ga6db1d6169cc2def41e73ce4c22fa118e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6db1d6169cc2def41e73ce4c22fa118e">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_TX_FILT_PSWORDS_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_TX_FILT_PSWORDS_VALID&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 10U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tx_filt_pswords parameter is valid for RM UDMAP tx channel configure TISCI message </p>

</div>
</div>
<a id="ga64195889325d54d493923b95620b1550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64195889325d54d493923b95620b1550">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_TX_SUPR_TDPKT_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_TX_SUPR_TDPKT_VALID&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 11U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tx_supr_tdpkt parameter is valid for RM UDMAP tx channel configure TISCI message </p>

</div>
</div>
<a id="ga1110504d079ae51a526ed80144560b27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1110504d079ae51a526ed80144560b27">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_TX_CREDIT_COUNT_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_TX_CREDIT_COUNT_VALID&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 12U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tx_credit_count parameter is valid for RM UDMAP tx channel configure TISCI message </p>

</div>
</div>
<a id="gaf8dbd5c7af94ec3690012458d35f2456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8dbd5c7af94ec3690012458d35f2456">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_TX_FDEPTH_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_TX_FDEPTH_VALID&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 13U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The fdepth parameter is valid for RM UDMAP tx channel configure TISCI message </p>

</div>
</div>
<a id="ga4de2b535f4d2548218dde6c2dddc9448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4de2b535f4d2548218dde6c2dddc9448">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_TX_TDTYPE_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_TX_TDTYPE_VALID&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 15U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The tdtype parameter is valid for RM UDMAP tx channel configure TISCI message </p>

</div>
</div>
<a id="gad128195b8a86f5aa2884de6685790c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad128195b8a86f5aa2884de6685790c4c">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_EINFO_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_EINFO_DISABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Descriptor extended packet info (if present) will be passed by the DMA controller to the back end application for UDMAP transmit channels. </p>

</div>
</div>
<a id="gae4f51949fa72b66b147cac4b7ea6df7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4f51949fa72b66b147cac4b7ea6df7f">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_EINFO_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_EINFO_ENABLED&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Descriptor extended packet info (if present) will be filtered by the DMA controller for UDMAP transmit channels. </p>

</div>
</div>
<a id="gad8454464641e12a9d8ccb1a484a9166c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8454464641e12a9d8ccb1a484a9166c">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_PSWORDS_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_PSWORDS_DISABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Descriptor protocol specific words (if present) will be passed by the DMA controller to the back end application for UDMAP transmit channels. </p>

</div>
</div>
<a id="ga33ff190ce24b9ebf4c383c0bc81c409d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33ff190ce24b9ebf4c383c0bc81c409d">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_PSWORDS_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_PSWORDS_ENABLED&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Descriptor protocol specific words (if present) will be filtered by the DMA controller for UDMAP transmit channels. </p>

</div>
</div>
<a id="ga8b44d433c4e0b98bcaf27e0a6bb72b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b44d433c4e0b98bcaf27e0a6bb72b6f">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_TX_CH_SUPPRESS_TD_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_TX_CH_SUPPRESS_TD_DISABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Do not suppress teardown packet generation by transmit channel </p>

</div>
</div>
<a id="ga7148a794887144ec02103bf0a1fa3439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7148a794887144ec02103bf0a1fa3439">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_TX_CH_SUPPRESS_TD_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_TX_CH_SUPPRESS_TD_ENABLED&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Suppress teardown packet generation by transmit channel </p>

</div>
</div>
<a id="gabf99b9d61a9b081c732ad1828bebfd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf99b9d61a9b081c732ad1828bebfd5d">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_TX_CH_CREDIT_CNT_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_TX_CH_CREDIT_CNT_MAX&#160;&#160;&#160;(7u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maximum value allowed in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a397af61dc75028e30b6fc6498691aebb">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_credit_count</a> </p>

</div>
</div>
<a id="gadc2bf1e87285f163e4988c7d18202e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc2bf1e87285f163e4988c7d18202e9b">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_TX_CH_TDTYPE_IMMEDIATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_TX_CH_TDTYPE_IMMEDIATE&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Teardown immediately once all traffic is complete in UDMA <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a3981e61f24298d08bfe05adeef087aab">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_tdtype</a> </p>

</div>
</div>
<a id="ga2a658ac95967f2c4bd32b8b883ed5dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a658ac95967f2c4bd32b8b883ed5dbe">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_TX_CH_TDTYPE_WAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_TX_CH_TDTYPE_WAIT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait to teardown until remote peer sends back completion message <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a3981e61f24298d08bfe05adeef087aab">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_tdtype</a> </p>

</div>
</div>
<a id="gae0c03a2c76f884f37f472b081d0dd028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0c03a2c76f884f37f472b081d0dd028">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_RX_FLOWID_START_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_RX_FLOWID_START_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 9u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The flowid_start parameter is valid for RM UDMAP rx channel configure TISCI message </p>

</div>
</div>
<a id="ga04febde272953c690f94d44db18663f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04febde272953c690f94d44db18663f7">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_RX_FLOWID_CNT_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_RX_FLOWID_CNT_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 10u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The flowid_cnt parameter is valid for RM UDMAP rx channel configure TISCI message </p>

</div>
</div>
<a id="ga512091ff6dff198c2801a8f51fe18755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga512091ff6dff198c2801a8f51fe18755">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_RX_IGNORE_SHORT_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_RX_IGNORE_SHORT_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 11u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_ignore_short parameter is valid for RM UDMAP rx channel configure TISCI message </p>

</div>
</div>
<a id="ga818ed2617f42b219d3e3aed2a46ed7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga818ed2617f42b219d3e3aed2a46ed7d8">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_CH_RX_IGNORE_LONG_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_CH_RX_IGNORE_LONG_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 12u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_ignore_long parameter is valid for RM UDMAP rx channel configure TISCI message </p>

</div>
</div>
<a id="ga81af01cf00a620298fd37b61569d87bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81af01cf00a620298fd37b61569d87bb">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_CH_PACKET_EXCEPTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_CH_PACKET_EXCEPTION&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packets are treated as exceptions and handled appropriately by UDMAP receive channels. Used to configured receive channel short and long packet treatment via <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#acf5ec6e1050a36492ff818f659dc003a">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_ignore_short</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aa50a7c897b30a8147a01c9b0780fefc4">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_ignore_long</a>. </p>

</div>
</div>
<a id="ga6c52914c1397e1834298e8c1f7cefc2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c52914c1397e1834298e8c1f7cefc2a">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_CH_PACKET_IGNORED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_CH_PACKET_IGNORED&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packets are ignored by UDMAP receive channels. Used to configured receive channel short and long packet treatment via <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#acf5ec6e1050a36492ff818f659dc003a">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_ignore_short</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#aa50a7c897b30a8147a01c9b0780fefc4">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_ignore_long</a>. </p>

</div>
</div>
<a id="ga8de3d466c3eb9ea9672b2015959384d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8de3d466c3eb9ea9672b2015959384d2">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_CH_FLOW_CNT_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_CH_FLOW_CNT_NONE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset value for <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a4d5197967c769f96810c6ec98b564532">tisci_msg_rm_udmap_rx_ch_cfg_req::flowid_cnt</a> No flow IDs other than the default, statically mapped flow are used by the UDMAP receive channel. </p>

</div>
</div>
<a id="gabedcf8767aa7a802b1730cedb72abe76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabedcf8767aa7a802b1730cedb72abe76">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_EINFO_PRESENT_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_EINFO_PRESENT_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_einfo_present parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="gafea73f36741abe1d70c8dabcaf75dee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafea73f36741abe1d70c8dabcaf75dee5">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_PSINFO_PRESENT_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_PSINFO_PRESENT_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_psinfo_present parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="gaa059d4e631c7328543393fc4baea221c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa059d4e631c7328543393fc4baea221c">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_ERROR_HANDLING_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_ERROR_HANDLING_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_error_handling parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="gae47839965238122d0a69df9a0c846534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47839965238122d0a69df9a0c846534">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_DESC_TYPE_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_DESC_TYPE_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 3u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_desc_type parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="gaacb5e2a4233271b056c0304eb7e5b20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacb5e2a4233271b056c0304eb7e5b20a">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_SOP_OFFSET_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_SOP_OFFSET_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 4u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_sop_offset parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="gad7e2097e5244cf0b1c92f54e92c892d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e2097e5244cf0b1c92f54e92c892d1">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_QNUM_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_QNUM_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 5u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_dest_qnum parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="ga22f79fd4a7e2c3e6bab0b2d2bf9e337b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22f79fd4a7e2c3e6bab0b2d2bf9e337b">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_HI_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_HI_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 6u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_src_tag_hi parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="gaed1650b3a335dee0a2ba53225444ed2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed1650b3a335dee0a2ba53225444ed2c">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_LO_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_LO_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 7u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_src_tag_lo parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="gacdf7938edfb44f2a466502b4773fb53d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdf7938edfb44f2a466502b4773fb53d">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_HI_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_HI_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 8u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_dest_tag_hi parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="ga583f0da79c2988f3913526ee3cd560a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga583f0da79c2988f3913526ee3cd560a8">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_LO_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_LO_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 9u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_dest_tag_lo parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="gaacb5c9f62adef90c6ca6073490c17768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacb5c9f62adef90c6ca6073490c17768">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_HI_SEL_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_HI_SEL_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 10u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_src_tag_hi_sel parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="ga2426478515d92f2de99e4f888f6f5f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2426478515d92f2de99e4f888f6f5f55">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_LO_SEL_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_LO_SEL_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 11u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_src_tag_lo_sel parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="ga9ddd03ee14c3055654ab8be65e57e25a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ddd03ee14c3055654ab8be65e57e25a">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_HI_SEL_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_HI_SEL_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 12u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_dest_tag_hi_sel parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="ga0aa99371cd3287964b0a7cce08bf0e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa99371cd3287964b0a7cce08bf0e77">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_LO_SEL_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_LO_SEL_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 13u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_dest_tag_lo_sel parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="ga1936370c5616a7b3dbbbb1786ead6f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1936370c5616a7b3dbbbb1786ead6f4c">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ0_QNUM_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ0_QNUM_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 14u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_fdq0_sz0_qnum parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="ga0b17ec9c19c0b3930e34efa66e6f4a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b17ec9c19c0b3930e34efa66e6f4a3a">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ1_QNUM_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ1_QNUM_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 15u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_fdq1_qnum parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="ga4027f9f72c115850c8a7235503c66910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4027f9f72c115850c8a7235503c66910">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ2_QNUM_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ2_QNUM_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 16u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_fdq2_qnum parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="gade6a04b0d3a536c75d80e27079cbc945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade6a04b0d3a536c75d80e27079cbc945">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ3_QNUM_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ3_QNUM_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 17u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_fdq3_qnum parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="ga1f039e656e94ae8ff259560f1400117b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f039e656e94ae8ff259560f1400117b">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_PS_LOCATION_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_PS_LOCATION_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 18u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_ps_location parameter is valid for RM UDMAP rx flow configure TISCI message </p>

</div>
</div>
<a id="gaabd1fda94c81a748bb07154401301f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabd1fda94c81a748bb07154401301f0d">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH0_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH0_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_size_thresh0 parameter is valid for RM UDMAP rx flow size threshold configure TISCI message </p>

</div>
</div>
<a id="ga0c4ee42b295919033cdc21c459832012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c4ee42b295919033cdc21c459832012">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH1_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH1_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_size_thresh1 parameter is valid for RM UDMAP rx flow size threshold configure TISCI message </p>

</div>
</div>
<a id="ga0828e092c96fb66062cc69379a273b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0828e092c96fb66062cc69379a273b64">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH2_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH2_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_size_thresh2 parameter is valid for RM UDMAP rx flow size threshold configure TISCI message </p>

</div>
</div>
<a id="ga396d044af2ac9bdec95b237f97f52769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga396d044af2ac9bdec95b237f97f52769">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ1_QNUM_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ1_QNUM_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 3u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_fdq0_sz1_qnum parameter is valid for RM UDMAP rx flow size threshold configure TISCI message </p>

</div>
</div>
<a id="ga38dd8a611a3c85cde48717f70ff9afe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38dd8a611a3c85cde48717f70ff9afe1">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ2_QNUM_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ2_QNUM_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 4u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_fdq0_sz2_qnum parameter is valid for RM UDMAP rx flow size threshold configure TISCI message </p>

</div>
</div>
<a id="ga696696e53bf785a71d2424a45d95ad02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga696696e53bf785a71d2424a45d95ad02">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ3_QNUM_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ3_QNUM_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 5u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_fdq0_sz3_qnum parameter is valid for RM UDMAP rx flow size threshold configure TISCI message </p>

</div>
</div>
<a id="gaf37aebf549f3d71287182870aa15d485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf37aebf549f3d71287182870aa15d485">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH_EN_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_SIZE_THRESH_EN_VALID&#160;&#160;&#160;((uint32_t) 1u &lt;&lt; 6u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rx_size_thresh_en parameter is valid for RM UDMAP rx flow size threshold configure TISCI message </p>

</div>
</div>
<a id="ga7bb07cd9d595ebad2049608df70fb65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bb07cd9d595ebad2049608df70fb65b">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_EINFO_NOT_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_EINFO_NOT_PRESENT&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure receive flow to handle extended packet info not present in the received packet descriptor. See the UDMAP section of the TRM for more information on this setting. </p>

</div>
</div>
<a id="ga1b5525342b6988fbcce152766880cf30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b5525342b6988fbcce152766880cf30">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_EINFO_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_EINFO_PRESENT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure receive flow to handle extended packet info present in the received packet descriptor. See the UDMAP section of the TRM for more information on this setting. </p>

</div>
</div>
<a id="ga694f1c9172813d4ab920a2cccea7b74b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694f1c9172813d4ab920a2cccea7b74b">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PSINFO_NOT_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PSINFO_NOT_PRESENT&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure receive flow to handle PS words not present in the received packet descriptor. See the UDMAP section of the TRM for more information on this setting. </p>

</div>
</div>
<a id="ga2f120c5f0f348b2977615456048e1e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f120c5f0f348b2977615456048e1e6f">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PSINFO_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PSINFO_PRESENT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure receive flow to handle PS words present in the received packet descriptor. See the UDMAP section of the TRM for more information on this setting. </p>

</div>
</div>
<a id="ga4c5a91bf686c3c806978918e1038b267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c5a91bf686c3c806978918e1038b267">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_ERR_DROP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_ERR_DROP&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Drop the received packet on starvation error. See the UDMAP section of the TRM for more information on this setting. </p>

</div>
</div>
<a id="gaa8a3b96bb9d245b324e7eb0c86db1c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8a3b96bb9d245b324e7eb0c86db1c03">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_ERR_RETRY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_ERR_RETRY&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Re-try descriptor allocation operation on starvation error. See the UDMAP section of the TRM for more information on this setting. </p>

</div>
</div>
<a id="gaa49ec742a7a8bc82d7bcf57c194128df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa49ec742a7a8bc82d7bcf57c194128df">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PS_END_PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PS_END_PD&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure receive flow to place the PS words at the end of the packet descriptor. See the UDMAP section of the TRM for more information on this setting. </p>

</div>
</div>
<a id="gac2fd3a4210ee63fa1536ea2be248450f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2fd3a4210ee63fa1536ea2be248450f">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PS_BEGIN_DB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_PS_BEGIN_DB&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure receive flow to place the PS words at the beginning of the data buffer. See the UDMAP section of the TRM for more information on this setting. </p>

</div>
</div>
<a id="ga4e27bc40d716bdf9a6ce2488db990e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e27bc40d716bdf9a6ce2488db990e41">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DESC_HOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DESC_HOST&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Host descriptor configure for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#acf29a15bc0b68085d9fa6e4d47f0bf78">tisci_msg_rm_udmap_flow_cfg_req::rx_desc_type</a> </p>

</div>
</div>
<a id="ga756a6f8a05d489f16f199b4541675eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756a6f8a05d489f16f199b4541675eef">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DESC_MONO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DESC_MONO&#160;&#160;&#160;(2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Monolithic descriptor configure for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#acf29a15bc0b68085d9fa6e4d47f0bf78">tisci_msg_rm_udmap_flow_cfg_req::rx_desc_type</a> </p>

</div>
</div>
<a id="ga20e41f5c9c5ae94650f2965f97a242db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20e41f5c9c5ae94650f2965f97a242db">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_NONE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Do not overwrite. Source tag byte selector configuration for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#afd3f3bb2b54326ad87733357462da4dd">tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_hi_sel</a> and <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a319feb8df26e4439bb67dba05950754c">tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_lo_sel</a> parameters. </p>

</div>
</div>
<a id="ga79cc008bc956be666c0c143be79d5397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79cc008bc956be666c0c143be79d5397">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_CFG_TAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_CFG_TAG&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overwrite with value in rx_src_tag_hi or rx_src_tag_lo parameters of <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html" title="Configures a Navigator Subsystem UDMAP receive flow.">tisci_msg_rm_udmap_flow_cfg_req</a> for hi_sel and lo_sel parameters, respectively. Source tag byte selector configuration for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#afd3f3bb2b54326ad87733357462da4dd">tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_hi_sel</a> and <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a319feb8df26e4439bb67dba05950754c">tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_lo_sel</a> parameters. </p>

</div>
</div>
<a id="gae70ea93309cbcb4506cf90db62d23b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae70ea93309cbcb4506cf90db62d23b19">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_FLOW_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_FLOW_ID&#160;&#160;&#160;(2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overwrite with flow_id[7:0] from back end application. Source tag byte selector configuration for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#afd3f3bb2b54326ad87733357462da4dd">tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_hi_sel</a> and <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a319feb8df26e4439bb67dba05950754c">tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_lo_sel</a> parameters. </p>

</div>
</div>
<a id="gabf55fa4f450348e8f7beb631b8be649f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf55fa4f450348e8f7beb631b8be649f">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_SRC_TAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SRC_SELECT_SRC_TAG&#160;&#160;&#160;(4u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overwrite with src_tag[7:0] from back end application. Source tag byte selector configuration for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#afd3f3bb2b54326ad87733357462da4dd">tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_hi_sel</a> and <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a319feb8df26e4439bb67dba05950754c">tisci_msg_rm_udmap_flow_cfg_req::rx_src_tag_lo_sel</a> parameters. </p>

</div>
</div>
<a id="ga43933715107c2fa645b26f89c28a7fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43933715107c2fa645b26f89c28a7fb3">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_NONE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Do not overwrite destination tag byte selector configuration for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a976cad7120c7c35e7f624579d9073d9b">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_hi_sel</a> and <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a6e2bd96b4829395a02c0ccfb1dea4782">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_lo_sel</a> parameters. </p>

</div>
</div>
<a id="gae85a9d09812ef45c5ea952f585095a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae85a9d09812ef45c5ea952f585095a28">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_CFG_TAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_CFG_TAG&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overwrite with value in rx_dest_tag_hi or rx_dest_tag_lo parameters of <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html" title="Configures a Navigator Subsystem UDMAP receive flow.">tisci_msg_rm_udmap_flow_cfg_req</a> for hi_sel and lo_sel parameters, respectively. Destination tag byte selector configuration for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a976cad7120c7c35e7f624579d9073d9b">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_hi_sel</a> and <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a6e2bd96b4829395a02c0ccfb1dea4782">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_lo_sel</a> parameters. </p>

</div>
</div>
<a id="ga3378a6054de3dcfed701cf623641ac47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3378a6054de3dcfed701cf623641ac47">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_FLOW_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_FLOW_ID&#160;&#160;&#160;(2u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overwrite with flow_id[7:0] from back end application destination tag byte selector configuration for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a976cad7120c7c35e7f624579d9073d9b">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_hi_sel</a> and <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a6e2bd96b4829395a02c0ccfb1dea4782">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_lo_sel</a> parameters. </p>

</div>
</div>
<a id="gaff07294604dc878d7a91e6499656b974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff07294604dc878d7a91e6499656b974">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_DEST_TAG_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_DEST_TAG_LO&#160;&#160;&#160;(4u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overwrite with src_tag[7:0] from back end application destination tag byte selector configuration for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a976cad7120c7c35e7f624579d9073d9b">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_hi_sel</a> and <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a6e2bd96b4829395a02c0ccfb1dea4782">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_lo_sel</a> parameters. </p>

</div>
</div>
<a id="ga67e0c6d4ea3b62169076f49b339b4f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67e0c6d4ea3b62169076f49b339b4f48">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_DEST_TAG_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_DEST_SELECT_DEST_TAG_HI&#160;&#160;&#160;(5u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overwrite with src_tag[15:8] from back end application destination tag byte selector configuration for <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a976cad7120c7c35e7f624579d9073d9b">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_hi_sel</a> and <a class="el" href="structtisci__msg__rm__udmap__flow__cfg__req.html#a6e2bd96b4829395a02c0ccfb1dea4782">tisci_msg_rm_udmap_flow_cfg_req::rx_dest_tag_lo_sel</a> parameters. </p>

</div>
</div>
<a id="ga86eee60fbb4f5e9b4dfbaa965b86162b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86eee60fbb4f5e9b4dfbaa965b86162b">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SOP_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SOP_MAX&#160;&#160;&#160;(255u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The receive flow start of packet offset maximum byte offset </p>

</div>
</div>
<a id="gae08ee6d62331884c13f245cdbdb003a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae08ee6d62331884c13f245cdbdb003a7">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_0_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_0_ENABLE&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable usage of size threshold 0 in <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a987b3285c9e62ba659e97aa6c420524d">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_size_thresh_en</a> </p>

</div>
</div>
<a id="gae6e03a9737b080fd861ac6783c2ea0ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6e03a9737b080fd861ac6783c2ea0ba">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_1_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_1_ENABLE&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable usage of size threshold 1 in <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a987b3285c9e62ba659e97aa6c420524d">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_size_thresh_en</a> </p>

</div>
</div>
<a id="ga88bcb4b0d971560af486a309afa7e354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88bcb4b0d971560af486a309afa7e354">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_2_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_2_ENABLE&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable usage of size threshold 2 in <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a987b3285c9e62ba659e97aa6c420524d">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_size_thresh_en</a> </p>

</div>
</div>
<a id="ga0c4cc34ee550f5cf845e806edeb8e9f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c4cc34ee550f5cf845e806edeb8e9f3">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_RX_FLOW_SIZE_THRESH_MAX&#160;&#160;&#160;(7u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maximum encoded size threshold setting in <a class="el" href="structtisci__msg__rm__udmap__flow__size__thresh__cfg__req.html#a987b3285c9e62ba659e97aa6c420524d">tisci_msg_rm_udmap_flow_size_thresh_cfg_req::rx_size_thresh_en</a> </p>

</div>
</div>
<a id="ga903e6ecfa27a22e286b9b155518aae64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga903e6ecfa27a22e286b9b155518aae64">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_DELEGATE_HOST_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_DELEGATE_HOST_VALID&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The delegated_host parameter is valid for RM UDMAP flow delegation TISCI message </p>

</div>
</div>
<a id="ga5e0cdcf99a2ffc3b90f0b73c946e80f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e0cdcf99a2ffc3b90f0b73c946e80f5">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_DELEGATE_CLEAR_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_DELEGATE_CLEAR_VALID&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The clear parameter is valid for RM UDMAP flow delegation TISCI message </p>

</div>
</div>
<a id="gac6b313bae2365f687dc00f3dbf75f655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6b313bae2365f687dc00f3dbf75f655">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_FLOW_DELEGATE_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_FLOW_DELEGATE_CLEAR&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear flow delegation setting in <a class="el" href="structtisci__msg__rm__udmap__flow__delegate__req.html#a7d8e0ed7aba21c4caacf78f0b863b96a">tisci_msg_rm_udmap_flow_delegate_req::clear</a> </p>

</div>
</div>
<a id="ga79caf9d4b65db9c59f49e257056aed06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79caf9d4b65db9c59f49e257056aed06">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_GCFG_PERF_CTRL_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_GCFG_PERF_CTRL_VALID&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The perf_ctrl register value is valid for UDMAP global configuration TISCI message </p>

</div>
</div>
<a id="gabe3558189b5d360dc289c929623ead80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe3558189b5d360dc289c929623ead80">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_GCFG_EMU_CTRL_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_GCFG_EMU_CTRL_VALID&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The emu_ctrl register value is valid for UDMAP global configuration TISCI message </p>

</div>
</div>
<a id="ga533c1b3567dbf255c53b09fb3f204041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga533c1b3567dbf255c53b09fb3f204041">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_GCFG_PSIL_TO_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_GCFG_PSIL_TO_VALID&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The psil_to register value is valid for UDMAP global configuration TISCI message </p>

</div>
</div>
<a id="ga8696b2d38d7d6d9761a6abe008d6ca75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8696b2d38d7d6d9761a6abe008d6ca75">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_GCFG_RFLOWFWSTAT_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_GCFG_RFLOWFWSTAT_VALID&#160;&#160;&#160;((uint32_t) 1U &lt;&lt; 3U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The rflowfwstat register value is valid for UDMAP global configuration TISCI message </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gabef0b8512bea529a775221ad3206de52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabef0b8512bea529a775221ad3206de52">&#9670;&nbsp;</a></span>__attribute__()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structtisci__msg__rm__udmap__gcfg__cfg__req.html">tisci_msg_rm_udmap_gcfg_cfg_req</a> __attribute__ </td>
          <td>(</td>
          <td class="paramtype">(__packed__)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
