

================================================================
== Vivado HLS Report for 'sin_taylor_series'
================================================================
* Date:           Wed Jun 14 15:29:02 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        hls_sin_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+----------+
    |   Latency  |  Interval  | Pipeline |
    | min |  max | min |  max |   Type   |
    +-----+------+-----+------+----------+
    |  201|  1156|  197|  1152| dataflow |
    +-----+------+-----+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+------+-----+------+---------+
        |                         |                      |   Latency  |  Interval  | Pipeline|
        |         Instance        |        Module        | min |  max | min |  max |   Type  |
        +-------------------------+----------------------+-----+------+-----+------+---------+
        |Loop_sum_loop_proc_U0    |Loop_sum_loop_proc    |  196|  1151|  196|  1151|   none  |
        |Block_sin_taylor_ser_U0  |Block_sin_taylor_ser  |    4|     4|    4|     4|   none  |
        |p_source_files_sr_U0     |p_source_files_sr     |    0|     0|    0|     0|   none  |
        +-------------------------+----------------------+-----+------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     14|
|FIFO             |        0|      -|       0|      2|
|Instance         |        -|     53|   10795|  15119|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     18|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     53|   10797|  15153|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     24|      10|     28|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-------+-------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------+----------------------+---------+-------+-------+-------+
    |Block_sin_taylor_ser_U0  |Block_sin_taylor_ser  |        0|      3|    515|   1202|
    |Loop_sum_loop_proc_U0    |Loop_sum_loop_proc    |        0|     50|  10214|  13897|
    |p_source_files_sr_U0     |p_source_files_sr     |        0|      0|     66|     20|
    +-------------------------+----------------------+---------+-------+-------+-------+
    |Total                    |                      |        0|     53|  10795|  15119|
    +-------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |sum_negative_0_loc_l_U  |        0|  0|   1|     2|   64|      128|
    |sum_positive_0_loc_l_U  |        0|  0|   1|     2|   64|      128|
    |tmp_loc_channel_U       |        0|  0|   0|     2|   64|      128|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|  0|   2|     6|  192|      384|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_sin_taylor_ser_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |Loop_sum_loop_proc_U0_ap_continue           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_sum_negative_0_loc_l        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_sum_positive_0_loc_l        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_sum_negative_0_loc_l  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_sum_positive_0_loc_l  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|  14|           7|           7|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_sum_negative_0_loc_l  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sum_positive_0_loc_l  |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  18|          4|    2|          4|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_sum_negative_0_loc_l  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sum_positive_0_loc_l  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  2|   0|    2|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|x          |  in |   64|   ap_none  |         x         |    scalar    |
|ap_clk     |  in |    1| ap_ctrl_hs | sin_taylor_series | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_taylor_series | return value |
|ap_return  | out |   64| ap_ctrl_hs | sin_taylor_series | return value |
|ap_done    | out |    1| ap_ctrl_hs | sin_taylor_series | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sin_taylor_series | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sin_taylor_series | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sin_taylor_series | return value |
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: x_read (6)  [1/1] 0.00ns
codeRepl:4  %x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind

ST_1: call_ret (7)  [2/2] 0.00ns
codeRepl:5  %call_ret = call fastcc { double, double } @Loop_sum_loop_proc(double %x_read) nounwind


 <State 2>: 0.00ns
ST_2: call_ret (7)  [1/2] 0.00ns
codeRepl:5  %call_ret = call fastcc { double, double } @Loop_sum_loop_proc(double %x_read) nounwind

ST_2: sum_positive_0_loc_l (8)  [1/1] 0.00ns
codeRepl:6  %sum_positive_0_loc_l = extractvalue { double, double } %call_ret, 0

ST_2: sum_negative_0_loc_l (9)  [1/1] 0.00ns
codeRepl:7  %sum_negative_0_loc_l = extractvalue { double, double } %call_ret, 1

ST_2: tmp_loc_channel (10)  [2/2] 0.00ns
codeRepl:8  %tmp_loc_channel = call fastcc double @Block_sin_taylor_ser(double %sum_positive_0_loc_l, double %sum_negative_0_loc_l) nounwind


 <State 3>: 8.23ns
ST_3: StgValue_10 (2)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:25
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_11 (3)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(double %x) nounwind, !map !15

ST_3: StgValue_12 (4)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !21

ST_3: StgValue_13 (5)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @sin_taylor_series_st) nounwind

ST_3: tmp_loc_channel (10)  [1/2] 8.23ns
codeRepl:8  %tmp_loc_channel = call fastcc double @Block_sin_taylor_ser(double %sum_positive_0_loc_l, double %sum_negative_0_loc_l) nounwind

ST_3: tmp (11)  [1/1] 0.00ns
codeRepl:9  %tmp = call fastcc double @"__../source_files/sr"(double %tmp_loc_channel) nounwind

ST_3: StgValue_16 (12)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:36
codeRepl:10  ret double %tmp



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read               (read                ) [ 0010]
call_ret             (call                ) [ 0000]
sum_positive_0_loc_l (extractvalue        ) [ 0001]
sum_negative_0_loc_l (extractvalue        ) [ 0001]
StgValue_10          (specdataflowpipeline) [ 0000]
StgValue_11          (specbitsmap         ) [ 0000]
StgValue_12          (specbitsmap         ) [ 0000]
StgValue_13          (spectopmodule       ) [ 0000]
tmp_loc_channel      (call                ) [ 0000]
tmp                  (call                ) [ 0000]
StgValue_16          (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_sum_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_sin_taylor_ser"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_taylor_series_st"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="__../source_files/sr"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="x_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="64" slack="0"/>
<pin id="26" dir="0" index="1" bw="64" slack="0"/>
<pin id="27" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_Loop_sum_loop_proc_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="128" slack="0"/>
<pin id="32" dir="0" index="1" bw="64" slack="0"/>
<pin id="33" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_Block_sin_taylor_ser_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="64" slack="0"/>
<pin id="39" dir="0" index="2" bw="64" slack="0"/>
<pin id="40" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_loc_channel/2 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_p_source_files_sr_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="sum_positive_0_loc_l_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="128" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sum_positive_0_loc_l/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="sum_negative_0_loc_l_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="128" slack="0"/>
<pin id="55" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sum_negative_0_loc_l/2 "/>
</bind>
</comp>

<comp id="58" class="1005" name="x_read_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="1"/>
<pin id="60" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="63" class="1005" name="sum_positive_0_loc_l_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="64" slack="1"/>
<pin id="65" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_positive_0_loc_l "/>
</bind>
</comp>

<comp id="68" class="1005" name="sum_negative_0_loc_l_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="1"/>
<pin id="70" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_negative_0_loc_l "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="2" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="24" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="36" pin="3"/><net_sink comp="42" pin=1"/></net>

<net id="51"><net_src comp="30" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="52"><net_src comp="48" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="56"><net_src comp="30" pin="2"/><net_sink comp="53" pin=0"/></net>

<net id="57"><net_src comp="53" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="61"><net_src comp="24" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="62"><net_src comp="58" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="66"><net_src comp="48" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="67"><net_src comp="63" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="71"><net_src comp="53" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="36" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sin_taylor_series : x | {1 }
  - Chain level:
	State 1
	State 2
		sum_positive_0_loc_l : 1
		sum_negative_0_loc_l : 1
		tmp_loc_channel : 2
	State 3
		tmp : 1
		StgValue_16 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |  grp_Loop_sum_loop_proc_fu_30  |    50   |  26.535 |  11029  |  13515  |
|   call   | grp_Block_sin_taylor_ser_fu_36 |    3    |  3.538  |   573   |   1167  |
|          |   tmp_p_source_files_sr_fu_42  |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |        x_read_read_fu_24       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|extractvalue|   sum_positive_0_loc_l_fu_48   |    0    |    0    |    0    |    0    |
|          |   sum_negative_0_loc_l_fu_53   |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    53   |  30.073 |  11602  |  14682  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|sum_negative_0_loc_l_reg_68|   64   |
|sum_positive_0_loc_l_reg_63|   64   |
|       x_read_reg_58       |   64   |
+---------------------------+--------+
|           Total           |   192  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|  grp_Loop_sum_loop_proc_fu_30  |  p1  |   2  |  64  |   128  ||    9    |
| grp_Block_sin_taylor_ser_fu_36 |  p1  |   2  |  64  |   128  ||    9    |
| grp_Block_sin_taylor_ser_fu_36 |  p2  |   2  |  64  |   128  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   384  ||  5.307  ||    27   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   53   |   30   |  11602 |  14682 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   53   |   35   |  11794 |  14709 |
+-----------+--------+--------+--------+--------+
