{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739718638078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739718638079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 16 12:10:37 2025 " "Processing started: Sun Feb 16 12:10:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739718638079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739718638079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739718638079 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1739718638575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.sv" "" { Text "C:/altera/13.1/ULA/ULA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739718638651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739718638651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ULA " "Found entity 1: tb_ULA" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739718638656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739718638656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_ULA " "Elaborating entity \"tb_ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1739718638707 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Digite os valores para A (6 bits):  tb_ULA.sv(30) " "Verilog HDL Display System Task info at tb_ULA.sv(30): Digite os valores para A (6 bits): " {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718638709 "|tb_ULA"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ULA.sv(31) " "Verilog HDL warning at tb_ULA.sv(31): ignoring unsupported system task" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1739718638709 "|tb_ULA"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ULA.sv(32) " "Verilog HDL warning at tb_ULA.sv(32): ignoring unsupported system task" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 32 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1739718638709 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Digite os valores para B (6 bits):  tb_ULA.sv(34) " "Verilog HDL Display System Task info at tb_ULA.sv(34): Digite os valores para B (6 bits): " {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718638709 "|tb_ULA"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ULA.sv(35) " "Verilog HDL warning at tb_ULA.sv(35): ignoring unsupported system task" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 35 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1739718638709 "|tb_ULA"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ULA.sv(36) " "Verilog HDL warning at tb_ULA.sv(36): ignoring unsupported system task" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 36 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1739718638709 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Digite o valor de modo (1 = Lógico, 0 = Não Lógico):  tb_ULA.sv(37) " "Verilog HDL Display System Task info at tb_ULA.sv(37): Digite o valor de modo (1 = Lógico, 0 = Não Lógico): " {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718638709 "|tb_ULA"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ULA.sv(38) " "Verilog HDL warning at tb_ULA.sv(38): ignoring unsupported system task" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 38 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1739718638709 "|tb_ULA"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ULA.sv(39) " "Verilog HDL warning at tb_ULA.sv(39): ignoring unsupported system task" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 39 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1739718638709 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Digite o valor de op_sel (3 bits):  tb_ULA.sv(40) " "Verilog HDL Display System Task info at tb_ULA.sv(40): Digite o valor de op_sel (3 bits): " {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 40 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718638709 "|tb_ULA"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ULA.sv(41) " "Verilog HDL warning at tb_ULA.sv(41): ignoring unsupported system task" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 41 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1739718638710 "|tb_ULA"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ULA.sv(42) " "Verilog HDL warning at tb_ULA.sv(42): ignoring unsupported system task" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 42 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1739718638710 "|tb_ULA"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ULA.sv(44) " "Verilog HDL warning at tb_ULA.sv(44): ignoring unsupported system task" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1739718638710 "|tb_ULA"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ULA.sv(50) " "Verilog HDL warning at tb_ULA.sv(50): ignoring unsupported system task" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 50 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1739718638710 "|tb_ULA"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ULA.sv(55) " "Verilog HDL warning at tb_ULA.sv(55): ignoring unsupported system task" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 55 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1739718638710 "|tb_ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:uut " "Elaborating entity \"ULA\" for hierarchy \"ULA:uut\"" {  } { { "tb_ULA.sv" "uut" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739718638790 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1739718639577 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739718639906 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 16 12:10:39 2025 " "Processing ended: Sun Feb 16 12:10:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739718639906 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739718639906 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739718639906 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739718639906 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 12 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739718640983 ""}
