
*** Running vivado
    with args -log System_xlconcat_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_xlconcat_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source System_xlconcat_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 307.797 ; gain = 83.605
INFO: [Synth 8-638] synthesizing module 'System_xlconcat_0_0' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio/senstel_proto_emio/senstel_proto_emio.srcs/sources_1/bd/System/ip/System_xlconcat_0_0/synth/System_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio/senstel_proto_emio/senstel_proto_emio.srcs/sources_1/bd/System/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (1#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio/senstel_proto_emio/senstel_proto_emio.srcs/sources_1/bd/System/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'System_xlconcat_0_0' (2#1) [c:/Users/Chinook-ELE/ZynqWorkspace/SensTel2_emio/senstel_proto_emio/senstel_proto_emio.srcs/sources_1/bd/System/ip/System_xlconcat_0_0/synth/System_xlconcat_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 357.625 ; gain = 133.434
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 357.625 ; gain = 133.434
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.428 . Memory (MB): peak = 606.742 ; gain = 0.188
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 606.742 ; gain = 382.551
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 606.742 ; gain = 382.551
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 606.742 ; gain = 382.551
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 606.742 ; gain = 382.551
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 606.742 ; gain = 382.551
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:15 . Memory (MB): peak = 673.586 ; gain = 449.395
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:15 . Memory (MB): peak = 673.586 ; gain = 449.395
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:15 . Memory (MB): peak = 683.113 ; gain = 458.922
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 683.113 ; gain = 458.922
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 683.113 ; gain = 458.922
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 683.113 ; gain = 458.922
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 683.113 ; gain = 458.922
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 683.113 ; gain = 458.922
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 683.113 ; gain = 458.922

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 683.113 ; gain = 458.922
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:22 . Memory (MB): peak = 695.324 ; gain = 472.383
