v {xschem version=3.4.5 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 3730 -6840 3730 -6750 {
lab=OUTN}
N 4190 -6840 4190 -6750 {
lab=OUTN}
N 3730 -6840 4190 -6840 {
lab=OUTN}
N 4670 -6840 4670 -6750 {
lab=OUTN}
N 4190 -6840 4670 -6840 {
lab=OUTN}
N 5100 -6840 5100 -6750 {
lab=OUTN}
N 4670 -6840 5100 -6840 {
lab=OUTN}
N 5580 -6840 5580 -6750 {
lab=OUTN}
N 5100 -6840 5580 -6840 {
lab=OUTN}
N 6040 -6840 6040 -6750 {
lab=OUTN}
N 5580 -6840 6040 -6840 {
lab=OUTN}
N 6680 -6840 7190 -6840 {
lab=OUTN}
N 3250 -6380 3250 -6210 {
lab=OUTN}
N 6520 -6380 6680 -6380 {
lab=OUTN}
N 6040 -6380 6040 -6210 {
lab=OUTN}
N 5580 -6380 6040 -6380 {
lab=OUTN}
N 3730 -6380 3730 -6210 {
lab=OUTN}
N 3250 -6380 3730 -6380 {
lab=OUTN}
N 4190 -6380 4190 -6210 {
lab=OUTN}
N 3730 -6380 4190 -6380 {
lab=OUTN}
N 4670 -6380 4670 -6210 {
lab=OUTN}
N 4190 -6380 4670 -6380 {
lab=OUTN}
N 5100 -6380 5100 -6210 {
lab=OUTN}
N 4670 -6380 5100 -6380 {
lab=OUTN}
N 5580 -6380 5580 -6210 {
lab=OUTN}
N 5100 -6380 5580 -6380 {
lab=OUTN}
N 3250 -5920 3250 -5770 {
lab=OUTN}
N 3730 -5920 3730 -5770 {
lab=OUTN}
N 3250 -5920 3730 -5920 {
lab=OUTN}
N 4190 -5920 4190 -5770 {
lab=OUTN}
N 3730 -5920 4190 -5920 {
lab=OUTN}
N 4670 -5920 4670 -5770 {
lab=OUTN}
N 4190 -5920 4670 -5920 {
lab=OUTN}
N 5100 -5920 5100 -5770 {
lab=OUTN}
N 4670 -5920 5100 -5920 {
lab=OUTN}
N 5580 -5920 5580 -5770 {
lab=OUTN}
N 5100 -5920 5580 -5920 {
lab=OUTN}
N 6040 -5920 6040 -5770 {
lab=OUTN}
N 5580 -5920 6040 -5920 {
lab=OUTN}
N 6520 -5920 6520 -5770 {
lab=OUTN}
N 6520 -5920 6680 -5920 {
lab=OUTN}
N 6040 -5920 6520 -5920 {
lab=OUTN}
N 6520 -6380 6520 -6210 {
lab=OUTN}
N 6040 -6380 6520 -6380 {
lab=OUTN}
N 3250 -5460 3250 -5230 {
lab=OUTN}
N 6520 -5460 6680 -5460 {
lab=OUTN}
N 6680 -5920 6680 -5460 {
lab=OUTN}
N 3730 -5460 3730 -5230 {
lab=OUTN}
N 3250 -5460 3730 -5460 {
lab=OUTN}
N 4190 -5460 4190 -5230 {
lab=OUTN}
N 3730 -5460 4190 -5460 {
lab=OUTN}
N 4670 -5460 4670 -5230 {
lab=OUTN}
N 4190 -5460 4670 -5460 {
lab=OUTN}
N 5100 -5460 5100 -5230 {
lab=OUTN}
N 4670 -5460 5100 -5460 {
lab=OUTN}
N 5580 -5460 5580 -5230 {
lab=OUTN}
N 5100 -5460 5580 -5460 {
lab=OUTN}
N 6040 -5460 6040 -5230 {
lab=OUTN}
N 5580 -5460 6040 -5460 {
lab=OUTN}
N 6520 -5460 6520 -5230 {
lab=OUTN}
N 6040 -5460 6520 -5460 {
lab=OUTN}
N 3240 -4900 3240 -4640 {
lab=OUTN}
N 6680 -5460 6680 -4900 {
lab=OUTN}
N 3720 -4900 3720 -4640 {
lab=OUTN}
N 3240 -4900 3720 -4900 {
lab=OUTN}
N 4180 -4900 4180 -4640 {
lab=OUTN}
N 3720 -4900 4180 -4900 {
lab=OUTN}
N 4660 -4900 4660 -4640 {
lab=OUTN}
N 4180 -4900 4660 -4900 {
lab=OUTN}
N 5090 -4900 5090 -4640 {
lab=OUTN}
N 4660 -4900 5090 -4900 {
lab=OUTN}
N 5570 -4900 5570 -4640 {
lab=OUTN}
N 5090 -4900 5570 -4900 {
lab=OUTN}
N 6030 -4900 6030 -4640 {
lab=OUTN}
N 5570 -4900 6030 -4900 {
lab=OUTN}
N 6510 -4900 6680 -4900 {
lab=OUTN}
N 6510 -4900 6510 -4640 {
lab=OUTN}
N 6030 -4900 6510 -4900 {
lab=OUTN}
N 6510 -4100 6690 -4100 {
lab=OUTN}
N 6690 -4320 6690 -4100 {
lab=OUTN}
N 6680 -4900 6690 -4900 {
lab=OUTN}
N 3240 -4320 3240 -4100 {
lab=OUTN}
N 6030 -4320 6690 -4320 {
lab=OUTN}
N 6690 -4900 6690 -4320 {
lab=OUTN}
N 6030 -4320 6030 -4100 {
lab=OUTN}
N 5570 -4320 6030 -4320 {
lab=OUTN}
N 5570 -4320 5570 -4100 {
lab=OUTN}
N 5090 -4320 5570 -4320 {
lab=OUTN}
N 5090 -4320 5090 -4100 {
lab=OUTN}
N 4660 -4320 5090 -4320 {
lab=OUTN}
N 3720 -4320 3720 -4100 {
lab=OUTN}
N 3240 -4320 3720 -4320 {
lab=OUTN}
N 4180 -4320 4180 -4100 {
lab=OUTN}
N 3720 -4320 4180 -4320 {
lab=OUTN}
N 4660 -4320 4660 -4100 {
lab=OUTN}
N 4180 -4320 4660 -4320 {
lab=OUTN}
N 6690 -4100 6690 -3850 {
lab=OUTN}
N 3240 -3850 3240 -3660 {
lab=OUTN}
N 3720 -3850 3720 -3660 {
lab=OUTN}
N 3240 -3850 3720 -3850 {
lab=OUTN}
N 4180 -3850 4180 -3660 {
lab=OUTN}
N 3720 -3850 4180 -3850 {
lab=OUTN}
N 4660 -3850 4660 -3660 {
lab=OUTN}
N 4180 -3850 4660 -3850 {
lab=OUTN}
N 5090 -3850 5090 -3660 {
lab=OUTN}
N 4660 -3850 5090 -3850 {
lab=OUTN}
N 5570 -3850 5570 -3660 {
lab=OUTN}
N 5090 -3850 5570 -3850 {
lab=OUTN}
N 6030 -3850 6510 -3850 {
lab=OUTN}
N 6510 -3850 6690 -3850 {
lab=OUTN}
N 6510 -3850 6510 -3660 {
lab=OUTN}
N 3240 -3400 3240 -3120 {
lab=OUTN}
N 6690 -3850 6690 -3400 {
lab=OUTN}
N 3720 -3400 3720 -3120 {
lab=OUTN}
N 3240 -3400 3720 -3400 {
lab=OUTN}
N 4180 -3400 4180 -3120 {
lab=OUTN}
N 3720 -3400 4180 -3400 {
lab=OUTN}
N 4660 -3400 4660 -3120 {
lab=OUTN}
N 4180 -3400 4660 -3400 {
lab=OUTN}
N 5090 -3400 5090 -3120 {
lab=OUTN}
N 4660 -3400 5090 -3400 {
lab=OUTN}
N 5570 -3400 5570 -3120 {
lab=OUTN}
N 5090 -3400 5570 -3400 {
lab=OUTN}
N 6030 -3400 6690 -3400 {
lab=OUTN}
N 6760 -6800 7320 -6800 {
lab=OUTP}
N 6520 -6730 6580 -6730 {
lab=OUTP}
N 6580 -6800 6760 -6800 {
lab=OUTP}
N 6040 -6730 6120 -6730 {
lab=OUTP}
N 6120 -6800 6120 -6730 {
lab=OUTP}
N 5640 -6800 6120 -6800 {
lab=OUTP}
N 5580 -6730 5640 -6730 {
lab=OUTP}
N 5640 -6800 5640 -6730 {
lab=OUTP}
N 5180 -6800 5640 -6800 {
lab=OUTP}
N 5100 -6730 5180 -6730 {
lab=OUTP}
N 5180 -6800 5180 -6730 {
lab=OUTP}
N 4740 -6800 5180 -6800 {
lab=OUTP}
N 4670 -6730 4740 -6730 {
lab=OUTP}
N 4740 -6800 4740 -6730 {
lab=OUTP}
N 4280 -6800 4740 -6800 {
lab=OUTP}
N 4190 -6730 4280 -6730 {
lab=OUTP}
N 4280 -6800 4280 -6730 {
lab=OUTP}
N 3820 -6800 4280 -6800 {
lab=OUTP}
N 3730 -6730 3820 -6730 {
lab=OUTP}
N 3820 -6800 3820 -6730 {
lab=OUTP}
N 3340 -6800 3820 -6800 {
lab=OUTP}
N 3250 -6190 3320 -6190 {
lab=OUTP}
N 3320 -6320 3320 -6190 {
lab=OUTP}
N 6580 -6320 6760 -6320 {
lab=OUTP}
N 6760 -6800 6760 -6320 {
lab=OUTP}
N 6520 -6190 6580 -6190 {
lab=OUTP}
N 6580 -6320 6580 -6190 {
lab=OUTP}
N 6120 -6320 6580 -6320 {
lab=OUTP}
N 6040 -6190 6120 -6190 {
lab=OUTP}
N 6120 -6320 6120 -6190 {
lab=OUTP}
N 5660 -6320 6120 -6320 {
lab=OUTP}
N 5580 -6190 5660 -6190 {
lab=OUTP}
N 5660 -6320 5660 -6190 {
lab=OUTP}
N 5180 -6320 5660 -6320 {
lab=OUTP}
N 5100 -6190 5180 -6190 {
lab=OUTP}
N 5180 -6320 5180 -6190 {
lab=OUTP}
N 4750 -6320 5180 -6320 {
lab=OUTP}
N 4750 -6320 4750 -6190 {
lab=OUTP}
N 4300 -6320 4750 -6320 {
lab=OUTP}
N 4670 -6190 4750 -6190 {
lab=OUTP}
N 4190 -6190 4300 -6190 {
lab=OUTP}
N 4300 -6320 4300 -6190 {
lab=OUTP}
N 3820 -6320 4300 -6320 {
lab=OUTP}
N 3730 -6190 3820 -6190 {
lab=OUTP}
N 3820 -6320 3820 -6190 {
lab=OUTP}
N 3320 -6320 3820 -6320 {
lab=OUTP}
N 3250 -5750 3330 -5750 {
lab=OUTP}
N 3330 -5860 3330 -5750 {
lab=OUTP}
N 6580 -5860 6760 -5860 {
lab=OUTP}
N 6760 -6320 6760 -5860 {
lab=OUTP}
N 6520 -5750 6580 -5750 {
lab=OUTP}
N 6580 -5860 6580 -5750 {
lab=OUTP}
N 6110 -5860 6580 -5860 {
lab=OUTP}
N 6040 -5750 6110 -5750 {
lab=OUTP}
N 6110 -5860 6110 -5750 {
lab=OUTP}
N 5650 -5860 6110 -5860 {
lab=OUTP}
N 5580 -5750 5650 -5750 {
lab=OUTP}
N 5650 -5860 5650 -5750 {
lab=OUTP}
N 5190 -5860 5650 -5860 {
lab=OUTP}
N 5100 -5750 5190 -5750 {
lab=OUTP}
N 5190 -5860 5190 -5750 {
lab=OUTP}
N 4740 -5860 5190 -5860 {
lab=OUTP}
N 4670 -5750 4740 -5750 {
lab=OUTP}
N 4740 -5860 4740 -5750 {
lab=OUTP}
N 4280 -5860 4740 -5860 {
lab=OUTP}
N 4190 -5750 4280 -5750 {
lab=OUTP}
N 4280 -5860 4280 -5750 {
lab=OUTP}
N 3820 -5860 4280 -5860 {
lab=OUTP}
N 3730 -5750 3820 -5750 {
lab=OUTP}
N 3820 -5860 3820 -5750 {
lab=OUTP}
N 3330 -5860 3820 -5860 {
lab=OUTP}
N 3250 -5210 3320 -5210 {
lab=OUTP}
N 6760 -5860 6760 -5420 {
lab=OUTP}
N 6520 -5210 6600 -5210 {
lab=OUTP}
N 6600 -5420 6760 -5420 {
lab=OUTP}
N 3320 -5420 3320 -5210 {
lab=OUTP}
N 3730 -5210 3800 -5210 {
lab=OUTP}
N 3800 -5420 3800 -5210 {
lab=OUTP}
N 3320 -5420 3800 -5420 {
lab=OUTP}
N 4190 -5210 4280 -5210 {
lab=OUTP}
N 4280 -5420 4280 -5210 {
lab=OUTP}
N 3800 -5420 4280 -5420 {
lab=OUTP}
N 4670 -5210 4740 -5210 {
lab=OUTP}
N 4740 -5420 4740 -5210 {
lab=OUTP}
N 4280 -5420 4740 -5420 {
lab=OUTP}
N 5100 -5210 5170 -5210 {
lab=OUTP}
N 5170 -5420 5170 -5210 {
lab=OUTP}
N 4740 -5420 5170 -5420 {
lab=OUTP}
N 5580 -5210 5660 -5210 {
lab=OUTP}
N 5660 -5420 5660 -5210 {
lab=OUTP}
N 5170 -5420 5660 -5420 {
lab=OUTP}
N 6040 -5210 6140 -5210 {
lab=OUTP}
N 6140 -5420 6140 -5210 {
lab=OUTP}
N 5660 -5420 6140 -5420 {
lab=OUTP}
N 6600 -5420 6600 -5210 {
lab=OUTP}
N 6140 -5420 6600 -5420 {
lab=OUTP}
N 3240 -4620 3320 -4620 {
lab=OUTP}
N 3320 -4840 3320 -4620 {
lab=OUTP}
N 6580 -4840 6760 -4840 {
lab=OUTP}
N 6760 -5420 6760 -4840 {
lab=OUTP}
N 6510 -4620 6580 -4620 {
lab=OUTP}
N 6580 -4840 6580 -4620 {
lab=OUTP}
N 6120 -4840 6580 -4840 {
lab=OUTP}
N 6030 -4620 6120 -4620 {
lab=OUTP}
N 6120 -4840 6120 -4620 {
lab=OUTP}
N 5660 -4840 6120 -4840 {
lab=OUTP}
N 5570 -4620 5660 -4620 {
lab=OUTP}
N 5660 -4840 5660 -4620 {
lab=OUTP}
N 5180 -4840 5660 -4840 {
lab=OUTP}
N 5090 -4620 5180 -4620 {
lab=OUTP}
N 5180 -4840 5180 -4620 {
lab=OUTP}
N 4740 -4840 5180 -4840 {
lab=OUTP}
N 4660 -4620 4740 -4620 {
lab=OUTP}
N 4740 -4840 4740 -4620 {
lab=OUTP}
N 4280 -4840 4740 -4840 {
lab=OUTP}
N 4180 -4620 4280 -4620 {
lab=OUTP}
N 4280 -4840 4280 -4620 {
lab=OUTP}
N 3800 -4840 4280 -4840 {
lab=OUTP}
N 3720 -4620 3800 -4620 {
lab=OUTP}
N 3800 -4840 3800 -4620 {
lab=OUTP}
N 3320 -4840 3800 -4840 {
lab=OUTP}
N 3240 -4080 3320 -4080 {
lab=OUTP}
N 3320 -4260 3320 -4080 {
lab=OUTP}
N 6650 -4260 6760 -4260 {
lab=OUTP}
N 6760 -4840 6760 -4260 {
lab=OUTP}
N 3720 -4080 3800 -4080 {
lab=OUTP}
N 3800 -4260 3800 -4080 {
lab=OUTP}
N 3320 -4260 3800 -4260 {
lab=OUTP}
N 4180 -4080 4260 -4080 {
lab=OUTP}
N 4260 -4260 4260 -4080 {
lab=OUTP}
N 3800 -4260 4260 -4260 {
lab=OUTP}
N 5090 -4080 5180 -4080 {
lab=OUTP}
N 5180 -4260 5180 -4080 {
lab=OUTP}
N 4700 -4260 5180 -4260 {
lab=OUTP}
N 5570 -4080 5640 -4080 {
lab=OUTP}
N 5640 -4260 5640 -4080 {
lab=OUTP}
N 5180 -4260 5640 -4260 {
lab=OUTP}
N 6030 -4080 6130 -4080 {
lab=OUTP}
N 6130 -4260 6130 -4080 {
lab=OUTP}
N 5640 -4260 6130 -4260 {
lab=OUTP}
N 6510 -4080 6650 -4080 {
lab=OUTP}
N 6650 -4260 6650 -4080 {
lab=OUTP}
N 6130 -4260 6650 -4260 {
lab=OUTP}
N 3240 -3640 3320 -3640 {
lab=OUTP}
N 3320 -3800 3320 -3640 {
lab=OUTP}
N 6620 -3800 6760 -3800 {
lab=OUTP}
N 6760 -4260 6760 -3800 {
lab=OUTP}
N 3720 -3640 3800 -3640 {
lab=OUTP}
N 3800 -3800 3800 -3640 {
lab=OUTP}
N 3320 -3800 3800 -3800 {
lab=OUTP}
N 4180 -3640 4280 -3640 {
lab=OUTP}
N 4280 -3800 4280 -3640 {
lab=OUTP}
N 3800 -3800 4280 -3800 {
lab=OUTP}
N 4660 -3640 4720 -3640 {
lab=OUTP}
N 4720 -3800 4720 -3640 {
lab=OUTP}
N 4280 -3800 4720 -3800 {
lab=OUTP}
N 5090 -3640 5180 -3640 {
lab=OUTP}
N 5180 -3800 5180 -3640 {
lab=OUTP}
N 4720 -3800 5180 -3800 {
lab=OUTP}
N 5570 -3640 5650 -3640 {
lab=OUTP}
N 5650 -3800 5650 -3640 {
lab=OUTP}
N 5180 -3800 5650 -3800 {
lab=OUTP}
N 6090 -3800 6620 -3800 {
lab=OUTP}
N 6510 -3640 6620 -3640 {
lab=OUTP}
N 6620 -3800 6620 -3640 {
lab=OUTP}
N 3240 -3100 3310 -3100 {
lab=OUTP}
N 3310 -3320 3310 -3100 {
lab=OUTP}
N 6820 -3800 6820 -3320 {
lab=OUTP}
N 6760 -3800 6820 -3800 {
lab=OUTP}
N 6090 -3320 6820 -3320 {
lab=OUTP}
N 5570 -3100 5650 -3100 {
lab=OUTP}
N 5650 -3320 5650 -3100 {
lab=OUTP}
N 5090 -3100 5180 -3100 {
lab=OUTP}
N 5180 -3320 5650 -3320 {
lab=OUTP}
N 5180 -3320 5180 -3100 {
lab=OUTP}
N 4730 -3320 5180 -3320 {
lab=OUTP}
N 4660 -3100 4730 -3100 {
lab=OUTP}
N 4730 -3320 4730 -3100 {
lab=OUTP}
N 4280 -3320 4730 -3320 {
lab=OUTP}
N 4180 -3100 4280 -3100 {
lab=OUTP}
N 4280 -3320 4280 -3100 {
lab=OUTP}
N 3800 -3320 4280 -3320 {
lab=OUTP}
N 3720 -3100 3800 -3100 {
lab=OUTP}
N 3800 -3320 3800 -3100 {
lab=OUTP}
N 3310 -3320 3800 -3320 {
lab=OUTP}
N 3250 -6840 3730 -6840 {
lab=OUTN}
N 6520 -6840 6520 -6750 {
lab=OUTN}
N 6040 -6840 6520 -6840 {
lab=OUTN}
N 6580 -6800 6580 -6730 {
lab=OUTP}
N 6120 -6800 6580 -6800 {
lab=OUTP}
N 6030 -3400 6030 -3120 {
lab=OUTN}
N 5570 -3400 6030 -3400 {
lab=OUTN}
N 6030 -3100 6090 -3100 {
lab=OUTP}
N 6090 -3320 6090 -3100 {
lab=OUTP}
N 5650 -3320 6090 -3320 {
lab=OUTP}
N 6030 -3850 6030 -3660 {
lab=OUTN}
N 5570 -3850 6030 -3850 {
lab=OUTN}
N 6030 -3640 6090 -3640 {
lab=OUTP}
N 6090 -3800 6090 -3640 {
lab=OUTP}
N 5650 -3800 6090 -3800 {
lab=OUTP}
N 3250 -6840 3250 -6750 {
lab=OUTN}
N 3340 -6800 3340 -6730 {
lab=OUTP}
N 3250 -6730 3340 -6730 {
lab=OUTP}
N 4660 -4080 4700 -4080 {
lab=OUTP}
N 4700 -4260 4700 -4080 {
lab=OUTP}
N 4260 -4260 4700 -4260 {
lab=OUTP}
N 6680 -6380 6680 -5920 {
lab=OUTN}
N 6520 -6840 6680 -6840 {
lab=OUTN}
N 6680 -6840 6680 -6380 {
lab=OUTN}
C {Unit_cell.sym} 3100 -6700 0 0 {name=x33}
C {lab_wire.sym} 2950 -6750 0 0 {name=p2 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 2950 -6650 0 0 {name=p155 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 2950 -6670 0 0 {name=p9 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3250 -6710 0 1 {name=p10 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3580 -6700 0 0 {name=x1}
C {lab_wire.sym} 3430 -6750 0 0 {name=p1 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3430 -6650 0 0 {name=p3 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3430 -6670 0 0 {name=p4 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3730 -6710 0 1 {name=p5 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4040 -6700 0 0 {name=x2}
C {lab_wire.sym} 3890 -6750 0 0 {name=p6 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3890 -6650 0 0 {name=p7 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3890 -6670 0 0 {name=p11 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4190 -6710 0 1 {name=p12 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4520 -6700 0 0 {name=x3}
C {lab_wire.sym} 4370 -6750 0 0 {name=p13 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4370 -6650 0 0 {name=p14 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4370 -6670 0 0 {name=p15 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4670 -6710 0 1 {name=p16 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4950 -6700 0 0 {name=x4}
C {lab_wire.sym} 4800 -6750 0 0 {name=p17 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4800 -6650 0 0 {name=p18 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4800 -6670 0 0 {name=p19 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5100 -6710 0 1 {name=p20 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5430 -6700 0 0 {name=x5}
C {lab_wire.sym} 5280 -6750 0 0 {name=p21 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5280 -6650 0 0 {name=p22 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5280 -6670 0 0 {name=p23 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5580 -6710 0 1 {name=p24 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5890 -6700 0 0 {name=x6}
C {lab_wire.sym} 5740 -6750 0 0 {name=p25 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5740 -6650 0 0 {name=p26 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5740 -6670 0 0 {name=p27 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6040 -6710 0 1 {name=p28 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 6370 -6700 0 0 {name=x7}
C {lab_wire.sym} 6220 -6750 0 0 {name=p29 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 6220 -6650 0 0 {name=p30 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 6220 -6670 0 0 {name=p31 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6520 -6710 0 1 {name=p32 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3100 -6160 0 0 {name=x8}
C {lab_wire.sym} 2950 -6210 0 0 {name=p8 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 2950 -6110 0 0 {name=p33 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 2950 -6130 0 0 {name=p34 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3250 -6170 0 1 {name=p35 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3580 -6160 0 0 {name=x9}
C {lab_wire.sym} 3430 -6210 0 0 {name=p36 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3430 -6110 0 0 {name=p37 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3430 -6130 0 0 {name=p38 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3730 -6170 0 1 {name=p39 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4040 -6160 0 0 {name=x10}
C {lab_wire.sym} 3890 -6210 0 0 {name=p40 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3890 -6110 0 0 {name=p41 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3890 -6130 0 0 {name=p42 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4190 -6170 0 1 {name=p43 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4520 -6160 0 0 {name=x11}
C {lab_wire.sym} 4370 -6210 0 0 {name=p44 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4370 -6110 0 0 {name=p45 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4370 -6130 0 0 {name=p46 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4670 -6170 0 1 {name=p47 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4950 -6160 0 0 {name=x12}
C {lab_wire.sym} 4800 -6210 0 0 {name=p48 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4800 -6110 0 0 {name=p49 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4800 -6130 0 0 {name=p50 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5100 -6170 0 1 {name=p51 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5430 -6160 0 0 {name=x13}
C {lab_wire.sym} 5280 -6210 0 0 {name=p52 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5280 -6110 0 0 {name=p53 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5280 -6130 0 0 {name=p54 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5580 -6170 0 1 {name=p55 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5890 -6160 0 0 {name=x14}
C {lab_wire.sym} 5740 -6210 0 0 {name=p56 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5740 -6110 0 0 {name=p57 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5740 -6130 0 0 {name=p58 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6040 -6170 0 1 {name=p59 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 6370 -6160 0 0 {name=x15}
C {lab_wire.sym} 6220 -6210 0 0 {name=p60 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 6220 -6110 0 0 {name=p61 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 6220 -6130 0 0 {name=p62 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6520 -6170 0 1 {name=p63 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3100 -5720 0 0 {name=x16}
C {lab_wire.sym} 2950 -5770 0 0 {name=p64 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 2950 -5670 0 0 {name=p65 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 2950 -5690 0 0 {name=p66 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3250 -5730 0 1 {name=p67 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3580 -5720 0 0 {name=x17}
C {lab_wire.sym} 3430 -5770 0 0 {name=p68 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3430 -5670 0 0 {name=p69 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3430 -5690 0 0 {name=p70 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3730 -5730 0 1 {name=p71 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4040 -5720 0 0 {name=x18}
C {lab_wire.sym} 3890 -5770 0 0 {name=p72 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3890 -5670 0 0 {name=p73 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3890 -5690 0 0 {name=p74 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4190 -5730 0 1 {name=p75 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4520 -5720 0 0 {name=x19}
C {lab_wire.sym} 4370 -5770 0 0 {name=p76 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4370 -5670 0 0 {name=p77 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4370 -5690 0 0 {name=p78 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4670 -5730 0 1 {name=p79 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4950 -5720 0 0 {name=x20}
C {lab_wire.sym} 4800 -5770 0 0 {name=p80 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4800 -5670 0 0 {name=p81 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4800 -5690 0 0 {name=p82 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5100 -5730 0 1 {name=p83 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5430 -5720 0 0 {name=x21}
C {lab_wire.sym} 5280 -5770 0 0 {name=p84 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5280 -5670 0 0 {name=p85 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5280 -5690 0 0 {name=p86 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5580 -5730 0 1 {name=p87 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5890 -5720 0 0 {name=x22}
C {lab_wire.sym} 5740 -5770 0 0 {name=p88 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5740 -5670 0 0 {name=p89 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5740 -5690 0 0 {name=p90 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6040 -5730 0 1 {name=p91 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 6370 -5720 0 0 {name=x23}
C {lab_wire.sym} 6220 -5770 0 0 {name=p92 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 6220 -5670 0 0 {name=p93 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 6220 -5690 0 0 {name=p94 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6520 -5730 0 1 {name=p95 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3100 -5180 0 0 {name=x24}
C {lab_wire.sym} 2950 -5230 0 0 {name=p96 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 2950 -5130 0 0 {name=p97 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 2950 -5150 0 0 {name=p98 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3250 -5190 0 1 {name=p99 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3580 -5180 0 0 {name=x25}
C {lab_wire.sym} 3430 -5230 0 0 {name=p100 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3430 -5130 0 0 {name=p101 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3430 -5150 0 0 {name=p102 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3730 -5190 0 1 {name=p103 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4040 -5180 0 0 {name=x26}
C {lab_wire.sym} 3890 -5230 0 0 {name=p104 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3890 -5130 0 0 {name=p105 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3890 -5150 0 0 {name=p106 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4190 -5190 0 1 {name=p107 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4520 -5180 0 0 {name=x27}
C {lab_wire.sym} 4370 -5230 0 0 {name=p108 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4370 -5130 0 0 {name=p109 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4370 -5150 0 0 {name=p110 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4670 -5190 0 1 {name=p111 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4950 -5180 0 0 {name=x28}
C {lab_wire.sym} 4800 -5230 0 0 {name=p112 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4800 -5130 0 0 {name=p113 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4800 -5150 0 0 {name=p114 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5100 -5190 0 1 {name=p115 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5430 -5180 0 0 {name=x29}
C {lab_wire.sym} 5280 -5230 0 0 {name=p116 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5280 -5130 0 0 {name=p117 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5280 -5150 0 0 {name=p118 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5580 -5190 0 1 {name=p119 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5890 -5180 0 0 {name=x30}
C {lab_wire.sym} 5740 -5230 0 0 {name=p120 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5740 -5130 0 0 {name=p121 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5740 -5150 0 0 {name=p122 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6040 -5190 0 1 {name=p123 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 6370 -5180 0 0 {name=x31}
C {lab_wire.sym} 6220 -5230 0 0 {name=p124 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 6220 -5130 0 0 {name=p125 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 6220 -5150 0 0 {name=p126 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6520 -5190 0 1 {name=p127 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3090 -4590 0 0 {name=x32}
C {lab_wire.sym} 2940 -4640 0 0 {name=p128 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 2940 -4540 0 0 {name=p129 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 2940 -4560 0 0 {name=p130 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3240 -4600 0 1 {name=p131 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3570 -4590 0 0 {name=x34}
C {lab_wire.sym} 3420 -4640 0 0 {name=p132 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3420 -4540 0 0 {name=p133 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3420 -4560 0 0 {name=p134 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3720 -4600 0 1 {name=p135 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4030 -4590 0 0 {name=x35}
C {lab_wire.sym} 3880 -4640 0 0 {name=p136 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3880 -4540 0 0 {name=p137 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3880 -4560 0 0 {name=p138 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4180 -4600 0 1 {name=p139 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4510 -4590 0 0 {name=x36}
C {lab_wire.sym} 4360 -4640 0 0 {name=p140 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4360 -4540 0 0 {name=p141 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4360 -4560 0 0 {name=p142 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4660 -4600 0 1 {name=p143 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4940 -4590 0 0 {name=x37}
C {lab_wire.sym} 4790 -4640 0 0 {name=p144 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4790 -4540 0 0 {name=p145 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4790 -4560 0 0 {name=p146 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5090 -4600 0 1 {name=p147 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5420 -4590 0 0 {name=x38}
C {lab_wire.sym} 5270 -4640 0 0 {name=p148 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5270 -4540 0 0 {name=p149 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5270 -4560 0 0 {name=p150 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5570 -4600 0 1 {name=p151 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5880 -4590 0 0 {name=x39}
C {lab_wire.sym} 5730 -4640 0 0 {name=p152 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5730 -4540 0 0 {name=p153 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5730 -4560 0 0 {name=p154 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6030 -4600 0 1 {name=p156 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 6360 -4590 0 0 {name=x40}
C {lab_wire.sym} 6210 -4640 0 0 {name=p157 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 6210 -4540 0 0 {name=p158 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 6210 -4560 0 0 {name=p159 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6510 -4600 0 1 {name=p160 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3090 -4050 0 0 {name=x41}
C {lab_wire.sym} 2940 -4100 0 0 {name=p161 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 2940 -4000 0 0 {name=p162 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 2940 -4020 0 0 {name=p163 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3240 -4060 0 1 {name=p164 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3570 -4050 0 0 {name=x42}
C {lab_wire.sym} 3420 -4100 0 0 {name=p165 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3420 -4000 0 0 {name=p166 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3420 -4020 0 0 {name=p167 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3720 -4060 0 1 {name=p168 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4030 -4050 0 0 {name=x43}
C {lab_wire.sym} 3880 -4100 0 0 {name=p169 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3880 -4000 0 0 {name=p170 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3880 -4020 0 0 {name=p171 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4180 -4060 0 1 {name=p172 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4510 -4050 0 0 {name=x44}
C {lab_wire.sym} 4360 -4100 0 0 {name=p173 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4360 -4000 0 0 {name=p174 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4360 -4020 0 0 {name=p175 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4660 -4060 0 1 {name=p176 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4940 -4050 0 0 {name=x45}
C {lab_wire.sym} 4790 -4100 0 0 {name=p177 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4790 -4000 0 0 {name=p178 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4790 -4020 0 0 {name=p179 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5090 -4060 0 1 {name=p180 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5420 -4050 0 0 {name=x46}
C {lab_wire.sym} 5270 -4100 0 0 {name=p181 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5270 -4000 0 0 {name=p182 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5270 -4020 0 0 {name=p183 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5570 -4060 0 1 {name=p184 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5880 -4050 0 0 {name=x47}
C {lab_wire.sym} 5730 -4100 0 0 {name=p185 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5730 -4000 0 0 {name=p186 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5730 -4020 0 0 {name=p187 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6030 -4060 0 1 {name=p188 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 6360 -4050 0 0 {name=x48}
C {lab_wire.sym} 6210 -4100 0 0 {name=p189 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 6210 -4000 0 0 {name=p190 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 6210 -4020 0 0 {name=p191 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6510 -4060 0 1 {name=p192 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3090 -3610 0 0 {name=x49}
C {lab_wire.sym} 2940 -3660 0 0 {name=p193 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 2940 -3560 0 0 {name=p194 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 2940 -3580 0 0 {name=p195 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3240 -3620 0 1 {name=p196 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3570 -3610 0 0 {name=x50}
C {lab_wire.sym} 3420 -3660 0 0 {name=p197 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3420 -3560 0 0 {name=p198 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3420 -3580 0 0 {name=p199 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3720 -3620 0 1 {name=p200 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4030 -3610 0 0 {name=x51}
C {lab_wire.sym} 3880 -3660 0 0 {name=p201 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3880 -3560 0 0 {name=p202 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3880 -3580 0 0 {name=p203 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4180 -3620 0 1 {name=p204 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4510 -3610 0 0 {name=x52}
C {lab_wire.sym} 4360 -3660 0 0 {name=p205 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4360 -3560 0 0 {name=p206 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4360 -3580 0 0 {name=p207 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4660 -3620 0 1 {name=p208 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4940 -3610 0 0 {name=x53}
C {lab_wire.sym} 4790 -3660 0 0 {name=p209 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4790 -3560 0 0 {name=p210 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4790 -3580 0 0 {name=p211 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5090 -3620 0 1 {name=p212 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5420 -3610 0 0 {name=x54}
C {lab_wire.sym} 5270 -3660 0 0 {name=p213 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5270 -3560 0 0 {name=p214 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5270 -3580 0 0 {name=p215 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5570 -3620 0 1 {name=p216 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5880 -3610 0 0 {name=x55}
C {lab_wire.sym} 5730 -3660 0 0 {name=p217 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5730 -3560 0 0 {name=p218 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5730 -3580 0 0 {name=p219 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6030 -3620 0 1 {name=p220 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 6360 -3610 0 0 {name=x56}
C {lab_wire.sym} 6210 -3660 0 0 {name=p221 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 6210 -3560 0 0 {name=p222 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 6210 -3580 0 0 {name=p223 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6510 -3620 0 1 {name=p224 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3090 -3070 0 0 {name=x57}
C {lab_wire.sym} 2940 -3120 0 0 {name=p225 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 2940 -3020 0 0 {name=p226 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 2940 -3040 0 0 {name=p227 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3240 -3080 0 1 {name=p228 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 3570 -3070 0 0 {name=x58}
C {lab_wire.sym} 3420 -3120 0 0 {name=p229 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3420 -3020 0 0 {name=p230 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3420 -3040 0 0 {name=p231 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 3720 -3080 0 1 {name=p232 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4030 -3070 0 0 {name=x59}
C {lab_wire.sym} 3880 -3120 0 0 {name=p233 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 3880 -3020 0 0 {name=p234 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3880 -3040 0 0 {name=p235 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4180 -3080 0 1 {name=p236 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4510 -3070 0 0 {name=x60}
C {lab_wire.sym} 4360 -3120 0 0 {name=p237 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4360 -3020 0 0 {name=p238 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4360 -3040 0 0 {name=p239 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 4660 -3080 0 1 {name=p240 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 4940 -3070 0 0 {name=x61}
C {lab_wire.sym} 4790 -3120 0 0 {name=p241 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 4790 -3020 0 0 {name=p242 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4790 -3040 0 0 {name=p243 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5090 -3080 0 1 {name=p244 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5420 -3070 0 0 {name=x62}
C {lab_wire.sym} 5270 -3120 0 0 {name=p245 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5270 -3020 0 0 {name=p246 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5270 -3040 0 0 {name=p247 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 5570 -3080 0 1 {name=p248 sig_type=std_logic lab=VSS}
C {Unit_cell.sym} 5880 -3070 0 0 {name=x63}
C {lab_wire.sym} 5730 -3120 0 0 {name=p249 sig_type=std_logic lab=CLK}
C {lab_wire.sym} 5730 -3020 0 0 {name=p250 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5730 -3040 0 0 {name=p251 sig_type=std_logic lab=VBIAS}
C {lab_wire.sym} 6030 -3080 0 1 {name=p252 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 2950 -6710 0 0 {name=p253 sig_type=std_logic lab=D1}
C {lab_wire.sym} 2950 -6190 0 0 {name=p254 sig_type=std_logic lab=C1}
C {lab_wire.sym} 2950 -5750 0 0 {name=p255 sig_type=std_logic lab=C1}
C {lab_wire.sym} 2950 -5210 0 0 {name=p256 sig_type=std_logic lab=C1}
C {lab_wire.sym} 2940 -4620 0 0 {name=p257 sig_type=std_logic lab=C1}
C {lab_wire.sym} 2940 -4080 0 0 {name=p258 sig_type=std_logic lab=C1}
C {lab_wire.sym} 2940 -3640 0 0 {name=p259 sig_type=std_logic lab=C1}
C {lab_wire.sym} 2940 -3100 0 0 {name=p260 sig_type=std_logic lab=C1}
C {lab_wire.sym} 3430 -6730 0 0 {name=p261 sig_type=std_logic lab=C2}
C {lab_wire.sym} 3430 -6190 0 0 {name=p262 sig_type=std_logic lab=C2}
C {lab_wire.sym} 3430 -5750 0 0 {name=p263 sig_type=std_logic lab=C2}
C {lab_wire.sym} 3430 -5210 0 0 {name=p264 sig_type=std_logic lab=C2}
C {lab_wire.sym} 3420 -4620 0 0 {name=p265 sig_type=std_logic lab=C2}
C {lab_wire.sym} 3420 -4080 0 0 {name=p266 sig_type=std_logic lab=C2}
C {lab_wire.sym} 3420 -3640 0 0 {name=p267 sig_type=std_logic lab=C2}
C {lab_wire.sym} 3420 -3100 0 0 {name=p268 sig_type=std_logic lab=C2}
C {lab_wire.sym} 3890 -6730 0 0 {name=p269 sig_type=std_logic lab=C3}
C {lab_wire.sym} 3890 -6190 0 0 {name=p270 sig_type=std_logic lab=C3}
C {lab_wire.sym} 3890 -5750 0 0 {name=p271 sig_type=std_logic lab=C3}
C {lab_wire.sym} 3890 -5210 0 0 {name=p272 sig_type=std_logic lab=C3}
C {lab_wire.sym} 3880 -4620 0 0 {name=p273 sig_type=std_logic lab=C3}
C {lab_wire.sym} 3880 -4080 0 0 {name=p274 sig_type=std_logic lab=C3}
C {lab_wire.sym} 3880 -3640 0 0 {name=p275 sig_type=std_logic lab=C3}
C {lab_wire.sym} 3880 -3100 0 0 {name=p276 sig_type=std_logic lab=C3}
C {lab_wire.sym} 4370 -6730 0 0 {name=p277 sig_type=std_logic lab=C4}
C {lab_wire.sym} 4370 -6190 0 0 {name=p278 sig_type=std_logic lab=C4}
C {lab_wire.sym} 4370 -5750 0 0 {name=p279 sig_type=std_logic lab=C4}
C {lab_wire.sym} 4370 -5210 0 0 {name=p280 sig_type=std_logic lab=C4}
C {lab_wire.sym} 4360 -4620 0 0 {name=p281 sig_type=std_logic lab=C4}
C {lab_wire.sym} 4360 -4080 0 0 {name=p282 sig_type=std_logic lab=C4}
C {lab_wire.sym} 4360 -3640 0 0 {name=p283 sig_type=std_logic lab=C4}
C {lab_wire.sym} 4360 -3100 0 0 {name=p284 sig_type=std_logic lab=C4}
C {lab_wire.sym} 4790 -3100 0 0 {name=p285 sig_type=std_logic lab=C5}
C {lab_wire.sym} 4790 -3640 0 0 {name=p286 sig_type=std_logic lab=C5}
C {lab_wire.sym} 4790 -4080 0 0 {name=p287 sig_type=std_logic lab=C5}
C {lab_wire.sym} 4790 -4620 0 0 {name=p288 sig_type=std_logic lab=C5}
C {lab_wire.sym} 4800 -5210 0 0 {name=p289 sig_type=std_logic lab=C5}
C {lab_wire.sym} 4800 -6190 0 0 {name=p291 sig_type=std_logic lab=C5}
C {lab_wire.sym} 4800 -6730 0 0 {name=p292 sig_type=std_logic lab=C5}
C {lab_wire.sym} 5280 -6730 0 0 {name=p293 sig_type=std_logic lab=C6}
C {lab_wire.sym} 5280 -6190 0 0 {name=p294 sig_type=std_logic lab=C6}
C {lab_wire.sym} 5280 -5750 0 0 {name=p295 sig_type=std_logic lab=C6}
C {lab_wire.sym} 5280 -5210 0 0 {name=p296 sig_type=std_logic lab=C6}
C {lab_wire.sym} 5270 -4620 0 0 {name=p297 sig_type=std_logic lab=C6}
C {lab_wire.sym} 5270 -4080 0 0 {name=p298 sig_type=std_logic lab=C6}
C {lab_wire.sym} 5270 -3640 0 0 {name=p299 sig_type=std_logic lab=C6}
C {lab_wire.sym} 5270 -3100 0 0 {name=p300 sig_type=std_logic lab=C6}
C {lab_wire.sym} 5730 -3100 0 0 {name=p301 sig_type=std_logic lab=C7}
C {lab_wire.sym} 5730 -3640 0 0 {name=p302 sig_type=std_logic lab=C7}
C {lab_wire.sym} 5730 -4080 0 0 {name=p303 sig_type=std_logic lab=C7}
C {lab_wire.sym} 5730 -4620 0 0 {name=p304 sig_type=std_logic lab=C7}
C {lab_wire.sym} 5740 -5210 0 0 {name=p305 sig_type=std_logic lab=C7}
C {lab_wire.sym} 5740 -5750 0 0 {name=p306 sig_type=std_logic lab=C7}
C {lab_wire.sym} 5740 -6190 0 0 {name=p307 sig_type=std_logic lab=C7}
C {lab_wire.sym} 5740 -6730 0 0 {name=p308 sig_type=std_logic lab=C7}
C {lab_wire.sym} 6210 -4620 0 0 {name=p309 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 6210 -4080 0 0 {name=p310 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 6210 -3640 0 0 {name=p311 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 6220 -5210 0 0 {name=p312 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 6220 -5750 0 0 {name=p313 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 2950 -6730 0 0 {name=p314 sig_type=std_logic lab=C1}
C {lab_wire.sym} 3430 -6710 0 0 {name=p315 sig_type=std_logic lab=D1}
C {lab_wire.sym} 3890 -6710 0 0 {name=p316 sig_type=std_logic lab=D1}
C {lab_wire.sym} 4370 -6710 0 0 {name=p317 sig_type=std_logic lab=D1}
C {lab_wire.sym} 4800 -6710 0 0 {name=p318 sig_type=std_logic lab=D1}
C {lab_wire.sym} 5280 -6710 0 0 {name=p319 sig_type=std_logic lab=D1}
C {lab_wire.sym} 5740 -6710 0 0 {name=p320 sig_type=std_logic lab=D1}
C {lab_wire.sym} 6220 -6710 0 0 {name=p321 sig_type=std_logic lab=D1}
C {lab_wire.sym} 6220 -6190 0 0 {name=p322 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 6220 -6730 0 0 {name=p323 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 2950 -6170 0 0 {name=p324 sig_type=std_logic lab=D2}
C {lab_wire.sym} 3430 -6170 0 0 {name=p325 sig_type=std_logic lab=D2}
C {lab_wire.sym} 3890 -6170 0 0 {name=p326 sig_type=std_logic lab=D2}
C {lab_wire.sym} 4370 -6170 0 0 {name=p327 sig_type=std_logic lab=D2}
C {lab_wire.sym} 4800 -6170 0 0 {name=p328 sig_type=std_logic lab=D2}
C {lab_wire.sym} 5280 -6170 0 0 {name=p329 sig_type=std_logic lab=D2}
C {lab_wire.sym} 5740 -6170 0 0 {name=p330 sig_type=std_logic lab=D2}
C {lab_wire.sym} 6220 -6170 0 0 {name=p331 sig_type=std_logic lab=D2}
C {lab_wire.sym} 6220 -5730 0 0 {name=p332 sig_type=std_logic lab=D3}
C {lab_wire.sym} 5740 -5730 0 0 {name=p333 sig_type=std_logic lab=D3}
C {lab_wire.sym} 5280 -5730 0 0 {name=p334 sig_type=std_logic lab=D3}
C {lab_wire.sym} 4800 -5730 0 0 {name=p335 sig_type=std_logic lab=D3}
C {lab_wire.sym} 4370 -5730 0 0 {name=p336 sig_type=std_logic lab=D3}
C {lab_wire.sym} 3890 -5730 0 0 {name=p337 sig_type=std_logic lab=D3}
C {lab_wire.sym} 3430 -5730 0 0 {name=p338 sig_type=std_logic lab=D3}
C {lab_wire.sym} 2950 -5730 0 0 {name=p339 sig_type=std_logic lab=D3}
C {lab_wire.sym} 2950 -5190 0 0 {name=p340 sig_type=std_logic lab=D4}
C {lab_wire.sym} 3430 -5190 0 0 {name=p341 sig_type=std_logic lab=D4}
C {lab_wire.sym} 3890 -5190 0 0 {name=p342 sig_type=std_logic lab=D4}
C {lab_wire.sym} 4370 -5190 0 0 {name=p343 sig_type=std_logic lab=D4}
C {lab_wire.sym} 4800 -5190 0 0 {name=p344 sig_type=std_logic lab=D4}
C {lab_wire.sym} 5280 -5190 0 0 {name=p345 sig_type=std_logic lab=D4}
C {lab_wire.sym} 5740 -5190 0 0 {name=p346 sig_type=std_logic lab=D4}
C {lab_wire.sym} 6220 -5190 0 0 {name=p347 sig_type=std_logic lab=D4}
C {lab_wire.sym} 6210 -4600 0 0 {name=p348 sig_type=std_logic lab=D5}
C {lab_wire.sym} 5730 -4600 0 0 {name=p349 sig_type=std_logic lab=D5}
C {lab_wire.sym} 5270 -4600 0 0 {name=p350 sig_type=std_logic lab=D5}
C {lab_wire.sym} 4790 -4600 0 0 {name=p351 sig_type=std_logic lab=D5}
C {lab_wire.sym} 4360 -4600 0 0 {name=p352 sig_type=std_logic lab=D5}
C {lab_wire.sym} 3880 -4600 0 0 {name=p353 sig_type=std_logic lab=D5}
C {lab_wire.sym} 3420 -4600 0 0 {name=p354 sig_type=std_logic lab=D5}
C {lab_wire.sym} 2940 -4600 0 0 {name=p355 sig_type=std_logic lab=D5}
C {lab_wire.sym} 2940 -4060 0 0 {name=p356 sig_type=std_logic lab=D6}
C {lab_wire.sym} 3420 -4060 0 0 {name=p357 sig_type=std_logic lab=D6}
C {lab_wire.sym} 3880 -4060 0 0 {name=p358 sig_type=std_logic lab=D6}
C {lab_wire.sym} 4360 -4060 0 0 {name=p359 sig_type=std_logic lab=D6}
C {lab_wire.sym} 4790 -4060 0 0 {name=p360 sig_type=std_logic lab=D6}
C {lab_wire.sym} 5270 -4060 0 0 {name=p361 sig_type=std_logic lab=D6}
C {lab_wire.sym} 5730 -4060 0 0 {name=p362 sig_type=std_logic lab=D6}
C {lab_wire.sym} 6210 -4060 0 0 {name=p363 sig_type=std_logic lab=D6}
C {lab_wire.sym} 2940 -3080 0 0 {name=p372 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 3420 -3080 0 0 {name=p374 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 3880 -3080 0 0 {name=p373 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 4360 -3080 0 0 {name=p375 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 4790 -3080 0 0 {name=p376 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 5270 -3080 0 0 {name=p377 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 5730 -3080 0 0 {name=p378 sig_type=std_logic lab=VSS}
C {lab_wire.sym} 2950 -6690 0 0 {name=p379 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3430 -6690 0 0 {name=p380 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 3890 -6690 0 0 {name=p381 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4370 -6690 0 0 {name=p382 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 4800 -6690 0 0 {name=p383 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5280 -6690 0 0 {name=p384 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 5740 -6690 0 0 {name=p385 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 6220 -6690 0 0 {name=p386 sig_type=std_logic lab=VDD}
C {lab_wire.sym} 6220 -6150 0 0 {name=p387 sig_type=std_logic lab=D1}
C {lab_wire.sym} 5740 -6150 0 0 {name=p388 sig_type=std_logic lab=D1}
C {lab_wire.sym} 5280 -6150 0 0 {name=p389 sig_type=std_logic lab=D1}
C {lab_wire.sym} 4800 -6150 0 0 {name=p390 sig_type=std_logic lab=D1}
C {lab_wire.sym} 4370 -6150 0 0 {name=p391 sig_type=std_logic lab=D1}
C {lab_wire.sym} 3890 -6150 0 0 {name=p392 sig_type=std_logic lab=D1}
C {lab_wire.sym} 3430 -6150 0 0 {name=p393 sig_type=std_logic lab=D1}
C {lab_wire.sym} 2950 -6150 0 0 {name=p394 sig_type=std_logic lab=D1}
C {lab_wire.sym} 2950 -5710 0 0 {name=p395 sig_type=std_logic lab=D2}
C {lab_wire.sym} 3430 -5710 0 0 {name=p396 sig_type=std_logic lab=D2}
C {lab_wire.sym} 3890 -5710 0 0 {name=p397 sig_type=std_logic lab=D2}
C {lab_wire.sym} 4370 -5710 0 0 {name=p398 sig_type=std_logic lab=D2}
C {lab_wire.sym} 4800 -5710 0 0 {name=p399 sig_type=std_logic lab=D2}
C {lab_wire.sym} 5280 -5710 0 0 {name=p400 sig_type=std_logic lab=D2}
C {lab_wire.sym} 5740 -5710 0 0 {name=p401 sig_type=std_logic lab=D2}
C {lab_wire.sym} 6220 -5710 0 0 {name=p402 sig_type=std_logic lab=D2}
C {lab_wire.sym} 6220 -5170 0 0 {name=p403 sig_type=std_logic lab=D3}
C {lab_wire.sym} 5740 -5170 0 0 {name=p404 sig_type=std_logic lab=D3}
C {lab_wire.sym} 5280 -5170 0 0 {name=p405 sig_type=std_logic lab=D3}
C {lab_wire.sym} 4800 -5170 0 0 {name=p406 sig_type=std_logic lab=D3}
C {lab_wire.sym} 4370 -5170 0 0 {name=p407 sig_type=std_logic lab=D3}
C {lab_wire.sym} 3890 -5170 0 0 {name=p408 sig_type=std_logic lab=D3}
C {lab_wire.sym} 3430 -5170 0 0 {name=p409 sig_type=std_logic lab=D3}
C {lab_wire.sym} 2950 -5170 0 0 {name=p410 sig_type=std_logic lab=D3}
C {lab_wire.sym} 2940 -4580 0 0 {name=p411 sig_type=std_logic lab=D4}
C {lab_wire.sym} 3420 -4580 0 0 {name=p412 sig_type=std_logic lab=D4}
C {lab_wire.sym} 3880 -4580 0 0 {name=p413 sig_type=std_logic lab=D4}
C {lab_wire.sym} 4360 -4580 0 0 {name=p414 sig_type=std_logic lab=D4}
C {lab_wire.sym} 4790 -4580 0 0 {name=p415 sig_type=std_logic lab=D4}
C {lab_wire.sym} 5270 -4580 0 0 {name=p416 sig_type=std_logic lab=D4}
C {lab_wire.sym} 5730 -4580 0 0 {name=p417 sig_type=std_logic lab=D4}
C {lab_wire.sym} 6210 -4580 0 0 {name=p418 sig_type=std_logic lab=D4}
C {lab_wire.sym} 6210 -4040 0 0 {name=p419 sig_type=std_logic lab=D5}
C {lab_wire.sym} 5730 -4040 0 0 {name=p420 sig_type=std_logic lab=D5}
C {lab_wire.sym} 5270 -4040 0 0 {name=p421 sig_type=std_logic lab=D5}
C {lab_wire.sym} 4790 -4040 0 0 {name=p422 sig_type=std_logic lab=D5}
C {lab_wire.sym} 4360 -4040 0 0 {name=p423 sig_type=std_logic lab=D5}
C {lab_wire.sym} 3880 -4040 0 0 {name=p424 sig_type=std_logic lab=D5}
C {lab_wire.sym} 3420 -4040 0 0 {name=p425 sig_type=std_logic lab=D5}
C {lab_wire.sym} 2940 -4040 0 0 {name=p426 sig_type=std_logic lab=D5}
C {lab_wire.sym} 2940 -3600 0 0 {name=p427 sig_type=std_logic lab=D6}
C {lab_wire.sym} 3420 -3600 0 0 {name=p428 sig_type=std_logic lab=D6}
C {lab_wire.sym} 3880 -3600 0 0 {name=p429 sig_type=std_logic lab=D6}
C {lab_wire.sym} 4360 -3600 0 0 {name=p430 sig_type=std_logic lab=D6}
C {lab_wire.sym} 4790 -3600 0 0 {name=p431 sig_type=std_logic lab=D6}
C {lab_wire.sym} 5270 -3600 0 0 {name=p432 sig_type=std_logic lab=D6}
C {lab_wire.sym} 5730 -3600 0 0 {name=p433 sig_type=std_logic lab=D6}
C {lab_wire.sym} 6210 -3600 0 0 {name=p434 sig_type=std_logic lab=D6}
C {lab_wire.sym} 7190 -6840 0 1 {name=p442 sig_type=std_logic lab=OUTN}
C {lab_wire.sym} 7320 -6800 0 1 {name=p443 sig_type=std_logic lab=OUTP}
C {lab_wire.sym} 4800 -5750 0 0 {name=p290 sig_type=std_logic lab=C5}
C {lab_wire.sym} 2940 -3620 0 0 {name=p371 sig_type=std_logic lab=D7}
C {lab_wire.sym} 3420 -3620 0 0 {name=p370 sig_type=std_logic lab=D7}
C {lab_wire.sym} 3880 -3620 0 0 {name=p464 sig_type=std_logic lab=D7}
C {lab_wire.sym} 4360 -3620 0 0 {name=p369 sig_type=std_logic lab=D7}
C {lab_wire.sym} 4790 -3620 0 0 {name=p368 sig_type=std_logic lab=D7}
C {lab_wire.sym} 5270 -3620 0 0 {name=p367 sig_type=std_logic lab=D7}
C {lab_wire.sym} 5730 -3620 0 0 {name=p366 sig_type=std_logic lab=D7}
C {lab_wire.sym} 6210 -3620 0 0 {name=p365 sig_type=std_logic lab=D7}
C {lab_wire.sym} 5730 -3060 0 0 {name=p364 sig_type=std_logic lab=D7}
C {lab_wire.sym} 5270 -3060 0 0 {name=p441 sig_type=std_logic lab=D7}
C {lab_wire.sym} 4790 -3060 0 0 {name=p440 sig_type=std_logic lab=D7}
C {lab_wire.sym} 4360 -3060 0 0 {name=p439 sig_type=std_logic lab=D7}
C {lab_wire.sym} 3880 -3060 0 0 {name=p438 sig_type=std_logic lab=D7}
C {lab_wire.sym} 3420 -3060 0 0 {name=p437 sig_type=std_logic lab=D7}
C {lab_wire.sym} 2940 -3060 0 0 {name=p436 sig_type=std_logic lab=D7}
C {iopin.sym} 3110 -7190 0 0 { name=p435 lab=VSS }
C {ipin.sym} 3110 -7210 0 0 { name=p444 lab=VDD }
C {ipin.sym} 3110 -7230 0 0 { name=p445 lab=VBIAS }
C {iopin.sym} 3110 -7250 0 0 { name=p446 lab=OUTP }
C {iopin.sym} 3110 -7270 0 0 { name=p447 lab=OUTN }
C {ipin.sym} 3110 -7290 0 0 { name=p448 lab=D7 }
C {ipin.sym} 3110 -7310 0 0 { name=p449 lab=D6 }
C {ipin.sym} 3110 -7330 0 0 { name=p450 lab=D5 }
C {ipin.sym} 3110 -7350 0 0 { name=p451 lab=D4 }
C {ipin.sym} 3110 -7370 0 0 { name=p452 lab=D3 }
C {ipin.sym} 3110 -7390 0 0 { name=p453 lab=D2 }
C {ipin.sym} 3110 -7410 0 0 { name=p454 lab=D1 }
C {ipin.sym} 3110 -7430 0 0 { name=p455 lab=CLK }
C {ipin.sym} 3110 -7450 0 0 { name=p456 lab=C7 }
C {ipin.sym} 3110 -7470 0 0 { name=p457 lab=C6 }
C {ipin.sym} 3110 -7490 0 0 { name=p458 lab=C5 }
C {ipin.sym} 3110 -7510 0 0 { name=p459 lab=C4 }
C {ipin.sym} 3110 -7530 0 0 { name=p460 lab=C3 }
C {ipin.sym} 3110 -7550 0 0 { name=p461 lab=C2 }
C {ipin.sym} 3110 -7570 0 0 { name=p462 lab=C1 }
