# A 32 bit Reduced instruction set architecture processor comprising of 5 different stages which supports arithmetic, logical, compare, load, store, and branch instruction set.
