{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1382563461046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382563461047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 17:24:18 2013 " "Processing started: Wed Oct 23 17:24:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382563461047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1382563461047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1382563461047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1382563461541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/sdramsdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/sdramsdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdramsdr-functional " "Found design unit 1: sdramsdr-functional" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563461982 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdramsdr " "Found entity 1: sdramsdr" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563461982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563461982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/sdrampack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file first_nios2_system/synthesis/sdrampack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdrampack " "Found design unit 1: sdrampack" {  } { { "first_nios2_system/synthesis/sdrampack.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdrampack.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563461984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdrampack-body " "Found design unit 2: sdrampack-body" {  } { { "first_nios2_system/synthesis/sdrampack.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdrampack.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563461984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563461984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system-rtl " "Found design unit 1: first_nios2_system-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462000 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system " "Found entity 1: first_nios2_system" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462003 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462005 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462007 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462009 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462012 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_width_adapter-rtl " "Found design unit 1: first_nios2_system_width_adapter-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462014 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_width_adapter " "Found entity 1: first_nios2_system_width_adapter" {  } { { "first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_width_adapter_002-rtl " "Found design unit 1: first_nios2_system_width_adapter_002-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462016 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_width_adapter_002 " "Found entity 1: first_nios2_system_width_adapter_002" {  } { { "first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_data_master_translator-rtl " "Found design unit 1: first_nios2_system_cpu_data_master_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462018 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_data_master_translator " "Found entity 1: first_nios2_system_cpu_data_master_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_instruction_master_translator-rtl " "Found design unit 1: first_nios2_system_cpu_instruction_master_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462020 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_instruction_master_translator " "Found entity 1: first_nios2_system_cpu_instruction_master_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_grab_if_0_avalon_master_translator-rtl " "Found design unit 1: first_nios2_system_grab_if_0_avalon_master_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462022 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_grab_if_0_avalon_master_translator " "Found entity 1: first_nios2_system_grab_if_0_avalon_master_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462024 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_onchip_mem_s1_translator-rtl " "Found design unit 1: first_nios2_system_onchip_mem_s1_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462026 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem_s1_translator " "Found entity 1: first_nios2_system_onchip_mem_s1_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: first_nios2_system_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462028 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: first_nios2_system_jtag_uart_avalon_jtag_slave_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_sys_clk_timer_s1_translator-rtl " "Found design unit 1: first_nios2_system_sys_clk_timer_s1_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462030 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sys_clk_timer_s1_translator " "Found entity 1: first_nios2_system_sys_clk_timer_s1_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sys_clk_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_sysid_control_slave_translator-rtl " "Found design unit 1: first_nios2_system_sysid_control_slave_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462032 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sysid_control_slave_translator " "Found entity 1: first_nios2_system_sysid_control_slave_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_regfile_0_avalon_slave_0_translator-rtl " "Found design unit 1: first_nios2_system_regfile_0_avalon_slave_0_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462034 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_regfile_0_avalon_slave_0_translator " "Found entity 1: first_nios2_system_regfile_0_avalon_slave_0_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_regfile_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator-rtl " "Found design unit 1: first_nios2_system_new_sdram_controller_0_s1_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462036 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_s1_translator " "Found entity 1: first_nios2_system_new_sdram_controller_0_s1_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_new_sdram_controller_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462038 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent " "Found entity 1: first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462041 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent " "Found entity 1: first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent" {  } { { "first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_irq_mapper " "Found entity 1: first_nios2_system_irq_mapper" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_irq_mapper.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462052 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_mux_002 " "Found entity 1: first_nios2_system_rsp_xbar_mux_002" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_mux " "Found entity 1: first_nios2_system_rsp_xbar_mux" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_demux_006 " "Found entity 1: first_nios2_system_rsp_xbar_demux_006" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_006.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_demux_001 " "Found entity 1: first_nios2_system_rsp_xbar_demux_001" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_demux " "Found entity 1: first_nios2_system_rsp_xbar_demux" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_mux_006 " "Found entity 1: first_nios2_system_cmd_xbar_mux_006" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_006.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_mux_001 " "Found entity 1: first_nios2_system_cmd_xbar_mux_001" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_mux " "Found entity 1: first_nios2_system_cmd_xbar_mux" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux_002 " "Found entity 1: first_nios2_system_cmd_xbar_demux_002" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux_001 " "Found entity 1: first_nios2_system_cmd_xbar_demux_001" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux " "Found entity 1: first_nios2_system_cmd_xbar_demux" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "first_nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462079 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462079 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462079 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462079 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462079 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462079 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_id_router_006.sv(48) " "Verilog HDL Declaration information at first_nios2_system_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382563462085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_id_router_006.sv(49) " "Verilog HDL Declaration information at first_nios2_system_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382563462085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_id_router_006_default_decode " "Found entity 1: first_nios2_system_id_router_006_default_decode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462086 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_id_router_006 " "Found entity 2: first_nios2_system_id_router_006" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_id_router_001.sv(48) " "Verilog HDL Declaration information at first_nios2_system_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382563462087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_id_router_001.sv(49) " "Verilog HDL Declaration information at first_nios2_system_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382563462087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_id_router_001_default_decode " "Found entity 1: first_nios2_system_id_router_001_default_decode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462088 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_id_router_001 " "Found entity 2: first_nios2_system_id_router_001" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_id_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382563462089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_id_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382563462089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_id_router_default_decode " "Found entity 1: first_nios2_system_id_router_default_decode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462090 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_id_router " "Found entity 2: first_nios2_system_id_router" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_addr_router_002.sv(48) " "Verilog HDL Declaration information at first_nios2_system_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382563462091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_addr_router_002.sv(49) " "Verilog HDL Declaration information at first_nios2_system_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382563462091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_addr_router_002_default_decode " "Found entity 1: first_nios2_system_addr_router_002_default_decode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462092 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_addr_router_002 " "Found entity 2: first_nios2_system_addr_router_002" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_addr_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382563462093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_addr_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1382563462093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_addr_router_default_decode " "Found entity 1: first_nios2_system_addr_router_default_decode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462095 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_addr_router " "Found entity 2: first_nios2_system_addr_router" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/grab_if.vhd 0 0 " "Found 0 design units, including 0 entities, in source file first_nios2_system/synthesis/submodules/grab_if.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_new_sdram_controller_0_input_efifo_module " "Found entity 1: first_nios2_system_new_sdram_controller_0_input_efifo_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462112 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_new_sdram_controller_0 " "Found entity 2: first_nios2_system_new_sdram_controller_0" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_16-arch " "Found design unit 1: counter_16-arch" {  } { { "first_nios2_system/synthesis/submodules/counter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462113 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_16 " "Found entity 1: counter_16" {  } { { "first_nios2_system/synthesis/submodules/counter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/counter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/regfile.vhd 0 0 " "Found 0 design units, including 0 entities, in source file first_nios2_system/synthesis/submodules/regfile.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sysid " "Found entity 1: first_nios2_system_sysid" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_sysid.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sys_clk_timer " "Found entity 1: first_nios2_system_sys_clk_timer" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_sys_clk_timer.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: first_nios2_system_jtag_uart_sim_scfifo_w" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462122 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_jtag_uart_scfifo_w " "Found entity 2: first_nios2_system_jtag_uart_scfifo_w" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462122 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: first_nios2_system_jtag_uart_sim_scfifo_r" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462122 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_jtag_uart_scfifo_r " "Found entity 4: first_nios2_system_jtag_uart_scfifo_r" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462122 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_jtag_uart " "Found entity 5: first_nios2_system_jtag_uart" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563462122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563462122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_ic_data_module " "Found entity 1: first_nios2_system_cpu_ic_data_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_cpu_ic_tag_module " "Found entity 2: first_nios2_system_cpu_ic_tag_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_cpu_register_bank_a_module " "Found entity 3: first_nios2_system_cpu_register_bank_a_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_cpu_register_bank_b_module " "Found entity 4: first_nios2_system_cpu_register_bank_b_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_cpu_nios2_oci_debug " "Found entity 5: first_nios2_system_cpu_nios2_oci_debug" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "6 first_nios2_system_cpu_ociram_sp_ram_module " "Found entity 6: first_nios2_system_cpu_ociram_sp_ram_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "7 first_nios2_system_cpu_nios2_ocimem " "Found entity 7: first_nios2_system_cpu_nios2_ocimem" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "8 first_nios2_system_cpu_nios2_avalon_reg " "Found entity 8: first_nios2_system_cpu_nios2_avalon_reg" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "9 first_nios2_system_cpu_nios2_oci_break " "Found entity 9: first_nios2_system_cpu_nios2_oci_break" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "10 first_nios2_system_cpu_nios2_oci_xbrk " "Found entity 10: first_nios2_system_cpu_nios2_oci_xbrk" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "11 first_nios2_system_cpu_nios2_oci_dbrk " "Found entity 11: first_nios2_system_cpu_nios2_oci_dbrk" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "12 first_nios2_system_cpu_nios2_oci_itrace " "Found entity 12: first_nios2_system_cpu_nios2_oci_itrace" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "13 first_nios2_system_cpu_nios2_oci_td_mode " "Found entity 13: first_nios2_system_cpu_nios2_oci_td_mode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "14 first_nios2_system_cpu_nios2_oci_dtrace " "Found entity 14: first_nios2_system_cpu_nios2_oci_dtrace" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "15 first_nios2_system_cpu_nios2_oci_compute_tm_count " "Found entity 15: first_nios2_system_cpu_nios2_oci_compute_tm_count" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "16 first_nios2_system_cpu_nios2_oci_fifowp_inc " "Found entity 16: first_nios2_system_cpu_nios2_oci_fifowp_inc" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "17 first_nios2_system_cpu_nios2_oci_fifocount_inc " "Found entity 17: first_nios2_system_cpu_nios2_oci_fifocount_inc" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "18 first_nios2_system_cpu_nios2_oci_fifo " "Found entity 18: first_nios2_system_cpu_nios2_oci_fifo" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "19 first_nios2_system_cpu_nios2_oci_pib " "Found entity 19: first_nios2_system_cpu_nios2_oci_pib" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "20 first_nios2_system_cpu_nios2_oci_im " "Found entity 20: first_nios2_system_cpu_nios2_oci_im" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "21 first_nios2_system_cpu_nios2_performance_monitors " "Found entity 21: first_nios2_system_cpu_nios2_performance_monitors" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "22 first_nios2_system_cpu_nios2_oci " "Found entity 22: first_nios2_system_cpu_nios2_oci" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""} { "Info" "ISGN_ENTITY_NAME" "23 first_nios2_system_cpu " "Found entity 23: first_nios2_system_cpu" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_sysclk " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_sysclk" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_tck " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_tck" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_wrapper " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_wrapper" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_mult_cell " "Found entity 1: first_nios2_system_cpu_mult_cell" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_oci_test_bench " "Found entity 1: first_nios2_system_cpu_oci_test_bench" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_test_bench " "Found entity 1: first_nios2_system_cpu_test_bench" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem " "Found entity 1: first_nios2_system_onchip_mem" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/hexconverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/hexconverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexconverter-arch " "Found design unit 1: hexconverter-arch" {  } { { "first_nios2_system/synthesis/hexconverter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/hexconverter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463678 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexconverter " "Found entity 1: hexconverter" {  } { { "first_nios2_system/synthesis/hexconverter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/hexconverter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arch " "Found design unit 1: comparator-arch" {  } { { "first_nios2_system/synthesis/comparator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/comparator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463680 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "first_nios2_system/synthesis/comparator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/comparator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_16-arch " "Found design unit 1: counter_16-arch" {  } { { "first_nios2_system/synthesis/counter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463681 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_16 " "Found entity 1: counter_16" {  } { { "first_nios2_system/synthesis/counter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/counter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-arch " "Found design unit 1: regfile-arch" {  } { { "first_nios2_system/synthesis/regfile.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/regfile.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463683 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "first_nios2_system/synthesis/regfile.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pwhite8/vlsi/vhdl/de2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pwhite8/vlsi/vhdl/de2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_TOP-Structural_Basic " "Found design unit 1: DE2_TOP-Structural_Basic" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463686 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_TOP " "Found entity 1: DE2_TOP" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382563463686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382563463686 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_new_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at first_nios2_system_new_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382563463728 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_new_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at first_nios2_system_new_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382563463728 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_new_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at first_nios2_system_new_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382563463729 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_new_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at first_nios2_system_new_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_new_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382563463730 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1756) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1756): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1756 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382563463736 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1758) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1758): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1758 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382563463736 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1914) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1914): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1914 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382563463736 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(2742) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(2742): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2742 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1382563463739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_TOP " "Elaborating entity \"DE2_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1382563463780 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE2_TOP.vhd(35) " "VHDL Signal Declaration warning at DE2_TOP.vhd(35): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382563463783 "|DE2_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GP_1_sig DE2_TOP.vhd(152) " "Verilog HDL or VHDL warning at DE2_TOP.vhd(152): object \"GP_1_sig\" assigned a value but never read" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1382563463783 "|DE2_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SDRAM_CLK_sig DE2_TOP.vhd(175) " "VHDL Signal Declaration warning at DE2_TOP.vhd(175): used implicit default value for signal \"SDRAM_CLK_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1382563463783 "|DE2_TOP"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..6\] DE2_TOP.vhd(36) " "Using initial value X (don't care) for net \"LEDR\[17..6\]\" at DE2_TOP.vhd(36)" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 36 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382563463783 "|DE2_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexconverter hexconverter:xhexconverter_0 " "Elaborating entity \"hexconverter\" for hierarchy \"hexconverter:xhexconverter_0\"" {  } { { "../vhdl/DE2_TOP.vhd" "xhexconverter_0" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382563463786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramsdr sdramsdr:xsdramsdr " "Elaborating entity \"sdramsdr\" for hierarchy \"sdramsdr:xsdramsdr\"" {  } { { "../vhdl/DE2_TOP.vhd" "xsdramsdr" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382563463798 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MSG69_inhibit sdramsdr.vhd(113) " "VHDL Signal Declaration warning at sdramsdr.vhd(113): used explicit default value for signal \"MSG69_inhibit\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 113 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463801 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "checkReWRite sdramsdr.vhd(118) " "VHDL Signal Declaration warning at sdramsdr.vhd(118): used explicit default value for signal \"checkReWRite\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 118 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463801 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readMem sdramsdr.vhd(123) " "Verilog HDL or VHDL warning at sdramsdr.vhd(123): object \"readMem\" assigned a value but never read" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1382563463801 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeMem sdramsdr.vhd(141) " "Verilog HDL or VHDL warning at sdramsdr.vhd(141): object \"writeMem\" assigned a value but never read" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1382563463801 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BURST_LENGTH sdramsdr.vhd(149) " "VHDL Signal Declaration warning at sdramsdr.vhd(149): used explicit default value for signal \"BURST_LENGTH\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463801 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CAS_LATENCY sdramsdr.vhd(150) " "VHDL Signal Declaration warning at sdramsdr.vhd(150): used explicit default value for signal \"CAS_LATENCY\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 150 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463801 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DUMMY_REF_MIN sdramsdr.vhd(152) " "VHDL Signal Declaration warning at sdramsdr.vhd(152): used explicit default value for signal \"DUMMY_REF_MIN\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 152 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463802 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IRSA_PER sdramsdr.vhd(154) " "VHDL Signal Declaration warning at sdramsdr.vhd(154): used explicit default value for signal \"IRSA_PER\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 154 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463802 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RFH_PERIOD sdramsdr.vhd(155) " "VHDL Signal Declaration warning at sdramsdr.vhd(155): used explicit default value for signal \"RFH_PERIOD\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 155 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463802 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TAC sdramsdr.vhd(156) " "VHDL Signal Declaration warning at sdramsdr.vhd(156): used explicit default value for signal \"TAC\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 156 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463802 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TDPL_PER sdramsdr.vhd(158) " "VHDL Signal Declaration warning at sdramsdr.vhd(158): used explicit default value for signal \"TDPL_PER\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 158 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463802 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "THZ sdramsdr.vhd(159) " "VHDL Signal Declaration warning at sdramsdr.vhd(159): used explicit default value for signal \"THZ\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 159 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463802 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TLZ sdramsdr.vhd(160) " "VHDL Signal Declaration warning at sdramsdr.vhd(160): used explicit default value for signal \"TLZ\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 160 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463802 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TOH sdramsdr.vhd(161) " "VHDL Signal Declaration warning at sdramsdr.vhd(161): used explicit default value for signal \"TOH\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 161 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463802 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TRAS_CAS2_MIN_PER sdramsdr.vhd(163) " "VHDL Signal Declaration warning at sdramsdr.vhd(163): used explicit default value for signal \"TRAS_CAS2_MIN_PER\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 163 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463802 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TRAS_CAS3_MIN_PER sdramsdr.vhd(165) " "VHDL Signal Declaration warning at sdramsdr.vhd(165): used explicit default value for signal \"TRAS_CAS3_MIN_PER\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 165 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463803 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TRAS_MAX sdramsdr.vhd(166) " "VHDL Signal Declaration warning at sdramsdr.vhd(166): used explicit default value for signal \"TRAS_MAX\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 166 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463803 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TRCD_PER sdramsdr.vhd(169) " "VHDL Signal Declaration warning at sdramsdr.vhd(169): used explicit default value for signal \"TRCD_PER\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 169 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463803 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TRC_PER sdramsdr.vhd(170) " "VHDL Signal Declaration warning at sdramsdr.vhd(170): used explicit default value for signal \"TRC_PER\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 170 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463803 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TRP_PER sdramsdr.vhd(172) " "VHDL Signal Declaration warning at sdramsdr.vhd(172): used explicit default value for signal \"TRP_PER\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 172 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463803 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TRRD sdramsdr.vhd(173) " "Verilog HDL or VHDL warning at sdramsdr.vhd(173): object \"TRRD\" assigned a value but never read" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1382563463803 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TRRD_PER sdramsdr.vhd(174) " "VHDL Signal Declaration warning at sdramsdr.vhd(174): used explicit default value for signal \"TRRD_PER\" because signal was never assigned a value" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 174 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1382563463803 "|DE2_TOP|sdramsdr:xsdramsdr"}
{ "Error" "EVRFX_VHDL_CANT_COMBINE_CLOCKS" "sdramsdr.vhd(358) " "VHDL error at sdramsdr.vhd(358): can't implement register for two clock edges combined with a binary operator" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 358 0 0 } }  } 0 10628 "VHDL error at %1!s!: can't implement register for two clock edges combined with a binary operator" 0 0 "Quartus II" 0 -1 1382563463803 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"or\" sdramsdr.vhd(358) " "VHDL Operator error at sdramsdr.vhd(358): failed to evaluate call to operator \"\"or\"\"" {  } { { "first_nios2_system/synthesis/sdramsdr.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/sdramsdr.vhd" 358 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382563463803 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "sdramsdr:xsdramsdr " "Can't elaborate user hierarchy \"sdramsdr:xsdramsdr\"" {  } { { "../vhdl/DE2_TOP.vhd" "xsdramsdr" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 480 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382563463804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg " "Generated suppressed messages file C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1382563463902 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382563464122 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 23 17:24:24 2013 " "Processing ended: Wed Oct 23 17:24:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382563464122 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382563464122 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382563464122 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382563464122 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 34 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 34 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382563464699 ""}
