$date
	Sat Oct 22 21:12:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#425129
b1010 !
1"
#425130
b1010 &
b1010 %
1$
#425131
0"
#425134
b101 &
b101 %
#425138
b10000 &
b10000 %
#425142
b1000 &
b1000 %
#425146
b100 &
b100 %
#425150
b10 &
b10 %
#425154
b1 &
b1 %
1#
#425158
b0 &
0#
b0 %
0$
#1415827
b111 !
1"
#1415830
b111 &
b111 %
1$
#1415831
0"
#1415834
b10110 &
b10110 %
#1415838
b1011 &
b1011 %
#1415842
b100010 &
b100010 %
#1415846
b10001 &
b10001 %
#1415850
b110100 &
b110100 %
#1415854
b11010 &
b11010 %
#1415858
b1101 &
b1101 %
#1415862
b101000 &
b101000 %
#1415866
b10100 &
b10100 %
#1415870
b1010 &
b1010 %
#1415874
b101 &
b101 %
#1415878
b10000 &
b10000 %
#1415882
b1000 &
b1000 %
#1415886
b100 &
b100 %
#1415890
b10 &
b10 %
#1415894
b1 &
1#
b1 %
#1415898
b0 &
b0 %
0#
0$
#2438688
b10000 !
1"
#2438690
b10000 &
b10000 %
1$
#2438691
0"
#2438694
b1000 &
b1000 %
#2438698
b100 &
b100 %
#2438702
b10 &
b10 %
#2438706
b1 &
b1 %
1#
#2438710
b0 &
0#
b0 %
0$
#4500012
