initSidebarItems({"enum":[["DACLPEN_A","DAC interface clock enable during Sleep mode"]],"struct":[["CAN1LPEN_W","Write proxy for field `CAN1LPEN`"],["CAN2LPEN_W","Write proxy for field `CAN2LPEN`"],["DACLPEN_W","Write proxy for field `DACLPEN`"],["I2C1LPEN_W","Write proxy for field `I2C1LPEN`"],["I2C2LPEN_W","Write proxy for field `I2C2LPEN`"],["I2C3LPEN_W","Write proxy for field `I2C3LPEN`"],["PWRLPEN_W","Write proxy for field `PWRLPEN`"],["SPI2LPEN_W","Write proxy for field `SPI2LPEN`"],["SPI3LPEN_W","Write proxy for field `SPI3LPEN`"],["TIM12LPEN_W","Write proxy for field `TIM12LPEN`"],["TIM13LPEN_W","Write proxy for field `TIM13LPEN`"],["TIM14LPEN_W","Write proxy for field `TIM14LPEN`"],["TIM2LPEN_W","Write proxy for field `TIM2LPEN`"],["TIM3LPEN_W","Write proxy for field `TIM3LPEN`"],["TIM4LPEN_W","Write proxy for field `TIM4LPEN`"],["TIM5LPEN_W","Write proxy for field `TIM5LPEN`"],["TIM6LPEN_W","Write proxy for field `TIM6LPEN`"],["TIM7LPEN_W","Write proxy for field `TIM7LPEN`"],["UART4LPEN_W","Write proxy for field `UART4LPEN`"],["UART5LPEN_W","Write proxy for field `UART5LPEN`"],["USART2LPEN_W","Write proxy for field `USART2LPEN`"],["USART3LPEN_W","Write proxy for field `USART3LPEN`"],["WWDGLPEN_W","Write proxy for field `WWDGLPEN`"]],"type":[["CAN1LPEN_A","CAN 1 clock enable during Sleep mode"],["CAN1LPEN_R","Reader of field `CAN1LPEN`"],["CAN2LPEN_A","CAN 2 clock enable during Sleep mode"],["CAN2LPEN_R","Reader of field `CAN2LPEN`"],["DACLPEN_R","Reader of field `DACLPEN`"],["I2C1LPEN_A","I2C1 clock enable during Sleep mode"],["I2C1LPEN_R","Reader of field `I2C1LPEN`"],["I2C2LPEN_A","I2C2 clock enable during Sleep mode"],["I2C2LPEN_R","Reader of field `I2C2LPEN`"],["I2C3LPEN_A","I2C3 clock enable during Sleep mode"],["I2C3LPEN_R","Reader of field `I2C3LPEN`"],["PWRLPEN_A","Power interface clock enable during Sleep mode"],["PWRLPEN_R","Reader of field `PWRLPEN`"],["R","Reader of register APB1LPENR"],["SPI2LPEN_A","SPI2 clock enable during Sleep mode"],["SPI2LPEN_R","Reader of field `SPI2LPEN`"],["SPI3LPEN_A","SPI3 clock enable during Sleep mode"],["SPI3LPEN_R","Reader of field `SPI3LPEN`"],["TIM12LPEN_A","TIM12 clock enable during Sleep mode"],["TIM12LPEN_R","Reader of field `TIM12LPEN`"],["TIM13LPEN_A","TIM13 clock enable during Sleep mode"],["TIM13LPEN_R","Reader of field `TIM13LPEN`"],["TIM14LPEN_A","TIM14 clock enable during Sleep mode"],["TIM14LPEN_R","Reader of field `TIM14LPEN`"],["TIM2LPEN_A","TIM2 clock enable during Sleep mode"],["TIM2LPEN_R","Reader of field `TIM2LPEN`"],["TIM3LPEN_A","TIM3 clock enable during Sleep mode"],["TIM3LPEN_R","Reader of field `TIM3LPEN`"],["TIM4LPEN_A","TIM4 clock enable during Sleep mode"],["TIM4LPEN_R","Reader of field `TIM4LPEN`"],["TIM5LPEN_A","TIM5 clock enable during Sleep mode"],["TIM5LPEN_R","Reader of field `TIM5LPEN`"],["TIM6LPEN_A","TIM6 clock enable during Sleep mode"],["TIM6LPEN_R","Reader of field `TIM6LPEN`"],["TIM7LPEN_A","TIM7 clock enable during Sleep mode"],["TIM7LPEN_R","Reader of field `TIM7LPEN`"],["UART4LPEN_A","UART4 clock enable during Sleep mode"],["UART4LPEN_R","Reader of field `UART4LPEN`"],["UART5LPEN_A","UART5 clock enable during Sleep mode"],["UART5LPEN_R","Reader of field `UART5LPEN`"],["USART2LPEN_A","USART2 clock enable during Sleep mode"],["USART2LPEN_R","Reader of field `USART2LPEN`"],["USART3LPEN_A","USART3 clock enable during Sleep mode"],["USART3LPEN_R","Reader of field `USART3LPEN`"],["W","Writer for register APB1LPENR"],["WWDGLPEN_A","Window watchdog clock enable during Sleep mode"],["WWDGLPEN_R","Reader of field `WWDGLPEN`"]]});