#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar  9 17:17:38 2023
# Process ID: 40664
# Current directory: C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38860 C:\Users\Steven\Desktop\UCI\Verilog\EECS 112L\Lab4\Lab4.xpr
# Log file: C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/vivado.log
# Journal file: C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4\vivado.jou
# Running On: StevenPC, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 34303 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/Lab4.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Steven/Desktop/EECS 112L/Lab4' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/Lab4.gen/sources_1', nor could it be found using path 'C:/Users/Steven/Desktop/EECS 112L/Lab4/Lab4.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/ALU.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/ALU.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/ALUControl.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/ALUControl.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/EX_Forwarding_unit.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/EX_Forwarding_unit.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/EX_pipe_stage.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/EX_pipe_stage.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/Hazard_detection.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/Hazard_detection.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/ID_pipe_stage.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/ID_pipe_stage.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/IF_pipe_stage.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/IF_pipe_stage.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/control.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/control.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/data_memory.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/data_memory.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/instruction_mem.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/instruction_mem.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/mips_32.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/mips_32.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/mux.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/mux.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/mux4.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/mux4.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/pipe_reg.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/pipe_reg.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/pipe_reg_en.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/pipe_reg_en.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/register_file.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/register_file.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/sign_extend.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/sign_extend.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/tb_mips_32.v', nor could it be found using path 'C:/Users/Steven/Desktop/Lab4_file_uploaded 3/tb_mips_32.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1253.230 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/ALU.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/ALUControl.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/EX_Forwarding_unit.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/EX_pipe_stage.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/Hazard_detection.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/ID_pipe_stage.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/IF_pipe_stage.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/control.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/data_memory.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/instruction_mem.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/mips_32.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/mux.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/mux4.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/pipe_reg.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/pipe_reg_en.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/register_file.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/sign_extend.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/tb_mips_32.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/ALU.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/ALUControl.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/EX_Forwarding_unit.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/EX_pipe_stage.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/Hazard_detection.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/ID_pipe_stage.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/IF_pipe_stage.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/control.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/data_memory.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/instruction_mem.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/mips_32.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/mux.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/mux4.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/pipe_reg.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/pipe_reg_en.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/register_file.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/sign_extend.v} {C:/Users/Steven/Desktop/UCI/Verilog/Lab4_file_uploaded 3/tb_mips_32.v}}
add_files {{C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/pipe_reg_en.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/Lab4.sim/sim_1/behav/xsim/glbl.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/ALU.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/mux4.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/instruction_mem.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/Hazard_detection.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/EX_Forwarding_unit.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/control.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/data_memory.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/ALUControl.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/ID_pipe_stage.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/IF_pipe_stage.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/EX_pipe_stage.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/mips_32.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/pipe_reg.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/register_file.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/mux.v} {C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/sign_extend.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Thu Mar  9 17:21:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/Lab4.runs/synth_1/runme.log
[Thu Mar  9 17:21:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/Steven/Desktop/UCI/Verilog/EECS 112L/Lab4/Lab4.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 18:53:24 2023...
