






create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list speed_tester_inst/mmcm_ponylink/inst/clk_33M]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[0]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[1]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[2]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[3]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[4]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[5]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[6]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[7]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[8]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[9]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[10]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[11]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[12]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[13]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[14]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[15]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[16]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[17]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[18]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[19]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[20]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[21]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[22]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[23]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[24]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[25]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[26]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[27]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[28]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[29]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[30]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/state[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size[0]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size[1]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size[2]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size[3]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size[4]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size[5]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][0]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][1]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][2]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][3]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][4]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][5]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][6]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][7]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][8]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][9]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][10]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][11]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][12]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][13]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][14]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][15]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][16]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][17]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][18]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][19]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][20]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][21]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][22]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][23]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][24]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][25]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][26]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][27]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][28]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][29]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][30]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 7 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size[0]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size[1]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size[2]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size[3]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size[4]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size[5]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[0]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[1]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[2]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[3]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[4]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[5]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[6]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[7]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[8]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[9]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[10]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[11]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[12]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[13]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[14]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][0]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][1]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][2]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][3]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][4]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][5]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][6]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][7]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][8]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][9]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][10]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][11]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][12]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][13]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][14]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][15]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][16]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][17]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][18]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][19]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][20]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][21]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][22]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][23]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][24]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][25]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][26]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][27]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][28]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][29]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][30]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 16 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[0]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[1]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[2]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[3]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[4]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[5]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[6]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[7]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[8]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[9]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[10]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[11]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[12]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[13]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[14]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[0]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[1]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[2]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[3]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[4]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[5]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[6]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[7]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[8]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[9]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[10]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[11]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[12]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[13]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[14]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[0]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[1]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[2]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[3]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[4]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[5]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[6]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[7]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[8]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[9]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[10]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[11]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[12]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[13]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[14]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/wait_ms[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[0]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[1]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[2]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[3]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[4]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[5]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[6]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[7]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[8]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[9]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[10]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[11]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[12]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[13]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[14]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[15]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[16]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[17]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[18]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[19]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[20]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[21]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[22]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[23]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[24]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[25]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[26]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[27]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[28]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[29]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[30]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/reg_data_out[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 13 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[0]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[1]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[2]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[3]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[4]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[5]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[6]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[7]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[8]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[9]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[10]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[11]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/duration[12]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[0]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[1]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[2]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[3]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[4]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[5]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[6]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[7]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[8]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[9]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[10]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[11]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[12]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[13]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[14]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[15]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[16]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[17]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[18]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[19]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[20]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[21]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[22]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[23]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[24]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[25]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[26]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[27]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[28]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[29]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[30]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_frames[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 16 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[0]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[1]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[2]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[3]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[4]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[5]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[6]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[7]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[8]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[9]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[10]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[11]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[12]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[13]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[14]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][0]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][1]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][2]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][3]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][4]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][5]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][6]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][7]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][8]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][9]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][10]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][11]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][12]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][13]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][14]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][15]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][16]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][17]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][18]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][19]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][20]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][21]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][22]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][23]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][24]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][25]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][26]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][27]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][28]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][29]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][30]} {speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[0]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[1]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[2]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[3]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[4]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[5]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[6]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[7]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[8]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[9]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[10]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[11]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[12]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[13]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[14]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[15]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[16]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[17]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[18]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[19]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[20]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[21]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[22]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[23]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[24]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[25]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[26]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[27]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[28]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[29]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[30]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_bytes[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[0]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[1]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[2]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[3]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[4]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[5]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[6]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[7]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[8]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[9]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[10]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[11]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[12]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[13]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[14]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[15]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[16]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[17]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[18]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[19]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[20]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[21]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[22]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[23]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[24]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[25]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[26]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[27]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[28]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[29]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[30]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_bytes[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 16 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[0]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[1]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[2]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[3]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[4]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[5]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[6]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[7]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[8]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[9]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[10]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[11]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[12]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[13]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[14]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_ms[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[0]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[1]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[2]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[3]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[4]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[5]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[6]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[7]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[8]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[9]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[10]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[11]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[12]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[13]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[14]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[15]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[16]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[17]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[18]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[19]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[20]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[21]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[22]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[23]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[24]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[25]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[26]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[27]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[28]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[29]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[30]} {speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/sent_frames[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[0]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[1]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[2]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[3]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[4]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[5]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[6]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[7]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[8]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[9]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[10]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[11]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[12]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[13]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[14]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[15]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[16]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[17]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[18]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[19]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[20]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[21]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[22]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[23]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[24]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[25]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[26]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[27]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[28]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[29]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[30]} {speed_tester_inst/test_controller/inst/speed_test_controller_inst/cycle_counter[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 16 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[0]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[1]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[2]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[3]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[4]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[5]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[6]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[7]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[8]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[9]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[10]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[11]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[12]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[13]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[14]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 16 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[0]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[1]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[2]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[3]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[4]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[5]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[6]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[7]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[8]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[9]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[10]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[11]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[12]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[13]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[14]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[0]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[1]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[2]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[3]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[4]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[5]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[6]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[7]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[8]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[9]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[10]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[11]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[12]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[13]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[14]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[15]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[16]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[17]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[18]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[19]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[20]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[21]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[22]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[23]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[24]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[25]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[26]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[27]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[28]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[29]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[30]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_bytes[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 32 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[0]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[1]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[2]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[3]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[4]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[5]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[6]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[7]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[8]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[9]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[10]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[11]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[12]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[13]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[14]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[15]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[16]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[17]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[18]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[19]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[20]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[21]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[22]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[23]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[24]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[25]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[26]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[27]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[28]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[29]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[30]} {speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/sent_frames[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 32 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[0]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[1]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[2]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[3]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[4]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[5]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[6]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[7]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[8]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[9]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[10]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[11]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[12]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[13]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[14]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[15]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[16]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[17]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[18]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[19]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[20]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[21]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[22]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[23]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[24]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[25]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[26]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[27]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[28]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[29]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[30]} {speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/sent_bytes[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 7 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size[0]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size[1]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size[2]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size[3]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size[4]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size[5]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 32 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[0]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[1]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[2]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[3]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[4]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[5]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[6]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[7]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[8]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[9]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[10]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[11]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[12]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[13]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[14]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[15]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[16]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[17]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[18]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[19]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[20]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[21]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[22]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[23]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[24]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[25]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[26]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[27]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[28]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[29]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[30]} {speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/sent_frames[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 32 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][0]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][1]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][2]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][3]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][4]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][5]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][6]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][7]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][8]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][9]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][10]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][11]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][12]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][13]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][14]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][15]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][16]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][17]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][18]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][19]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][20]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][21]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][22]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][23]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][24]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][25]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][26]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][27]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][28]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][29]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][30]} {speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 32 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][0]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][1]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][2]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][3]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][4]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][5]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][6]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][7]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][8]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][9]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][10]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][11]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][12]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][13]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][14]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][15]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][16]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][17]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][18]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][19]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][20]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][21]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][22]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][23]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][24]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][25]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][26]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][27]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][28]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][29]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][30]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 32 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][0]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][1]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][2]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][3]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][4]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][5]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][6]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][7]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][8]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][9]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][10]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][11]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][12]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][13]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][14]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][15]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][16]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][17]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][18]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][19]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][20]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][21]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][22]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][23]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][24]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][25]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][26]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][27]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][28]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][29]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][30]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 7 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size[0]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size[1]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size[2]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size[3]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size[4]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size[5]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beat_size[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 16 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[0]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[1]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[2]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[3]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[4]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[5]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[6]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[7]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[8]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[9]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[10]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[11]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[12]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[13]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[14]} {speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beat_size_sum[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 32 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][0]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][1]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][2]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][3]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][4]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][5]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][6]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][7]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][8]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][9]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][10]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][11]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][12]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][13]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][14]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][15]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][16]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][17]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][18]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][19]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][20]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][21]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][22]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][23]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][24]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][25]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][26]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][27]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][28]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][29]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][30]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_frames][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 32 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][0]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][1]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][2]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][3]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][4]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][5]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][6]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][7]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][8]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][9]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][10]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][11]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][12]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][13]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][14]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][15]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][16]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][17]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][18]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][19]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][20]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][21]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][22]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][23]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][24]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][25]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][26]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][27]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][28]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][29]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][30]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/curr_result[recv_bytes][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 16 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[0]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[1]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[2]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[3]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[4]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[5]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[6]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[7]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[8]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[9]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[10]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[11]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[12]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[13]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[14]} {speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beat_size_sum[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list speed_tester_inst/test_controller/inst/speed_test_controller_inst/axi_start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/axis_m_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/axis_m_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/axis_m_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/axis_m_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/axis_recv_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/axis_recv_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/axis_recv_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/axis_recv_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/beats_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/beats_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/beats_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/beats_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list speed_tester_inst/test_controller/inst/speed_test_controller_inst/busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/content_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/content_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/content_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/content_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/current_beat_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/current_beat_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/current_beat_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/current_beat_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/full_beat]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/full_beat]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/full_beat]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/full_beat]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/is_first_test_beat]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/is_first_test_beat]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/is_first_test_beat]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/is_first_test_beat]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/is_test_frame]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/is_test_frame]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/is_test_frame]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/is_test_frame]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/need_stop]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/need_stop]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/need_stop]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/need_stop]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_beats_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_beats_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
set_property port_width 1 [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_beats_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_beats_correct]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list speed_tester_inst/test_logic_port_1/inst/frame_generator/inst/frame_generator_inst/prev_stop_request]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list speed_tester_inst/test_logic_port_0/inst/frame_generator/inst/frame_generator_inst/prev_stop_request]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list speed_tester_inst/test_logic_port_2/inst/frame_generator/inst/frame_generator_inst/prev_stop_request]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list speed_tester_inst/test_logic_port_3/inst/frame_generator/inst/frame_generator_inst/prev_stop_request]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list speed_tester_inst/test_logic_port_3/inst/frame_checker/inst/frame_checker_inst/prev_test_beat]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list speed_tester_inst/test_logic_port_2/inst/frame_checker/inst/frame_checker_inst/prev_test_beat]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list speed_tester_inst/test_logic_port_1/inst/frame_checker/inst/frame_checker_inst/prev_test_beat]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list speed_tester_inst/test_logic_port_0/inst/frame_checker/inst/frame_checker_inst/prev_test_beat]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list speed_tester_inst/test_controller/inst/speed_test_controller_inst/test_stop]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
