
## üß† **Design of Basic Computer**

A **basic computer** is a simple model used to demonstrate fundamental computer organization and architecture concepts. It operates using a small set of instructions, registers, control logic, and a fixed data bus. While simplified compared to modern CPUs, it contains all essential components required to fetch, decode, and execute instructions.

---

## üß± **Key Hardware Components**

### 1. **Memory Unit**

* **Size**: 4096 words (4K), each **16 bits** wide.
* **Addressing**: 12-bit address range (0 to 4095).
* Stores both **instructions** and **data**.

---

### 2. **Registers (9 Total)**

| Register                      | Size   | Purpose                                   |
| ----------------------------- | ------ | ----------------------------------------- |
| **PC** (Program Counter)      | 12-bit | Holds the address of the next instruction |
| **AR** (Address Register)     | 12-bit | Stores memory addresses for access        |
| **IR** (Instruction Register) | 16-bit | Holds the current instruction             |
| **AC** (Accumulator)          | 16-bit | General-purpose register for ALU          |
| **DR** (Data Register)        | 16-bit | Temporarily stores memory data            |
| **TR** (Temporary Register)   | 16-bit | Stores intermediate results               |
| **SC** (Sequence Counter)     | 4-bit  | Generates timing signals (T0 to T15)      |
| **INPR**                      | 8-bit  | Holds input character (from keyboard)     |
| **OUTR**                      | 8-bit  | Holds output character (for printer)      |

---

### 3. **Flip-Flops (7 Total)**

| Flip-Flop | Function                                               |
| --------- | ------------------------------------------------------ |
| **I**     | Addressing mode bit (I = 0 ‚Üí direct, I = 1 ‚Üí indirect) |
| **E**     | Extended bit for carry in arithmetic                   |
| **S**     | Start-stop control                                     |
| **R**     | Interrupt enable flag                                  |
| **FGI**   | Input flag (set = new input ready)                     |
| **FGO**   | Output flag (set = ready to print)                     |
| **IEN**   | Interrupt enable (allows/disallows interrupts)         |

---

### 4. **Decoders**

| Decoder                   | Function                                          |
| ------------------------- | ------------------------------------------------- |
| **3√ó8 Operation Decoder** | Decodes 3-bit opcode into 8 operations (D‚ÇÄ to D‚Çá) |
| **4√ó16 Timing Decoder**   | Converts SC (0‚Äì15) into timing pulses T‚ÇÄ to T‚ÇÅ‚ÇÖ   |

---

### 5. **Common Bus System**

* A **16-bit bidirectional data bus** used for transferring data among:

  * Registers ‚Üî Memory
  * Registers ‚Üî ALU
* Only one register can place data on the bus at a time.

---

### 6. **Control Logic Gates**

* Implements **control signals** based on:

  * Instruction decoding (from IR)
  * Timing signals (from SC)
  * Flags (FGI, FGO)
* Generates control for register transfers and ALU operations.

---

### 7. **Adder and Logic Unit**

* Performs:

  * Arithmetic operations (e.g., ADD)
  * Logical operations (e.g., AND, CMA)
* Input: AC and DR (Data Register)

---

## üïπÔ∏è **Register Functions & Data Flow**

1. **Instruction Fetch Cycle**:

   * `PC ‚Üí AR ‚Üí IR ‚Üê M[AR]`
   * `PC` is incremented to point to next instruction.
   * `IR` holds the instruction to decode.

2. **Execution**:

   * Decoded instruction determines:

     * **Type**: Memory, Register, or I/O
     * **Addressing mode**: Direct or Indirect (based on I bit)
   * Data is fetched (if required), processed, and written back.

---

## üîÅ **Program Control via PC and Branching**

* `PC` is the driving register for sequential instruction flow.
* **Branching instructions (BUN/BSA)**:

  * Modify `PC` to alter the control flow.
  * Used for loops, conditionals, and subroutine calls.

---

## üì• **Input/Output Mechanism**

### Input (Keyboard ‚Üí INPR):

* `INPR` receives 8-bit serial data from the **keyboard**.
* `FGI = 1` ‚Üí data is ready to transfer to `AC`.

### Output (AC ‚Üí OUTR ‚Üí Printer):

* `OUTR` sends 8-bit serial data to the **printer**.
* `FGO = 1` ‚Üí ready to accept next data from `AC`.

---

## ‚öôÔ∏è **Flowchart: Instruction Cycle and Interrupt Handling**

![alt text](image-75.png)

Referencing the **flowchart diagram**, the execution cycle follows this logic:

### ‚û§ Start:

* Initialize `SC = 0`, `IEN = 0`, `R = 0`.

---

### ‚û§ Instruction Cycle (if R = 0)

1. **T‚ÇÄ**: `AR ‚Üê PC`

2. **T‚ÇÅ**: `IR ‚Üê M[AR]`, `PC ‚Üê PC + 1`

3. **T‚ÇÇ**:

   * Decode IR:

     * `AR ‚Üê IR(0‚Äì11)`
     * `I ‚Üê IR(15)`
     * Decode IR(12‚Äì14) ‚Üí get D‚ÇÄ to D‚Çá

4. **Instruction Type Check**:

   * If `D‚Çá = 1`:

     * I/O or Register instruction
     * If `I = 0`: Execute register-reference
     * If `I = 1`: Execute I/O instruction
   * Else:

     * Memory-reference instruction
     * If `I = 1`: Indirect ‚Üí `AR ‚Üê M[AR]`
     * Execute memory instruction

---

### ‚û§ Interrupt Cycle (if R = 1)

1. **RT‚ÇÄ**: `AR ‚Üê 0`, `TR ‚Üê PC`
2. **RT‚ÇÅ**: `M[0] ‚Üê TR`, `PC ‚Üê 0`
3. **RT‚ÇÇ**: `PC ‚Üê PC + 1`, `IEN ‚Üê 0`, `R ‚Üê 0`, `SC ‚Üê 0`

This routine saves PC to memory location 0 and branches to service routine at address 1.

---

## ‚úÖ **Summary Table**

| Component            | Role                                           |
| -------------------- | ---------------------------------------------- |
| **Memory (4K √ó 16)** | Stores instructions and data                   |
| **Registers**        | Temporarily hold data, instructions, addresses |
| **Flip-Flops**       | Flags for mode, interrupts, input/output       |
| **Decoders**         | Instruction decoding and timing generation     |
| **Bus**              | Transfers data across CPU                      |
| **Control Logic**    | Activates micro-operations                     |
| **ALU**              | Performs computations                          |

---

## üßæ **Conclusion**

The **design of the basic computer** provides a clean, modular view of how modern computers internally operate. Despite its simplicity, it includes all essential components:

* **Memory**, **registers**, **ALU**, **control unit**, and **I/O**.
  The architecture is ideal for understanding **instruction cycles**, **interrupts**, and **data flow** at a hardware level.
