// Seed: 67436009
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  always @(1 or posedge 1'h0) id_4 = 1;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output supply0 id_2,
    output tri0 id_3,
    output uwire id_4,
    output tri0 id_5,
    output wire id_6,
    input tri1 id_7
);
  wire id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9
  );
  assign id_5 = 1;
  supply1 id_11 = id_7;
endmodule
