0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/LOGIC_SIGNAL_IP/LOGIC_SIGNAL_IP.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/LOGIC_SIGNAL_IP/LOGIC_SIGNAL_IP.srcs/sources_1/new/LOGIC.v,1591139923,verilog,,,,LOGIC,,,,,,,,
