module sr_ff(q, s, r, clk_n, pre_n, clr_n);

	output q, q_n;
	reg q;
	input clk_n, pre_n, clr_n;
	input s, r;
	
	always @ (negedge clk or negedge pre_n or negedge clr_n)
		begin
		if (!pre_n)
			q <= 1;
		else if (!clr_n)
			q <= 0;
		else
			if (s)
				if (!r)
					q <= 1;
			else
				if (r)
					q <= 0;
		end
		assign q_n = ~q;
endmodule 