// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1_ram) {
        ram[0] = "0b00111101100101101111110110000100";
        ram[1] = "0b10111111100001110100101001101111";
        ram[2] = "0b10111111010010101101010110100000";
        ram[3] = "0b10111111101101011101010011110001";
        ram[4] = "0b10111111001001100111110111011111";
        ram[5] = "0b10111111100011011010100011001011";
        ram[6] = "0b10111110111010001111010000110010";
        ram[7] = "0b10111110011011101111111111000101";
        ram[8] = "0b00111110101110010111000101000000";
        ram[9] = "0b00111111111010000101110100101010";
        ram[10] = "0b00111111001001000001100100100101";
        ram[11] = "0b00111111110111001000110000010111";
        ram[12] = "0b00111110110101010000110011111101";
        ram[13] = "0b00111101011010101101011111100010";
        ram[14] = "0b10111111000011001110011010001010";
        ram[15] = "0b00111110001000011101101111110011";
        ram[16] = "0b00111111000001000110001011100110";
        ram[17] = "0b00111110101111100000100001110110";
        ram[18] = "0b00111111010111010101111000100000";
        ram[19] = "0b00111111101011111011010100011110";
        ram[20] = "0b00111110110011111101010000000110";
        ram[21] = "0b00111111010111010110010110101000";
        ram[22] = "0b00111110010001010011100100011011";
        ram[23] = "0b10111110100100111011001101010000";
        ram[24] = "0b10111110111011100001010111001001";
        ram[25] = "0b00111101011001111001110110010110";
        ram[26] = "0b00111110010111011011111110001011";
        ram[27] = "0b00111110100100110011101100011011";
        ram[28] = "0b00111111000110110101001000110100";
        ram[29] = "0b00111111100001001000100011010111";
        ram[30] = "0b00111101101111111000010011110000";
        ram[31] = "0b00111110110100101111110111000110";
        ram[32] = "0b00111110000010101111001100011101";
        ram[33] = "0b10111110100010101011010011000111";
        ram[34] = "0b10111110010001111111110100010111";
        ram[35] = "0b00111110110001110011011010000100";
        ram[36] = "0b10111101101100101000010111010000";
        ram[37] = "0b10111110100110000110000110100101";
        ram[38] = "0b10111100101110011000000001111011";
        ram[39] = "0b00111110000110010001111010111000";
        ram[40] = "0b00111110101111000000101101010111";
        ram[41] = "0b00111110010000001000011100010110";
        ram[42] = "0b00111101101110011111001011111100";
        ram[43] = "0b00111101101011011110110000110101";
        ram[44] = "0b00111110110110100111110001101001";
        ram[45] = "0b10111110100011011011111011111001";
        ram[46] = "0b10111110100101011011000011111111";
        ram[47] = "0b10111111001011001000010011110110";
        ram[48] = "0b11000000000010000010000011011010";
        ram[49] = "0b10111111100100100110110111111011";
        ram[50] = "0b00111111101011001011111111001001";
        ram[51] = "0b00111110110101000111111011001111";
        ram[52] = "0b10111101111100111001101001110111";
        ram[53] = "0b10111110011011000001011110011000";
        ram[54] = "0b10111110000001111010101010011101";
        ram[55] = "0b10111110100011111011101011000111";
        ram[56] = "0b00111110100011101101101001111101";
        ram[57] = "0b00111111001111101011110011111101";
        ram[58] = "0b00111110100111001000010100101110";
        ram[59] = "0b10111111000111000100010011111110";
        ram[60] = "0b00111111010100101110111110101110";
        ram[61] = "0b00111110010011011101111100100101";
        ram[62] = "0b00111110100110001000110000010000";
        ram[63] = "0b00111110010100000001010101111111";
        ram[64] = "0b10111111000010111101110111101000";
        ram[65] = "0b00111110001000001111011010000110";
        ram[66] = "0b00111111010000001110111110000100";
        ram[67] = "0b00111110010011101000000010100111";
        ram[68] = "0b10111110101100110111000110010010";
        ram[69] = "0b10111111110100110111111100010100";
        ram[70] = "0b00111111011100100100111000110111";
        ram[71] = "0b10111111001100011010100010010000";
        ram[72] = "0b10111110100001111001001100000001";
        ram[73] = "0b00111110101100110001101010011110";
        ram[74] = "0b00111101111101000011000100011010";
        ram[75] = "0b00111110110001001011000001110100";
        ram[76] = "0b10111101100111100100010110011010";
        ram[77] = "0b00111110000011101000001001100001";
        ram[78] = "0b00111110110101110110110000000110";
        ram[79] = "0b10111111010011101010101111111011";
        ram[80] = "0b01000000001010100101111111010011";
        ram[81] = "0b10111111100110011010010101100100";
        ram[82] = "0b10111111100010101101001000100001";
        ram[83] = "0b10111110000011100110000001111011";
        ram[84] = "0b00111101010110101101001111100011";
        ram[85] = "0b00111111000001011111110011000000";
        ram[86] = "0b00111111001011110010011110100000";
        ram[87] = "0b00111110110011111010011001001100";
        ram[88] = "0b10111111001110110000000011011011";
        ram[89] = "0b10111111001100101011100001000010";
        ram[90] = "0b00111111100010001101010111010101";
        ram[91] = "0b00111110010001111110111101010110";
        ram[92] = "0b00111111101100111101001110101001";
        ram[93] = "0b00111111100001011011110111000100";
        ram[94] = "0b00111111011010110100000100100110";
        ram[95] = "0b00111111000101001100000101011001";
        ram[96] = "0b00111111010101101001110110111011";
        ram[97] = "0b00111110111101100001010111100111";
        ram[98] = "0b00111111100110101010100101101000";
        ram[99] = "0b10111111110010010111110010111011";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1_ram("nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1() {
    delete meminst;
}


};//endmodule
#endif
