set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {TLC_FINAL.vo TLC_FINAL_v.sdo}}
}
