{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 12:55:29 2018 " "Info: Processing started: Sat Nov 03 12:55:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off statecontrol -c statecontrol " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off statecontrol -c statecontrol" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "stay\$latch " "Warning: Node \"stay\$latch\" is a latch" {  } { { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 39 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk4 " "Info: Assuming node \"clk4\" is an undefined clock" {  } { { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 7 -1 0 } } { "f:/quartus/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk4 register \\p9:cntcheck\[1\] register check~reg0 178.64 MHz 5.598 ns Internal " "Info: Clock \"clk4\" has Internal fmax of 178.64 MHz between source register \"\\p9:cntcheck\[1\]\" and destination register \"check~reg0\" (period= 5.598 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.889 ns + Longest register register " "Info: + Longest register to register delay is 4.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\p9:cntcheck\[1\] 1 REG LC_X4_Y7_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N7; Fanout = 6; REG Node = '\\p9:cntcheck\[1\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { \p9:cntcheck[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.914 ns) 2.251 ns Add1~2 2 COMB LC_X4_Y7_N5 1 " "Info: 2: + IC(1.337 ns) + CELL(0.914 ns) = 2.251 ns; Loc. = LC_X4_Y7_N5; Fanout = 1; COMB Node = 'Add1~2'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { \p9:cntcheck[1] Add1~2 } "NODE_NAME" } } { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.511 ns) 3.993 ns check~0 3 COMB LC_X4_Y7_N3 1 " "Info: 3: + IC(1.231 ns) + CELL(0.511 ns) = 3.993 ns; Loc. = LC_X4_Y7_N3; Fanout = 1; COMB Node = 'check~0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { Add1~2 check~0 } "NODE_NAME" } } { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 4.889 ns check~reg0 4 REG LC_X4_Y7_N4 2 " "Info: 4: + IC(0.305 ns) + CELL(0.591 ns) = 4.889 ns; Loc. = LC_X4_Y7_N4; Fanout = 2; REG Node = 'check~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { check~0 check~reg0 } "NODE_NAME" } } { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 41.24 % ) " "Info: Total cell delay = 2.016 ns ( 41.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.873 ns ( 58.76 % ) " "Info: Total interconnect delay = 2.873 ns ( 58.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { \p9:cntcheck[1] Add1~2 check~0 check~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { \p9:cntcheck[1] {} Add1~2 {} check~0 {} check~reg0 {} } { 0.000ns 1.337ns 1.231ns 0.305ns } { 0.000ns 0.914ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk4 destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk4\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk4 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'clk4'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk4 } "NODE_NAME" } } { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns check~reg0 2 REG LC_X4_Y7_N4 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y7_N4; Fanout = 2; REG Node = 'check~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk4 check~reg0 } "NODE_NAME" } } { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk4 check~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk4 {} clk4~combout {} check~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk4 source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk4\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk4 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'clk4'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk4 } "NODE_NAME" } } { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns \\p9:cntcheck\[1\] 2 REG LC_X4_Y7_N7 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y7_N7; Fanout = 6; REG Node = '\\p9:cntcheck\[1\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk4 \p9:cntcheck[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk4 \p9:cntcheck[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk4 {} clk4~combout {} \p9:cntcheck[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk4 check~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk4 {} clk4~combout {} check~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk4 \p9:cntcheck[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk4 {} clk4~combout {} \p9:cntcheck[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { \p9:cntcheck[1] Add1~2 check~0 check~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { \p9:cntcheck[1] {} Add1~2 {} check~0 {} check~reg0 {} } { 0.000ns 1.337ns 1.231ns 0.305ns } { 0.000ns 0.914ns 0.511ns 0.591ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk4 check~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk4 {} clk4~combout {} check~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk4 \p9:cntcheck[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk4 {} clk4~combout {} \p9:cntcheck[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk4 cntbreath\[2\] cntbreatht\[2\] 11.083 ns register " "Info: tco from clock \"clk4\" to destination pin \"cntbreath\[2\]\" through register \"cntbreatht\[2\]\" is 11.083 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk4 source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk4\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk4 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'clk4'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk4 } "NODE_NAME" } } { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cntbreatht\[2\] 2 REG LC_X8_Y9_N0 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y9_N0; Fanout = 5; REG Node = 'cntbreatht\[2\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk4 cntbreatht[2] } "NODE_NAME" } } { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk4 cntbreatht[2] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk4 {} clk4~combout {} cntbreatht[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.888 ns + Longest register pin " "Info: + Longest register to pin delay is 6.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cntbreatht\[2\] 1 REG LC_X8_Y9_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y9_N0; Fanout = 5; REG Node = 'cntbreatht\[2\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cntbreatht[2] } "NODE_NAME" } } { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.566 ns) + CELL(2.322 ns) 6.888 ns cntbreath\[2\] 2 PIN PIN_72 0 " "Info: 2: + IC(4.566 ns) + CELL(2.322 ns) = 6.888 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'cntbreath\[2\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { cntbreatht[2] cntbreath[2] } "NODE_NAME" } } { "statecontrol.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/statecontrol/statecontrol.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 33.71 % ) " "Info: Total cell delay = 2.322 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.566 ns ( 66.29 % ) " "Info: Total interconnect delay = 4.566 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { cntbreatht[2] cntbreath[2] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { cntbreatht[2] {} cntbreath[2] {} } { 0.000ns 4.566ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk4 cntbreatht[2] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk4 {} clk4~combout {} cntbreatht[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.888 ns" { cntbreatht[2] cntbreath[2] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "6.888 ns" { cntbreatht[2] {} cntbreath[2] {} } { 0.000ns 4.566ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 12:55:29 2018 " "Info: Processing ended: Sat Nov 03 12:55:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
