# INTRODUCTION TO RTL DESIGN AND SYNTHESIS
## Introduction to open source simulator iverilog

