
*** Running vivado
    with args -log design_1_clock_divider_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clock_divider_0_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_clock_divider_0_1.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_clock_divider_0_1, cache-ID = 52f85c81663ca373.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 03 22:45:03 2017...
