To realise Half Adder Circuit using AND and XOR gates and to detect all the possible positions of SA0 and SA1 faults in Half Adder Circuit