Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/FPGA/P4-TD/Proyecto4/main_display_tb_isim_beh.exe" -prj "D:/FPGA/P4-TD/Proyecto4/main_display_tb_beh.prj" "work.main_display_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/seg7decimal.v" into library work
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/regNumber.v" into library work
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/BCD.v" into library work
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/main.v" into library work
Analyzing Verilog file "D:/FPGA/P4-TD/Proyecto4/main_display_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/FPGA/P4-TD/Proyecto4/main.v" Line 81: Size mismatch in connection of port <flag>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module regNumber
Compiling module BCD
Compiling module seg7decimal
Compiling module main
Compiling module main_display_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable D:/FPGA/P4-TD/Proyecto4/main_display_tb_isim_beh.exe
Fuse Memory Usage: 27212 KB
Fuse CPU Usage: 1342 ms
