lui v1 0xbfc0
lw t1 0x28(v1)
jr zero
sll v0 t1 0x4
000917C0
# assert(register_v0==32'h00000000)
