{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663111328545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663111328545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 20:22:08 2022 " "Processing started: Tue Sep 13 20:22:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663111328545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663111328545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto-CPU-fly -c Projeto-CPU-fly " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto-CPU-fly -c Projeto-CPU-fly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663111328545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663111328857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663111328857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rascunho.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rascunho.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rascunho " "Found entity 1: rascunho" {  } { { "rascunho.bdf" "" { Schematic "C:/Users/11917292/Downloads/projeto-cpu-fly-v2-20220913T222646Z-001/projeto-cpu-fly-v2/rascunho.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663111335870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663111335870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/11917292/Downloads/projeto-cpu-fly-v2-20220913T222646Z-001/projeto-cpu-fly-v2/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663111335872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663111335872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto-cpu-fly.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto-cpu-fly.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto-CPU-fly " "Found entity 1: Projeto-CPU-fly" {  } { { "Projeto-CPU-fly.bdf" "" { Schematic "C:/Users/11917292/Downloads/projeto-cpu-fly-v2-20220913T222646Z-001/projeto-cpu-fly-v2/Projeto-CPU-fly.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663111335873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663111335873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg4Bits " "Found entity 1: Reg4Bits" {  } { { "Reg4Bits.bdf" "" { Schematic "C:/Users/11917292/Downloads/projeto-cpu-fly-v2-20220913T222646Z-001/projeto-cpu-fly-v2/Reg4Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663111335874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663111335874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.bdf" "" { Schematic "C:/Users/11917292/Downloads/projeto-cpu-fly-v2-20220913T222646Z-001/projeto-cpu-fly-v2/Contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663111335875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663111335875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto-CPU-fly " "Elaborating entity \"Projeto-CPU-fly\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663111335901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rascunho rascunho:inst " "Elaborating entity \"rascunho\" for hierarchy \"rascunho:inst\"" {  } { { "Projeto-CPU-fly.bdf" "inst" { Schematic "C:/Users/11917292/Downloads/projeto-cpu-fly-v2-20220913T222646Z-001/projeto-cpu-fly-v2/Projeto-CPU-fly.bdf" { { 160 544 744 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663111335903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador rascunho:inst\|Contador:inst2 " "Elaborating entity \"Contador\" for hierarchy \"rascunho:inst\|Contador:inst2\"" {  } { { "rascunho.bdf" "inst2" { Schematic "C:/Users/11917292/Downloads/projeto-cpu-fly-v2-20220913T222646Z-001/projeto-cpu-fly-v2/rascunho.bdf" { { 528 640 776 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663111335903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer rascunho:inst\|debouncer:inst " "Elaborating entity \"debouncer\" for hierarchy \"rascunho:inst\|debouncer:inst\"" {  } { { "rascunho.bdf" "inst" { Schematic "C:/Users/11917292/Downloads/projeto-cpu-fly-v2-20220913T222646Z-001/projeto-cpu-fly-v2/rascunho.bdf" { { 528 320 512 640 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663111335904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/11917292/Downloads/projeto-cpu-fly-v2-20220913T222646Z-001/projeto-cpu-fly-v2/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663111335905 "|Projeto-CPU-fly|rascunho:inst|debouncer:inst"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rascunho:inst\|debouncer:inst\|out_key rascunho:inst\|debouncer:inst\|out_key~_emulated rascunho:inst\|debouncer:inst\|out_key~1 " "Register \"rascunho:inst\|debouncer:inst\|out_key\" is converted into an equivalent circuit using register \"rascunho:inst\|debouncer:inst\|out_key~_emulated\" and latch \"rascunho:inst\|debouncer:inst\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/11917292/Downloads/projeto-cpu-fly-v2-20220913T222646Z-001/projeto-cpu-fly-v2/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663111336221 "|Projeto-CPU-fly|rascunho:inst|debouncer:inst|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rascunho:inst\|debouncer:inst\|intermediate rascunho:inst\|debouncer:inst\|intermediate~_emulated rascunho:inst\|debouncer:inst\|out_key~1 " "Register \"rascunho:inst\|debouncer:inst\|intermediate\" is converted into an equivalent circuit using register \"rascunho:inst\|debouncer:inst\|intermediate~_emulated\" and latch \"rascunho:inst\|debouncer:inst\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/11917292/Downloads/projeto-cpu-fly-v2-20220913T222646Z-001/projeto-cpu-fly-v2/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663111336221 "|Projeto-CPU-fly|rascunho:inst|debouncer:inst|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1663111336221 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663111336323 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663111336732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663111336732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663111336757 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663111336757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663111336757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663111336757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663111336769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 20:22:16 2022 " "Processing ended: Tue Sep 13 20:22:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663111336769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663111336769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663111336769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663111336769 ""}
