<!DOCTYPE html>
<html lang="en"><head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Reza Baharani | Ph.D. in Computer Engeering</title><!-- Begin Jekyll SEO tag v2.7.1 -->
<meta name="generator" content="Jekyll v3.9.0" />
<meta property="og:title" content="Ph.D. in Computer Engeering" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="My personal webpage." />
<meta property="og:description" content="My personal webpage." />
<link rel="canonical" href="http://localhost:4000/" />
<meta property="og:url" content="http://localhost:4000/" />
<meta property="og:site_name" content="Ph.D. in Computer Engeering" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="Ph.D. in Computer Engeering" />
<script type="application/ld+json">
{"headline":"Ph.D. in Computer Engeering","@type":"WebSite","description":"My personal webpage.","url":"http://localhost:4000/","name":"Ph.D. in Computer Engeering","@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->
<link rel="stylesheet" href="/assets/main.css">
  <link rel="shortcut icon" type="image/x-icon" href="/images/favicon.ico"></head>
<body class=""><div class="container header-contianer">
  <div class="row">
    <div class="col-xs-12 col-sm-6 col-md-6 col-lg-8 header-left">
      <h1>Reza Baharani</h1>
      <h2>Ph.D. in Computer Engeering</h2>
    </div>
    <div class="col-xs-12 col-sm-6 col-md-6 col-lg-4 header-right">
      <ul class="icons no-print"><li>
            <a target="_blank" href="https://github.com/mbaharan" class="button button--sacnite button--round-l">
              <i class="fab fa-github" title="Github link"></i>
            </a>
          </li><li>
            <a target="_blank" href="https://www.linkedin.com/in/mbaharani" class="button button--sacnite button--round-l">
              <i class="fab fa-linkedin" title="Linkedin link"></i>
            </a>
          </li><li>
            <a target="_blank" href="https://orcid.org/0000-0002-7844-3181" class="button button--sacnite button--round-l">
              <i class="fab fa-orcid" title="ORCiD link"></i>
            </a>
          </li>
          <li>
            
<a href="https://mbaharan.github.io" target="_blank" class="button button--sacnite button--round-l">
              <i class="fas fa-globe" title="mbaharan.github.io"></i>
            </a>
          </li>
        
          <li>
            
<a href="https://scholar.google.com/citations?user=LjWpX1AAAAAJ&hl=en" target="_blank" class="button button--sacnite button--round-l">
              <i class="fas fa-graduation-cap" title="Google Scholar"></i>
            </a>
          </li>
        
      </ul><p>
          Email: <a href="mailto:reza@baharani.info" target="_blank">reza@baharani.info</a>
        </p><p>
          Web: 
<a href="//mbaharan.github.io" target="_blank" class="">mbaharan.github.io</a>
        </p></div>
  </div>
</div>
<main class="page-content" aria-label="Content">
    <div class="wrapper"><div class="container intro-container">
  <h3>About Me</h3>
  <div class="row clearfix"><div class="col-xs-12 col-sm-4 col-md-3 no-print">
        <span class="profile-img" style="background-image: url(/images/profile.jpg)"></span>
      </div><div class="col-xs-12 col-sm-8 col-md-9 col-print-12">
      <p>Hi, my name is Reza Baharani, and I have a Ph.D. degree in computer engineering. My thesis was about hardware acceleration and implementation of deep separable convolutional neural networks for micro-controller and FPGA platforms with a focus on both spatial (visual) and temporal (time series) domains.</p>

<p><mark>Python</mark>, <mark>C</mark>, and <mark>C++</mark> are my most proficient software programming languages, and <mark>SystemVerilog</mark> and <mark>VHDL</mark> are my best hardware modeling languages. <mark>PyTorch</mark> is also my main framework for modeling DNNs.</p>

    </div>
  </div>
</div>

          <div class="container list-container">
            <h3>Education</h3>
            
  <div class="row clearfix layout layout-left">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>UNC, Charlotte</h4><p><b>Ph.D.</b></p><p>2017 - 2021</p><p class="no-print aditional-links">
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><p>When I was a student at UNC Charlotte, I learned almost all the key skills in the field of machine learning and specifically deep learning in both the spatial (visual) and temporal dimensions. Furthermore, I have developed my skills as a team member and learned how to manage a group of talented individuals to implement and accomplish our desired goals.</p>

    </div>
  </div>

  <div class="row clearfix layout layout-left">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>The University of Tehran</h4><p><b>Master</b></p><p>2009 - 2012</p><p class="no-print aditional-links">
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><p>I have pursued my dream of becoming a hardware engineer at the University of Tehran. It was during my education that I learned the fundamental skills and knowledge of computer architecture, hardware modeling, and hardware verification. Design space exploration of a hardware implementation of neuro-fuzzy models was my first project relating to the hardware acceleration of machine learning algorithms.</p>

    </div>
  </div>


          </div>
        
          <div class="container list-container">
            <h3>Projects</h3>
            
  <div class="row clearfix layout layout-top-middle">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>Agile Temporal Convolutional Network (ATCN)</h4>
<a href="https://arxiv.org/pdf/2011.05260.pdf" target="_blank" class="link">https://arxiv.org/pdf/2011.05260.pdf</a><p class="no-print aditional-links">
        
          
<a href="https://github.com/TeCSAR-UNCC/ATCN" target="_blank" class="">
            <i class="fab fa-github" title="github.com/TeCSAR-UNCC/ATCN"></i>
          </a>
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><p class="quote">Resource-Efficient Processing of Time Series on Edge
</p><p>One dimension of deep learning, which has recently emerged in Cyber-Physical Systems (CPS), is time series analysis and forecasting. Recurrent networks, especially two elaborated models, namely, LSTM and GRU, are synonymous with time series analysis due to its notable success in sequence modeling problems. However, these models suffer from two significant issues: 1) gradient instability and 2) fewer levels of parallelization. I am currently working on a novel extension of TCN  for light-weight real-time sequence processing on embedded and edge devices for CPS applications. I have methodologically applied the acquired techniques in computer vision to TCN to decrease computational complexity and the model size of TCN to make it applicable for edge devices.</p>

    </div>
  </div>

  <div class="row clearfix layout layout-top-middle">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>DeepDive</h4>
<a href="https://arxiv.org/pdf/2007.09490.pdf" target="_blank" class="link">https://arxiv.org/pdf/2007.09490.pdf</a><p class="no-print aditional-links">
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><p class="quote">An Integrative Algorithm/Architecture Co-Design for Deep Separable Convolutional Neural Networks
</p><p>I led a team of three master students to develop a fully vertical framework, named DeepDive, for agile implementation of state-of-the-art deep separable convolutions such as MobileNetV2 and EfficientNet families for the Xilinx Ultrascale Zynq MPSoC FPGA platforms.</p>

    </div>
  </div>

  <div class="row clearfix layout layout-top-middle">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>Tufan</h4><p class="no-print aditional-links">
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><p class="quote">Low-Power Throughput Architecture for Acceleration of EfficientNet on Cloud FPGAs
</p><p>Tunan is an extension of DeepDive-Backend designed to support low-power throughput-oriented EfficientNet inference on cloud FPGA platforms such as Alveo U50.</p>

    </div>
  </div>

  <div class="row clearfix layout layout-top-middle">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>DeepTrack</h4>
<a href="https://arxiv.org/pdf/2108.00505.pdf" target="_blank" class="link">https://arxiv.org/pdf/2108.00505.pdf</a><p class="no-print aditional-links">
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><p class="quote">Lightweight Deep Learning for Vehicle Trajectory Prediction in Highways
</p><p>For real-time vehicle trajectory prediction in highways, I developed DeepTrack as an agile algorithm with smaller model size and lower computational requirements. Contrary to previous methods, which used LSTMs, the vehicle dynamics were encoded with Agile Temporal Convolutional Networks (ATCNs) to provide more accurate time prediction with fewer computations.</p>

    </div>
  </div>

  <div class="row clearfix layout layout-top-middle">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>Deep RACE</h4>
<a href="https://arxiv.org/pdf/1908.01244.pdf" target="_blank" class="link">https://arxiv.org/pdf/1908.01244.pdf</a><p class="no-print aditional-links">
        
          
<a href="https://github.com/TeCSAR-UNCC/Deep_RACE" target="_blank" class="">
            <i class="fab fa-github" title="github.com/TeCSAR-UNCC/Deep_RACE"></i>
          </a>
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><p class="quote">Real-time deep learning at the edge for scalable reliability modeling of Si-MOSFET power electronics converters
</p><p>Deep Learning Reliability Awareness of Converters at the Edge (Deep RACE) is a novel approach that allows for real-time reliability modeling and prediction of MOSFETs power electronics converters. Deep RACE offers a holistic solution that comprises algorithm advances and full system integration (from the cloud down to the edge node) to create a near real-time reliability awareness. On the algorithm side, we proposed a deep learning algorithmic solution based on stacked LSTM for collective reliability training and inference across multiple MOSFET converters.</p>

    </div>
  </div>

  <div class="row clearfix layout layout-top-middle">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>REVAMP<sup>2</sup>T</h4>
<a href="https://arxiv.org/pdf/1911.09217.pdf" target="_blank" class="link">https://arxiv.org/pdf/1911.09217.pdf</a><p class="no-print aditional-links">
        
          
<a href="https://github.com/TeCSAR-UNCC/Edge-Video-Analytic" target="_blank" class="">
            <i class="fab fa-github" title="github.com/TeCSAR-UNCC/Edge-Video-Analytic"></i>
          </a>
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><p class="quote">Real-Time Edge Video Analytics for Multicamera Privacy-Aware Pedestrian Tracking
</p><p>As communities utilize technologies such as smart traffic cameras, the resulting data enables detection of suspicious activity and anomaly behavior, as well as crowd behavior analysis. My involvement in this project included Multi-Target Multi-Camera Tracking (MTMCT). Two subtasks can be identified in MTMCT: 1) target reidentification (reID) and 2) target trajectory. The MTMCT is a drastically difficult task due to having multiple cameras with no overlapping scenes and an unknown number of people seen in the cameras. Our team worked on an ensemble of deep neural networks, such as ResNet-50, MobileNet-V2, tinyYOLO, and OpenPose, to reID a target and process its trajectory.</p>

    </div>
  </div>

  <div class="row clearfix layout layout-top-middle">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>CDFG of X86 Instructions</h4><p class="no-print aditional-links">
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><p class="quote">Dependency graph extraction from X86 and ARM assembly codes
</p><p>I worked on implementing a front-end for a VLIW-like processor which would issue instructions based on their dependencies beyond the scope of basic blocks. Hence, I created a Python code to analyze the dependency graph of X86 and ARM instructions and identify independent instructions across various basic blocks to increase overall Instruction Per Cycle (IPC).</p>

    </div>
  </div>

  <div class="row clearfix layout layout-top-middle">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>FPGA Engineer Intern</h4><p class="no-print aditional-links">
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><p class="quote">Astranis Space Technologies Corp.
</p><p>I designed and verified a generic True Dual-Port Memory for Microsemi RTG4 FPGA in SystemVerilog.</p>

    </div>
  </div>

  <div class="row clearfix layout layout-top-middle">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>FPGA Engineer Intern</h4><p class="no-print aditional-links">
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><p class="quote">Astranis Space Technologies Corp.
</p><p>I developed a generic Bus Functional Modeling (BFM) of AXI Stream (AXIS) based on Object-Oriented Programming (OOP) and callback functions to model different flavors of AXIS in SystemVerilog.</p>

    </div>
  </div>


          </div>
        
          <div class="container list-container">
            <h3>Teaching and Academic Experiences</h3>
            
  <div class="row clearfix layout layout-left">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>UNC, Charlotte</h4><p>Aug 2017 - Aug 2021</p><p class="no-print aditional-links">
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><ul>
  <li>Developed a simulator for G-Share, one-level, two-level global, two-level local branch predictors in python.</li>
  <li>Developed a parameterized cache simulator in python.</li>
  <li>TA for Advanced Embedded System Design</li>
  <li>TA for Network Theory I</li>
</ul>

    </div>
  </div>

  <div class="row clearfix layout layout-left">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>Ferdowsi University of Mashhad</h4><p>Jan 2013 - March 2017</p><p class="no-print aditional-links">
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><ul>
  <li>Lecturer in digital system design for FPGA platforms</li>
  <li>Thermal management of SMT and non-SMT high-performance homogenous multi-core processors</li>
  <li>Cross-compiling Linux and developing customized drivers for NIOS II soft-core processor</li>
</ul>

    </div>
  </div>

  <div class="row clearfix layout layout-left">
    <div class="col-xs-12 col-sm-4 col-md-3 col-print-12 details">
      <h4>Higher Education of Bahar</h4><p>Sept 2014 - March 2015</p><p class="no-print aditional-links">
        
      </p>
    </div>
    <div class="col-xs-12 col-sm-8 col-md-9 col-print-12 content"><ul>
  <li>Lecturer in Computer Architecture</li>
  <li>Lecturer in Digital Logic Circuit Desing</li>
</ul>

    </div>
  </div>


          </div>
        
      </div>
  </main><div class="container footer-container">
  <p>
    Reza Baharani -
    <a href="mailto:mbaharan@uncc.edu" target="_blank">mbaharan@uncc.edu</a>&nbsp;- References on request</p>
</div>
    <script src="/assets/js/index.js"></script>
  
</body>

</html>
