{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603053377872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603053377873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 17:36:17 2020 " "Processing started: Sun Oct 18 17:36:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603053377873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053377873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_clock -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_clock -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053377873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603053378217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603053378217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_generico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_generico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop_generico-comportamento " "Found design unit 1: flip_flop_generico-comportamento" {  } { { "flip_flop_generico.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/flip_flop_generico.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384828 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_generico " "Found entity 1: flip_flop_generico" {  } { { "flip_flop_generico.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/flip_flop_generico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_generico_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_generico_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_generico_interface-interface " "Found design unit 1: divisor_generico_interface-interface" {  } { { "divisor_generico_interface.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/divisor_generico_interface.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384830 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_generico_interface " "Found entity 1: divisor_generico_interface" {  } { { "divisor_generico_interface.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/divisor_generico_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_generico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_generico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_generico-div_inteiro " "Found design unit 1: divisor_generico-div_inteiro" {  } { { "divisor_generico.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/divisor_generico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384831 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_generico " "Found entity 1: divisor_generico" {  } { { "divisor_generico.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/divisor_generico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_hex-comportamento " "Found design unit 1: interface_hex-comportamento" {  } { { "interface_hex.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_hex.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384832 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_hex " "Found entity 1: interface_hex" {  } { { "interface_hex.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_hex_7_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_hex_7_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversor_hex_7_segmentos.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/conversor_hex_7_segmentos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384833 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversor_hex_7_segmentos.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/conversor_hex_7_segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_buttons-comportamento " "Found design unit 1: interface_buttons-comportamento" {  } { { "interface_buttons.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_buttons.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384834 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_buttons " "Found entity 1: interface_buttons" {  } { { "interface_buttons.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_switches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_switches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_switches-comportamento " "Found design unit 1: interface_switches-comportamento" {  } { { "interface_switches.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_switches.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384835 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_switches " "Found entity 1: interface_switches" {  } { { "interface_switches.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_switches.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ram-rtl " "Found design unit 1: memoria_ram-rtl" {  } { { "memoria_ram.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/memoria_ram.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384836 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ram " "Found entity 1: memoria_ram" {  } { { "memoria_ram.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/memoria_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_enderecos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador_enderecos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador_enderecos-comportamento " "Found design unit 1: decodificador_enderecos-comportamento" {  } { { "decodificador_enderecos.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/decodificador_enderecos.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384838 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador_enderecos " "Found entity 1: decodificador_enderecos" {  } { { "decodificador_enderecos.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/decodificador_enderecos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ula.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/ula.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384840 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-comportamento " "Found design unit 1: banco_registradores-comportamento" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/banco_registradores.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384841 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/banco_registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_generico_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_generico_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_generico_2x1-comportamento " "Found design unit 1: mux_generico_2x1-comportamento" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384842 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_generico_2x1 " "Found entity 1: mux_generico_2x1" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_constante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma_constante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_constante-comportamento " "Found design unit 1: soma_constante-comportamento" {  } { { "soma_constante.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/soma_constante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384843 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_constante " "Found entity 1: soma_constante" {  } { { "soma_constante.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/soma_constante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_generico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_generico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_generico-comportamento " "Found design unit 1: registrador_generico-comportamento" {  } { { "registrador_generico.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/registrador_generico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384844 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_generico " "Found entity 1: registrador_generico" {  } { { "registrador_generico.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/registrador_generico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_rom-assincrona " "Found design unit 1: memoria_rom-assincrona" {  } { { "memoria_rom.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/memoria_rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384846 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_rom " "Found entity 1: memoria_rom" {  } { { "memoria_rom.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/memoria_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados-main " "Found design unit 1: fluxo_dados-main" {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384847 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-main " "Found design unit 1: main-main" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384848 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-main " "Found design unit 1: unidade_controle-main" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/unidade_controle.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384849 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/unidade_controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-main " "Found design unit 1: processador-main" {  } { { "processador.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/processador.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384851 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/edgeDetector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384852 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603053384852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053384852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603053384887 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR main.vhd(18) " "VHDL Signal Declaration warning at main.vhd(18): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603053384888 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "main.vhd" "processador" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384900 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saidaAcumulador processador.vhd(20) " "VHDL Signal Declaration warning at processador.vhd(20): used implicit default value for signal \"saidaAcumulador\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/processador.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603053384900 "|main|processador:processador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "programCounter processador.vhd(21) " "VHDL Signal Declaration warning at processador.vhd(21): used implicit default value for signal \"programCounter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/processador.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603053384900 "|main|processador:processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle processador:processador\|unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"processador:processador\|unidade_controle:UC\"" {  } { { "processador.vhd" "UC" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/processador.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados processador:processador\|fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"processador:processador\|fluxo_dados:FD\"" {  } { { "processador.vhd" "FD" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/processador.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384916 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saidaAcumulador fluxo_dados.vhd(24) " "VHDL Signal Declaration warning at fluxo_dados.vhd(24): used implicit default value for signal \"saidaAcumulador\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603053384916 "|main|processador:processador|fluxo_dados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_generico processador:processador\|fluxo_dados:FD\|registrador_generico:PC " "Elaborating entity \"registrador_generico\" for hierarchy \"processador:processador\|fluxo_dados:FD\|registrador_generico:PC\"" {  } { { "fluxo_dados.vhd" "PC" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_generico_2x1 processador:processador\|fluxo_dados:FD\|mux_generico_2x1:MuxProxPC " "Elaborating entity \"mux_generico_2x1\" for hierarchy \"processador:processador\|fluxo_dados:FD\|mux_generico_2x1:MuxProxPC\"" {  } { { "fluxo_dados.vhd" "MuxProxPC" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_constante processador:processador\|fluxo_dados:FD\|soma_constante:somaUm " "Elaborating entity \"soma_constante\" for hierarchy \"processador:processador\|fluxo_dados:FD\|soma_constante:somaUm\"" {  } { { "fluxo_dados.vhd" "somaUm" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_rom processador:processador\|fluxo_dados:FD\|memoria_rom:ROM " "Elaborating entity \"memoria_rom\" for hierarchy \"processador:processador\|fluxo_dados:FD\|memoria_rom:ROM\"" {  } { { "fluxo_dados.vhd" "ROM" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_generico_2x1 processador:processador\|fluxo_dados:FD\|mux_generico_2x1:mux_RAM_imediato " "Elaborating entity \"mux_generico_2x1\" for hierarchy \"processador:processador\|fluxo_dados:FD\|mux_generico_2x1:mux_RAM_imediato\"" {  } { { "fluxo_dados.vhd" "mux_RAM_imediato" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores processador:processador\|fluxo_dados:FD\|banco_registradores:banco_registradores " "Elaborating entity \"banco_registradores\" for hierarchy \"processador:processador\|fluxo_dados:FD\|banco_registradores:banco_registradores\"" {  } { { "fluxo_dados.vhd" "banco_registradores" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processador:processador\|fluxo_dados:FD\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"processador:processador\|fluxo_dados:FD\|ULA:ula\"" {  } { { "fluxo_dados.vhd" "ula" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_generico processador:processador\|fluxo_dados:FD\|flip_flop_generico:flip_flop_flag_zero " "Elaborating entity \"flip_flop_generico\" for hierarchy \"processador:processador\|fluxo_dados:FD\|flip_flop_generico:flip_flop_flag_zero\"" {  } { { "fluxo_dados.vhd" "flip_flop_flag_zero" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_enderecos processador:processador\|fluxo_dados:FD\|decodificador_enderecos:decodificador_enderecos " "Elaborating entity \"decodificador_enderecos\" for hierarchy \"processador:processador\|fluxo_dados:FD\|decodificador_enderecos:decodificador_enderecos\"" {  } { { "fluxo_dados.vhd" "decodificador_enderecos" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ram processador:processador\|fluxo_dados:FD\|memoria_ram:RAM " "Elaborating entity \"memoria_ram\" for hierarchy \"processador:processador\|fluxo_dados:FD\|memoria_ram:RAM\"" {  } { { "fluxo_dados.vhd" "RAM" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_switches processador:processador\|fluxo_dados:FD\|interface_switches:interface_switches " "Elaborating entity \"interface_switches\" for hierarchy \"processador:processador\|fluxo_dados:FD\|interface_switches:interface_switches\"" {  } { { "fluxo_dados.vhd" "interface_switches" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_buttons processador:processador\|fluxo_dados:FD\|interface_buttons:interface_buttons " "Elaborating entity \"interface_buttons\" for hierarchy \"processador:processador\|fluxo_dados:FD\|interface_buttons:interface_buttons\"" {  } { { "fluxo_dados.vhd" "interface_buttons" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hex processador:processador\|fluxo_dados:FD\|interface_hex:interface_hex " "Elaborating entity \"interface_hex\" for hierarchy \"processador:processador\|fluxo_dados:FD\|interface_hex:interface_hex\"" {  } { { "fluxo_dados.vhd" "interface_hex" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg processador:processador\|fluxo_dados:FD\|interface_hex:interface_hex\|conversorHex7Seg:conversorHex0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"processador:processador\|fluxo_dados:FD\|interface_hex:interface_hex\|conversorHex7Seg:conversorHex0\"" {  } { { "interface_hex.vhd" "conversorHex0" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_hex.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_generico processador:processador\|fluxo_dados:FD\|interface_hex:interface_hex\|registrador_generico:registrador_hex0 " "Elaborating entity \"registrador_generico\" for hierarchy \"processador:processador\|fluxo_dados:FD\|interface_hex:interface_hex\|registrador_generico:registrador_hex0\"" {  } { { "interface_hex.vhd" "registrador_hex0" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/interface_hex.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_generico_interface processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador " "Elaborating entity \"divisor_generico_interface\" for hierarchy \"processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\"" {  } { { "fluxo_dados.vhd" "temporizador" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/fluxo_dados.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_generico processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo " "Elaborating entity \"divisor_generico\" for hierarchy \"processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\"" {  } { { "divisor_generico_interface.vhd" "baseTempo" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/divisor_generico_interface.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053384966 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processador:processador\|fluxo_dados:FD\|memoria_ram:RAM\|ram " "RAM logic \"processador:processador\|fluxo_dados:FD\|memoria_ram:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoria_ram.vhd" "ram" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/memoria_ram.vhd" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603053385233 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processador:processador\|fluxo_dados:FD\|banco_registradores:banco_registradores\|registrador " "RAM logic \"processador:processador\|fluxo_dados:FD\|banco_registradores:banco_registradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "banco_registradores.vhd" "registrador" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/banco_registradores.vhd" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603053385233 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603053385233 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[7\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[7\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603053385242 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[6\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[6\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603053385242 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[5\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[5\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603053385242 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[4\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[4\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603053385242 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[3\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[3\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603053385242 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[2\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[2\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603053385242 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[1\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[1\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603053385242 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[0\]\" " "Converted tri-state node \"processador:processador\|fluxo_dados:FD\|barramentoEntradaDados\[0\]\" into a selector" {  } { { "mux_generico_2x1.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/mux_generico_2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603053385242 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603053385242 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603053386322 "|main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603053386322 "|main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603053386322 "|main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603053386322 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603053386322 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603053386322 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603053386322 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603053386322 "|main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603053386322 "|main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603053386322 "|main|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603053386322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603053386406 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603053387116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603053387116 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603053387224 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603053387224 "|main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "main.vhd" "" { Text "C:/Users/pedro/Desktop/clock_project/vhdl/main.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603053387224 "|main|FPGA_RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603053387224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1194 " "Implemented 1194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603053387226 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603053387226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1126 " "Implemented 1126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603053387226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603053387226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603053387256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 17:36:27 2020 " "Processing ended: Sun Oct 18 17:36:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603053387256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603053387256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603053387256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603053387256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1603053388322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603053388323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 17:36:28 2020 " "Processing started: Sun Oct 18 17:36:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603053388323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1603053388323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto_clock -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto_clock -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1603053388323 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1603053388403 ""}
{ "Info" "0" "" "Project  = projeto_clock" {  } {  } 0 0 "Project  = projeto_clock" 0 0 "Fitter" 0 0 1603053388404 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1603053388404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603053388525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603053388525 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603053388535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603053388564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603053388564 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603053388790 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603053388812 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603053388916 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1603053392794 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 653 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 653 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1603053392915 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1603053392915 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603053392915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603053392923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603053392925 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603053392929 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603053392932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603053392932 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603053392934 ""}
{ "Info" "ISTA_SDC_FOUND" "projeto_clock.sdc " "Reading SDC File: 'projeto_clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603053393523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1603053393526 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick " "Node: processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|flip_flop_generico:registraUmSegundo\|DOUT processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick " "Register processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|flip_flop_generico:registraUmSegundo\|DOUT is being clocked by processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603053393531 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1603053393531 "|main|processador:processador|fluxo_dados:FD|divisor_generico_interface:temporizador|divisor_generico:baseTempo|tick"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1603053393541 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1603053393542 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603053393542 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603053393542 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603053393542 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1603053393542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603053393596 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1603053393598 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603053393598 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603053393660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603053395297 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1603053395611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:26 " "Fitter placement preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603053421407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603053442230 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603053442666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603053442666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603053443736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/pedro/Desktop/clock_project/vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603053445744 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603053445744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1603053446038 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1603053446038 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603053446038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603053446041 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603053448410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603053448427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603053448945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603053448946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603053449475 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603053453237 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pedro/Desktop/clock_project/vhdl/output_files/main.fit.smsg " "Generated suppressed messages file C:/Users/pedro/Desktop/clock_project/vhdl/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603053453523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6698 " "Peak virtual memory: 6698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603053454164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 17:37:34 2020 " "Processing ended: Sun Oct 18 17:37:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603053454164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603053454164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:23 " "Total CPU time (on all processors): 00:04:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603053454164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603053454164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1603053455129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603053455129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 17:37:35 2020 " "Processing started: Sun Oct 18 17:37:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603053455129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1603053455129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto_clock -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto_clock -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1603053455130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1603053455786 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1603053458049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603053458279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 17:37:38 2020 " "Processing ended: Sun Oct 18 17:37:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603053458279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603053458279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603053458279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1603053458279 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1603053458893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1603053459343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603053459343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 17:37:39 2020 " "Processing started: Sun Oct 18 17:37:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603053459343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1603053459343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto_clock -c main " "Command: quartus_sta projeto_clock -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1603053459343 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1603053459431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1603053459954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1603053459954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053459983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053459983 ""}
{ "Info" "ISTA_SDC_FOUND" "projeto_clock.sdc " "Reading SDC File: 'projeto_clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1603053460317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1603053460321 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick " "Node: processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|flip_flop_generico:registraUmSegundo\|DOUT processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick " "Register processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|flip_flop_generico:registraUmSegundo\|DOUT is being clocked by processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603053460336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603053460336 "|main|processador:processador|fluxo_dados:FD|divisor_generico_interface:temporizador|divisor_generico:baseTempo|tick"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603053460340 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1603053460341 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603053460351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.320 " "Worst-case setup slack is 6.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053460394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053460394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.320               0.000 CLOCK_50  " "    6.320               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053460394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053460394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053460404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053460404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 CLOCK_50  " "    0.448               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053460404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053460404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603053460411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603053460416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.994 " "Worst-case minimum pulse width slack is 8.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053460423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053460423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.994               0.000 CLOCK_50  " "    8.994               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053460423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053460423 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603053460433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603053460464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603053461352 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick " "Node: processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|flip_flop_generico:registraUmSegundo\|DOUT processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick " "Register processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|flip_flop_generico:registraUmSegundo\|DOUT is being clocked by processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603053461435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603053461435 "|main|processador:processador|fluxo_dados:FD|divisor_generico_interface:temporizador|divisor_generico:baseTempo|tick"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603053461436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.638 " "Worst-case setup slack is 6.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053461461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053461461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.638               0.000 CLOCK_50  " "    6.638               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053461461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053461461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053461471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053461471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 CLOCK_50  " "    0.452               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053461471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053461471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603053461478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603053461483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.976 " "Worst-case minimum pulse width slack is 8.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053461510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053461510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.976               0.000 CLOCK_50  " "    8.976               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053461510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053461510 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603053461517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603053461672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603053462499 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick " "Node: processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|flip_flop_generico:registraUmSegundo\|DOUT processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick " "Register processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|flip_flop_generico:registraUmSegundo\|DOUT is being clocked by processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603053462578 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603053462578 "|main|processador:processador|fluxo_dados:FD|divisor_generico_interface:temporizador|divisor_generico:baseTempo|tick"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603053462579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.788 " "Worst-case setup slack is 10.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.788               0.000 CLOCK_50  " "   10.788               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053462588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.205 " "Worst-case hold slack is 0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 CLOCK_50  " "    0.205               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053462596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603053462601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603053462606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.899 " "Worst-case minimum pulse width slack is 8.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.899               0.000 CLOCK_50  " "    8.899               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053462611 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603053462618 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick " "Node: processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|flip_flop_generico:registraUmSegundo\|DOUT processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick " "Register processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|flip_flop_generico:registraUmSegundo\|DOUT is being clocked by processador:processador\|fluxo_dados:FD\|divisor_generico_interface:temporizador\|divisor_generico:baseTempo\|tick" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603053462783 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603053462783 "|main|processador:processador|fluxo_dados:FD|divisor_generico_interface:temporizador|divisor_generico:baseTempo|tick"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603053462785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.310 " "Worst-case setup slack is 11.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.310               0.000 CLOCK_50  " "   11.310               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053462794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 CLOCK_50  " "    0.194               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053462802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603053462807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1603053462812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.863 " "Worst-case minimum pulse width slack is 8.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.863               0.000 CLOCK_50  " "    8.863               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603053462817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603053462817 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603053464364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603053464364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5145 " "Peak virtual memory: 5145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603053464448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 17:37:44 2020 " "Processing ended: Sun Oct 18 17:37:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603053464448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603053464448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603053464448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603053464448 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1603053465384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603053465384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 17:37:45 2020 " "Processing started: Sun Oct 18 17:37:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603053465384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1603053465384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto_clock -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto_clock -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1603053465384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1603053466123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo C:/Users/pedro/Desktop/clock_project/vhdl/simulation/modelsim/ simulation " "Generated file main.vo in folder \"C:/Users/pedro/Desktop/clock_project/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1603053466471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603053466526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 17:37:46 2020 " "Processing ended: Sun Oct 18 17:37:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603053466526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603053466526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603053466526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1603053466526 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1603053467129 ""}
