{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759183575293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759183575293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 19:06:15 2025 " "Processing started: Mon Sep 29 19:06:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759183575293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759183575293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reaction_time -c reaction_time " "Command: quartus_map --read_settings_files=on --write_settings_files=off reaction_time -c reaction_time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759183575293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759183575435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759183575435 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" reaction_time.vhd(129) " "VHDL syntax error at reaction_time.vhd(129) near text \"when\";  expecting \";\"" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759183579728 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \":=\", or \"<=\" reaction_time.vhd(130) " "VHDL syntax error at reaction_time.vhd(130) near text \"when\";  expecting \":=\", or \"<=\"" {  } { { "reaction_time.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_time.vhd" 130 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759183579728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_time.vhd 0 0 " "Found 0 design units, including 0 entities, in source file reaction_time.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759183579728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_debouncer-Behavioral " "Found design unit 1: button_debouncer-Behavioral" {  } { { "button_debouncer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/button_debouncer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759183579729 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/button_debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759183579729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759183579729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_delay-Behavioral " "Found design unit 1: random_delay-Behavioral" {  } { { "random_delay.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/random_delay.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759183579730 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_delay " "Found entity 1: random_delay" {  } { { "random_delay.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/random_delay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759183579730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759183579730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reaction_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reaction_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reaction_timer-Behavioral " "Found design unit 1: reaction_timer-Behavioral" {  } { { "reaction_timer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759183579730 ""} { "Info" "ISGN_ENTITY_NAME" "1 reaction_timer " "Found entity 1: reaction_timer" {  } { { "reaction_timer.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/reaction_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759183579730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759183579730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_driver-Behavioral " "Found design unit 1: seven_segment_driver-Behavioral" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759183579730 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_driver " "Found entity 1: seven_segment_driver" {  } { { "seven_segment_driver.vhd" "" { Text "/home/alexandre/intelFPGA_lite/20.1/reactionTime/seven_segment_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759183579730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759183579730 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759183579775 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 29 19:06:19 2025 " "Processing ended: Mon Sep 29 19:06:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759183579775 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759183579775 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759183579775 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759183579775 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759183579854 ""}
