{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  1 20:36:44 2011 " "Info: Processing started: Tue Feb  1 20:36:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_ref -c vga_ref --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_ref -c vga_ref --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/3rdparty/altera/quartus101/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 register vga_ref_2C35:inst\|cpu:the_cpu\|M_rot_step1\[25\] register vga_ref_2C35:inst\|cpu:the_cpu\|Mn_rot_step2\[1\] 7.023 ns " "Info: Slack time is 7.023 ns for clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" between source register \"vga_ref_2C35:inst\|cpu:the_cpu\|M_rot_step1\[25\]\" and destination register \"vga_ref_2C35:inst\|cpu:the_cpu\|Mn_rot_step2\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "167.95 MHz 5.954 ns " "Info: Fmax is 167.95 MHz (period= 5.954 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.790 ns + Largest register register " "Info: + Largest register to register requirement is 9.790 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.642 ns " "Info: + Latch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns 7.642 ns inverted 50 " "Info: Clock period of Destination clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with inverted offset of 7.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns + Largest " "Info: + Largest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.656 ns + Shortest register " "Info: + Shortest clock path from clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3699 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3699; COMB Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns vga_ref_2C35:inst\|cpu:the_cpu\|Mn_rot_step2\[1\] 3 REG LCFF_X48_Y17_N5 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X48_Y17_N5; Fanout = 2; REG Node = 'vga_ref_2C35:inst\|cpu:the_cpu\|Mn_rot_step2\[1\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.565 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] } "NODE_NAME" } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.656 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.656 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 source 2.652 ns - Longest register " "Info: - Longest clock path from clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3699 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3699; COMB Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.652 ns vga_ref_2C35:inst\|cpu:the_cpu\|M_rot_step1\[25\] 3 REG LCFF_X44_Y16_N13 2 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X44_Y16_N13; Fanout = 2; REG Node = 'vga_ref_2C35:inst\|cpu:the_cpu\|M_rot_step1\[25\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.561 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] } "NODE_NAME" } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7768 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.25 % ) " "Info: Total cell delay = 0.537 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 79.75 % ) " "Info: Total interconnect delay = 2.115 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.652 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.652 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.656 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.656 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.652 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.652 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7768 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7788 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.656 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.656 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.652 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.652 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.767 ns - Longest register register " "Info: - Longest register to register delay is 2.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|cpu:the_cpu\|M_rot_step1\[25\] 1 REG LCFF_X44_Y16_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y16_N13; Fanout = 2; REG Node = 'vga_ref_2C35:inst\|cpu:the_cpu\|M_rot_step1\[25\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] } "NODE_NAME" } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7768 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.438 ns) 1.955 ns vga_ref_2C35:inst\|cpu:the_cpu\|Mn_rot_step2\[25\]~5 2 COMB LCCOMB_X48_Y17_N10 2 " "Info: 2: + IC(1.517 ns) + CELL(0.438 ns) = 1.955 ns; Loc. = LCCOMB_X48_Y17_N10; Fanout = 2; COMB Node = 'vga_ref_2C35:inst\|cpu:the_cpu\|Mn_rot_step2\[25\]~5'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.955 ns" { vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[25]~5 } "NODE_NAME" } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.366 ns) 2.767 ns vga_ref_2C35:inst\|cpu:the_cpu\|Mn_rot_step2\[1\] 3 REG LCFF_X48_Y17_N5 2 " "Info: 3: + IC(0.446 ns) + CELL(0.366 ns) = 2.767 ns; Loc. = LCFF_X48_Y17_N5; Fanout = 2; REG Node = 'vga_ref_2C35:inst\|cpu:the_cpu\|Mn_rot_step2\[1\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.812 ns" { vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[25]~5 vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] } "NODE_NAME" } } { "cpu.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu.v" 7788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 29.06 % ) " "Info: Total cell delay = 0.804 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.963 ns ( 70.94 % ) " "Info: Total interconnect delay = 1.963 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.767 ns" { vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[25]~5 vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.767 ns" { vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] {} vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[25]~5 {} vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] {} } { 0.000ns 1.517ns 0.446ns } { 0.000ns 0.438ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.656 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.656 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.652 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.652 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.767 ns" { vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[25]~5 vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.767 ns" { vga_ref_2C35:inst|cpu:the_cpu|M_rot_step1[25] {} vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[25]~5 {} vga_ref_2C35:inst|cpu:the_cpu|Mn_rot_step2[1] {} } { 0.000ns 1.517ns 0.446ns } { 0.000ns 0.438ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_slave_FSM:slave_FSM\|slave_write_request register vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 1.14 ns " "Info: Slack time is 1.14 ns for clock \"CLOCK_50\" between source register \"vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_slave_FSM:slave_FSM\|slave_write_request\" and destination register \"vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.179 ns + Largest register register " "Info: + Largest register to register requirement is 2.179 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.358 ns + " "Info: + Setup relationship between source and destination is 2.358 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 17.642 ns " "Info: - Launch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.035 ns + Largest " "Info: + Largest clock skew is 0.035 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.693 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 328 224 392 344 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 17 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 328 224 392 344 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 3 REG LCFF_X24_Y19_N3 1 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y19_N3; Fanout = 1; REG Node = 'vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.576 ns" { CLOCK_50~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "altera_std_synchronizer.v" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 CLOCK_50~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.693 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 source 2.658 ns - Longest register " "Info: - Longest clock path from clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3699 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3699; COMB Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_slave_FSM:slave_FSM\|slave_write_request 3 REG LCFF_X24_Y22_N29 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X24_Y22_N29; Fanout = 2; REG Node = 'vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.567 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.658 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.658 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 CLOCK_50~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.693 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.658 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.658 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "altera_std_synchronizer.v" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 CLOCK_50~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.693 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.658 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.658 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.039 ns - Longest register register " "Info: - Longest register to register delay is 1.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_slave_FSM:slave_FSM\|slave_write_request 1 REG LCFF_X24_Y22_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y22_N29; Fanout = 2; REG Node = 'vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.149 ns) 0.955 ns vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1~feeder 2 COMB LCCOMB_X24_Y19_N2 1 " "Info: 2: + IC(0.806 ns) + CELL(0.149 ns) = 0.955 ns; Loc. = LCCOMB_X24_Y19_N2; Fanout = 1; COMB Node = 'vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1~feeder'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.955 ns" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder } "NODE_NAME" } } { "altera_std_synchronizer.v" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.039 ns vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 3 REG LCFF_X24_Y19_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.039 ns; Loc. = LCFF_X24_Y19_N3; Fanout = 1; REG Node = 'vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "altera_std_synchronizer.v" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 22.43 % ) " "Info: Total cell delay = 0.233 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.806 ns ( 77.57 % ) " "Info: Total interconnect delay = 0.806 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.039 ns" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "1.039 ns" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.806ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 CLOCK_50~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.693 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.658 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.658 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.039 ns" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "1.039 ns" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_slave_FSM:slave_FSM|slave_write_request {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.806ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr\[0\] register sld_hub:auto_hub\|tdo 108.79 MHz 9.192 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 108.79 MHz between source register \"vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 9.192 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.408 ns + Longest register register " "Info: + Longest register to register delay is 4.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr\[0\] 1 REG LCFF_X34_Y24_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y24_N1; Fanout = 3; REG Node = 'vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr\[0\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] } "NODE_NAME" } } { "cpu_jtag_debug_module_tck.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(0.437 ns) 2.370 ns sld_hub:auto_hub\|tdo~1 2 COMB LCCOMB_X14_Y24_N20 1 " "Info: 2: + IC(1.933 ns) + CELL(0.437 ns) = 2.370 ns; Loc. = LCCOMB_X14_Y24_N20; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.370 ns" { vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 3.068 ns sld_hub:auto_hub\|tdo~2 3 COMB LCCOMB_X14_Y24_N26 1 " "Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 3.068 ns; Loc. = LCCOMB_X14_Y24_N26; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 3.749 ns sld_hub:auto_hub\|tdo~3 4 COMB LCCOMB_X14_Y24_N8 1 " "Info: 4: + IC(0.261 ns) + CELL(0.420 ns) = 3.749 ns; Loc. = LCCOMB_X14_Y24_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.681 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.150 ns) 4.324 ns sld_hub:auto_hub\|tdo~4 5 COMB LCCOMB_X15_Y24_N20 1 " "Info: 5: + IC(0.425 ns) + CELL(0.150 ns) = 4.324 ns; Loc. = LCCOMB_X15_Y24_N20; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.575 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.408 ns sld_hub:auto_hub\|tdo 6 REG LCFF_X15_Y24_N21 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.408 ns; Loc. = LCFF_X15_Y24_N21; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 34.69 % ) " "Info: Total cell delay = 1.529 ns ( 34.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.879 ns ( 65.31 % ) " "Info: Total interconnect delay = 2.879 ns ( 65.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "4.408 ns" { vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "4.408 ns" { vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.933ns 0.260ns 0.261ns 0.425ns 0.000ns } { 0.000ns 0.437ns 0.438ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.026 ns - Smallest " "Info: - Smallest clock skew is 0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.438 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 4.438 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X15_Y24_N21 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = LCFF_X15_Y24_N21; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.564 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.901 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.412 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 4.412 ns vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr\[0\] 3 REG LCFF_X34_Y24_N1 3 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 4.412 ns; Loc. = LCFF_X34_Y24_N1; Fanout = 3; REG Node = 'vga_ref_2C35:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr\[0\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.538 ns" { altera_internal_jtag~TCKUTAPclkctrl vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] } "NODE_NAME" } } { "cpu_jtag_debug_module_tck.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.17 % ) " "Info: Total cell delay = 0.537 ns ( 12.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.875 ns ( 87.83 % ) " "Info: Total interconnect delay = 3.875 ns ( 87.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "4.412 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "4.412 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] {} } { 0.000ns 2.874ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "4.412 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "4.412 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] {} } { 0.000ns 2.874ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/cpu_jtag_debug_module_tck.v" 98 -1 0 } } { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "4.408 ns" { vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "4.408 ns" { vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.933ns 0.260ns 0.261ns 0.425ns 0.000ns } { 0.000ns 0.437ns 0.438ns 0.420ns 0.150ns 0.084ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "4.412 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "4.412 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} vga_ref_2C35:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] {} } { 0.000ns 2.874ns 1.001ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 register vga_ref_2C35:inst\|sdram:the_sdram\|i_cmd\[3\] register vga_ref_2C35:inst\|sdram:the_sdram\|i_cmd\[3\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" between source register \"vga_ref_2C35:inst\|sdram:the_sdram\|i_cmd\[3\]\" and destination register \"vga_ref_2C35:inst\|sdram:the_sdram\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|sdram:the_sdram\|i_cmd\[3\] 1 REG LCFF_X17_Y17_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N1; Fanout = 2; REG Node = 'vga_ref_2C35:inst\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_ref_2C35:inst\|sdram:the_sdram\|Selector0~0 2 COMB LCCOMB_X17_Y17_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X17_Y17_N0; Fanout = 1; COMB Node = 'vga_ref_2C35:inst\|sdram:the_sdram\|Selector0~0'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] vga_ref_2C35:inst|sdram:the_sdram|Selector0~0 } "NODE_NAME" } } { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_ref_2C35:inst\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X17_Y17_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X17_Y17_N1; Fanout = 2; REG Node = 'vga_ref_2C35:inst\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_ref_2C35:inst|sdram:the_sdram|Selector0~0 vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] vga_ref_2C35:inst|sdram:the_sdram|Selector0~0 vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] {} vga_ref_2C35:inst|sdram:the_sdram|Selector0~0 {} vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.653 ns + Longest register " "Info: + Longest clock path from clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3699 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3699; COMB Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.653 ns vga_ref_2C35:inst\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X17_Y17_N1 2 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X17_Y17_N1; Fanout = 2; REG Node = 'vga_ref_2C35:inst\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.562 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.24 % ) " "Info: Total cell delay = 0.537 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 79.76 % ) " "Info: Total interconnect delay = 2.116 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 source 2.653 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3699 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3699; COMB Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.653 ns vga_ref_2C35:inst\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X17_Y17_N1 2 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X17_Y17_N1; Fanout = 2; REG Node = 'vga_ref_2C35:inst\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.562 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.24 % ) " "Info: Total cell delay = 0.537 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 79.76 % ) " "Info: Total interconnect delay = 2.116 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 351 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sdram.v" 351 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] vga_ref_2C35:inst|sdram:the_sdram|Selector0~0 vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] {} vga_ref_2C35:inst|sdram:the_sdram|Selector0~0 {} vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.653 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 1.091ns 1.025ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_state.001 register vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_state.001 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_state.001\" and destination register \"vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_state.001\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_state.001 1 REG LCFF_X24_Y19_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y19_N15; Fanout = 3; REG Node = 'vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_state.001'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|Selector0~1 2 COMB LCCOMB_X24_Y19_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X24_Y19_N14; Fanout = 1; COMB Node = 'vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|Selector0~1'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|Selector0~1 } "NODE_NAME" } } { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_state.001 3 REG LCFF_X24_Y19_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X24_Y19_N15; Fanout = 3; REG Node = 'vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_state.001'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|Selector0~1 vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|Selector0~1 vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|Selector0~1 {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.693 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 328 224 392 344 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 17 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 328 224 392 344 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_state.001 3 REG LCFF_X24_Y19_N15 3 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y19_N15; Fanout = 3; REG Node = 'vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_state.001'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.576 ns" { CLOCK_50~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 CLOCK_50~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.693 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.693 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 328 224 392 344 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 17 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 328 224 392 344 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_state.001 3 REG LCFF_X24_Y19_N15 3 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y19_N15; Fanout = 3; REG Node = 'vga_ref_2C35:inst\|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0\|vga_ref_2C35_clock_0_master_FSM:master_FSM\|master_state.001'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.576 ns" { CLOCK_50~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 CLOCK_50~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.693 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 CLOCK_50~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.693 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.693 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 227 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_ref_2C35_clock_0.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref_2C35_clock_0.v" 227 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 CLOCK_50~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.693 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.693 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|Selector0~1 vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|Selector0~1 {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK_50 CLOCK_50~clkctrl vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.693 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.693 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vga_ref_2C35:inst|vga_ref_2C35_clock_0:the_vga_ref_2C35_clock_0|vga_ref_2C35_clock_0_master_FSM:master_FSM|master_state.001 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga_ref_2C35:inst\|sram:the_sram\|readdata\[11\] SRAM_DQ\[11\] CLOCK_50 6.465 ns register " "Info: tsu for register \"vga_ref_2C35:inst\|sram:the_sram\|readdata\[11\]\" (data pin = \"SRAM_DQ\[11\]\", clock pin = \"CLOCK_50\") is 6.465 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.776 ns + Longest pin register " "Info: + Longest pin to register delay is 6.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_DQ\[11\] 1 PIN PIN_L6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L6; Fanout = 1; PIN Node = 'SRAM_DQ\[11\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 584 1144 1326 600 "SRAM_DQ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SRAM_DQ~4 2 COMB IOC_X0_Y24_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X0_Y24_N1; Fanout = 1; COMB Node = 'SRAM_DQ~4'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "0.832 ns" { SRAM_DQ[11] SRAM_DQ~4 } "NODE_NAME" } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 584 1144 1326 600 "SRAM_DQ\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.578 ns) + CELL(0.366 ns) 6.776 ns vga_ref_2C35:inst\|sram:the_sram\|readdata\[11\] 3 REG LCFF_X23_Y26_N9 2 " "Info: 3: + IC(5.578 ns) + CELL(0.366 ns) = 6.776 ns; Loc. = LCFF_X23_Y26_N9; Fanout = 2; REG Node = 'vga_ref_2C35:inst\|sram:the_sram\|readdata\[11\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "5.944 ns" { SRAM_DQ~4 vga_ref_2C35:inst|sram:the_sram|readdata[11] } "NODE_NAME" } } { "sram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sram.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 17.68 % ) " "Info: Total cell delay = 1.198 ns ( 17.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.578 ns ( 82.32 % ) " "Info: Total interconnect delay = 5.578 ns ( 82.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "6.776 ns" { SRAM_DQ[11] SRAM_DQ~4 vga_ref_2C35:inst|sram:the_sram|readdata[11] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "6.776 ns" { SRAM_DQ[11] {} SRAM_DQ~4 {} vga_ref_2C35:inst|sram:the_sram|readdata[11] {} } { 0.000ns 0.000ns 5.578ns } { 0.000ns 0.832ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sram.v" 131 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" is -2.358 ns" {  } { { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 328 224 392 344 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.633 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3699 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3699; COMB Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.633 ns vga_ref_2C35:inst\|sram:the_sram\|readdata\[11\] 3 REG LCFF_X23_Y26_N9 2 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X23_Y26_N9; Fanout = 2; REG Node = 'vga_ref_2C35:inst\|sram:the_sram\|readdata\[11\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.542 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sram:the_sram|readdata[11] } "NODE_NAME" } } { "sram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sram.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.096 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.096 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.633 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sram:the_sram|readdata[11] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.633 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|sram:the_sram|readdata[11] {} } { 0.000ns 1.091ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "6.776 ns" { SRAM_DQ[11] SRAM_DQ~4 vga_ref_2C35:inst|sram:the_sram|readdata[11] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "6.776 ns" { SRAM_DQ[11] {} SRAM_DQ~4 {} vga_ref_2C35:inst|sram:the_sram|readdata[11] {} } { 0.000ns 0.000ns 5.578ns } { 0.000ns 0.832ns 0.366ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.633 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sram:the_sram|readdata[11] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.633 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|sram:the_sram|readdata[11] {} } { 0.000ns 1.091ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 SRAM_ADDR\[12\] vga_ref_2C35:inst\|sram:the_sram\|SRAM_ADDR\[12\] 5.776 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"SRAM_ADDR\[12\]\" through register \"vga_ref_2C35:inst\|sram:the_sram\|SRAM_ADDR\[12\]\" is 5.776 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" is -2.358 ns" {  } { { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 328 224 392 344 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 source 2.640 ns + Longest register " "Info: + Longest clock path from clock \"vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3699 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3699; COMB Node = 'vga_ref_2C35:inst\|clocks:the_clocks\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.640 ns vga_ref_2C35:inst\|sram:the_sram\|SRAM_ADDR\[12\] 3 REG LCFF_X30_Y26_N9 1 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X30_Y26_N9; Fanout = 1; REG Node = 'vga_ref_2C35:inst\|sram:the_sram\|SRAM_ADDR\[12\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.549 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sram:the_sram|SRAM_ADDR[12] } "NODE_NAME" } } { "sram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sram.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.640 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sram:the_sram|SRAM_ADDR[12] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.640 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|sram:the_sram|SRAM_ADDR[12] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sram.v" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.244 ns + Longest register pin " "Info: + Longest register to pin delay is 5.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_ref_2C35:inst\|sram:the_sram\|SRAM_ADDR\[12\] 1 REG LCFF_X30_Y26_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y26_N9; Fanout = 1; REG Node = 'vga_ref_2C35:inst\|sram:the_sram\|SRAM_ADDR\[12\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_ref_2C35:inst|sram:the_sram|SRAM_ADDR[12] } "NODE_NAME" } } { "sram.v" "" { Text "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/sram.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.542 ns) + CELL(2.702 ns) 5.244 ns SRAM_ADDR\[12\] 2 PIN PIN_H19 0 " "Info: 2: + IC(2.542 ns) + CELL(2.702 ns) = 5.244 ns; Loc. = PIN_H19; Fanout = 0; PIN Node = 'SRAM_ADDR\[12\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "5.244 ns" { vga_ref_2C35:inst|sram:the_sram|SRAM_ADDR[12] SRAM_ADDR[12] } "NODE_NAME" } } { "../vga_ref.bdf" "" { Schematic "/acct/s1/jinz/CSCE313/niosii_vga_ref_des/CycloneII_2C35/vga_ref.bdf" { { 552 1144 1341 568 "SRAM_ADDR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.702 ns ( 51.53 % ) " "Info: Total cell delay = 2.702 ns ( 51.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.542 ns ( 48.47 % ) " "Info: Total interconnect delay = 2.542 ns ( 48.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "5.244 ns" { vga_ref_2C35:inst|sram:the_sram|SRAM_ADDR[12] SRAM_ADDR[12] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "5.244 ns" { vga_ref_2C35:inst|sram:the_sram|SRAM_ADDR[12] {} SRAM_ADDR[12] {} } { 0.000ns 2.542ns } { 0.000ns 2.702ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.640 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl vga_ref_2C35:inst|sram:the_sram|SRAM_ADDR[12] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.640 ns" { vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0 {} vga_ref_2C35:inst|clocks:the_clocks|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} vga_ref_2C35:inst|sram:the_sram|SRAM_ADDR[12] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "5.244 ns" { vga_ref_2C35:inst|sram:the_sram|SRAM_ADDR[12] SRAM_ADDR[12] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "5.244 ns" { vga_ref_2C35:inst|sram:the_sram|SRAM_ADDR[12] {} SRAM_ADDR[12] {} } { 0.000ns 2.542ns } { 0.000ns 2.702ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.836 ns register " "Info: th for register \"sld_hub:auto_hub\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.836 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.440 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.440 ns sld_hub:auto_hub\|jtag_ir_reg\[9\] 3 REG LCFF_X10_Y23_N1 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 4.440 ns; Loc. = LCFF_X10_Y23_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.903 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.903 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "4.440 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "4.440 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 2.874ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.870 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.366 ns) 1.870 ns sld_hub:auto_hub\|jtag_ir_reg\[9\] 2 REG LCFF_X10_Y23_N1 2 " "Info: 2: + IC(1.504 ns) + CELL(0.366 ns) = 1.870 ns; Loc. = LCFF_X10_Y23_N1; Fanout = 2; REG Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]'" {  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.870 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/usr/local/3rdparty/altera/quartus101/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 19.57 % ) " "Info: Total cell delay = 0.366 ns ( 19.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.504 ns ( 80.43 % ) " "Info: Total interconnect delay = 1.504 ns ( 80.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.870 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "1.870 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 1.504ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "4.440 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "4.440 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 2.874ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/3rdparty/altera/quartus101/quartus/linux/TimingClosureFloorplan.fld" "" "1.870 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/3rdparty/altera/quartus101/quartus/linux/Technology_Viewer.qrui" "1.870 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 1.504ns } { 0.000ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  1 20:36:49 2011 " "Info: Processing ended: Tue Feb  1 20:36:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
