Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fuladder_beh_behav xil_defaultlib.fuladder_beh -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'halfadder_dataflow' remains a black box since it has no binding entity [F:/VHDL/code/fuladder_beh/fuladder_beh.srcs/sources_1/new/fuladder_beh.vhd:33]
WARNING: [VRFC 10-4940] 'halfadder_dataflow' remains a black box since it has no binding entity [F:/VHDL/code/fuladder_beh/fuladder_beh.srcs/sources_1/new/fuladder_beh.vhd:35]
WARNING: [VRFC 10-4940] 'or_gate' remains a black box since it has no binding entity [F:/VHDL/code/fuladder_beh/fuladder_beh.srcs/sources_1/new/fuladder_beh.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.fuladder_beh
Built simulation snapshot fuladder_beh_behav
