<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="vlog" />
<meta name="abstract" content="Compiles Verilog source code and SystemVerilog extensions into either a specified working library or to the default work library. Accepts compressed SystemVerilog source files (those compressed with zlib)." />
<meta name="description" content="Compiles Verilog source code and SystemVerilog extensions into either a specified working library or to the default work library. Accepts compressed SystemVerilog source files (those compressed with zlib)." />
<meta name="prodname" content="Questa SIM Command Reference Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-02" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_ref" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.4" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Command Reference Manual" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.030,doc.type.documentation.ref,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id6ce6948b-9797-4c41-a3f7-83f74066bca3" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>vlog</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="vlog" />
<meta name="attributes" content="product.version.2020.4,sort.order.030,doc.type.documentation.ref,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="syn-arg" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">vlog</h1>
<div class="body refbody CommandRefBody-Var1"><div class="abstract CommandRefAbstract"><span class="shortdesc">Compiles
Verilog source code and SystemVerilog extensions into either a specified
working library or to the default work library. Accepts compressed
SystemVerilog source files (those compressed with zlib).</span>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Syntax</h2><div class="section UsageSet"><p class="lines UsageLine">vlog [options] <a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id105acf19-bedf-4b19-a637-994a39d0597c">&lt;filename&gt;</a> [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id105acf19-bedf-4b19-a637-994a39d0597c">&lt;filename&gt;</a> ...]</p>
<p class="lines UsageLine">[options]:</p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idab2ba6cb-cb12-4225-91d6-3463081b8abd">-32 | -64</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idbcefe27e-62da-4177-b779-6bc1ae1dd943">-93</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id16e85b7c-99af-414d-83a8-2a66b021cd4f">-addpragmaprefix &lt;prefix&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide03d32ac-7c79-470d-9cb6-f2b162b0e0e8">-ams</a>] </span></p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb976c59d-ccf6-406b-ba38-2012137a531a">-ccflags &lt;“compileopts”&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id142877f6-b7b8-4cc7-b190-491af2a31d49">-compat</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3b5a4965-8950-49a0-88e9-5b0d6b294e84">-compile_uselibs[=&lt;directory_name&gt;]</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide59787b2-a43e-47da-a0fc-c25914bc55eb">-constimmedassert</a> | <a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida027daf2-ac40-460a-9289-7db93e97e3b0">-noconstimmedassert</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0cf6b58b-f9b3-47de-a1de-39e0d538dc6f">-convertallparams</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc19ec0ec-c8d3-4086-a73c-9213187d541c">+cover[=&lt;spec&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida0012326-84ef-4ce0-be4b-9f4e49d2eef2">-covercebi</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd0e36d2a-8ed6-4d39-8384-c00dd66f4519">-covercells</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcd9e6e36-833a-4501-bfc9-7d67440dae22">-coverdeglitch {“&lt;n&gt; &lt;time_unit&gt;”}</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6245335e-da2d-434c-8548-07b13ca9f1ab">-coverenhanced</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id06b4d78e-3a87-4e53-9e4d-d65d46b5a07b">-coverexcludedefault</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id85cb9e05-5c7a-48b6-b2d8-da0506a5a9cd">-coverfec</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id88cf4411-5b6f-4bde-8bfb-21ffb8eb8f33">-covermultiuserenv</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id12114b4a-24a2-4a87-9501-efb9eaa3678a">-coveropt &lt;opt_level&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4fa6b059-41ec-4966-874e-c0113e5a783b">-coverreportcancelled</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id42c19767-fcc5-4cd4-8714-c90b259a81e6">‑cppinstall &lt;[gcc|g++] version&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd717e48f-118b-4cec-83c1-86370466f773">‑cpppath &lt;filename&gt;</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id754b0fbf-979e-415d-aaa1-2d9315e9f293">-createlib[=compress]</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb8fa838d-c8c8-49c3-8c2b-4577680b5b77">-cuname &lt;package_name&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6ad5faed-5ce7-49c4-a593-8ac607645737">-cuautoname=[file | du]</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc6a102c3-2e8d-4718-8d4a-3e8c1d6960e9">-define &lt;macro_name&gt;[=&lt;macro_text&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id69e4608c-a571-4a56-8a81-9116977b09e9">+define+&lt;macro_name&gt;[=&lt;macro_text&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id68913ab3-ddda-43d7-bc85-44abd0b05b6c">-deglitchalways | -nodeglitchalways</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6601a59c-89e1-494f-b4f8-f11c2bb64beb">+delay_mode_distributed</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2aca38b8-8b83-45df-84fe-bda88a43f242">+delay_mode_path</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id09029ca3-e502-47e6-99ee-fc2554d82ebc">+delay_mode_unit</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5853ad3d-e71c-4080-8069-4692aa08f999">+delay_mode_zero</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2fb3733f-5a17-426b-b445-1455382633e8">-dirpath &lt;pathname&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idaa756790-b4e8-44a2-aaa0-625e477dac77">-dpicppinstall &lt;[gcc|g++] version&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb5f1f63d-9de2-48eb-8dc7-6860e3f2a209">-dpicpppath &lt;pathname&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id324cda4f-3c23-4008-9ab0-56d8f7134628">-dpiforceheader</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id57160ff6-ee00-447f-b113-29c136ae054b">-dpiheader &lt;filename&gt;</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id48d6acaf-3e4e-46c8-88ab-6fad2ce38cfe">-E &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0c8fd61b-ebf1-4828-9cca-4831e3a3fbe5">-Edebug &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2e459ca5-bcb3-40f9-9f69-1b3bcf492cc2">-enumfirstinit</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcdffc450-3c02-4cf1-ab71-316b3096f540">-Epretty &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idab9ca94d-2dd6-4f47-97b4-e015abf4e09c">-error &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id23f26dcc-89ec-40e4-9eaf-bf4975e1ea21">-extendedtogglemode 1|2|3</a>]</span></p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id1799e2a2-4aff-4422-aedd-7a1d250b862c">(-F | -file | -f) &lt;filename&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2cea1364-945e-4ae8-995b-270b5b060278">-feceffort {1 | 2 | 3}</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id968b8ed6-d41a-4f00-b8da-ea0f9ade8070">‑force_refresh &lt;design_unit&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id56f23570-e9af-49ed-b409-b5112d5edfc2">-fsmdebug</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id678d4242-ba73-42c1-be2c-bfb65d26ec2e">-fsmimplicittrans</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc102da57-8f7f-465f-8e24-e460c7ab27d7">-fsmmultitrans</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3144f655-6392-4b82-853f-008fdbf71eb3">-nofsmresettrans</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf39d1318-1bf4-4169-a236-664874904be5">-fsmsamestatetrans</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id344badde-e994-4fb2-af5b-aa2d78b27339">-fsmsingle</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id84d0bc46-ce0b-43b9-8c79-15295f84f033">-fsmverbose[b | t | w]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb58aa53c-b70e-49f2-aa5a-124bc25705d0">-fsmxassign | -nofsmxassign</a>] </span></p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf6da2db3-9109-4ffe-b1fd-7c47806adf3e">-gen_xml &lt;design_unit&gt; &lt;filename&gt;</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide6a777cd-de21-487b-8a5e-6b2b7cd3cef3">-hazards</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id575512f4-2da9-45a6-99b4-4d55604c7943">-help [all | category | &lt;option&gt; | &lt;command-line&gt; | &lt;category_list&gt;]</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id644821a5-692c-45d3-96aa-9a6eea9fada4">-ignorepragmaprefix &lt;prefix&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id1614dce2-b5fd-45c4-b544-940c7d2607ad">+incdir+&lt;directory&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idbd8e3808-36ff-477e-aca8-c1c4318e7b3b">-incr</a> | <a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3d75cb6c-8389-4935-b427-fcf53f9569e1">-noincr</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb30644c2-e5fc-4ae4-9f2c-3548dadc9f1b">+initmem[=&lt;spec&gt;][+{0 | 1 | X | Z}]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id05f3282d-8546-4356-ba0c-bd346e6e30e9">+initreg[=&lt;spec&gt;][+{0 | 1 | X | Z}]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd33155ed-0708-4aea-8ece-c3bd7fffea6b">+initwire[+{0 | 1 | X | Z}]</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id51d1f59f-8090-41fa-bb07-514afefa13ef">-isymfile</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id9e5c2843-ac80-45a1-8a73-2d3c5cd679a3">+iterevaluation</a>] </p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id506b4553-a967-4851-b932-93e3bb83415e">-L &lt;libname&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id05e3ec0f-1131-4abb-8ce7-d0138c1d02a8">-Lf &lt;libname&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf05898ea-c5f9-47b2-8709-9bdae0083ee7">+libcell | +nolibcell</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id71c0f41d-e9b9-49df-a10a-65f40cdb2378">+libext+&lt;suffix&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idde99121a-dc11-418e-a6c0-9b29149840f3">-libmap &lt;pathname&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id841361df-473a-422e-9aeb-14ff78c689de">-libverbose=libmap</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2572bf56-6b46-4b63-b5b6-ad4b32ce41b3">-libmap_verbose</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4e327bd1-2a39-4b9c-b7ce-f58f62344791">+librescan</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb9e5932a-e484-4b9d-8b1f-807f3073681e">-line &lt;number&gt;</a>] <br />
[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idef5dfa61-c136-43ff-8443-8d3025ed91c6">-lint=[default | full]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id49a36698-824b-4ecb-8d72-e5bd3a940a19">-logfile &lt;filename&gt; | -l &lt;filename&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3e6b6a11-6351-42da-a0b2-f13d87269e7e">-lowercasepragma</a>] </span><span class="ph"><br />
[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd11afda9-ab1a-4b2b-b592-65d5ac5d93e0">-lowercasepslpragma</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc3c2d321-32c1-4a53-83e9-cac038ecf8d3">-lrmclassinit</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id9431ea8d-d629-4a18-8867-7da3faec77fd">+maxdelays</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id76f01843-8b77-4eae-8cd6-345c7f248a2a">+mindelays</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide927a436-e66b-4e13-886c-05d8768be54a">-mixedansiports</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida5d6818b-6121-4445-9e34-04a40978c9c9">-mixedsvvh [b | s | v]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcf2cbbc9-e8b7-4e52-a6c0-bbccdb85e3b5">-mfcu[=macro]</a> | <a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idaf309607-17bb-4e1e-85a3-3c7abdbcc7f9">-sfcu</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5d05c9f9-ac45-4cb3-8473-994b4136cd98">-modelsimini &lt;path/modelsim.ini&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id18d1446f-dd69-4c38-a211-461336863d87">-msglimit {error | warning | all[,-&lt;msgNumber&gt;,...] | none[,+&lt;msgNumber&gt;,...] | &lt;msgNumber&gt;,[msgNumber,…]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcbdc3b2b-fc81-468a-a3bd-30ff38ab53d5">-msglimitcount &lt;limit_value&gt; -msglimit [all,|none,] [-|+]&lt;msgNumber&gt;[,[-|+]&lt;msgNumber&gt;...]</a>]</p>
<p class="lines UsageLine"><span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0d147bf6-9c1d-4efd-a554-cbeb9154b388">-nocoverfecsingleterm</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idda3fd319-94f7-40a4-81a7-74f273b9d8cf">-nocovershort</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc3a94e31-9d49-4420-818f-30ef07afc57b">-nocreatelib</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idadc4e2cf-d59e-4ea5-b7f3-b6dc0c6652fb">-nodbgsym</a>] <span class="ph"><br />
[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idab7f9d4f-057b-4e7a-a891-4d8569c5a036">-nodebug[=ports | =pli | =ports+pli]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3e3d7c69-ab93-4b34-a38f-ec7a13f48457">-noexcludeternary &lt;design_unit&gt;</a>] </span><br />
[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc97f95b6-c54b-4282-a88e-bc71131326c5">-noForceUnsignedToVhdlInteger</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id1611ab2f-b6e9-4810-908b-08ce1b7065d6">-nologo</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc5a084df-b271-42e4-b45a-da2fc3e86cc3">-nooverrideundef</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id820b3e51-494b-4ff1-820e-b15bffb9af44">+nopathpulse</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id84ea6222-b536-483c-b788-d7d49cdfad7d">-nopsl</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5443fe37-944d-4f90-a32b-83cba792a5b6">+nospecify</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id60d451c9-0ec8-43e3-9105-bea5101cf881">-note &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idebbb2cc7-4e06-42f2-82e5-5341dd60597f">+notimingchecks</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id618bd319-0a34-4a29-9b37-d9cde44cbb4b">-novtblfixup</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id9e40f8d3-5f1e-41b5-a2bf-ca58941d74f7">+nowarn&lt;CODE&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7f46f5dc-2081-4238-9a07-887735f5eaed">-nowarn &lt;category_number&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id46df62c3-e7a4-414a-bdb4-34b30101225e">-nosparse</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc2245d84-f03e-45bb-905d-cafd577dab96">+num_opt_cell_conds+&lt;value&gt;</a>] </span></p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__ideca1fda5-940d-4b67-8fda-757f3e2e4c0a">-O0 | -O1 | -O4 | -O5</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7b2dbdb8-4765-44f3-9085-511d7b4b459d">-optionset &lt;optionset_name&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id842aa530-bb5c-48ae-bff2-55e6730db5fb">-outf &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4ebfa189-9232-4440-8771-5514edde4dfc">-override_precision</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id84de2e3e-32ae-426f-9dc9-e3cd2b701c6a">-override_timescale[=]|[ ]&lt;time_unit&gt; / &lt;time_precision&gt;</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6266a761-bbcb-49d8-8d20-245addbefbb2">+pathpulse</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id24817628-9f9d-469f-8fc2-db9c36dd5949">-pedanticerrors</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__iddac8020b-3d49-4b23-9eb3-185041c1228b">-permissive</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3082b245-1133-4201-9e15-c8c4e905d256">-permit_defunct_sv</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6e67761a-c60c-468e-a50a-129a8c3a8b32">-printinfilenames[=&lt;filename&gt;]</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id982a2a5a-b7f3-4810-9ca0-b3dfd30b71f1">-proftick=&lt;integer&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id17726890-69a2-443e-b1f7-b294e55b675c">-[w]prof=&lt;filename&gt;</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id950565eb-6cc2-4df8-9810-66fb8ca27666">‑pslext</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__iddcedf8f2-a2ed-46ca-9884-ab109a3ae8ff">-pslfile &lt;filename&gt;</a>]</span></p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id77632b07-51ab-4357-b9d1-a249c1997fb7">-quiet</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd81afaf5-edfe-4043-af62-91226aa01441">-R [&lt;simargs&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idaf485a70-b0ff-4db3-ac00-79343c2a6438">-randmetastable</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf2d6c099-4364-460c-9963-9177751120ca">-refresh</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0177a20b-820e-4351-932b-1c9d3bfeaf30">-s</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb32aa57f-75fc-4c67-96cc-403284f6b25c">-scdpiheader &lt;filename&gt;</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idaf309607-17bb-4e1e-85a3-3c7abdbcc7f9">-sfcu</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb411f3a4-e67e-4e2c-b939-bac590cb5807">‑skipprotected</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id214a454c-3eb0-49de-81e6-215e8f287528">-skipprotectedmodule</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7c240d93-1fac-4a68-b345-dc911ed7ba05">-skipsynthoffregion</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idef662e14-8882-49ca-803d-de4d61e7dd2e">-smartdbgsym</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4adce43b-2611-405e-bbc3-56c27ec94c43">-source</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7d64d378-1b9c-4f8b-ad27-99ef536890cd">-stats [=[+ | -]&lt;feature&gt;[,[+ | -]&lt;mode&gt;]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf353c01f-e5da-491e-a9f5-70fbc345ece2">-suppress {&lt;msgNumber&gt; | &lt;msgGroup&gt;} [,[&lt;msg_number&gt; | &lt;msgGroup&gt;] ,...]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcc08ac68-1a37-4ea9-8c22-f5dcea16bd1a">-sv</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd4bffe39-f819-4d26-ac06-a9887f21c0ef">‑svext=[+|-]&lt;extension&gt;[,[+|-]&lt;extension&gt;]…</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide12baac6-f8cb-48a4-a960-9e9a2cb7c5e0">‑svfilesuffix=&lt;extension&gt;[,&lt;extension&gt;...] &lt;filename&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id705d3bd0-b05f-4a55-98c8-2583c9b9c5a0">‑svinputport=net | var | compat | relaxed</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2aac030f-421b-4c2f-b847-8576ba5cb1fe">-svpkgcasesens</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idbb814374-8469-41b4-bc37-c9a97b772d6d">-sv05compat</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5c5854ac-ad8d-4639-8ea8-81f8a64023b0">-sv09compat</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id8425845a-be0f-4abb-8a54-57163444070f">‑sv12compat</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7df3b49c-d214-42d1-ab24-d96764a140f4">-sv17 compat</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb82539fe-f92e-4947-8573-78b3380a4e0a">-timescale[=]|[ ]&lt;time_units&gt;/&lt;time_precision&gt;</a>] <span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id88039e5e-931a-40a7-b7e9-26bd5056ad7a">-togglecountlimit &lt;int&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id46a90086-71a1-451d-9b71-bf1b7179ae44">-togglewidthlimit &lt;int&gt;</a>] </span><span class="ph">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id54e3e5a3-0834-4c91-ba11-8d3af5cf8fd2">-toggleportsonly</a>] </span>[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7a645c8a-92ec-45ef-9d4f-adcb3c63d30d">+typdelays</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3caeafd1-9268-4237-905a-7efd60e5405f">-u</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd610b838-f978-48de-86ea-5b307d7e96bb">-v &lt;library_file&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id814309a2-35db-4a30-a16d-43140f727a98">-version</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3e857c32-ebb8-4655-ba3f-9203bbbf3952">-vlog01compat</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5877ad29-eada-459c-9a6d-00cdd1ee8de2">-vlog95compat</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcddfa72e-7c66-4ad0-9c2b-3f69bd36a450">-vmake</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb4d04c98-5710-450e-855b-8a1474d6db08">-vv</a>]</p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id23ef0f13-7218-49d8-b778-c049f58b8631">-warning &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id16e2531e-a4a0-4581-a211-8435eea8377b">-warning error</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4f73eca0-ae73-4a26-b540-96e7c6142f38">-warnrbw</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__id88229c4b-5a5d-4bde-8d54-71956a10d1a1">-work &lt;library_name&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide6bf4721-92ff-490b-a65c-bccc7eb36191">-writetoplevels &lt;fileName&gt;</a>] </p>
<p class="lines UsageLine">[<a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb528b441-cf9a-4872-b11c-70896925aa9f">-y &lt;library_directory&gt;</a>]</p>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">You can invoke the vlog command from <span class="ph fmvar:ProductName">Questa SIM</span> or from the operating system
command prompt. You can also invoke it during simulation.</p>
<p class="p">Compiled libraries
are major-version dependent. When moving between major versions,
you must use the vlog -refresh argument to refresh compiled libraries.
This is not true for minor versions (letter releases).</p>
<p class="p">All arguments
to the vlog command are case sensitive: -WORK and -work are not
equivalent.</p>
<p class="p">SystemVerilog
requires that the vlog command default to treating each Verilog
design file listed on the command line as a separate compilation
unit. To treat multiple files listed in a single command line as
a single compilation unit, use either the vlog -mfcu argument or
the MultiFileCompilationUnit <span class="ph filepath italic">modelsim.ini</span> file
variable. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'MultiFileCompilationUnit', 'questa_sim_user'); return false;">MultiFileCompilationUnit</a> in the User’s
Manual.</p>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idab2ba6cb-cb12-4225-91d6-3463081b8abd">-32 | -64</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies
whether vlog uses the 32- or 64-bit executable. -32 is the default.</p>
<p class="p">These options
apply only to the supported Linux operating systems.</p>
<p class="p">These options
override the MTI_VCO_MODE environment variable, which applies only
to executables used from the <span class="ph filepath italic">&lt;install_dir&gt;/bin/</span> directory.
Therefore, these options are ignored if you run vlog from an <span class="ph filepath italic">&lt;install_dir&gt;/&lt;platform&gt;/</span> directory.</p>
<p class="p">You can specify
these options only on the command line, therefore they are not recognized as
part of a file used with the -f switch.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idbcefe27e-62da-4177-b779-6bc1ae1dd943">-93</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies that the VHDL interface to Verilog modules use VHDL 1076-1993 extended
identifiers to preserve the case of Verilog identifiers that contain
uppercase letters. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id16e85b7c-99af-414d-83a8-2a66b021cd4f">-addpragmaprefix &lt;prefix&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables recognition of pragmas with a user-specified prefix. If
you do not specify this argument, pragmas are treated as comments. </p>
<p class="p">All regular
synthesis and coverage pragmas are honored.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2404defb-6990-458c-b02f-6a5e4f7abc39"><p class="p Opt">&lt;prefix&gt;
— Specifies a user-defined string. The default is no string, indicated
by quotation marks (" ").</p>
</li>
</ul>
<p class="p">You can
also use the AddPragmaPrefix variable in the vlog section of the <span class="ph filepath italic">modelsim.ini</span> file to
set the prefix. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'AddPragmaPrefix', 'questa_sim_user'); return false;">AddPragmaPrefix</a> in the User’s Manual. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide03d32ac-7c79-470d-9cb6-f2b162b0e0e8">-ams</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables use of wreal as a data
type for a Verilog net. A wreal net represents a real-valued physical
connection between structural entities, that does not store its
value. A wreal net can be used for real-valued nets driven by a
single driver, such as a continuous assignment. If no driver is
connected to a wreal net, its value is real zero (0.0). Whereas digital
nets have an initial value of ‘Z’, wreal nets have an initial value
of 0.0. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb41edf2e-fbaa-48be-b6ed-5dcb2b48aa7b">-assertdebug</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables you to debug SVA/PSL objects when used with vsim -assertdebug.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb976c59d-ccf6-406b-ba38-2012137a531a">-ccflags &lt;“compileopts”&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies
in quotes all the C/C++ compiler options for the DPI auto compile
flow. Multiple occurrences are supported.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd92dab70-1dec-47b9-86d6-c83af68fa60d">-ccwarn [on | off | verbose | strict]</dt>
<dd class="dd ArgumentDescription"><p class="p">Echoes
warnings generated during C/C++ source file compilation to stdout.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id53a09fa1-adcd-4c0f-843f-975fe660099e"><p class="p Opt">on —
(default) Compile with the -Wreturn-type, -Wimplicit, -Wuninitialized,
and ‑Wmissing-declarations gcc options. </p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida130f9f5-0e37-4735-85a6-0bf29e7ba97e"><p class="p Opt">off —
Compile without any warning options.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id17e6453c-1125-42cf-9125-48765fa83710"><p class="p Opt">verbose
—Compile with the -Wall gcc option.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7ca8dbce-6b3e-4cf4-8348-c32dca6c50d0"><p class="p Opt">strict
— Compile with the -Werror gcc option.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id142877f6-b7b8-4cc7-b190-491af2a31d49">-compat</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables optimizations that result in different event ordering than
Verilog-XL. </p>
<p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> Verilog generally duplicates
Verilog-XL event ordering, but there are cases where it is inefficient
to do so. Using this option does not help you find event order dependencies,
but it enables you to ignore them. This option does not account
for all event order discrepancies, and using it may degrade performance.
Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Event Ordering in Verilog Designs', 'questa_sim_user'); return false;">Event Ordering in Verilog Designs</a>” in
the User’s Manual for additional information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3b5a4965-8950-49a0-88e9-5b0d6b294e84">-compile_uselibs[=&lt;directory_name&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Locates source files specified in a `uselib directive (Refer to
“<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Verilog-XL uselib Compiler Directive', 'questa_sim_user'); return false;">Verilog-XL uselib Compiler Directive</a>”
in the User’s Manual), compiles those files into automatically created libraries,
and updates the <span class="ph filepath italic">modelsim.ini</span> file
with the logical mappings to the new libraries. If you do not specify
a <span class="ph filepath italic">directory_name</span>, <span class="ph fmvar:ProductName">Questa SIM</span> uses the name
specified in the MTI_USELIB_DIR environment variable. If that variable
is not set, <span class="ph fmvar:ProductName">Questa SIM</span> creates
the directory <span class="ph filepath italic">mti_uselibs</span> in
the current working directory. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide59787b2-a43e-47da-a0fc-c25914bc55eb">-constimmedassert</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Displays immediate assertions with constant expressions in the GUI,
in reports, and in the UCDB. By default, immediate assertions with
constant expressions are displayed in the GUI, in reports, and in
the UCDB. Use this switch only if the -noconstimmedassert switch
has been used previously, or if the ShowConstantImmediateAsserts
variable in the vlog section of the <span class="ph filepath italic">modelsim.ini</span> file
is set to 0 (off).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida027daf2-ac40-460a-9289-7db93e97e3b0">-noconstimmedassert</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Turns off the display of immediate assertions with constant expressions
in the GUI, in reports, and in the UCDB. By default, immediate assertions
with constant expressions are displayed. You can also set the ShowConstantImmediateAsserts
variable in the vlog section of the <span class="ph filepath italic">modelsim.ini</span> file
to 0 (off).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0cf6b58b-f9b3-47de-a1de-39e0d538dc6f">-convertallparams</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables converting parameters that are not defined in ANSI style
to VHDL generics of type std_logic_vector, bit_vector, std_logic,
vl_logic, vl_logic_vector, and bit. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc19ec0ec-c8d3-4086-a73c-9213187d541c">+cover[=&lt;spec&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables collection of various coverage statistics on all design
units compiled in the current compiler run.</p>
<p class="p">Consider
using the +cover or +nocover arguments to <a class="xref fm:HeadingOnly" href="Command_Vopt_iddd90284e.html#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__Command_Vopt_iddd90284e.xml#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a" title="Performs global optimizations on designs after they have been compiled with vcom or vlog.">vopt</a> instead, which you can use to specify
precise design units and regions to be instrumented (or uninstrumented)
for coverage. </p>
<p class="p">In cases where multiple, potentially competing
+cover arguments are applied, the coverage option specified later
in the command line overrides an option specified before.</p>
<p class="p">The +cover
argument with no "=&lt;spec&gt;" designation is equivalent to "+cover=bcesft". </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf1b9ade7-3b9b-4b32-a8f6-e69ec868f189"><p class="p Opt">&lt;spec&gt;
— One or more of the following characters:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide32e16c9-aeb7-4446-8e96-f5882c4f2c05"><p class="p Opt">b — Collect
branch statistics.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id8fd2a790-081d-40a2-b8fa-0a4e3ce868f7"><p class="p Opt">c — Collect
condition statistics. Collects only FEC.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4ced46fc-a322-4bc0-a8b2-32a60a41c8d2"><p class="p Opt">e — Collect
expression statistics. Collects only FEC statistics.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc89e487d-1147-4605-96ca-e0017a8ac7a8"><p class="p Opt">s — Collect
statement statistics.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id511fdb45-7feb-4e7e-89b2-d282e89761ff"><p class="p Opt">t — Collect
toggle statistics. Overridden if ‘x’ is specified elsewhere.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3c169794-9b53-4ef6-85f8-d1271d44393c"><p class="p Opt">x — Collect
extended toggle statistics (Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Toggle Coverage', 'questa_sim_user'); return false;">Toggle Coverage</a>” in the User’s Manual
for details). This takes precedence, if ‘t’ is specified elsewhere.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id350aa62a-29ff-4819-8728-e489015fedb6"><p class="p Opt">f — Collect
Finite State Machine statistics.</p>
</li>
</ul>
</li>
</ul>
<p class="p">See the <a class="xref fm:HeadingOnly" href="Command_Vcom_idfaefa4ca.html#idfaefa4ca-b118-4ed3-bf5e-ce9bb0a6df77__idfb3cadd8-cd74-4814-8892-e9da3088f882">-coveropt &lt;opt_level&gt;</a> argument for information on overriding
the default level of optimization for coverage for a particular
compilation run. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida0012326-84ef-4ce0-be4b-9f4e49d2eef2">-covercebi</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables backward compatibility
of if-else branch merging with parent ‘else’ branch in branch coverage
reports. This merging converts a nested verilog if-else ladder with
vhdl like if-elsif-else ladder.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd0e36d2a-8ed6-4d39-8384-c00dd66f4519">-covercells</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables code coverage of modules defined by ‘celldefine and ‘endcelldefine compiler
directives, or compiled with the -v or -y arguments. Can be used
to override the CoverCells compiler control variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverCells', 'questa_sim_user'); return false;">CoverCells</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcd9e6e36-833a-4501-bfc9-7d67440dae22">-coverdeglitch {“&lt;n&gt; &lt;time_unit&gt;”}</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables deglitching of statement, branch, condition and expression
coverage in combinational unclocked process/always blocks, concurrent
(VHDL) and continuous (SV) assignments, where:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb870b0f9-b1e6-493c-9ef5-1cc242e6332c"><p class="p Opt">[n] —
A string specifying the number of time units. </p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb1f2103e-460e-4c51-b6d3-059b35d0d98c"><p class="p Opt">&lt;time_unit&gt;
— (required if “n” is anything other than “0”) fs, ps, ns, us, ms,
or sec. </p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3246bb46-b1df-4c63-b125-e6dcab238e20"><p class="p Opt">Quotes
(“”) are required if a space exists between the two arguments (for
example, 2ps or “2 ps”).</p>
</li>
</ul>
<p class="p">If a process
or a continuous assignment is evaluated more than once during any
period of length &lt;period&gt;, only the final execution during that
period is added into the coverage data for that process/continuous
assignment. If a deglitch period of zero is specified, only the
last delta cycle pass counts toward the coverage data. For a new
pass to be counted, it must occur at a time greater than the previous
pass plus the deglitch period. You can customize the default behavior
with the CoverDeglitchOn and CoverDeglitchPeriod variables in the <span class="ph filepath italic">modelsim.ini </span>file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverDeglitchOn', 'questa_sim_user'); return false;">CoverDeglitchOn</a> and <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverDeglitchPeriod', 'questa_sim_user'); return false;">CoverDeglitchPeriod </a>in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6245335e-da2d-434c-8548-07b13ca9f1ab">-coverenhanced</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables non-critical functionality, which may change the appearance
or content of coverage metrics. This argument has an effect only
in letter releases (10.0a, 10.0b, and so on). Major releases (10.0,
10.1, and so on) enable all coverage enhancements present in previous
letter release streams by default, and do not require -coverenhanced.
Bug fixes important to the correctness of coverage numbers are also
enabled by default, without -coverenhanced. The details of the enhancements
-coverenhanced enables are present in the product release notes
rather than in the Command Reference. For details, search the release notes
using the string "coverenhanced".</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id85cb9e05-5c7a-48b6-b2d8-da0506a5a9cd">-coverfec</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables focused expression coverage (FEC) for coverage collection.
By default, FEC coverage statistics are disabled for collection.
You can customize the default behavior with the CoverFEC variable
in the <span class="ph filepath italic">modelsim.ini </span>file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverFEC', 'questa_sim_user'); return false;">CoverFEC</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id06b4d78e-3a87-4e53-9e4d-d65d46b5a07b">-coverexcludedefault</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Excludes Verilog/SV code coverage data collection from the default
branch in case statements. All forms of code coverage collection
in the default case statement are excluded. It also excludes the
allfalse branch (if any) associated with the case statement.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id88cf4411-5b6f-4bde-8bfb-21ffb8eb8f33">-covermultiuserenv</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Dumps file signatures to the
Library for use when merging UCDBs in a multiuser environment.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id12114b4a-24a2-4a87-9501-efb9eaa3678a">-coveropt &lt;opt_level&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Overrides the default level of optimization for the current run
only. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcc796f63-313a-4315-8a18-d3f9313463de"><p class="p Opt">&lt;opt_level&gt;
specifies one of the following optimization levels: </p>
<p class="p">1 —
Turns off all optimizations that affect coverage reports.</p>
<p class="p">2 —
Allows optimizations that provide large performance improvements
by invoking sequential processes only when the data changes. This
setting can result in major reductions in coverage counts.</p>
<p class="p">3 —
(default) Allows all optimizations in 2, and allows optimizations
that may remove some statements. Also allows constant propagation
and VHDL subprogram inlining. </p>
<p class="p">4 —
Allows all optimizations in 2 and 3, and allows optimizations that
may remove major regions of code by changing assignments to built-ins
or removing unused signals. It also changes Verilog gates to continuous
assignments and optimizes Verilog expressions. Allows VHDL subprogram
inlining. Allows VHDL flip-flop recognition. </p>
<p class="p">5—
Allows all optimizations in 2-4 and activates code coverage for
Verilog merged always blocks, merged initialization blocks, merged
final blocks, and merged if statements.</p>
</li>
</ul>
<p class="p">The default
optimization level is 3. You can edit the CoverOpt variable in the <span class="ph filepath italic">modelsim.ini</span> file
to change the default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverOpt', 'questa_sim_user'); return false;">CoverOpt</a> in the User’s Manual. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4fa6b059-41ec-4966-874e-c0113e5a783b">-coverreportcancelled</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables code coverage reporting of branch conditions that have been
optimized away due to a static or null condition. The line of code
is labeled EA in the hits column of the Source Window and EBCS in
the hits column of a Coverage Report. You can also set this with
the CoverReportCancelled <span class="ph filepath italic">modelsim.ini</span> variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverReportCancelled', 'questa_sim_user'); return false;">CoverReportCancelled</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id42c19767-fcc5-4cd4-8714-c90b259a81e6">‑cppinstall &lt;[gcc|g++] version&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the version of the desired GNU compiler supported and
distributed by Mentor Graphics. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcab79f43-004e-4d5a-80fb-306111299944"><p class="p Opt">&lt;[gcc|g++]
version&gt; — The version number of the GNU compiler to use. Use the
same compiler version as specified on the <a class="xref fm:HeadingOnly" href="Command_Sccom_id16c2860f.html#id16c2860f-cde7-4d9f-acb2-4e2fdffcfba0__Command_Sccom_id16c2860f.xml#id16c2860f-cde7-4d9f-acb2-4e2fdffcfba0" title="Provides two different functions: sccom uses an external C/C++ compiler to compile SystemC source code into the work library, while sccom -link takes compiled source code and links the design.">sccom</a> command
line. For example:</p>
<pre class="pre codeblock leveled"><code>sccom ‑cppinstall 5.3.0</code></pre></li>
</ul>
<p class="p">When -dpicppinstall or -dpicpppath arguments are also present,
the order of
precedence in determining the compiler path is the following:</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id13121bf1-5292-46ad-aee8-eed61e7f9815"><p class="p">The -dpicppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb27d755e-af12-409e-97f3-6a969c737fe4"><p class="p">The -dpicpppath
argument is used with vsim</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5d86cd6d-e58a-4307-8e6b-df0791a0c7d4"><p class="p">The -cppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5862892e-559d-4f28-a530-555c7e4a88d2"><p class="p">The -cpppath
argument is used with vsim</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd717e48f-118b-4cec-83c1-86370466f773">‑cpppath &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the location of a g++ executable other than the default
g++ compiler installed with <span class="ph fmvar:ProductName">Questa SIM</span>.
Overrides the CppPath variable in the<span class="ph filepath italic">modelsim.ini</span> file.</p>
<p class="p">When -dpicppinstall or -dpicpppath arguments are also present,
the order of
precedence in determining the compiler path is the following:</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3f151317-b948-4c9a-bb32-6ad2bfcbd859"><p class="p">The -dpicppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide0b4828a-3792-4df4-b732-03ff0292395f"><p class="p">The -dpicpppath
argument is used with vsim</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf962bc1d-44d2-4c14-9148-50570977c6d6"><p class="p">The -cppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idaf94ecb2-252e-42f1-8a11-20b944b382c3"><p class="p">The -cpppath
argument is used with vsim</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id754b0fbf-979e-415d-aaa1-2d9315e9f293">-createlib[=compress]</dt>
<dd class="dd ArgumentDescription"><p class="p">Creates libraries that do not currently
exist.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0d239221-8a2a-4ad7-95b1-6d51d44782fa"><p class="p Opt">compress
— Compresses the created libraries</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb8fa838d-c8c8-49c3-8c2b-4577680b5b77">-cuname &lt;package_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Used only in conjunction with -mfcu. The -cuname argument names
the compilation unit (package_name) being created by vlog. You can
then specify the named compilation unit on the vsim command line,
along with the &lt;top&gt; design unit. The purpose of doing so is
to force elaboration of the specified compilation unit package,
thereby forcing elaboration of a necessary ‘bind’ statement within
that compilation unit that would otherwise not be elaborated. An
example of the necessary commands is:</p>
<pre class="pre codeblock leveled"><code>vlog -cuname pkg_name -mfcu file1.sv file2.sv
vsim top pkg_name</code></pre><p class="p">Do this
only in cases where you have a ‘bind’ statement in a module that
might otherwise not be elaborated, because no module in the design
depends on that compilation unit. If a module that depends on that
compilation unit exists, you do not need to force the elaboration,
for it occurs automatically. If you are using qverilog to compile
and simulate the design, this binding issue is also automatically
handled properly.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6ad5faed-5ce7-49c4-a593-8ac607645737">-cuautoname=[file | du]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the method for naming $unit library entries.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb32e694a-5843-467f-824c-14a8c34a6d16"><p class="p Opt">file —
(default) Base the name on first file in on the command line. </p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idbc120b83-45ab-46ad-be92-7e1f974ca382"><p class="p Opt">du — Base
the name on the first design unit following items found in the $unit
scope. Use this option when you have multiple vlog command lines
that specify the same file as the first entry.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc6a102c3-2e8d-4718-8d4a-3e8c1d6960e9">-define &lt;macro_name&gt;[=&lt;macro_text&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">Allows you to define a macro from the command
line that is equivalent to the following compiler directive:</p>
<pre class="pre codeblock leveled"><code>`define &lt;macro_name&gt; &lt;macro_text&gt;</code></pre><p class="p">This argument differs from +define, in that it allows you to
use the plus (+) symbol within the macro.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id69e4608c-a571-4a56-8a81-9116977b09e9">+define+&lt;macro_name&gt;[=&lt;macro_text&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">Allows
you to define a macro from the command line that is equivalent to
the following compiler directive: </p>
<pre class="pre codeblock leveled"><code>`define &lt;macro_name&gt; &lt;macro_text&gt;</code></pre><p class="p">Optionally,
you can specify more than one macro with a single +define. For example:</p>
<pre class="pre codeblock leveled"><code>vlog +define+one=r1+two=r2+three=r3 test.v</code></pre><p class="p">A command
line macro overrides a macro of the same name defined with the `define compiler
directive. It also overrides all `undef directives in the RTL code
— that is, any `undef for that macro is ignored. Use the <a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc5a084df-b271-42e4-b45a-da2fc3e86cc3">-nooverrideundef</a> option for backward compatibility
with previous operation. If a macro is defined with the +define
command line option and you use the -nooverrideundef option, the
`undef is honored for that macro.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id68913ab3-ddda-43d7-bc85-44abd0b05b6c">-deglitchalways | -nodeglitchalways</dt>
<dd class="dd ArgumentDescription"><p class="p">Controls
the behavior related to zero-delay oscillations among always_comb
and always @* combinatorial logic blocks, as well as regular always
blocks, that produce glitches on the variables they write.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id233bc4c5-7545-495f-812f-cc1487272bf4"><p class="p Opt">-deglitchalways
— (default) Reduces the incidents of zero delay oscillations among
the affected blocks.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idaf2a968c-73da-46fd-90f1-f58d1dceeb3a"><p class="p Opt">-nodeglitchalways
— Disables the functionality. A side effect of this behavior is
that time zero races involving the glitch-producing always blocks
may resolve in a different order.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6601a59c-89e1-494f-b4f8-f11c2bb64beb">+delay_mode_distributed</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables path delays in favor of distributed delays. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Delay Modes', 'questa_sim_user'); return false;">Delay Modes</a>” in the User’s Manual for
details.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2aca38b8-8b83-45df-84fe-bda88a43f242">+delay_mode_path</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets distributed delays to zero in favor of using path delays. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id09029ca3-e502-47e6-99ee-fc2554d82ebc">+delay_mode_unit</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets path delays to zero and non-zero distributed delays to one
time unit. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5853ad3d-e71c-4080-8069-4692aa08f999">+delay_mode_zero</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets path delays and distributed delays to zero. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2fb3733f-5a17-426b-b445-1455382633e8">-dirpath &lt;pathname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies the path to a working
directory, which is stored in the library in order to override the
current working directory. This allows you hide the directory path
information. </p>
<div class="note caution"><span class="cautiontitle">CAUTION:</span> <p class="p">Use of this argument is not recommended. </p>
<p class="p">If you override the current working directory with -dirpath,
the <span class="ph fmvar:ProductName">Questa SIM</span> user interface
will be unable to find the source files when you select something
in the design and ask to see the declaration. </p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idaa756790-b4e8-44a2-aaa0-625e477dac77">-dpicppinstall &lt;[gcc|g++] version&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the version of the GNU compiler supported and distributed
by Mentor Graphics to use to compile the DPI exportwrapper. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id13c00b7d-d149-459d-b287-1166d09076a0"><p class="p Opt">&lt;[gcc|g++]
version&gt; — The version number of the GNU compiler to use. For example:</p>
<pre class="pre codeblock leveled"><code>vsim -dpicppinstall 5.3.0</code></pre><p class="p">This overrides the DpiCppInstall variable in the <span class="ph filepath italic">modelsim.ini</span> file.</p>
</li>
</ul>
<p class="p">When -cppinstall or -cpppath arguments are also present, the orderof precedence in determining the
compiler path is the following:</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id366ec714-9aaf-4e7f-b556-4733f49c8df7"><p class="p">The -dpicppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida2899896-af02-41fb-a4c2-fe086355f5d2"><p class="p">The -dpicpppath
argument is used with vsim</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide577c8d3-a5d1-489f-9e1e-cac3dcbf1270"><p class="p">The -cppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id74079932-b39c-4975-ba20-dcf00b034aa3"><p class="p">The -cpppath
argument is used with vsim</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb5f1f63d-9de2-48eb-8dc7-6860e3f2a209">-dpicpppath &lt;pathname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies an explicit path to a gcc compiler for use with automatically
compiled DPI C/C++ files. Ensures that the argument points directly
to the compiler executable. This overrides the DpiCppPath variable
in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'DpiCppPath', 'questa_sim_user'); return false;">DpiCppPath</a> in the User’s Manual.</p>
<p class="p">When -cppinstall or -cpppath arguments are also present, the order
of precedence in determining the compiler path is the following:</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5efd3f10-7398-45f8-b463-69b2250310a3"><p class="p">The -dpicppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__iddf981f20-be8f-4736-b48e-1a898a25c541"><p class="p">The -dpicpppath
argument is used with vsim</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7b9478ce-757e-4190-9195-c9f3a46b5140"><p class="p">The -cppinstall
argument is used with vsim</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb7cfa5d4-97b5-4789-ad60-7613d6b9e049"><p class="p">The -cpppath
argument is used with vsim</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id324cda4f-3c23-4008-9ab0-56d8f7134628">-dpiforceheader</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Forces the generation of a DPI header file, even if it will be empty
of function prototypes.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id57160ff6-ee00-447f-b113-29c136ae054b">-dpiheader &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Generates a header file that you can then include in C source code
for DPI import functions. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'DPI Use Flow', 'questa_sim_user'); return false;">DPI Use Flow</a>” in the User’s Manual for
additional information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id48d6acaf-3e4e-46c8-88ab-6fad2ce38cfe">-E &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Captures text processed by the Verilog
parser after preprocessing has occurred, and copies that text to
an output file. This includes text read from source files specified
with the -v or -y argument. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id25398034-d559-4473-ab84-e7e253017750"><p class="p Opt">&lt;filename&gt;
— Specifies a name for the debugging output file. You cannot use wildcards. </p>
</li>
</ul>
<p class="p">Generally,
preprocessing consists of the following compiler directives: `ifdef,
`else, `elsif, `endif, `ifndef, `define, `undef, `include. </p>
<p class="p">The `line
directive attempts to preserve line numbers, file names, and level
in the output file (per the 1800‑2009 LRM). White space is usually
preserved, but is sometimes deleted or added to the output file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0c8fd61b-ebf1-4828-9cca-4831e3a3fbe5">-Edebug &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Captures text processed by the Verilog parser after preprocessing
has occurred, and copies that text to a debugging output file. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf942c1e0-74b5-48ca-9c5b-571cec4fbbcf"><p class="p Opt">&lt;filename&gt;
— Specifies a name for the debugging output file. You cannot use wildcards. </p>
</li>
</ul>
<p class="p">Generally,
preprocessing consists of the following compiler directives: `ifdef,
`else, `elsif, `endif, `ifndef, `define, `undef, `include. The file
is a concatenation of source files with `include expanded. The file
can be compiled and then used to find errors in the original source
files. The `line directive attempts to preserve line numbers and
file names in the output file. White space is usually preserved,
but is sometimes deleted or added to the output file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2e459ca5-bcb3-40f9-9f69-1b3bcf492cc2">-enumfirstinit</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Initializes enum variables in SystemVerilog using the leftmost value
as the default. You must also use the argument with the vsim command
in order to implement this initialization behavior. Specify the
EnumBaseInit variable as 0 in the <span class="ph filepath italic">modelsim.ini</span> file
to set this as a permanent default. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcdffc450-3c02-4cf1-ab71-316b3096f540">-Epretty &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Captures text processed by the Verilog parser after preprocessing
has occurred, performs some formatting for better readability, and
copies that text to an output file, &lt;filename&gt;. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idab9ca94d-2dd6-4f47-97b4-e015abf4e09c">-error &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the severity level of the specified message(s) to "error."
Edit the error variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'error', 'questa_sim_user'); return false;">error</a> and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id23f26dcc-89ec-40e4-9eaf-bf4975e1ea21">-extendedtogglemode 1|2|3</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the level of support for extended toggles. The levels of
support are:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id79aa745e-a23e-4085-88ca-cb266268376e"><p class="p Opt">1 — 0L-&gt;1H
&amp; 1H-&gt;0L &amp; any one 'Z' transition (to/from 'Z')</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4838e6df-5f1c-406e-b752-07021304bd95"><p class="p Opt">2 — 0L-&gt;1H
&amp; 1H-&gt;0L &amp; one transition to 'Z' &amp; one transition from
'Z'</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc72556a7-3be9-4408-b10f-a9194878de1b"><p class="p Opt">3 — 0L-&gt;1H
&amp; 1H-&gt;0L &amp; all 'Z' transitions</p>
</li>
</ul>
<p class="p">Edit theExtendedToggleMode
variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ExtendedToggleMode', 'questa_sim_user'); return false;">ExtendedToggleMode </a>in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id1799e2a2-4aff-4422-aedd-7a1d250b862c">(-F | -file | -f) &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
-f, -file and -F: each specifies an argument file with more command-line arguments,
allowing you to reuse complex argument strings without retyping.
Allows nesting of -F, -f and -file commands. Allows gzipped input
files.</p>
<p class="p">With -F
only: relative file names and paths within the arguments file &lt;filename&gt;
are prefixed with the path of the arguments file when lookup with
relative path fails. Refer to “<a class="xref fm:HeadingAndPage" href="Concept_ArgumentFiles_idd3a2021e.html#idd3a2021e-bd51-4fd7-887d-a6215cc88bbe__Concept_ArgumentFiles_idd3a2021e.xml#idd3a2021e-bd51-4fd7-887d-a6215cc88bbe" title="You can load additional arguments into some commands by using argument files, which are specified with the -f argument.">Argument Files</a>” for more
information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2cea1364-945e-4ae8-995b-270b5b060278">-feceffort {1 | 2 | 3}</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
The recommended option to set the level of effort for FEC. Levels
are: </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida373028e-5b7c-4e41-992d-621940298aeb"><p class="p Opt">1 — (default)
(low) Only small expressions or conditions are considered for coverage.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idbe7d8b01-8240-49de-be80-b8801441126e"><p class="p Opt">2 — (medium)
Bigger expressions and conditions considered for coverage.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id27304393-a376-4aeb-96d7-a1aaccad622c"><p class="p Opt">3 — (high)
Very large expressions and conditions considered for coverage.</p>
</li>
</ul>
<p class="p">Increasing
the effort level includes more expressions/conditions for coverage,
but also increases the compile time. You can also set the level
of effort with the <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'FecEffort', 'questa_sim_user'); return false;">FecEffort</a> variable
in the <span class="ph filepath italic">modelsim.ini</span> file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idaba95445-b5aa-4c60-a3b4-9b5c277577ee">-floatparameters </dt>
<dd class="dd ArgumentDescription"><p class="p">Do not hold
parameter values constant during optimization. This enables use
of the vsim ‑g/G arguments on the affected parameters. Using this
argument causes finite state machines (FSMs) containing these floating
parameters not to be recognized. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id968b8ed6-d41a-4f00-b8da-ea0f9ade8070">‑force_refresh &lt;design_unit&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Forces the refresh of all specified design units. Default is to
update the work library; use -work &lt;library_name&gt;, in conjunction
with -force_refresh, to update a different library (for example,
vlog -work &lt;your_lib_name&gt; -force_refresh).</p>
<p class="p">When
the compiler refreshes a design unit, it checks each dependency
to ensure its source has not been changed and recompiled. Sometimes
the dependency checking algorithm changes from release to release.
This can lead to false errors during the integrity checks performed
by the -refresh argument. An example of such a message follows: </p>
<pre class="pre codeblock leveled"><code>** Error: (vsim-13) Recompile /u/test/dware/dware_61e_beta.dwpackages because /home/users/questasim/../synopsys.attributes has changed. </code></pre><p class="p">The -force_refresh
argument forces the refresh of the design unit, overriding any dependency
checking errors encountered by the -refresh argument. </p>
<p class="p">A more conservative
approach to working around -refresh dependency checks is to recompile
the source code, if it is available.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id56f23570-e9af-49ed-b409-b5112d5edfc2">-fsmdebug</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Allow access to finite state machines for debugging.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id678d4242-ba73-42c1-be2c-bfb65d26ec2e">-fsmimplicittrans</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Toggles recognition of implied same state transitions. This setting
is off by default.</p>
<p class="p">Multiple command arguments are available for FSM management,
allowing you to use any combination of the FSM arguments. Refer
to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Advanced Command Arguments for FSMs', 'questa_sim_user'); return false;">Advanced Command Arguments for FSMs</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc102da57-8f7f-465f-8e24-e460c7ab27d7">-fsmmultitrans</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables detection and reporting of multi-state transitions when
used with the +cover=f argument for vlog or <a class="xref fm:HeadingOnly" href="Command_Vopt_iddd90284e.html#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__Command_Vopt_iddd90284e.xml#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a" title="Performs global optimizations on designs after they have been compiled with vcom or vlog.">vopt</a> for FSM sequence coverage.</p>
<p class="p">Multiple command arguments are available for FSM management,
and you can use any combination of the FSM arguments. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Advanced Command Arguments for FSMs', 'questa_sim_user'); return false;">Advanced Command Arguments for FSMs</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3144f655-6392-4b82-853f-008fdbf71eb3">-nofsmresettrans</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables recognition of synchronous or asynchronous reset transitions.
On by default.</p>
<p class="p">This setting
also excludes reset transitions in coverage results. </p>
<p class="p">Multiple command arguments are available for FSM management,
and you can use any combination of the FSM arguments. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Advanced Command Arguments for FSMs', 'questa_sim_user'); return false;">Advanced Command Arguments for FSMs</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf39d1318-1bf4-4169-a236-664874904be5">-fsmsamestatetrans</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables recognition of transitions
to the same state as valid. By default, the compiler does not consider
S0-&gt;S0 as a valid transition in the following example:</p>
<pre class="pre codeblock"><code>If(cst == S0)
nst = S0</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id344badde-e994-4fb2-af5b-aa2d78b27339">-fsmsingle</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables recognition of VHDL FSMs where the current state variable
is of type std_logic, bit, boolean, or single-bit std_logic_vector/bit_vector
and Verilog single-bit FSMs. Off by default.</p>
<p class="p">Multiple command arguments are available for FSM management,
and you can use any combination of the FSM arguments. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Advanced Command Arguments for FSMs', 'questa_sim_user'); return false;">Advanced Command Arguments for FSMs</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id84d0bc46-ce0b-43b9-8c79-15295f84f033">-fsmverbose[b | t | w]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Provides information about FSMs detected, including state reachability
analysis. You can specify any or none of the following values: </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id50bb7df3-3e07-4100-b832-ff84997d63ed"><p class="p Opt">b — Displays
only basic information.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id893f535d-ee59-45b3-b676-562658eaf167"><p class="p Opt">t — Displays
a transition table in addition to the basic information.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd72e4ebf-398e-42a7-82ca-1fbe50df136e"><p class="p Opt">w — Displays
any warning messages in addition to the basic information.</p>
</li>
</ul>
<p class="p">If you do
not specify a value, this argument reports all information, as in
the following example:</p>
<pre class="pre codeblock leveled"><code><span class="ph FontProperty P9"># ** Note: (vlog-1947)   FSM RECOGNITION INFO 
:# 		Fsm detected in : ../fpu/rtl/vhdl/serial_mul.vhd 
:# 		Current State Variable : s_state : ../fpu/rtl/vhdl/serial_mul.vhd(76) 
:# 		Clock : clk_i 
# 		Reset States are: { waiting , busy } 
# 		State Set is : { busy , waiting } 
# 		Transition table is 
# 			------------------------------------------- 
# 			busy      =&gt;   waiting							Line : (114 =&gt; 114) 
# 			busy      =&gt;   busy   							Line : (111 =&gt; 111) 
# 			waiting   =&gt;   waiting							Line : (120 =&gt; 120) (114 =&gt; 114) 
# 			waiting   =&gt;   busy   							Line : (111 =&gt; 111) 
# 			------------------------------------------- </span></code></pre><p class="p">If you do
not specify this argument, you receive a message similar to:</p>
<pre class="pre codeblock leveled"><code># ** Note: (vlog-143) Detected '1' FSM/s in design unit 'serial_mul.rtl'. </code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb58aa53c-b70e-49f2-aa5a-124bc25705d0">-fsmxassign | -nofsmxassign </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Toggles recognition of finite state machines (FSMs) containing X
assignment. This argument detects FSMs if current state variable
or next state variable has been assigned "X" value in a "case" statement.
FSMs containing X-assign are otherwise not detectable. On by default.</p>
<p class="p">Multiple command arguments are available for FSM management,
and you can use any combination of the FSM arguments. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Advanced Command Arguments for FSMs', 'questa_sim_user'); return false;">Advanced Command Arguments for FSMs</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf6da2db3-9109-4ffe-b1fd-7c47806adf3e">-gen_xml &lt;design_unit&gt; &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Produces an XML-tagged file containing the interface definition
of the specified module. This option requires a two-step process:</p>
<ol class="ol"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id91c5fced-1c5e-45ab-aee0-22dcd7a5dc88"><p class="p">Compile
&lt;filename&gt; into a library with vlog (without -gen_xml).</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida18de0a1-21f5-493b-98c8-b1a34c710664"><p class="p">Execute vlog
with the -gen_xml switch. </p>
</li>
</ol>
<p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>vlib work 
vlog counter.v 
vlog -gen_xml counter counter.xml </code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide6a777cd-de21-487b-8a5e-6b2b7cd3cef3">-hazards</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Detects event order hazards involving simultaneous reading and writing
of the same register in concurrently executing processes. You must
also specify this argument when you simulate the design with <a class="xref fm:HeadingOnly" href="Command_Vsim_id382a4cc6.html#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__Command_Vsim_id382a4cc6.xml#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6" title="Invokes the VSIM simulator. Invoking this command with the ‑view argument enables you to view the results of a previous simulation run.">vsim</a>. Refer
to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Hazard 99Detection', 'questa_sim_user'); return false;">Hazard Detection</a>” in the User’s Manual for
more details.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Enabling -hazards implicitly
enables the -compat argument. As a result, using this argument can
affect your simulation results.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id575512f4-2da9-45a6-99b4-4d55604c7943">-help [all | category | &lt;option&gt; | &lt;command-line&gt; | &lt;category_list&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Provides online command help.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0eb1be19-fa27-4cae-bc23-229d2a8d5abf"><p class="p Opt">all
— List all categories and options.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id9d4a0999-8040-444e-a7c1-cfb24194bce4"><p class="p Opt">category
— List all command categories.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6c32fde5-5d98-4b01-ac0c-f9b1cf8e2f4e"><p class="p Opt">&lt;option&gt;
— Show help for the listed command option.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id32eb79c2-6db8-4302-b206-f7d250e85f16"><p class="p Opt">&lt;command-line&gt;
— List all options for a particular category. vlog categories are: </p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0e660fec-7181-4156-9262-50db66acf372"><p class="p">General</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idacef053e-1e4b-4e79-9b5c-29e1d2a358fb"><p class="p">Analog</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida5ce2c4d-fedc-4a4c-8255-c165ecec0759"><p class="p">Coverage</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id29fd10d7-7308-4024-a997-9b038b7ad162"><p class="p">Cpp</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2873bca0-387b-46ae-be14-7c3417bfae6f"><p class="p">Debug</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id39d948fb-bacf-43df-a88b-32bdaa5fbd3b"><p class="p">GLS</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide1d46237-71b5-416a-93cf-54024032ceb9"><p class="p">Language</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7be39a0c-243b-4be6-ae5e-01aeb77cdc7f"><p class="p">Library</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide043731c-9202-4c12-9de8-b332efc47c0a"><p class="p">Messages</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id9544507d-5c7f-4f8a-aea4-f246d5dacf1c"><p class="p">Optimize</p>
</li>
</ul>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id644821a5-692c-45d3-96aa-9a6eea9fada4">-ignorepragmaprefix &lt;prefix&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Directs vlog to ignore pragmas with the specified prefixname. All
affected pragmas are treated as regular comments. Edit the IgnorePragmaPrefix <span class="ph filepath italic">modelsim.ini</span> variable
to set a permanent default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'IgnorePragmaPrefix', 'questa_sim_user'); return false;">IgnorePragmaPrefix</a> in the User’s Manual.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5c71eab2-d1de-427b-9714-c7b635c81116"><p class="p Opt">&lt;prefix&gt;
— Specifies a user defined string.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id38b54b4a-7efc-40f9-99ad-001c0b2c87b3">-ignoresvkeywords= &lt;keyword&gt;[,&lt;keyword&gt;]…</dt>
<dd class="dd ArgumentDescription"><p class="p">Instructs the complier to ignore the specified
SystemVerilog keywords when encountered in a file with a <span class="ph filepath">.v</span> extension,
and return them as an identifier.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5ebaa3b5-0aa3-4c03-8821-4634a5ebc1b1"><p class="p Opt">&lt;keyword&gt;[,&lt;keyword&gt;]…
— A comma-separated list of SystemVerilog keywords.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id1614dce2-b5fd-45c4-b544-940c7d2607ad">+incdir+&lt;directory&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies directories to search for files included with `include
compiler directives. By default, searches the current directory
first and then the directories specified by the +incdir options,
in the order they appear on the command line. You can specify multiple +incdir
options and multiple directories, separated by "+", in a single
+incdir option.</p>
<p class="p">When you
compile a file that imports the OVM package shipped with <span class="ph fmvar:ProductName">Questa SIM</span>, you do not need to specify
+incdir+ to the OVM directory. For example, if your <span class="ph filepath italic">.sv</span> file
contains:</p>
<pre class="pre codeblock leveled"><code>import ovm_pkg::*; 
`include "ovm_macros.svh" </code></pre><p class="p">The vlog
command automatically adds the +incdir switch for you, issuing the
following note:</p>
<pre class="pre codeblock leveled"><code>** Note: (vlog-2286) Using implicit 
+incdir+&lt;install_dir&gt;/&lt;ovm_dir&gt;/src 
from import ovm_pkg </code></pre><p class="p">If you
are using an open version of the OVM, you need to explicitly specify
that directory with the +incdir switch.</p>
<p class="p">A package
import of the built-in UVM library adds an implicit +incdir entry
derived from the package import location. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idbd8e3808-36ff-477e-aca8-c1c4318e7b3b">-incr</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Performs an incremental compilation. Compiles only code that has
changed. For example, if you change only one module in a file containing
several modules, only the changed module is recompiled. However,
if you change the compile options, all modules are recompiled, regardless
of whether you use vlog -incr or not. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb30644c2-e5fc-4ae4-9f2c-3548dadc9f1b">+initmem[=&lt;spec&gt;][+{0 | 1 | X | Z}] </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables the initialization of memories. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0af6eb90-832a-4625-9b1f-b0bab43a13db"><p class="p Opt">&lt;spec&gt;
— (optional) identifies the types to initialize. </p>
<p class="p">If
you do not specify this option, vlog initializes fixed-size arrays
of all these types, where fixed-size arrays can have any number
of packed or unpacked dimensions. </p>
<p class="p">&lt;spec&gt;
can be one or more of the following:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id02863fbb-0a9c-4fa5-a9f5-44c8217429b0"><p class="p Opt">r — register/logic,
integer, or time types (four-state integral types). </p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id036056ed-04d7-460b-93a6-b2a09dab6aef"><p class="p Opt">b — bit,
int, shortint, longint, or byte types (two-state integral types).</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id769bdbd9-f580-4dd3-8502-f1f66ab92cb3"><p class="p Opt">e — enum
types.</p>
<p class="p">You
must also add the enum's base type to the initialization specification.
If you choose static initialization for an enum type variable with
value 0, 1, X, or Z, the simulator assigns that value to the variable,
whether it is a valid value or not. If you choose random initialization
for an enum type variable, the simulator generates a random number
and uses the (random_number % num_valid_enum_values)th entry of
the enum literals to initialize it.</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id9ac711b1-2e2a-4e6f-b78a-c1f603aa4bc9"><p class="p Opt">+{0 |
1 | X | Z} — (optional) specifies the initialization value to use
for all the elements of a memory. For example, the +initmem+1 option
initializes "reg [7:0] m" to value 'hff. For two-state datatypes,
X and Z will map to 0.</p>
<p class="p">If
you do not specify the value, initmem randomly initializes this
memory to a 2-state value. The seed for randomization can then be
controlled by vsim command line option +initmem+&lt;seed&gt;, where
&lt;seed&gt; is a 32-bit number. </p>
<p class="p">These
options do not result in scheduling events at time 0. The specified
memories are initialized to these values. If you set these memories
to the same values that +initmem initialized them to, events are
not generated, except for sequential UDPs that are initialized in
the NBA region of time 0. </p>
</li>
</ul>
<p class="p">The +initmem
argument initializes static variables in any scope (package, $unit,
module, interface, generate, program, task, function). However,
it does not affect:</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5df885b0-d51b-49b3-bad3-513f7a9368cb"><p class="p">automatic
variables</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide53652ca-35d2-4fdc-91a1-d296f4578bad"><p class="p">dynamic
variables</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3e719db7-8b5c-438a-91a8-31f12fa2ad80"><p class="p">members
of dynamic variables</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida1685ab9-87ff-433c-84a6-8e8b7403b9e1"><p class="p">artificially
generated variables, such as #randstate#</p>
</li>
</ul>
<p class="p">This argument
does not override any variable declaration assignment, such as:</p>
<pre class="pre codeblock leveled"><code>reg r = 1'b0 </code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id05f3282d-8546-4356-ba0c-bd346e6e30e9">+initreg[=&lt;spec&gt;][+{0 | 1 | X | Z}] </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables you to initialize registers. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id530c7ff1-4dd8-4721-875b-f840b9ed2ec5"><p class="p Opt">&lt;spec&gt;
— Identifies the types to initialize. </p>
<p class="p">If
you do not specify this option, vlog initializes variables of all
these types. </p>
<p class="p">&lt;spec&gt;
can be one or more of the following:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd2862fea-a456-48d1-b190-8e35086e7845"><p class="p Opt">r — Register/logic,
integer, or time types (four-state integral types). </p>
<p class="p">The
+initreg option does not initialize notifier registers. To detect
that a register is a notifier, timing checks must be present, which
means you cannot compile with the +nospecify or +notimingchecks
arguments. If you want to remove timing checks but still detect
notifier registers, use vsim +notimingchecks or vsim +nospecify,
or use `ifdef to remove timing checks. </p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6bed8071-6501-4700-8672-fbc7797e8cfe"><p class="p Opt">b — bit,
int, shortint, longint, or byte types (two-state integral types).</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6cedfa32-1ebb-426a-b891-dfe51e174426"><p class="p Opt">e — enum
types.</p>
<p class="p">You
must also add the enum's base type to the initialization specification.
If you choose static initialization for an enum type variable with
value 0, 1, X, or Z, the simulator assigns that value to the variable,
whether it is a valid value or not. If you choose random initialization
for an enum type variable, the simulator generates a random number
and uses the (random_number % num_valid_enum_values)th entry of
the enum literals to initialize it.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4ae6a181-3de7-4810-8558-146224d1ba66"><p class="p Opt">u — sequential
UDPs.</p>
<p class="p">If
a sequential UDP contains an "initial" statement, that initial value
overrides all +initreg-related functionality. For other sequential
UDPs, the +initreg option takes effect as described for regular
variables. If a sequential UDP does not contain an "initial" statement,
and was not compiled with +initreg in effect, the UDPs initial value
is taken from its instantiating parent scope (provided that scope
has +initreg options in effect).</p>
</li>
</ul>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2004a5cd-1068-4ed0-aa0e-d4d559f4a8ba"><p class="p Opt">+{0 |
1 | X | Z} — (optional) specifies the initialization value to use
for all the bits of a register. For example, +initreg+1 option initializes
"reg [7:0] r" to value 'hff. For two-state datatypes, X and Z map
to 0.</p>
<p class="p">If
you do not specify the value, initreg randomly initializes this
register to a 2-state value. The seed for randomization can then
be controlled by vsim command line option +initreg+&lt;seed&gt;, where
&lt;seed&gt; is a 32-bit number. </p>
<p class="p">These
options do not result in scheduling events at time 0. The specified
registers are initialized to these values. So, if you set these
registers to the same values that +initreg initialized them to,
events are not generated, except for sequential UDPs that are initialized
in the NBA region of time 0. </p>
</li>
</ul>
<p class="p">This argument
initializes static variables in any scope (package, $unit, module,
interface, generate, program, task, function). However, it does
not affect:</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idbffff1c1-f1ac-424e-a680-b575f3159ba8"><p class="p">automatic
variables</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idbc80946c-21d6-4f78-a6f1-22daa306c19d"><p class="p">dynamic
variables</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id82574d18-d5e5-4aaf-8913-be635774d800"><p class="p">members
of dynamic variables</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5c3bd8d0-87f6-4273-a86f-cc863aaf1972"><p class="p">artificially
generated variables, such as #randstate#</p>
</li>
</ul>
<p class="p">This argument
does not override any variable declaration assignment, such as:</p>
<pre class="pre codeblock leveled"><code>reg r = 1'b0 </code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd33155ed-0708-4aea-8ece-c3bd7fffea6b">+initwire[+{0 | 1 | X | Z}]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Initializes unconnected nets
in the interface, module, program, or package to the specified value,
whether the nets are declared as ports or normal variables. The
default is 0 when +initwire is entered with no value. If +initwire
is not used, unconnected nets default to Z.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id51d1f59f-8090-41fa-bb07-514afefa13ef">-isymfile</dt>
<dd class="dd ArgumentDescription"><p class="p">Generates
a complete list of all imported tasks and functions (TFs). Used
with DPI to determine all imported TFs that are expected by <span class="ph fmvar:ProductName">Questa SIM</span>. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id9e5c2843-ac80-45a1-8a73-2d3c5cd679a3">+iterevaluation</dt>
<dd class="dd ArgumentDescription"><p class="p">(default)
Enable an iterative evaluation mechanism on optimized gate-level
cells with feedback loops.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id49a36698-824b-4ecb-8d72-e5bd3a940a19">-logfile &lt;filename&gt; | -l &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Generates a log file of the compile.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf8ca32c2-9e6b-4306-b9dc-749b11223950"><p class="p Opt">-logfile
&lt;filename&gt; — Saves transcript data to &lt;filename&gt;. Can be abbreviated
to -l &lt;filename&gt;. Overrides the default transcript file creation
set with the TranscriptFile or BatchTranscript File <span class="ph filepath italic">modelsim.ini</span> variables
(refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'BatchTranscriptFile', 'questa_sim_user'); return false;">TranscriptFile or BatchTranscriptFile</a> in
the User’s Manual.) You can also specify “stdout” or “stderr” for
&lt;filename&gt;.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id506b4553-a967-4851-b932-93e3bb83415e">-L &lt;libname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Searches the specified resource library for precompiled modules.
The library search options you specify here must also be specified
when you run the <a class="xref fm:HeadingOnly" href="Command_Vsim_id382a4cc6.html#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__Command_Vsim_id382a4cc6.xml#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6" title="Invokes the VSIM simulator. Invoking this command with the ‑view argument enables you to view the results of a previous simulation run.">vsim</a> command. See
also the <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LibrarySearchPath', 'questa_sim_user'); return false;">LibrarySearchPath</a> variable and <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Verilog Resource Libraries', 'questa_sim_user'); return false;">Verilog Resource Libraries</a> in
the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id05e3ec0f-1131-4abb-8ce7-d0138c1d02a8">-Lf &lt;libname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Same as -L, but the specified library is searched before any `uselib
directives. (Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Library Usage', 'questa_sim_user'); return false;">Library Usage</a>” and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Verilog-XL Compatible Compiler Arguments', 'questa_sim_user'); return false;">Verilog-XL Compatible Compiler Arguments</a>”
in the User’s Manual for more information.).</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">(ModelSim
SE and Questa Simulators only) <span class="ph fmvar:ProductName">Questa SIM</span> issues
a warning if there are any inconsistencies between the library search
you specify for vlog -L or vlog -Lf and the search you specify for
the -L or -Lf arguments of the vopt command. </p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf05898ea-c5f9-47b2-8709-9bdae0083ee7">+libcell | +nolibcell</dt>
<dd class="dd ArgumentDescription"><ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id785cec1f-2fbc-4ee1-941a-d666db6f86e5"><p class="p Opt">+libcell
— (optional) Treats all modules found and compiled by a source library
search as though they contain a ‘celldefine compiler directive,
and marks them as cells (refer to the -v and -y arguments of vlog,
which enable source library search). Using the +libcell argument
matches historical behavior of Verilog-XL with respect to source library
search. </p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0bd579a5-7cc4-411f-9c0a-f3683e01a41b"><p class="p Opt">+nolibcell
— (default) Disables treating all modules found and compiled by
source library search as though they contained a ‘celldefine compiler
directive. This argument restores the default library search behavior
after you have used the <a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf05898ea-c5f9-47b2-8709-9bdae0083ee7">+libcell | +nolibcell</a> argument to
change it.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">By
default, wildcard logging and code coverage exclude cells. For more
information, refer to the ‑nocovercells and -covercells arguments
of vlog and to the description of wildcard logging performed by
the <a class="xref fm:HeadingOnly" href="Command_Log_idb91ff318.html#idb91ff318-f079-4e2b-96fd-b25b874900f7__Command_Log_idb91ff318.xml#idb91ff318-f079-4e2b-96fd-b25b874900f7" title="Creates a wave log format (WLF) or qwavedb file containing simulation data for all HDL objects whose names match the provided specifications.">log</a> command.</p>
</div>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id71c0f41d-e9b9-49df-a10a-65f40cdb2378">+libext+&lt;suffix&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Works in conjunction with the -y option. Specifies file extensions
for the files in a source library directory. By default, the compiler
searches for files without extensions. If you specify the +libext
argument, the compiler searches for a file with the suffix appended to
an unresolved name. You can specify only one +libext option, but
it can contain multiple suffixes separated by the plus character
(+). The extensions are tried in the order you specify them with
the +libext argument.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idde99121a-dc11-418e-a6c0-9b29149840f3">-libmap &lt;pathname&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a Verilog 2001 library map file. You can omit this argument
by placing the library map file as the first option in the vlog
invocation (for example, <span class="ph filepath italic">vlog top.map top.v top_cfg.v</span>).
You can use the vlog -mfcu argument to compile macros for all files
in a given testbench. Any macros already defined before the -libmap
argument appears are still defined for use by the ‑libmap files. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id841361df-473a-422e-9aeb-14ff78c689de">-libverbose=libmap</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) </p>
<p class="p">Displays library map pattern matching information during compilation.
Use this argument to troubleshoot problems with matching filename
patterns in a library map file. For example, when a resolved module
has a choice between two libraries, this argument tells you which
one was selected, confirming that your config file worked. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2572bf56-6b46-4b63-b5b6-ad4b32ce41b3">-libmap_verbose</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Displays library map pattern matching information during compilation. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">This argument is being deprecated — the recommended method
is to use the ‑libverbose=libmap argument instead. However, for
compatibility reasons, ‑libmap_verbose will continue to be supported
indefinitely, so it is safe to use until further notice.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4e327bd1-2a39-4b9c-b7ce-f58f62344791">+librescan</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Scans libraries in command-line order for all unresolved modules. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb9e5932a-e484-4b9d-8b1f-807f3073681e">-line &lt;number&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Starts the compiler on the specified line in the Verilog source
file. By default, the compiler starts at the beginning of the file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idef5dfa61-c136-43ff-8443-8d3025ed91c6">-lint=[default | full]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Issues warnings on the following lint-style static checks:</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id466b722e-848a-438e-a272-ae81464a998d"><p class="p">When Module
ports are NULL.</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd68d7af7-de99-4551-b257-dbdd25b7abf0"><p class="p">When assigning
to an input port.</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id61026706-4044-4a2b-87fe-7c2c6584674c"><p class="p">When referencing
undeclared variables/nets in an instantiation.</p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf33a16db-802b-4afc-9653-43b5c7852078"><p class="p Opt"><span class="ph FontProperty HeadingLabel">default</span> —
Performs static checks and generates code for vsim, but has no impact
on vsim performance as checks are not deferred to runtime.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id9851febe-034f-4eba-84a0-64bf98344f74"><p class="p Opt"><span class="ph FontProperty HeadingLabel">full</span> —
Performs static checks in vlog and vopt and defers checks to vsim
if required. If checks are deferred to vsim, simulation run time
will be impacted.</p>
<p class="p">The “full” option generates additional array bounds-checking
code, which can slow down simulation, to check for the following:</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5e1ecf9f-f3f4-4237-a3e3-a63573a440c3"><p class="p">Index warnings
for dynamic arrays.</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb24df719-57e7-4c7a-a912-20e5a7adda22"><p class="p">When an index
for a Verilog unpacked variable array reference is out of bounds.</p>
</li>
</ul>
</li>
</ul>
<p class="p">You can
also enable this option with the Show_Lint variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Show_Lint', 'questa_sim_user'); return false;">Show_Lint</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3e6b6a11-6351-42da-a0b2-f13d87269e7e">-lowercasepragma</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Accepts only lower
case pragmas in Verilog source files. You can also enable this feature
by setting the AcceptLowerCasePragmaOnly variable in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'AcceptLowerCasePragmaOnly', 'questa_sim_user'); return false;">AcceptLowerCasePragmaOnly</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd11afda9-ab1a-4b2b-b592-65d5ac5d93e0">-lowercasepslpragma</dt>
<dd class="dd ArgumentDescription"><p class="p">Forces
the Verilog compiler to accept only lower case (embedded) PSL pragmas.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc3c2d321-32c1-4a53-83e9-cac038ecf8d3">-lrmclassinit</dt>
<dd class="dd ArgumentDescription"><p class="p">Changes
initialization behavior to match the SystemVerilog specification
(per IEEE Std 1800-2007), where all superclass properties are initialized
before any subclass properties. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id9431ea8d-d629-4a18-8867-7da3faec77fd">+maxdelays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Selects maximum delays from the "min:typ:max"
expressions. You can defer delay selection until simulation time
by specifying the same option to the simulator.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id76f01843-8b77-4eae-8cd6-345c7f248a2a">+mindelays</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Selects minimum delays from the "min:typ:max" expressions. You can
defer delay selection until simulation time by specifying the same
option to the simulator.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcf2cbbc9-e8b7-4e52-a6c0-bbccdb85e3b5">-mfcu[=macro]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Instructs
the compiler to treat all files within a compilation command line
as a single compilation unit. The default behavior is to treat each
file listed in a command as a separate compilation unit, as is the
SystemVerilog standard. Prior versions concatenated the contents
of the multiple files into a single compilation unit by default.
When specified, the =macro modifier enables the visibility of macro
definitions across different files. </p>
<p class="p">All global declarations present in both compile file and library
files specified with the -v argument are lumped together in a single
$unit scope.</p>
<p class="p">You can
use -mfcu to compile macros for all files in a given testbench.
Any macros already defined before the -libmap argument appears are
still defined for use by the ‑libmap files. </p>
<p class="p">You can
also use the MultiCompilationUnit variable in the modelsim.ini file
to enable this option (without the =macro functionality). Refer
to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'MultiFileCompilationUnit', 'questa_sim_user'); return false;">MultiFileCompilationUnit</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide927a436-e66b-4e13-886c-05d8768be54a">-mixedansiports</dt>
<dd class="dd ArgumentDescription"><p class="p">Use this
switch only when your design files contain a combination of ANSI
and non-ANSI port declarations and task/function declarations. For
example:</p>
<pre class="pre codeblock leveled"><code>module top (input reg [7:0] a,  
				output b); 
	reg [7:0] b; 
endmodule </code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida5d6818b-6121-4445-9e34-04a40978c9c9">-mixedsvvh [b | s | v] </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Facilitates using SystemVerilog packages at the SystemVerilog-VHDL
boundary of a mixed-language design. When you compile a SystemVerilog
package with -mixedsvvh, you can include the package in a VHDL design
as if it were defined in VHDL itself. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id21715874-0fa7-4a2e-8e77-de3466fc2318"><p class="p Opt">b — treats
all scalars/vectors in the package as VHDL bit/bit_vector</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3f31cb28-a3a9-4fa2-96b3-f0ff4d8dae0b"><p class="p Opt">s — treats
all scalars/vectors in the package as VHDL std_logic/std_logic_vector</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcdbc4cd3-392b-4b05-9fb3-12d1db325b61"><p class="p Opt">v — treats
all scalars/vectors in the package as VHDL vl_logic/vl_logic_vector</p>
</li>
</ul>
<p class="p">The simulator converts any case sensitivity in the SystemVerilog
package to extended VHDL identifiers for local params. For example, <span class="ph FontProperty emphasis">Variable1</span> in
a system Verilog package is converted to <span class="ph FontProperty emphasis">\Variable1\</span> in
the equivalent VHDL package.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5d05c9f9-ac45-4cb3-8473-994b4136cd98">-modelsimini &lt;path/modelsim.ini&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">Loads an
alternate initialization file that replaces the current initialization
file. Overrides the file path specified in the MODELSIM environment
variable. Specifies either an absolute or relative path to the initialization
file, including the file name. On Windows systems the path separator
is a forward slash (/). </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id18d1446f-dd69-4c38-a211-461336863d87">-msglimit {error | warning | all[,-&lt;msgNumber&gt;,...] | none[,+&lt;msgNumber&gt;,...] | &lt;msgNumber&gt;,[msgNumber,…]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Limits messages to the default message limit count of five. Use
the ‑msglimitcount argument to change the default message limit
count. Specify multiple messages as a comma-separated list.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcdc9a200-ffd6-49d1-a7b1-ef7cc1d93c48"><p class="p Opt">error
— Stops the run when the total number of errors reaches the default
count.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id23824204-f975-4756-a192-195d66e1f402"><p class="p Opt">warning
— Stops the run when the total number of warnings reaches the default
count.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id515b3ea0-8e16-4aad-878f-e7378afcef25"><p class="p Opt">all
— Limits all messages to the default count except those you specifically
exclude. To exclude messages from the limit, supply a comma-separated
list of message numbers, each preceded by a minus sign (-), for
example “all,‑&lt;msgNumber1&gt;,&lt;msgNumber2&gt;,...”.</p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5638cc3d-4002-480d-9b1b-061d19dc8591"><p class="p Opt">none
— Excludes all messages from the default count except those you
specifically include. To include messages to limit to the default
count, supply a comma-separated list of message numbers, each preceded
by a plus sign (+), for example “none,+&lt;msgNumber1&gt;,+&lt;msgNumber2&gt;,...”.</p>
</li>
</ul>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb9d7f605-0412-4cc1-be54-b5dfee4e45e8"><p class="p Opt">&lt;msgNumber&gt;[,&lt;msgNumber&gt;,…]
— Specifies messages to limit to the default count.</p>
</li>
</ul>
<p class="p">Examples:</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id8f8ad43f-be6b-4226-94c7-866cc132ef2b"><p class="p">Stop the
run when the total number of errors reaches the default count:</p>
<pre class="pre codeblock"><code>-msglimit error</code></pre></li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4ec651e0-8130-4c63-8285-df5ceacb4df6"><p class="p">Stop the run
when the total number of warnings reaches the default count:</p>
<pre class="pre codeblock"><code>-msglimit warning</code></pre></li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id70fb2819-6149-42ab-b2de-fe63379807cc"><p class="p">Specifically
limit messages 2374 and 2385 to the default count:</p>
<pre class="pre codeblock"><code>-msglimit 2374,2385</code></pre></li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5fb8fafa-8b69-4a74-88bb-347e0b8c62f5"><p class="p">Limit all messages
to the default count, except messages 2374 and 2385:</p>
<pre class="pre codeblock"><code>-msglimit all,-2374,-2385</code></pre></li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id78bd7f5c-33b8-4388-b82f-d7f160967807"><p class="p">Limit only
messages 2374 and 2385 to the default count:</p>
<pre class="pre codeblock"><code>-msglimit none,+2374,+2385</code></pre></li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcbdc3b2b-fc81-468a-a3bd-30ff38ab53d5">-msglimitcount &lt;limit_value&gt; -msglimit [all,|none,] [-|+]&lt;msgNumber&gt;[,[-|+]&lt;msgNumber&gt;...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Limits the reporting of listed
messages to user-defined limit_value. Overrides the MsgLimitCount
variable in the modelsim.ini file. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'MsgLimitCount', 'questa_sim_user'); return false;">MsgLimitCount</a> in
the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0d147bf6-9c1d-4efd-a554-cbeb9154b388">-nocoverfecsingleterm</dt>
<dd class="dd ArgumentDescription"><p class="p">Disables coverage for expressions that contain
multi-bit sub-expressions but whose resulting output is still single
bit.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idda3fd319-94f7-40a4-81a7-74f273b9d8cf">-nocovershort </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables short circuiting of expressions when coverage is enabled.
Short circuiting is enabled by default. You can customize the default
behavior with the CoverShortCircuit variable in the <span class="ph filepath italic">modelsim.ini </span>file.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CoverShortCircuit', 'questa_sim_user'); return false;">CoverShortCircuit</a> the User’s Manual. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc3a94e31-9d49-4420-818f-30ef07afc57b">-nocreatelib</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Stops automatic creation of missing work libraries. Overrides the
CreateLib modelsim.ini variable. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'CreateLib', 'questa_sim_user'); return false;">CreateLib</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idadc4e2cf-d59e-4ea5-b7f3-b6dc0c6652fb">-nodbgsym</dt>
<dd class="dd ArgumentDescription"><p class="p">Disables
the generation of the symbols debugging database in the compiled
library.</p>
<p class="p">The symbols
debugging database is the .dbs file in the compiled library that
provides information to the GUI enabling you to view detailed information
about design objects at the source level. Two major GUI features
that use this database are source window annotation and textual
dataflow.</p>
<p class="p">You should
specify this switch only if you know that no one else using the
library will require this information for design analysis purposes.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idab7f9d4f-057b-4e7a-a891-4d8569c5a036">-nodebug[=ports | =pli | =ports+pli]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Hides, within
the GUI and other parts of the tool, the internal data of all compiled design
units. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcc8839de-0718-4c06-be69-6636cb070bf4"><p class="p Opt">-nodebug
— The switch, specified in this form, does not hide ports, because
port information may be required for instantiation in a parent scope.</p>
<p class="p">The
design units’ source code, internal structure, registers, nets,
and so on, will not display in the GUI. </p>
<p class="p">In addition,
none of the hidden objects can be accessed through the Dataflow
or Schematic window or with commands. </p>
<p class="p">You
cannot set breakpoints or single step within this code. It is advised
that you not compile with this switch until you are done debugging.</p>
<p class="p">Note
that this is not a speed switch like the “nodebug” option on many
other products.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id093aa80b-ffcc-4225-8b7d-f2ab0c62b403"><p class="p Opt">-nodebug=ports
— Additionally hides the ports for the lower levels of your design.
Use this only to compile the lower levels of the design; if you
hide the ports of the top level you cannot simulate the design. </p>
<p class="p">Do not use the switch in this form when the parent is part of
a <a class="xref fm:HeadingOnly" href="Command_Vopt_iddd90284e.html#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a__Command_Vopt_iddd90284e.xml#iddd90284e-ab1b-41d9-a09b-9914a6b6b54a" title="Performs global optimizations on designs after they have been compiled with vcom or vlog.">vopt</a> -pdu (black-box) flow or for mixed
language designs, especially for Verilog modules to be instantiated inside
VHDL.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idab39ec5d-c88a-499a-93df-620ddbd3c85a"><p class="p Opt">-nodebug=pli
— Additionally prevents the use of pli functions to interrogate
individual modules for information. </p>
<p class="p">This
form leaves a "nodebug" module untraversable by PLI.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__iddfa558f6-91b6-48f3-a1c4-abfa360bc0ee"><p class="p Opt">-nodebug=ports+pli
— Specifies to combine the behavior of =ports and =pli.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3e3d7c69-ab93-4b34-a38f-ec7a13f48457">-noexcludeternary &lt;design_unit&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables the automatic exclusion of UCDB coverage data rows resulting
from ternary expressions for the specified design unit. Normal operation
for code coverage is to include rows corresponding to the case where
two data inputs are the same, and the select input is a “don’t care”.
To disable this automatic exclusion for the entire design, use “vsim ‑noexcludeternary”
instead.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc97f95b6-c54b-4282-a88e-bc71131326c5">-noForceUnsignedToVhdlInteger</dt>
<dd class="dd ArgumentDescription"><p class="p">Prevents
untyped Verilog parameters in mixed-language designs that are initialized
with unsigned values between 2*31-1 and 2*32 from being converted
to a VHDL generic. By default, untyped Verilog parameters that are
initialized with unsigned values between 2*3 ‑1 and 2*32 are converted
to VHDL INTEGER generics. Because VHDL INTEGER parameters are signed
numbers, the Verilog values 2*31 ‑1 to 2*32 are converted to negative
VHDL values in the range from -2*31 to -1 (the 2's complement value). </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3d75cb6c-8389-4935-b427-fcf53f9569e1">-noincr</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables incremental compilation previously turned on with -incr
argument. Default. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id1611ab2f-b6e9-4810-908b-08ce1b7065d6">-nologo</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables the startup banner. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc5a084df-b271-42e4-b45a-da2fc3e86cc3">-nooverrideundef</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Prevents `undefs from being overridden
by macros defined with the +define command line option. If a macro
is defined with +define command line option, and -nooverrideundef
is also passed as a compile option, the `undef is honored for that
macro.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id820b3e51-494b-4ff1-820e-b15bffb9af44">+nopathpulse</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Causes PATHPULSE$ specparam(s)
to be ignored in a module’s specify block. The default is to ignore
PATHPULSE$ specparam(s).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id84ea6222-b536-483c-b788-d7d49cdfad7d">-nopsl</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Causes the compiler to ignore embedded PSL assertions, and prevents
parsing of any code within the PSL metacomment, including any HDL
code. By default, vlog parses any PSL assertion statements it finds
in the specified files. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Simulating Assertions', 'questa_sim_user'); return false;">Simulating Assertions</a>” in the
User’s Manual for more information. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id46df62c3-e7a4-414a-bdb4-34b30101225e">-nosparse</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Turn off sparse memory processing for memories that would otherwise
be implemented with sparse storage. Identifies which memories are
considered “not sparse,” which causes <span class="ph fmvar:ProductName">Questa SIM</span> to
override the rules for allocating storage for memory elements only
when necessary. If you use -nosparse on a given memory, <span class="ph fmvar:ProductName">Questa SIM</span> will simulate the memory normally.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Sparse Memory Modeling', 'questa_sim_user'); return false;">Sparse Memory Modeling</a> in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5443fe37-944d-4f90-a32b-83cba792a5b6">+nospecify</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Removes specify blocks from compiled Verilog cells and modules.
Causes $sdf_annotate() to be ignored. </p>
<p class="p">You should generally pass this argument to vopt in the three
step flow, or vsim in the two-step flow instead of to vlog. This
is because passing +nospecify to vlog removes specify blocks from
the compiled Verilog cells and modules, meaning you must recompile
the libraries to run a timing simulation at a later point.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id60d451c9-0ec8-43e3-9105-bea5101cf881">-note &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the severity level of the specified message(s) to "note."
Edit the note variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'note', 'questa_sim_user'); return false;">note</a> and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idebbb2cc7-4e06-42f2-82e5-5341dd60597f">+notimingchecks </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Removes all timing check entries from the design as it is parsed.
You should generally pass this argument to vopt in the three step
flow, or vsim in the two-step flow instead of to vlog. This is because
passing +notimingchecks to vlog removes timing checks from the compiled
Verilog cells and modules, meaning you must recompile the libraries
to run a timing simulation at a later point.</p>
<p class="p">To disable
checks on individual instances, use the <a class="xref fm:HeadingOnly" href="Command_TcheckSet_id1ca1f52f.html#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c__Command_TcheckSet_id1ca1f52f.xml#id1ca1f52f-2bd0-4e5c-9cb2-e13dff6e1c0c" title="Works in tandem with tcheck_status to report on and enable/disable individual timing checks. Modifies either a check's reporting or X-generation status, and reports the new setting in the Transcript window.">tcheck_set</a> command.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id618bd319-0a34-4a29-9b37-d9cde44cbb4b">-novtblfixup </dt>
<dd class="dd ArgumentDescription"><p class="p">Causes virtual
method calls in SystemVerilog class constructors to behave as they
would in normal class methods, which prevents the type of a this
reference from changing during construction. </p>
<p class="p">This overrides
the default behavior of treating the type of a this reference as
if it is a handle to the type of the active new() method while a
constructor is executing (which implies that virtual method calls
will not execute methods of an uninitialized class type). </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id9e40f8d3-5f1e-41b5-a2bf-ca58941d74f7">+nowarn&lt;CODE&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables warning messages in the category specified by &lt;CODE&gt;;
those warnings that include the &lt;CODE&gt; name in square brackets
in the warning message. For example, +nowarnRDGN disables the following
warning message:</p>
<pre class="pre codeblock leveled"><code>** Warning: test.v(15): [RDGN] - Redundant digits in numeric literal.</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7f46f5dc-2081-4238-9a07-887735f5eaed">-nowarn &lt;category_number&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Prevents
the specified message(s) from displaying. The &lt;msg_number&gt; is
the number preceding the message to suppress. You can include multiple
‑nowarn switches. Warnings can be disabled for all compiles via
the Main window <span class="ph menucascade"><span class="ph uicontrol">Compile</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Compile Options</span></span> menu
command, or the<span class="ph filepath italic">modelsim.ini </span>file
(refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'modelsimini Variables', 'questa_sim_user'); return false;">modelsim.ini Variables</a> in the User’s
Manual).</p>
<p class="p">The following
table describes the warning message categories:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idec63f409-4d96-467c-b0b9-a3a748b406da" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Warning Message Categories for vlog -nowarn</span></caption><colgroup><col style="width:0.973in" /><col style="width:3.902in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d124465e2940"><p class="p">Category number</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d124465e2943"><p class="p">Description</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d124465e2940 "><p class="p">11 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d124465e2943 "><p class="p">PSL warnings</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d124465e2940 "><p class="p">12</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d124465e2943 "><p class="p">non-LRM compliance in
order to match Cadence behavior</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d124465e2940 "><p class="p">13 </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d124465e2943 "><p class="p">constructs that code
coverage cannot handle</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d124465e2940 "><p class="p">15</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d124465e2943 "><p class="p">SystemVerilog assertions
using local variable</p>
</td>
</tr>
</tbody>
</table>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc2245d84-f03e-45bb-905d-cafd577dab96">+num_opt_cell_conds+&lt;value&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Restricts gate‑level optimization capacity for accepting cells with
I/O path and timing check conditions. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idaeedd42d-2bd8-4402-a1b1-99327a3be416"><p class="p Opt">value — integer
between 32 and 1023, inclusive. where the default value is 1023.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ideca1fda5-940d-4b67-8fda-757f3e2e4c0a">-O0 <span class="ph">| -O1 | -O4 | -O5</span></dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Lower the optimization to a minimum with -O0 (capital oh zero).
Use this to work around bugs, increase your debugging visibility
on a specific cell, or when you want to place breakpoints on source
lines that have been optimized out.</p>
<p class="p">Refer
to "<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Optimizing Designs with vopt', 'questa_sim_user'); return false;">Optimizing Designs with vopt</a>" in the
User’s Manual for detailed information on using vopt to perform
optimization.</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id18c51d70-3fa5-4503-8b93-9ca23b481be1"><p class="p">(optional)
Enable PE-level optimization with -O1. </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6d7d247a-5c3f-4d5d-bba2-34e3f0affe81"><p class="p">(default)
Enable standard SE optimizations with -O4. </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id439bb53a-877a-4222-9084-b2ac5a7f2775"><p class="p">(optional)
Enable maximum optimization with -O5. The tool attempts to optimize loops
and prevents variable assignments in situations where a variable
is assigned but is not actually used. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7b2dbdb8-4765-44f3-9085-511d7b4b459d">-optionset &lt;optionset_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Calls an optionset as defined in the <span class="ph filepath italic">modelsim.ini</span> file.
Refer to “<a class="xref fm:HeadingOnly" href="Concept_Optionsets_id32287ea1.html#id32287ea1-a28a-4bb3-afe5-9c31c0495fdd__Concept_Optionsets_id32287ea1.xml#id32287ea1-a28a-4bb3-afe5-9c31c0495fdd" title="By defining and calling optionsets, you can easily use and combine common command line options.">Optionsets</a>” for more
information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id842aa530-bb5c-48ae-bff2-55e6730db5fb">-outf &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a file to save the final list of options to, after recursively
expanding all -f, -file and -F files.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4ebfa189-9232-4440-8771-5514edde4dfc">-override_precision</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Used with the -timescale argument,
this argument overrides the precision of `timescale specified in
the source code.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id84de2e3e-32ae-426f-9dc9-e3cd2b701c6a">-override_timescale[=]|[ ]&lt;time_unit&gt; / &lt;time_precision&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a timescale for all compiled design units. This timescale
overrides all ‘timescale directives and all declarations of timeunit
and timeprecision. You can use an equal sign (=) or a space between
option and arguments.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id43326cbe-6e52-45e7-bf5f-dd366c568d00"><p class="p Opt">time_unit
— Unit of measurement for times and delays. This specification consists
of one of three integers (1, 10, or 100) representing order of magnitude,
and one of six character strings representing units of measurement:
{1 | 10 | 100} {s | ms | us | ns | ps | fs}. For example, 10 ns. </p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id60da1bc3-a258-4e3e-aa6c-832c4b7cb055"><p class="p Opt">time_precision
— Unit of measurement for rounding delay values before using them
in simulation. Allowable values are the same as for time_unit. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6266a761-bbcb-49d8-8d20-245addbefbb2">+pathpulse</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables usage of the PATHPULSE$
specparam in a module's specify block. Has no effect on modules
without PATHPULSE$ specparam(s). The default is to ignore PATHPULSE$
specparam(s).</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id24817628-9f9d-469f-8fc2-db9c36dd5949">-pedanticerrors</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enforces strict compliance of the IEEE Std 1800-2005. The following
are some of the cases:</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0d67e6aa-1992-4a64-a3ae-4afe1ede94ea"><p class="p">Covergroup
bin size, value range, or transition specification must be constant.</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2188d8fa-54fe-4552-ad20-b33cbe820e14"><p class="p">Using <span class="ph FontProperty emphasis">new</span> for
queues is not legal. When strict compliance is not enforced, use
of <span class="ph FontProperty emphasis">new</span> creates
a queue of the specified size where all elements are initialized
to the default value of the queue element type. </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id8dbf213a-89dc-479c-ba56-07c9d40fe1e5"><p class="p">Using underscore
character (_) in sized, based literals is not legal. When you specify this
argument, an error occurs for literals such as 2'b_01.</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd95f5e42-cf97-4692-9ddb-1beac278fc44"><p class="p">Omitting
the grave accent mark (`) preceding the left brace ({) when writing structure
literals is not legal. When you specify this argument, an error
occurs for literals written without the grave accent mark. </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ida4691a68-9e8d-4a1a-a1df-b4f20cd76408"><p class="p">Inserting
the grave accent mark to precede quotation marks (`") that enclose
string literals is not legal—only string literals within quotation
marks (") are allowed. When you specify this argument, an error
occurs for string literals using that mark. </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3153d435-389d-41ec-8b9c-fd83055058ed"><p class="p">Using class
extern method prototypes with lifetime (automatic/static) designations produces
a compliance error (instead of a warning). </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6f6283ee-8ef8-4b96-88d0-9880ea0ac4df"><p class="p">Using “cover
bool@clk” as a PSL statement is not legal. </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idbd2c26be-8f63-43c0-95ae-c430cf53f131"><p class="p">Using realtime
data types in SystemVerilog assertion is not legal.</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc104b17a-4f83-4d1a-a314-9ce81a19a8a6"><p class="p">Using an
unsized constant in a concatenation if it is the leftmost value
in the list is not legal.</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id596673c5-28ad-4afe-8a56-82bf5c1bdfe7"><p class="p">Calling
a virtual function in the constructor of the same class is not legal. </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc9858d47-6c81-4b39-b0eb-f009b914ddc4"><p class="p">Using integers
to define macro names is not legal.</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id79ed4c22-5cf0-4318-aee6-2b3d0305fdd2"><p class="p">Declaring <span class="ph FontProperty emphasis">unique</span> constraint
as <span class="ph FontProperty emphasis">soft</span> is
not LRM-complaint. </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2682a009-581a-4a0f-86a6-3bb67b029587"><p class="p">Using non-LRM
compliant extensions. When you specify this argument, it disables all
non-LRM compliant extensions.</p>
</li>
</ul>
<p class="p">This argument
also produces a report of mismatched ‘else directives. </p>
<p class="p">You can
produce a complete list by executing the command:</p>
<pre class="pre codeblock leveled"><code>verror -kind vlog -pedanticerrors </code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__iddac8020b-3d49-4b23-9eb3-185041c1228b">-permissive </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Allows messages in the LRM group of error messages to be downgraded
to a warning. Allows the use of reserved keywords 'config' and 'instance'
outside of unit and configuration scopes. Also allows named port
connections on bit-select and part-select ports, though only when
multiple bit-select or part-select ports of same name are not present in
the port list.</p>
<p class="p">You can
produce a complete list by executing the command:</p>
<pre class="pre codeblock leveled"><code>verror -kind vlog -permissive </code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3082b245-1133-4201-9e15-c8c4e905d256">-permit_defunct_sv </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Allows using a selected set of constructs no longer supported by
the SystemVerilog standard. Currently, the set supports only the
use of the keyword “char.” This argument allows use of the keyword
“char” to be interpreted as the SystemVerilog “byte” type. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6e67761a-c60c-468e-a50a-129a8c3a8b32">-printinfilenames[=&lt;filename&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">Prints the
path names of all source files opened (including “include” files)
during the compile. Specifies whether each file is a Verilog or
SystemVerilog file. To write these path names to a text file in
the current directory, add =&lt;filename&gt; to this argument. If you
use this argument again with the same filename, you overwrite the
contents of the previous version of the file. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id17726890-69a2-443e-b1f7-b294e55b675c">-[w]prof=&lt;filename&gt; </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional;
-wprof and -prof are mutually exclusive) Enables CPU (-prof) or
WALL (-wprof) time based profiling and saves the profile data to
&lt;filename&gt;. Customer Support uses output from these arguments
for debugging purposes.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id982a2a5a-b7f3-4810-9ca0-b3dfd30b71f1">-proftick=&lt;integer&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets the time interval between the profile data collections. Default
= 10.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id950565eb-6cc2-4df8-9810-66fb8ca27666">‑pslext</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables PSL LTL and OBE operators. These operators are disabled
by default.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__iddcedf8f2-a2ed-46ca-9884-ab109a3ae8ff">-pslfile &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">Identifies
an external PSL assertion file to compile along with the Verilog
source files. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Simulating Assertions', 'questa_sim_user'); return false;">Simulating Assertions</a>” in the
User’s Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id77632b07-51ab-4357-b9d1-a249c1997fb7">-quiet</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Disables
output of informative messages about processing the design, such
as Loading, Compiling, or Optimizing, but not messages about the
design itself. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd81afaf5-edfe-4043-af62-91226aa01441">-R [&lt;simargs&gt;]</dt>
<dd class="dd ArgumentDescription"><p class="p">Instructs
the compiler to invoke <a class="xref fm:HeadingOnly" href="Command_Vsim_id382a4cc6.html#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6__Command_Vsim_id382a4cc6.xml#id382a4cc6-e6b8-4d5f-9373-f63d82fd56f6" title="Invokes the VSIM simulator. Invoking this command with the ‑view argument enables you to view the results of a previous simulation run.">vsim</a> after
compiling the design. The compiler automatically determines which
top-level modules are to be simulated. </p>
<p class="p">When you
use the -R option, you must specify the log files for vlog and vsim
separately. The file you specify before -R will capture the output
of the vlog compiler, and the one you specify after -R will capture
the vsim output.</p>
<p class="p">For example,
in the following vlog command, "log1.txt" will contain the vlog
output and "log2.txt" will contain the vsim output.</p>
<pre class="pre codeblock leveled"><code>	vlog  -l  log1.txt  top.sv  -R  -c  -do  "run -all;quit"  -l  log2.txt</code></pre><p class="p">The -R option
is not a Verilog-XL option, but <span class="ph fmvar:ProductName">Questa SIM</span> uses
it to combine the compile and simulate phases together, as you may
be used to doing with Verilog-XL. This option is provided to ease
the transition to <span class="ph fmvar:ProductName">Questa SIM</span>.
It is not recommended that you use this option regularly, as you
will then incur the unnecessary overhead of compiling your design for
each simulation run. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idaf485a70-b0ff-4db3-ac00-79343c2a6438">-randmetastable</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables random
insertion of 0 or 1 values on the output of a library cell when
a timing violation is encountered.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf2d6c099-4364-460c-9963-9177751120ca">-refresh</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Regenerates a library image. By default, the work library is updated.
To update a different library, use -work &lt;library_name&gt; with
-refresh (for example, vlog -work &lt;your_lib_name&gt; -refresh).
If a dependency checking error occurs which prevents the refresh,
use the vlog -force_refresh argument. See vlog examples for more
information. You can use a specific design name with -refresh to
regenerate a library image for that design, but you cannot use a
file name.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id0177a20b-820e-4351-932b-1c9d3bfeaf30">-s</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Instructs the compiler not to load
the standard package. Use this argument only when you are compiling
the sv_std package.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb32aa57f-75fc-4c67-96cc-403284f6b25c">-scdpiheader &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies
the name of the SystemC DPI function prototype header file automatically
generated from the current compilation. Defaults to <span class="ph filepath italic">sc_dpiheader.h</span> when
you do not provide a filename. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SystemC Procedural Interface to SystemVerilog', 'questa_sim_user'); return false;">SystemC Procedural Interface to SystemVerilog</a>”
in the User’s Manual for a more detailed description.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idaf309607-17bb-4e1e-85a3-3c7abdbcc7f9">-sfcu</dt>
<dd class="dd ArgumentDescription"><p class="p">Instructs
the compiler to treat all files in a compilation command line as
a separate compilation units. This is the default behavior, and
is the inverse of the behavior of <a class="xref fm:HeadingOnly" href="#id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcf2cbbc9-e8b7-4e52-a6c0-bbccdb85e3b5">-mfcu[=macro]</a>.</p>
<p class="p">If this file has global declarations, a local $unit scope is
created for a library file passed through with the -v argument.</p>
<p class="p">This switch
overrides the MultiFileCompilationUnit variable if it is set to
"1" in the modelsim.ini file. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'MultiFileCompilationUnit', 'questa_sim_user'); return false;">MultiFileCompilationUnit</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb411f3a4-e67e-4e2c-b939-bac590cb5807">‑skipprotected</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Ignores any ‘protected/‘endprotected region contained in a module. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id214a454c-3eb0-49de-81e6-215e8f287528">-skipprotectedmodule</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prevents adding any module containing a ‘protected/‘endprotected
region to the library. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7c240d93-1fac-4a68-b345-dc911ed7ba05">-skipsynthoffregion</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Ignore all constructs within synthesis_off or translate_off pragma
regions.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idef662e14-8882-49ca-803d-de4d61e7dd2e">-smartdbgsym</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Reduces the size of design libraries by minimizing the number of
debugging symbol files generated at compile time. </p>
<p class="p">Code Coverage
flows do not support this option, and there are limitations to `macro
support in refresh flows. </p>
<p class="p">Edit the
SmartDbgSym variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SmartDbgSym', 'questa_sim_user'); return false;">SmartDbgSym </a>in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4adce43b-2611-405e-bbc3-56c27ec94c43">-source</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Displays the associated line of source code before each error message
generated during compilation. The default is to display only the
error message.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7d64d378-1b9c-4f8b-ad27-99ef536890cd">-stats [=[+ | -]&lt;feature&gt;[,[+ | -]&lt;mode&gt;] </dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Controls display of compiler statistics sent to a logfile, stdout,
or the transcript. Specifying -stats without options sets the default
features (cmd, msg, and time). </p>
<p class="p">Specify
multiple features and modes for each instance of -stats as a comma-separated
list. You can specify ‑stats multiple times on the command line,
but only the final instance takes effect. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf68c7ffd-87cd-4df4-8064-2093b418dfc5"><p class="p Opt">[+ | -]
— Controls activation of the feature or mode, where the plus character
( + ) enables the feature and the minus character ( - ) disables
the feature. You can also enable a feature or mode by specifying
it without the plus (+) character. Setting this switch adds or subtracts
features and modes from the settings in the Stats <span class="ph filepath italic">modelsim.ini</span> variable.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4ed8b78a-3036-4042-af86-27a12f126f82"><p class="p Opt"><var class="keyword varname">feature</var></p>
<p class="p">all —
Display all statistics features (cmd, msg, perf, time). Mutually
exclusive with none option. When specified in a string with other
options, all is applied first.</p>
<p class="p">cmd —
(default) Echo the command line.</p>
<p class="p">msg —
(default) Display error and warning summary at the end of command execution.</p>
<p class="p">none
— Disable all statistics features. Mutually exclusive with all option.
When specified in a string with other options, none is applied first.</p>
<p class="p">perf
— Display time and memory performance statistics.</p>
<p class="p">time
— (default) Display Start, End, and Elapsed times. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Use -stats=perf+verbose to display information about the
operating system and host machine.</p>
</div>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id8494df08-43f5-4fea-b0ea-189f02af9d5d"><p class="p Opt"><var class="keyword varname">mode</var></p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id99c97a4c-11eb-4d07-91f9-e7838faeecfa"><p class="p Opt">Modes can
be set for a specific feature or globally for all features. To add
or subtract a mode for a specific feature, specify using the plus
(+) or minus (-) character with the feature, for example, vlog -stats=cmd+verbose,
perf+list. To add or subtract a mode globally for all features,
specify the modes in a comma-separated list, for example, vlog -stats=time,perf,list,-verbose.
You cannot specify global and feature specific modes together. </p>
<p class="p">kb —
Print performance statistics in kilobyte units with no auto-scaling.</p>
<p class="p">list
— Display statistics in a Tcl list format when available.</p>
<p class="p">verbose
— Display verbose statistics information when available.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">vlog -quiet
disables all default or user-specified -stats features. </p>
</div>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf353c01f-e5da-491e-a9f5-70fbc345ece2">-suppress {&lt;msgNumber&gt; | &lt;msgGroup&gt;} [,[&lt;msg_number&gt; | &lt;msgGroup&gt;] ,...]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Prevents the specified message(s) from displaying. The &lt;msg_number&gt;
is the number preceding the message to suppress. You cannot suppress
Fatal or Internal messages. Edit the suppress variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'suppress', 'questa_sim_user'); return false;">suppress</a> and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the User’s
Manual for more information.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7fbd5146-518b-4649-a6df-3a98a8e4c670"><p class="p Opt">&lt;msgNumber&gt;</p>
<p class="p">A specific message number</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id81ecd42f-5e0f-4ec2-bd38-6dc9b659639e"><p class="p Opt">&lt;msgGroup&gt;</p>
<p class="p">A value identifying a pre-defined group of messages, based on
area of functionality. These groups only suppress notes or warnings.
The valid arguments are:</p>
<p class="p">All, GroupNote, GroupWarning, GroupFLI, GroupPLI, GroupSDF, GroupVCD, GroupVital,
GroupWLF, GroupTCHK, GroupPA, GroupLRM</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcc08ac68-1a37-4ea9-8c22-f5dcea16bd1a">-sv</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Enables
SystemVerilog features and keywords, including functional coverage constructs.
By default <span class="ph fmvar:ProductName">Questa SIM</span> follows
the IEEE Std 1364-2005 and ignores SystemVerilog keywords. If a
source file has a ".sv" extension, <span class="ph fmvar:ProductName">Questa SIM</span> automatically parses
SystemVerilog keywords.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd4bffe39-f819-4d26-ac06-a9887f21c0ef">‑svext=[+|-]&lt;extension&gt;[,[+|-]&lt;extension&gt;]…</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables or disables non-LRM compliant SystemVerilog language extensions with
a comma-separated list of arguments.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idfd3aafc0-0929-43a2-8876-9946703365fa"><p class="p Opt">[+ | -]
— Controls activation of the <span class="ph FontProperty emphasis">extension</span>.
Remember that command arguments take precedence; any settings to
this argument override your settings of the SV Extensions <span class="ph filepath italic">modelsim.ini</span> variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SvExtensions', 'questa_sim_user'); return false;">SvExtensions</a> in the User’s Manual.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2da99bbf-8507-49f4-8461-0216216a9a2d"><p class="p Opt">+ — Activates
the <span class="ph FontProperty emphasis">extension</span>.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idafaa7ec5-9c3a-41f1-a5f0-1203bf95b33d"><p class="p Opt">- — Deactivates
the <span class="ph FontProperty emphasis">extension</span>.</p>
</li>
</ul>
<p class="p">If you
do not specify either a “+” or “-”, the command assumes you are
activating the specified <span class="ph FontProperty emphasis">extension</span>.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id61f19661-cb9c-44fe-8b37-8464bd8c43ad"><p class="p Opt">&lt;extension&gt;
—</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Specify multiple extensions as a comma-separated list.
For example:</p>
<p class="p">vlog -svext=+feci,-uslt,pae</p>
</div>
<p class="p">acade — Preserves expressions that are both written and read
within always_comb blocks in their respective implicit sensitivity
lists as opposed to the SystemVerilog LRM behavior which excludes
them from implicit sensitivity lists.</p>
<p class="p">acum
— Specifies that the get(), try_get(), peek(), and try_peek() methods
on an untyped mailbox will return successfully if the argument passed
is assignment-compatible with the entry in the mailbox. The LRM-compliant
behavior is to return successfully only if the argument and entry
are of equivalent types.</p>
<p class="p">acade — Adds always_comb driven elements in the sensitivity lsit.</p>
<p class="p">adsl — Adds dynamic element (class element access) to the sensitivity
list of “always @*”. Null class handles can lead to crash at elaboration
or run time.</p>
<p class="p">alltsic — Allows local lookup of “this” and “super” in inline
constraints.</p>
<p class="p">alpo — Allows overriding local parameters using the -G argument
in vopt. It cannot be used to override class parameters.</p>
<p class="p">altdpiheader — Allows an alternative style function signature
generated in a DPI header.</p>
<p class="p">ared
— Allows use of array reduction methods on multi-dimensional unpacked arrays,
without the need of using a 'with' clause. A multi-dimensional unpacked
array will be treated as if it had a single dimension [0:total_number_of_elements-1]. </p>
<p class="p">arif — Allows the use of refs in fork-join_any or fork-join_none
blocks inside tasks. </p>
<p class="p">aswe — Enables support for the symmetric wild equality operators
=?= and !?=.</p>
<p class="p">atpi
— Uses type names as port identifiers. Disabled when compiling with ‑pedanticerrors.</p>
<p class="p">bstr — Allow use of the string built-in method bittostr.</p>
<p class="p">catx
— Allows an assignment of a single unsized constant in a concat
to be treated as an assignment of 'default:val'.</p>
<p class="p">ctlc — Casts time literals in constraints to the type: time.
The LRM dictates that a time literal, such as “10ns” is to be interpreted
as a “realtime” type, but this is not always adhered to, for example:</p>
<pre class="pre codeblock"><code>class Foo;
  rand time t;
  constraint c1 {
    t &lt; 10ns; // NON-LRM compliant use of ‘real’ type
  }
endclass</code></pre><p class="p">daoa
— Allows the passing a dynamic array as the actual argument of DPI
open array output port. Without this option, a runtime error, similar
to the following, is generated, which is compliant with LRM requirement. </p>
<pre class="pre codeblock leveled"><code># ** Fatal: (vsim-2211) A dynamic array cannot be passed as an argument to the DPI import function 'impcall' because the formal 'o' is an unsized output. 
#    Time: 0 ns  Iteration: 0  Process: /top/#INITIAL#56 File: dynarray.sv 
# Fatal error in Module dynarray_sv_unit at dynarray.sv line 2 </code></pre><p class="p">dbpp — Decrypt before preprocessing.</p>
<p class="p">ddup — (Drive Default Unconnected Port) Reverts behavior to where
explicit named unconnected ports are driven by the default value
of the port.</p>
<p class="p">defervda — Causes SystemVerilog variables that have an initializer
in the declaration to trigger top-blocking always blocks at time
zero.</p>
<p class="p">dmsbw — Drives the MSB unconnected bits of the wider hiconn (output)
or the wider loconn (input) in an otherwise collapsible port connection.
With this extension, zero drives unconnected bits; otherwise, they
float.</p>
<p class="p">evdactor
— Enables early variable declaration assignments during class construction. The
default behavior is to perform all superclass initialization before
initializing any fields in a subclass.</p>
<p class="p">evis
— Supports the expansion of environment variables in curly braces
( {} ) in `include string literals and in `include path names. For
example, if MYPATH exists in the environment then it will be expanded
in the following: </p>
<pre class="pre codeblock leveled"><code>`include "$MYPATH/inc.svh"  </code></pre><p class="p">feci
— Treats constant expressions in a foreach loop variable index as
constant.</p>
<p class="p">fin0
— Treats $finish() system call as $finish(0), which results in no
diagnostic information being printed.</p>
<p class="p">hiercross1 — Allow hierarchical cross feature.</p>
<p class="p">hiercross2 — Allow an alternate hierarchical cross feature.</p>
<p class="p">ias —
Iterates on always @* evaluations until inputs settle. Typically,
an always @* block is not sensitive to events generated by executing
the block itself. This argument increases the sensitivity of the
block, so that it will re-trigger if any input has changed since
the last iteration of the always block.</p>
<p class="p">idcl
— Allows passing of import DPI call locations as implicit scopes.</p>
<p class="p">When there is no svSetScope() call, the DPI scope will always
be implicitly set to the current DPI call location and restored
after the call returns. This is different than the LRM behavior,
which sets the scope to the import function declaration’s scope instead
of the call location.</p>
<p class="p">When you call svSetScope in a C function, it stays sticky until
the enclosing C function returns. The calling chain initiates inside
the enclosing C function, but after svSetScope(), will always see
the same user scope setting. svSetScope() will not impact additional
DPI calls in the same thread after the enclosing C function returns.</p>
<p class="p">You can apply this argument to a subset of design hierarchies
within the same simulation. Design units optimized with, and without
idcl can also coexist within the same vsim session. Apply this argument
with caution, and only for design hierarchies that require the non-LRM
behavior. </p>
<p class="p">iddp
— Ignores the DPI task disable protocol check.</p>
<p class="p">ifca — Iterate on feedback continuous assignment until inputs
settle.</p>
<p class="p">ifslvbefr — Allows a solve/before constraint within an IfElse
constraint with a constant condition. This is on by default. </p>
<p class="p">islm — Ignore string literals within macros.</p>
<p class="p">lrtic — Use return type declared inside class for extern function,
without scope resolution.</p>
<p class="p">mewq — Allows macro substitution inside string literals not within
a text macro.</p>
<p class="p">mncim — Allows macro names to contain minus (‘-’) characters.</p>
<p class="p">mtdl — Ignores commas and right parentheses occurring within
a `" `" (back tick-double quotation mark back tick-double quotation
mark) string that forms a list of macro argument actuals within
another macro expansion.</p>
<p class="p">mttd — Reinterprets ``" (back tick-back tick-double quotation
mark) as `" (back tick-double quotation mark) within macro text
expansion.</p>
<p class="p">ncref — Prevents a ref argument in the new operator of a covergroup
to be treated as a constant, unless specified.</p>
<p class="p">noexptc — Ignore DPI exports of SystemVerilog type name overloading
check.</p>
<p class="p">omaa — Allows shuffle ordering method on associative arrays.</p>
<p class="p">pae —
Automatically export all symbols imported and referenced in a package.</p>
<p class="p">pae1 — Allows the export, using wildcard export only, of package
symbols from a subsequent import of a package. These symbols may
or may not be referenced in the exporting package.</p>
<p class="p">pctap — Promote concat to an assignment pattern using heuristics,
such as the presence of unsized literals.</p>
<p class="p">qcat — Allows the use of an assignment pattern for concatenating
onto a queue. </p>
<p class="p">realrand — Enables randomization of real-type variables and constraints
in constraint expressions. By default, the extension is enabled.
Use the “‑svext=‑realrand” argument to disable this extension at
compile time. </p>
<p class="p">The tool supports <span class="ph FontProperty emphasis">dist</span> constraint
construct with real-type operands with the following restrictions:</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id38b2789e-da27-4d76-bcfb-ec759271506f"><p class="p">The tool
supports real-types for the LHS operand. For example:</p>
<pre class="pre codeblock"><code>my_real_var dist { 1, 3, 11 };</code></pre></li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc52604ae-129f-4a3b-a4c8-3af6d70f618b"><p class="p">The tool supports
real-types for RHS value ranges.</p>
<p class="p">If a value range specifies a range, the following holds true:</p>
<ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idc14c2d37-12c3-40c8-b999-a7e563d69aee"><p class="p">The tool
supports only the “:/” weight operator, and does not support the
“:=” operator.</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id8aa2f509-663f-4137-8484-97245966617d"><p class="p">You must specify
an explicit weight for the range. The tool does not support the
default weight of “:=1”. For example:</p>
<pre class="pre codeblock"><code>a dist { 1.0, [2.0:3.0] };</code></pre></li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id453b81e2-3b38-41bd-b11f-a07b1f9492af"><p class="p">The probability
for selecting a single value from a specified range is UNDEFINED.
For example:</p>
<pre class="pre codeblock"><code>a dist { 1.0 := 1, [2.0:3.0] :/ 2 };</code></pre></li>
</ul>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf1803261-598e-473e-8516-92cbe7ae4f59"><p class="p">The tool does
not support real-types for weight expressions. For example:</p>
<pre class="pre codeblock"><code>a dist { 1.0 := 3.14, 2.0 := 9.99 };</code></pre></li>
</ul>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Randomization of real-type variables or constraints
requires a SystemVerilog Real Number Modeling (svrnm) license. If
the license check fails, real-type number support is disabled.</p>
</div>
<p class="p">sas — Enables LRM-compliant @* sensitivity rules.</p>
<p class="p">sccts
— Processes string concatenations converting the result to string
type. </p>
<p class="p">sceq — Allows string comparison with SystemVerilog case equality
operator (===).</p>
<p class="p">scref — Allows you to specify ref arguments in covergroup sample
functions without using const.</p>
<p class="p">sffi — Allows the same function and formal identifier in the
case of functions with a void return type.</p>
<p class="p">softunique — Enables you to declare the <span class="ph FontProperty emphasis">unique</span> constraint
as <span class="ph FontProperty emphasis">soft</span>.</p>
<p class="p">spsl
— (default) Searches for packages in source libraries specified
with -y and +libext.</p>
<p class="p">stop0
— Treats $stop and $stop() as $stop(0), which results in no diagnostic information
being printed.</p>
<p class="p">substr1 — Allows one argument in the builtin function substr.
A second argument will be treated as the end of the string.</p>
<p class="p">tzas — Causes an always block to behave as though triggered at
time zero, even if none of the variables and nets in the implied
sensitivity change value at time zero. This extension runs a top-blocking
always @* at time zero, as is done for an always_comb.</p>
<p class="p">ubdic — Allows the use of a variable in a SystemVerilog class
before it is defined. For example:</p>
<pre class="pre codeblock"><code>class A;
	function func();
		int y = x;      // variable ‘x’ is used before it is defined
	endfunction
	int x = 1;
endclass</code></pre><p class="p">If you do not enable this extension, you will receive unresolved
reference errors.</p>
<p class="p">udm0
— Expands any undefined macro with the text “1'b0”.</p>
<p class="p">uslt
— (default) Promotes unused design units found in source library
files specified with the -y option to top-level design units.</p>
<p class="p">vmctor
— Allows virtual method calls in class constructor. The default
is to treat them as non-virtual during construction.</p>
<p class="p">voidsystf — When enabled (default), specifies to evaluate any
occurrences of $void(x) within constraint contexts as (x), and issue
a suppressible warning each time. Occurrences of $void outside of
constraint contexts will behave as user-defined system function
calls (PLI).</p>
<p class="p">When disabled, evaluates any occurrences of $void(x) as user-defined
system function calls (PLI). Because system function calls are not
generally allowed within constraint contexts, the use of $void in
a constraint generates a vlog/vopt error.</p>
<p class="p">Specifying -pedanticerrors disables the voidsystf extension,
even if you enable it with -svext=voidsystf.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide12baac6-f8cb-48a4-a960-9e9a2cb7c5e0">‑svfilesuffix=&lt;extension&gt;[,&lt;extension&gt;...] &lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">Allows specification
of filename extensions for SystemVerilog files. Overrides the SVFileSuffixes
variable in the <span class="ph filepath italic">modelsim.ini</span> file
for specified &lt;filename&gt;. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'SVFileSuffixes', 'questa_sim_user'); return false;">SVFileSuffixes</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id705d3bd0-b05f-4a55-98c8-2583c9b9c5a0">‑svinputport=net | var | compat | relaxed</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Used in conjunction with -sv (or files with an .sv extension) to
determine the default kind for an input port that is declared with
a type, but with out the var keyword. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id9ef8c053-4ce9-44d6-bc5f-4a2556f804de"><p class="p Opt">net — declares
the port to be a net. This value enforces strict compliance to the
Verilog LRM (IEEE Std 1364-2005), where the port declaration defaults
to the default net type as specified by the ‘default_nettype directive. </p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5ff4d276-e671-4d32-aab1-bccc0c71b69e"><p class="p Opt">var — declares
the port to be a variable. This value enforces behavior from previous releases,
where the port declaration defaults to variable.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7a97b1a9-a419-4af0-acd8-ac01749e8b96"><p class="p Opt">compat
— declares that only types compatible with net declarations default
to wire.</p>
</li>
<li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id83dec8e3-f664-4ee9-a227-dfe38264f442"><p class="p Opt">relaxed
— (default) declares the port to be a net only if the type is a
4-state scalar or 4‑state single dimensional vector. Otherwise,
the port is declared a variable.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id2aac030f-421b-4c2f-b847-8576ba5cb1fe">-svpkgcasesens</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Requires case-sensitive matching between SystemVerilog package import statements
and package names.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idbb814374-8469-41b4-bc37-c9a97b772d6d">-sv05compat</dt>
<dd class="dd ArgumentDescription"><p class="p">Used in
conjunction with the -sv switch to ensure compatibility with the
reserved keyword set of IEEE Std 1800-2005.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5c5854ac-ad8d-4639-8ea8-81f8a64023b0">-sv09compat</dt>
<dd class="dd ArgumentDescription"><p class="p">Used in
conjunction with the -sv switch to ensure compatibility with the
reserved keyword set of IEEE Std 1800-2009.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id8425845a-be0f-4abb-8a54-57163444070f">‑sv12compat</dt>
<dd class="dd ArgumentDescription"><p class="p">Used in
conjunction with the -sv switch to ensure compatibility with the
reserved keyword set of IEEE Std 1800-2012.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7df3b49c-d214-42d1-ab24-d96764a140f4">-sv17 compat</dt>
<dd class="dd ArgumentDescription"><p class="p">Used in conjunction with the -sv switch
to ensure compatibility with the reserved keyword set of IEEE Std1800-2017</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id587015ce-d902-46c8-a566-29a9b772d65a">-tbxhvllint &lt;hvl_files&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional.
For use with Veloce emulator and TestBench-Xpress (TBX) verification accelerator).
Prints a warning message for each #delay statement encountered during analysis.
Refer to the <span class="ph FontProperty ManualTitle">TBX User’s Guide</span> for
more detailed usage information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb82539fe-f92e-4947-8573-78b3380a4e0a">-timescale[=]|[ ]&lt;time_units&gt;/&lt;time_precision&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies the default timescale for all design unit types (modules,
interfaces, programs, packages, checkers, and so forth) not having
an explicit timescale directive in effect during compilation. </p>
<p class="p">The format
of the -timescale argument is the same as that of the `timescale
directive. An equal sign (=) or whitespace is accepted between option
and arguments. If you use a space between arguments, you must enclose
&lt;time_units&gt; / &lt;time_precision&gt; in quotation marks ("). The
format for &lt;time_units&gt; and &lt;time_precision&gt; is &lt;n&gt;&lt;units&gt;.
The value of &lt;n&gt; must be 1, 10, or 100. The value of &lt;units&gt;
must be fs, ps, ns, us, ms, or s. In addition, the &lt;time_precision&gt;
must be smaller than or equal to the &lt;time_units&gt;. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Simulator Resolution Limit (Verilog)', 'questa_sim_user'); return false;">Simulator Resolution Limit (Verilog)</a>”
in the User’s Manual for more information. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id88039e5e-931a-40a7-b7e9-26bd5056ad7a">-togglecountlimit &lt;int&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Limits the toggle coverage count, &lt;int&gt;, for a toggle node. After
the limit is reached, further activity on the node is ignored for
toggle coverage. All possible transition edges must reach this count
for the limit to take effect. For example, if you are collecting toggle
data on 0-&gt;1 and 1-&gt;0 transitions, both transition counts must reach
the limit. If you are collecting "full" data on 6 edge transitions,
all 6 must reach the limit. Overrides the global value set by the
ToggleCountLimit <span class="ph filepath italic">modelsim.ini</span> variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ToggleCountLimit', 'questa_sim_user'); return false;">ToggleCountLimit</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id54e3e5a3-0834-4c91-ba11-8d3af5cf8fd2">-toggleportsonly</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Enables ports only for inclusion in toggle coverage numbers; internal
signals are not included in coverage metrics. To see coverage of
all ports in the design, use the “vopt +acc=p” command — but note
that this command turns off inlining, which can result in a significant
performance penalty. You can selectively enable toggle coverage
on specific ports by using the “vopt +acc=p+&lt;selection&gt;” command.
Overrides any global value set by the TogglePortsOnly <span class="ph filepath italic">modelsim.ini</span> variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'TogglePortsOnly', 'questa_sim_user'); return false;">TogglePortsOnly</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id46a90086-71a1-451d-9b71-bf1b7179ae44">-togglewidthlimit &lt;int&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Sets the maximum width of signals, &lt;int&gt;, that are automatically
added to toggle coverage with the -cover t argument. Can be set
on design unit basis. Overrides the global value of the ToggleWidthLimit <span class="ph filepath italic">modelsim.ini </span>variable.
Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'ToggleWidthLimit', 'questa_sim_user'); return false;">ToggleWidthLimit</a> in the User’s
Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7a645c8a-92ec-45ef-9d4f-adcb3c63d30d">+typdelays</dt>
<dd class="dd ArgumentDescription"><p class="p">Selects
typical delays from the "min:typ:max" expressions. Default. You
can specify the same option to the simulator to defer delay selection
until simulation time.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3caeafd1-9268-4237-905a-7efd60e5405f">-u</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Converts regular Verilog identifiers to uppercase. Allows case insensitivity
for module names. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd610b838-f978-48de-86ea-5b307d7e96bb">-v &lt;library_file&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a source library file containing module and UDP definitions.
Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Verilog-XL Compatible Compiler Arguments', 'questa_sim_user'); return false;">Verilog-XL Compatible Compiler Arguments</a>”
in the User’s Manual for more information.</p>
<p class="p">After all
explicit filenames on the vlog command line have been processed,
the compiler uses the -v option to find and compile any modules
that were referenced but not yet defined. Modules and UDPs within
the file are compiled only if they match previously unresolved references.
You can have multiple -v options. See additional discussion in the
examples.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id814309a2-35db-4a30-a16d-43140f727a98">-version</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Returns the version of the compiler as used by the licensing tools. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3e857c32-ebb8-4655-ba3f-9203bbbf3952">-vlog01compat</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Ensures compatibility with rules of IEEE Std 1364-2001. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id5877ad29-eada-459c-9a6d-00cdd1ee8de2">-vlog95compat</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Disables Verilog 2001 keywords, which ensures that code that was
valid according to the 1364-1995 spec can still be compiled. By
default <span class="ph fmvar:ProductName">Questa SIM</span> follows
the rules of IEEE Std 1364-2001. Some requirements in 1364-2001
conflict with requirements in 1364-1995. Edit the vlog95compat variable
in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vlog95compat', 'questa_sim_user'); return false;">vlog95compat</a> in the User’s Manual.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idcddfa72e-7c66-4ad0-9c2b-3f69bd36a450">-vmake</dt>
<dd class="dd ArgumentDescription"><p class="p">Generates
a complete record of all command line data and files accessed during
the compile of a design. This data is used by the <a class="xref fm:HeadingOnly" href="Command_Vmake_idfa692386.html#idfa692386-f07d-4592-a232-3315f4ac2b81__Command_Vmake_idfa692386.xml#idfa692386-f07d-4592-a232-3315f4ac2b81" title="Enables you to use a MAKE program to maintain individual libraries.">vmake</a> command to generate a comprehensive
makefile for recompiling the design library. By default, vcom stores
compile data needed for the -refresh switch and ignores compile
data not needed for -refresh. The -vmake switch forces inclusion
of all file dependencies and command line data accessed during a
compile, whether they contribute data to the initial compile or
not. Executing this switch can increase compile time in addition
to increasing the accuracy of the compile. See the vmake command for
more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb4d04c98-5710-450e-855b-8a1474d6db08">-vv</dt>
<dd class="dd ArgumentDescription"><p class="p">Prints to stdout the C/C++ compile and link
subprocess command line information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id23ef0f13-7218-49d8-b778-c049f58b8631">-warning &lt;msg_number&gt;[,&lt;msg_number&gt;,…]</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Changes the severity level of the specified message(s) to "warning."
Edit the warning variable in the <span class="ph filepath italic">modelsim.ini</span> file
to set a permanent default. Refer to <a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'warning', 'questa_sim_user'); return false;">warning</a> and “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Message Severity Level', 'questa_sim_user'); return false;">Message Severity Level</a>” in the User’s
Manual for more information.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id16e2531e-a4a0-4581-a211-8435eea8377b">-warning error</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Reports all warnings as errors. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id4f73eca0-ae73-4a26-b540-96e7c6142f38">-warnrbw</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Displays a warning when a variable is read before written in an
always @* block.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id88229c4b-5a5d-4bde-8d54-71956a10d1a1">-work &lt;library_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a logical name or pathname of a library that is to be
mapped to the logical library work. By default, the compiled design
units are added to the work library. The specified pathname overrides
the pathname specified for work in the project file.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__ide6bf4721-92ff-490b-a65c-bccc7eb36191">-writetoplevels &lt;fileName&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Records the names of all top level module names in a specified file.
Also records any compilation unit name specified with -cuname. Can
be specified only when compiling the top level modules. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id61dd48a2-c51d-47a5-a25f-1cdca5a4314b"><p class="p Opt">&lt;fileName&gt;
— Required. Specifies the name of the file in which to record module names. </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idb528b441-cf9a-4872-b11c-70896925aa9f">-y &lt;library_directory&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Specifies a source library directory containing definitions for
modules, packages, interfaces, and user-defined primitives (UDPs).
Typically, this is a directory of source files to scan if the compiled
versions do not already exist in a library. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Verilog-XL Compatible Compiler Arguments', 'questa_sim_user'); return false;">Verilog-XL Compatible Compiler Arguments</a>”
in the User’s Manual for more information.</p>
<p class="p">After processing
all explicit filenames on the vlog command line, the compiler uses
the -y option to find and compile any modules that were referenced
but not yet defined. Files in this directory are compiled only if
the file names match the names of previously unresolved references.
You can use multiple -y options. You must specify a file suffix
by using -y in conjunction with the +libext+&lt;suffix&gt; option.
See additional discussion in the examples.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Any -y
arguments that follow a -refresh argument on a vlog command line
are ignored. Any -y arguments that come before the -refresh argument
on a vlog command line are processed.</p>
</div>
</dd>
<dt class="dt ArgumentName dlterm" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id105acf19-bedf-4b19-a637-994a39d0597c">&lt;filename&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies
the name of the Verilog source code file to compile. A filename
is required. You can enter multiple filenames, separated by spaces.
You can use wildcards.</p>
</dd>
</dl>
</div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><ul class="ul"><li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6ee9c32d-ed03-4397-9058-9d98c0a23e1e"><p class="p">Compile
the Verilog source code contained in the file <span class="ph filepath italic">example.vlg</span>.</p>
<p class="lines ApplCommand leveled">vlog example.vlg</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id651f7620-8103-48c9-b217-f9578c4d3cd2"><p class="p">Hide the
internal data of <span class="ph filepath italic">example.v</span>.
Models compiled with -nodebug cannot use any of the <span class="ph fmvar:ProductName">Questa SIM</span> debugging features; any subsequent
user will not be able to see into the model. </p>
<p class="lines ApplCommand leveled">vlog -nodebug example.v</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id3f716117-636a-406b-a5b5-7a890b0cd427"><p class="p">The first
line compiles and hides the internal data, plus the ports, of the
lower-level design units, <span class="ph filepath italic">level3.v </span>and <span class="ph filepath italic">level2.v</span>.
The second line compiles the top-level unit, <span class="ph filepath italic">top.v, </span>without
hiding the ports. It is important to compile the top level without
=ports because top-level ports must be visible for simulation. </p>
<p class="lines ApplCommand leveled">vlog -nodebug=ports level3.v level2.v<br />
vlog -nodebug top.v</p>
<p class="p">The first
command hides the internal data, and ports of the design units, <span class="ph filepath italic">level3.v </span>and <span class="ph filepath italic">level2.v</span>.
In addition it prevents the use of PLI functions to interrogate
the compiled modules for information (either =ports+pli or =pli+ports
works fine for this command). The second line compiles the top-level
unit without hiding the ports, but also restricts the use of PLI
functions. </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id6a4f6f0c-3c92-4ee0-aaca-0c16eb13e899"><p class="p">Note that
the =pli switch may be used at any level of the design but =ports
should only be used on lower levels since you cannot simulate without
visible top-level ports.</p>
<p class="lines ApplCommand leveled">vlog -nodebug=ports+pli level3.v level2.v<br />
vlog -nodebug=pli top.v</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id79be1ffb-8683-4d3a-a406-4aca3c17299d"><p class="p">After compiling <span class="ph filepath italic">top.v</span>,
vlog will scan the file <span class="ph filepath italic">und1</span> for
modules or primitives referenced but undefined in <span class="ph filepath italic">top.v</span>.
Only referenced definitions will be compiled.</p>
<p class="lines ApplCommand leveled">vlog top.v -v und1</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id8a25c549-3750-4436-8259-039991acdcc1"><p class="p">After compiling <span class="ph filepath italic">top.v</span>,
vlog will scan the <span class="ph filepath italic">vlog_lib</span> library
for files with modules with the same name as primitives referenced,
but undefined in <span class="ph filepath italic">top.v.</span> The
use of +libext+.v+.u implies filenames with a <span class="ph filepath italic">.v</span> or <span class="ph filepath italic">.u</span> suffix
(any combination of suffixes may be used). Only referenced definitions
will be compiled.</p>
<p class="lines ApplCommand leveled">vlog top.v +libext+.v+.u -y vlog_lib</p>
<p class="p">The ‑work option
specifies mylib as the library to regenerate. ‑refresh rebuilds
the library image without using source code, allowing models delivered
as compiled libraries without source code to be rebuilt for a specific
release of <span class="ph fmvar:ProductName">Questa SIM</span>. </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id7c160542-4b9b-40e1-afd1-280d780bb8a5"><p class="p">If your
library contains VHDL design units, be sure to regenerate the library
with the <a class="xref fm:HeadingOnly" href="Command_Vcom_idfaefa4ca.html#idfaefa4ca-b118-4ed3-bf5e-ce9bb0a6df77__Command_Vcom_idfaefa4ca.xml#idfaefa4ca-b118-4ed3-bf5e-ce9bb0a6df77" title="Compiles VHDL source code into a specified working library (or to the work library by default).">vcom</a> command using the ‑refresh option
as well. Refer to “<a class="xref Link" href="../../questa_sim_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Regenerating Your Design Libraries', 'questa_sim_user'); return false;">Regenerating Your Design Libraries</a>”
in the User’s Manual for more information.</p>
<p class="lines ApplCommand leveled">vlog -work mylib -refresh</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idd4c6074a-881c-465c-9675-b28658051f39"><p class="p">The ‑incr
option determines whether or not the module source or compile options
have changed as <span class="ph filepath italic">module1.v</span> is
parsed. If no change is found, the code generation phase is skipped.
Differences in compile options are determined by comparing the compiler options
stored in the _info file with the compiler options given. They must
match exactly.</p>
<p class="lines ApplCommand leveled">vlog module1.v -u -O0 -incr</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id53b0ff66-d023-4325-9d53-04f026bcc739"><p class="p">The -timescale
option specifies the default timescale for module1.v, which did
not have an explicit timescale directive in effect during compilation.
Quotes (" ") are necessary because the argument contains white spaces.</p>
<p class="lines ApplCommand leveled">vlog module1.v -timescale "1 ns / 1 ps"</p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__id63796354-f5fa-49d4-ae5a-80526e06b860"><p class="p">The -fsmmultitrans
option enables detection and reporting of multi-state transitions when
used with the +cover f argument.</p>
<p class="lines ApplCommand leveled">vlog +cover=f -fsmmultitrans </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf96b56a4-1dbc-45f0-9963-e21ade119702"><p class="p">Enable the
display of Start, End, and Elapsed time as well as a message count
summary. Echoing of the command line is disabled</p>
<p class="lines ApplCommand leveled">vlog -stats=time,-cmd,msg </p>
</li>
<li class="li" id="id6ce6948b-9797-4c41-a3f7-83f74066bca3__idf171c8ad-a0b7-4179-95b2-2d3cec0c6da8"><p class="p">The first
-stats option is ignored. The none option disables all default settings
and then enables the perf option.</p>
<p class="lines ApplCommand leveled">vlog -stats=time,cmd,msg -stats=none,perf</p>
</li>
</ul>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_CommandsNZ_id3dbfc077e.html" title="This chapter describes Questa SIM commands, listed alphabetically from N through Z, that you can enter either on the command line of the Main window or in a DO file.">Commands (N - Z)</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_ref"
                DocTitle = "Questa® SIM Command Reference Manual"
                PageTitle = "vlog"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_Vlog_id6ce6948b.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Command Reference Manual, v2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>