0.6
2019.1
May 24 2019
15:06:07
D:/Users/Documents/GitHub/COD_lab/lab1/ALU32/ALU32.srcs/sources_1/new/alu.v,1648370426,verilog,,D:/Users/Documents/GitHub/COD_lab/lab1/FLS/FLS.srcs/sources_1/new/get_edge.v,,alu,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab1/FLS/FLS.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab1/FLS/FLS.srcs/sim_1/new/testbench.v,1647765423,verilog,,,,tb,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab1/FLS/FLS.srcs/sources_1/new/fls.v,1647765957,verilog,,D:/Users/Documents/GitHub/COD_lab/lab1/ALU32/ALU32.srcs/sources_1/new/alu.v,,fls,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab1/FLS/FLS.srcs/sources_1/new/fsm.v,1647764237,verilog,,D:/Users/Documents/GitHub/COD_lab/lab1/FLS/FLS.srcs/sim_1/new/testbench.v,,fsm,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab1/FLS/FLS.srcs/sources_1/new/get_edge.v,1647760649,verilog,,D:/Users/Documents/GitHub/COD_lab/lab1/FLS/FLS.srcs/sources_1/new/fsm.v,,get_edge,,,,,,,,
