#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun 28 18:48:41 2018
# Process ID: 30824
# Current directory: /home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/synth_1
# Command line: vivado -log VGA_project_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_project_wrapper.tcl
# Log file: /home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/synth_1/VGA_project_wrapper.vds
# Journal file: /home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source VGA_project_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/chi/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [HDL 9-2994] overwriting previous definition of module VGA_project [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/synth/VGA_project.v:13]
WARNING: [HDL 9-2994] overwriting previous definition of module VGA_project [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/synth/VGA_project.v:13]
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1272.980 ; gain = 91.039 ; free physical = 1893 ; free virtual = 12223
Command: synth_design -top VGA_project_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
CRITICAL WARNING: [filemgmt 20-1741] File 'VGA_project.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* VGA_project (/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/hdl/VGA_project.v)
* VGA_project (/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/synth/VGA_project.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30910 
WARNING: [Synth 8-2490] overwriting previous definition of module VGA_project [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/synth/VGA_project.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1327.785 ; gain = 54.805 ; free physical = 1785 ; free virtual = 12109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_project_wrapper' [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/hdl/VGA_project_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'VGA_project' [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/synth/VGA_project.v:13]
INFO: [Synth 8-6157] synthesizing module 'VGA_project_Game_controller_0_0' [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/synth_1/.Xil/Vivado-30824-chi-hp/realtime/VGA_project_Game_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VGA_project_Game_controller_0_0' (1#1) [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/synth_1/.Xil/Vivado-30824-chi-hp/realtime/VGA_project_Game_controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'VGA_project_VGA_output_0_0' [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/synth_1/.Xil/Vivado-30824-chi-hp/realtime/VGA_project_VGA_output_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VGA_project_VGA_output_0_0' (2#1) [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/synth_1/.Xil/Vivado-30824-chi-hp/realtime/VGA_project_VGA_output_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'VGA_project_clk_wiz_0_0' [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/synth_1/.Xil/Vivado-30824-chi-hp/realtime/VGA_project_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'VGA_project_clk_wiz_0_0' (3#1) [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/synth_1/.Xil/Vivado-30824-chi-hp/realtime/VGA_project_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'VGA_project' (4#1) [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/synth/VGA_project.v:13]
INFO: [Synth 8-6155] done synthesizing module 'VGA_project_wrapper' (5#1) [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/hdl/VGA_project_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1355.910 ; gain = 82.930 ; free physical = 1803 ; free virtual = 12127
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1355.910 ; gain = 82.930 ; free physical = 1803 ; free virtual = 12127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1355.910 ; gain = 82.930 ; free physical = 1803 ; free virtual = 12127
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0_in_context.xdc] for cell 'VGA_project_i/clk_25MHz'
Finished Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0/VGA_project_clk_wiz_0_0_in_context.xdc] for cell 'VGA_project_i/clk_25MHz'
Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_VGA_output_0_0/VGA_project_VGA_output_0_0/VGA_project_VGA_output_0_0_in_context.xdc] for cell 'VGA_project_i/VGA_output'
Finished Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_VGA_output_0_0/VGA_project_VGA_output_0_0/VGA_project_VGA_output_0_0_in_context.xdc] for cell 'VGA_project_i/VGA_output'
Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_Game_controller_0_0/VGA_project_Game_controller_0_0/VGA_project_Game_controller_0_0_in_context.xdc] for cell 'VGA_project_i/Game_controller_0'
Finished Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/ip/VGA_project_Game_controller_0_0/VGA_project_Game_controller_0_0/VGA_project_Game_controller_0_0_in_context.xdc] for cell 'VGA_project_i/Game_controller_0'
Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'ram_write_ok'. [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/constrs_1/new/constraints.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ram_write_ok'. [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/constrs_1/new/constraints.xdc:42]
Finished Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/VGA_project_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_project_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_project_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1585.480 ; gain = 0.000 ; free physical = 1332 ; free virtual = 11654
CRITICAL WARNING: [filemgmt 20-1741] File 'VGA_project.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* VGA_project (/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/hdl/VGA_project.v)
* VGA_project (/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.srcs/sources_1/bd/VGA_project/synth/VGA_project.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1585.480 ; gain = 312.500 ; free physical = 1399 ; free virtual = 11731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1585.480 ; gain = 312.500 ; free physical = 1399 ; free virtual = 11731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for VGA_project_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA_project_i/clk_25MHz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA_project_i/VGA_output. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA_project_i/Game_controller_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1585.480 ; gain = 312.500 ; free physical = 1401 ; free virtual = 11733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1585.480 ; gain = 312.500 ; free physical = 1400 ; free virtual = 11732
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1585.480 ; gain = 312.500 ; free physical = 1388 ; free virtual = 11721
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'VGA_project_i/clk_25MHz/clk_out1' to pin 'VGA_project_i/clk_25MHz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1616.480 ; gain = 343.500 ; free physical = 1275 ; free virtual = 11597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1616.480 ; gain = 343.500 ; free physical = 1275 ; free virtual = 11597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1616.480 ; gain = 343.500 ; free physical = 1275 ; free virtual = 11597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1616.480 ; gain = 343.500 ; free physical = 1275 ; free virtual = 11597
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1616.480 ; gain = 343.500 ; free physical = 1275 ; free virtual = 11597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1616.480 ; gain = 343.500 ; free physical = 1275 ; free virtual = 11597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1616.480 ; gain = 343.500 ; free physical = 1275 ; free virtual = 11597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1616.480 ; gain = 343.500 ; free physical = 1275 ; free virtual = 11597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1616.480 ; gain = 343.500 ; free physical = 1275 ; free virtual = 11597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |VGA_project_Game_controller_0_0 |         1|
|2     |VGA_project_VGA_output_0_0      |         1|
|3     |VGA_project_clk_wiz_0_0         |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |VGA_project_Game_controller_0_0 |     1|
|2     |VGA_project_VGA_output_0_0      |     1|
|3     |VGA_project_clk_wiz_0_0         |     1|
|4     |IBUF                            |     4|
|5     |OBUF                            |    18|
+------+--------------------------------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |    67|
|2     |  VGA_project_i |VGA_project |    45|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1616.480 ; gain = 343.500 ; free physical = 1275 ; free virtual = 11597
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1616.480 ; gain = 113.930 ; free physical = 1332 ; free virtual = 11653
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1616.488 ; gain = 343.500 ; free physical = 1332 ; free virtual = 11653
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1632.480 ; gain = 359.500 ; free physical = 1319 ; free virtual = 11640
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/chi/Desktop/Zybo-VGA-Pong-master/VGA_2.runs/synth_1/VGA_project_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_project_wrapper_utilization_synth.rpt -pb VGA_project_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1632.480 ; gain = 0.000 ; free physical = 1321 ; free virtual = 11642
INFO: [Common 17-206] Exiting Vivado at Thu Jun 28 18:49:45 2018...
