2:4 DECODER
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity decoder is
Port ( 
a : in  STD_LOGIC_VECTOR(1 downto 0);
b : out STD_LOGIC_VECTOR(3 downto 0)
);
end decoder;
architecture bhv of decoder is
begin
process (a)
begin
case a is
when "00" => Y <= "0001" ;
when "01" => Y <= "0010" ;
when "10" => Y <= "0100" ;
when others => Y <= "1000" ;
end case;
end process;
end bhv;
