[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS7A3701DRVR production of TEXAS INSTRUMENTS from the text:TPS7A3701\nGND EN FBIN OUTVIN VOUTOptional\n1.0 F/c109\nOFFON\nTPS7A37xx\nGND ENIN OUTVIN VOUT\nON\nOFF\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS7A37\nSBVS220B –MARCH 2013 –REVISED AUGUST 2015\nTPS7A37 1%High-Accuracy, 1-A,Low-Dropout Regulator WithReverse Current\nProtection\n1Features 3Description\nThe TPS7A37 family oflinear low-dropout (LDO)\n1•Stable with 1-μForLarger Ceramic Output\nvoltage regulators uses anNMOS pass element inaCapacitorvoltage-follower configuration. This topology is•Input Voltage Range: 2.2Vto5.5Vrelatively insensitive tooutput capacitor value and\n•Ultralow Dropout Voltage: ESR, allowing awide variety ofload configurations.\nLoad transient response isexcellent, even with a –200-mV Maximum at1A\nsmall 1-μFceramic output capacitor. The NMOS•Excellent Load Transient Response —Even Withtopology also allows very lowdropout.Only 1-μFOutput Capacitor\nThe TPS7A37 family uses anadvanced BiCMOS•NMOS Topology Delivers Low Reverse Leakageprocess toyield high precision while delivering veryCurrentlow dropout voltages and low ground pincurrent.\n•Excellent Accuracy: Current consumption, when notenabled, isunder 20\nnAand ideal forportable applications. These devices –0.23% Nominal Accuracy\nare protected bythermal shutdown and foldback–1%Overall Accuracy Over Line, Over Load,current limit.andOver Temperature\n•Less Than 20-nA typical IQinShutdown Mode Device Information(1)\n•Thermal Shutdown andCurrent Limit forFault PART NUMBER PACKAGE BODY SIZE (NOM)\nProtectionTPS7A37 WSON (6) 2.00 mm×2.00 mm\n(1)Forallavailable packages, see theorderable addendum at2Applicationstheendofthedata sheet.\n•Point ofLoad Regulation forDSPs, FPGAs,\nASICs, andMicroprocessors\n•Post-Regulation forSwitching Supplies\n•Portable andBattery-Powered Equipment\nSPACE\nTypical Application Circuit (Adjustable Version)\nTypical Application Circuit (Fixed Version)\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS7A37\nSBVS220B –MARCH 2013 –REVISED AUGUST 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 14\n8.1 Application Information ............................................ 14 2Applications ........................................................... 1\n8.2 Typical Applications ................................................ 16 3Description ............................................................. 1\n9Power Supply Recommendations ...................... 19 4Revision History ..................................................... 2\n10Layout ................................................................... 19 5PinConfiguration andFunctions ......................... 3\n10.1 Layout Guidelines ................................................. 196Specifications ......................................................... 3\n10.2 Layout Example .................................................... 196.1 Absolute Maximum Ratings ...................................... 3\n10.3 Thermal Considerations ........................................ 206.2 ESD Ratings .............................................................. 3\n10.4 Power Dissipation ................................................. 206.3 Recommended Operating Conditions ....................... 4\n10.5 Estimating Junction Temperature ........................ 216.4 Thermal Information .................................................. 4\n11Device andDocumentation Support ................. 23 6.5 Electrical Characteristics ........................................... 5\n11.1 Documentation Support ........................................ 23 6.6 Typical Characteristics .............................................. 6\n11.2 Trademarks ........................................................... 237Detailed Description ............................................ 11\n11.3 Electrostatic Discharge Caution ............................ 237.1 Overview ................................................................. 11\n11.4 Glossary ................................................................ 237.2 Functional Block Diagrams ..................................... 11\n12Mechanical, Packaging, andOrderable 7.3 Feature Description ................................................. 12\nInformation ........................................................... 237.4 Device Functional Modes ........................................ 13\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision A(July 2013) toRevision B Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section. ................................................................................................ 1\n•Changed Internal Reference (VFB) parameter typvalue ....................................................................................................... 5\nChanges from Original (March 2013) toRevision A Page\n•Changed device status toProduction Data ............................................................................................................................ 1\n2 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A37\nIN\nN/C\nEN6\n5\n4OUT\nNR/FB\nGND1\n2\n3\nTPS7A37\nwww.ti.com SBVS220B –MARCH 2013 –REVISED AUGUST 2015\n5PinConfiguration andFunctions\nDRV Package\n6-Pin WSON\nTopView\nPower dissipation may limit operating range. Check Thermal Information table.\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nDriving theenable pin(EN) high turns ontheregulator. Driving thispinlowputs theregulator\nEN 4 I intoshutdown mode. Refer totheShutdown section under Applications Information formore\ndetails. ENmust notbeleftfloating andcanbeconnected toINifnotused.\nAdjustable voltage version only—thispinistheinput tothecontrol loop error amplifier, andisFB 2 Iused tosettheoutput voltage ofthedevice.\nGND 3,Pad — Ground\nIN 6 I Unregulated input supply\nN/C 5 — Notconnected\nFixed voltage versions only—connecting anexternal capacitor tothispinbypasses noiseNR/FB 2 —generated bytheinternal bandgap, reducing output noise tovery lowlevels.\nOUT 1 O Regulator output. A1.0-μForlarger capacitor ofanytype isrequired forstability.\nPowerPAD — —\n6Specifications\n6.1 Absolute Maximum Ratings\nOver operating temperature range (unless otherwise noted).(1)\nMIN MAX UNIT\nIN –0.3 6 V\nEN –0.3 6 V\nVoltage\nOUT –0.3 5.5 V\nNR, FB –0.3 6 V\nPeak output current Internally limited A\nCurrent\nOutput short-circuit duration Indefinite A\nOperating junction, TJ –55 150 °C\nTemperature\nStorage, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV(ESD) Electrostatic discharge V Charged-device model (CDM), perJEDEC specification JESD22-±500C101(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS7A37\nTPS7A37\nSBVS220B –MARCH 2013 –REVISED AUGUST 2015 www.ti.com\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN 2.2 5.5 V\nVOUT VFB 5.5–VDO V\nVEN 0 VIN\nIOUT 0 1 A\nCIN 1 µF\nCOUT(1)1 µF\nCNR 10 nF\nVOUT(nom) ×R1(2)kΩ15.833\nCFF 10 100 nF\n(1) Iftheproduct ofCOUT ×ESR <50nΩ-F,thepart may ringafter atransient.\n(2) This nominal value isforthebest accuracy.\n6.4 Thermal Information\nTPS7A37\nTHERMAL METRIC(1)DRV (WSON) UNIT\n6PINS\nRθJA Junction-to-ambient thermal resistance 67.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 87.6 °C/W\nRθJB Junction-to-board thermal resistance 36.8 °C/W\nψJT Junction-to-top characterization parameter 1.8 °C/W\nψJB Junction-to-board characterization parameter 37.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 7.7 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n4 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A37\nTPS7A37\nwww.ti.com SBVS220B –MARCH 2013 –REVISED AUGUST 2015\n6.5 Electrical Characteristics\nOver operating temperature range (TJ=–40°Cto125°C),VIN=VOUT(nom) +1V(1),IOUT=10mA, VEN=2.2V,andCOUT=2.2\nμF,unless otherwise noted. Typical values areatTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage range(1)(2)2.2 5.5 V\nVFB Internal reference TJ=25°C 1.192 1.204 1.216 V\nOutput voltage range TPS7A3701(3)VFB 5.5–VDO V\nNominal TJ=25°C 0.23%\nVOUTover VIN,IOUT,Accuracy(1),(4)VOUT+0.5V≤VIN≤5.5V;andTJ=–40°Cto –1% +1.0%10mA≤IOUT≤1A125°C\nΔVO(ΔVI) Line regulation(1)VOUT(nom) +0.5V≤VIN≤5.5V 0.01 0.03 %/V\n0.25% 0.35%\n0.1mA≤IOUT≤300mA\nΔVO(ΔIO) Load regulation 3 5 mV\n10mA≤IOUT≤1A 0.5%\nDropout voltage(5)\nVDO IOUT=1A 130 200 mV(VIN=VOUT(nom) –0.1V)\nZO(DO) Output impedance indropout 2.2V≤VIN≤VOUT+VDO 0.25 Ω\nICL Output current limit VOUT=0.9×VOUT(nom) 1.05 1.6 2.2 A\nISC Short-circuit current VOUT=0V 450 mA\nIREV Reverse leakage current(6)(–IIN) VEN≤0.5V,0V≤VIN≤VOUT 0.1 μA\nIOUT=10mA(IQ) 400\nIGND GND pincurrent μA\nIOUT=1A 1300\nISHDN Shutdown current (IGND) VEN≤0.5V,VOUT≤VIN≤5.5V 20 nA\nIFB FBpincurrent TPS7A3701 0.1 0.6 μA\nf=100Hz,IOUT=1A 58 Power-supply rejection ratio (ripplePSRR dBrejection) f=10kHz, IOUT=1A 37\nOutput noise voltageVN COUT=10μF 27×VOUT μVRMSBW=10Hzto100kHz\ntSTR Startup time VOUT=3V,RL=30Ω,COUT=1μF 600 μs\nVEN(HI) ENpinhigh (enabled) 1.7 VIN V\nVEN(LO) ENpinlow(shutdown) 0 0.5 V\nIEN(HI) ENpincurrent (enabled) VEN=5.5V 20 nA\nShutdown, temperature increasing 160\nTSD Thermal shutdown temperature °C\nReset, temperature decreasing 140\nTJ Operating junction temperature –40 125 °C\n(1) Minimum VIN=VOUT+VDOor2.2V,whichever isgreater.\n(2) ForVOUT(nom) <1.6V,when VIN≤1.6V,theoutput willlock toVINandmay result inanover-voltage condition ontheoutput. Toavoid\nthissituation, disable thedevice before powering down VIN.\n(3) TPS7A3701 istested atVOUT=1.2V.\n(4) Tolerance ofexternal resistors notincluded inthisspecification.\n(5) VDOisnotmeasured forfixed output versions with VOUT(nom) <2.3Vsince minimum VIN=2.2V.\n(6) Fixed-voltage versions only; refer totheApplication Information section formore information.\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS7A37\n30\n25\n20\n15\n10\n5\n0Percent□of□Units□(%)\n/c451.0/c450.9/c450.8/c450.7/c450.6/c450.5/c450.4/c450.3/c450.2/c450.100.10.20.30.40.50.60.70.80.91.0\nV Error (%)OUTI =□10mAOUT\n18\n16\n14\n12\n10\n8\n6\n4\n2\n0Percent□of□Units□(%)\n/c45100/c4590/c4580/c4570/c4560/c4550/c4540/c4530/c4520/c4510010\n20\n30\n40\n50\n60\n70\n80\n90100Worst□Case□dV /dT□(ppm/ /c176C)OUTI =□10mAOUT\n200\n180\n160\n140\n120\n100\n80\n60\n40\n20\n0V (mV)DO\n0 100 200 300 400 500 600 700 800 900 1000\nI (mA)OUT+125 /c176C +25/c176CV =□2.5VOUT\n/c4540 C/c176\n200\n180\n160\n140\n120\n100\n80\n60\n40\n20\n0V (mV)DO\n/c4550 /c4525 0 25 50 75 100 150\nT emperature□( C) /c176125\n0.5\n0.4\n0.3\n0.2\n0.1\n0\n/c450.1\n/c450.2\n/c450.3\n/c450.4\n/c450.5Change□in□V (%)OUT\n0 100 200 300 400 500 600 700 800 900 1000\nI (mA)OUTReferred□to□I =□10mAOUT\n/c4540 C/c176\n+125 C /c176+25 C/c176\n0.20\n0.15\n0.10\n0.05\n0\n/c450.05\n/c450.10\n/c450.15\n/c450.20Change□in□V (%)OUT\n0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5\nV V/c45 (V)IN OUT+125 C /c176 +25 C/c176\n/c45 /c17640 CReferred□to□V =□V +□1.0V□at□I =□10mAIN OUT OUT\nTPS7A37\nSBVS220B –MARCH 2013 –REVISED AUGUST 2015 www.ti.com\n6.6 Typical Characteristics\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +1V,IOUT=10mA, VEN=2.2V,andCOUT=2.2μF,unless otherwise\nnoted.\nFigure 1.Load Regulation Figure 2.Line Regulation\nIOUT=1-A VOUT=2.5-V\nFigure 3.Dropout Voltage vsOutput Current Figure 4.Dropout Voltage vsTemperature\nFigure 5.Output Voltage Histogram Figure 6.Output Voltage Drift Histogram\n6 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A37\n2.0\n1.9\n1.8\n1.7\n1.6\n1.5\n1.4\n1.3\n1.2\n1.1\n1.0Current□Limit□(A)\n2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5\nV (V)IN\n2.0\n1.9\n1.8\n1.7\n1.6\n1.5\n1.4\n1.3\n1.2\n1.1\n1.0Current□Limit□(A)\n/c4550 /c4525 0 25 50 75 100 125\nT emperature□( /c176C)V =□1.2VOUT\nOutput Current (A)\n/c450.5 0 1.0 1.5 2.0 2.5 3.0 3.5\nOutput Voltage (V)ICL\nISC2.00\n1.80\n1.60\n1.40\n1.20\n1.00\n0.80\n0.60\n0.40\n0.20\n0\n0.5V = 3.3VOUT\n1\n0.1\n0.01I (/c109A)\nGND\n/c4550 /c4525 0 25 50 75 100 125\nT emperature ( /c176C)V =□0.5VENABLE\nV =□V +□0.5VIN OUT\n2500\n2000\n1500\n1000\n500\n0I (/c109A)\nGND\n0 200 400 600 800 1000\nI (mA)OUTV =□5.0VIN\nV =□3.3VIN\nV =□2.2VIN\n3000\n2500\n2000\n1500\n1000\n500\n0I ( A)/c109\nGND\n/c4550 /c4525 0 25 50 75 100 125\nT emperature□( /c176C)I =□1AOUT\nV =□5.0VIN\nV =□3.3VIN\nV =□2.2VIN\nTPS7A37\nwww.ti.com SBVS220B –MARCH 2013 –REVISED AUGUST 2015\nTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +1V,IOUT=10mA, VEN=2.2V,andCOUT=2.2μF,unless otherwise\nnoted.\nFigure 8.Ground PinCurrent vsTemperature Figure 7.Ground PinCurrent vsOutput Current\nFigure 9.Ground PinCurrent inShutdown vsTemperature Figure 10.Current Limit vsVOUT(Foldback)\nFigure 11.Current Limit vsVIN Figure 12.Current Limit vsTemperature\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS7A37\n60\n50\n40\n30\n20\n10\n0VN(uVrms)\nC (mF)OUT0.1 1 10VOUT= 5.0V\nVOUT= 3.3V\nVOUT= 1.5V\nCNR= 0.01 F μ\n10Hz < Frequency < 100kHz\n140\n120\n100\n80\n60\n40\n20\n0VN(uVrms)\nCNR(F)1p 10p 100p 1n 10nVOUT= 5.0V\nVOUT= 3.3V\nVOUT= 1.5V\nCOUT= 0 F μ\n10Hz < Frequency < 100kHz\n60\n55\n50\n45\n40\n35\n30\n25\n20V (uVrms)N\nC (F)FF10p 100p 1n 10nV = 2.5VOUT\nC = 0 F μOUT\nR = 39.2kΩ1\n10Hz < Frequency < 100kHz\n1\n0.1\n0.01e V//c109 /c214( Hz)\nN\n10 100 1k 10k 100k\nFrequency□(Hz)C =□1 F /c109OUT\nC =□10 F /c109OUT\nI =□150mAOUT\n10k 1090\n80\n70\n60\n50\n40\n30\n20\n10\n0Ripple□Rejection□(dB)\n100 1k 100k 1M 10M\nFrequency□(Hz)I =□1mAOUT\nC =□1 /c109FOUT\nI =□1mAOUT\nC =□AnyOUTI =□1mAOUT\nC =□10 /c109FOUTI =□100mAOUT\nC =□AnyOUT\nI =□100mAOUT\nC =□10 /c109FOUTI =□100mAO\nC =□1 /c109FO\n40\n35\n30\n25\n20\n15\n10\n5\n0PSRR□(dB)\n0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0\nV V/c45 (V)IN OUTFrequency□=□10kHz\nC =□10 F\nV =□2.5V\nI =□100mA/c109OUT\nOUT\nOUT\nTPS7A37\nSBVS220B –MARCH 2013 –REVISED AUGUST 2015 www.ti.com\nTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +1V,IOUT=10mA, VEN=2.2V,andCOUT=2.2μF,unless otherwise\nnoted.\nFigure 13.PSRR (Ripple Rejection) vsFrequency Figure 14.PSRR (Ripple Rejection) vsVIN–VOUT\nFigure 15.Noise Spectral Density Figure 16.TPS7A3701: RMS Noise Voltage vsCFF\nFigure 17.RMS Noise Voltage vsCOUT Figure 18.RMS Noise Voltage vsCNR\n8 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A37\n10\n1\n0.1\n0.01I (nA)ENABLE\n/c4550 /c4525 0 25 50 75 100 125\nT emperature ( /c176C)\n6\n5\n4\n3\n2\n1\n0\n/c451\n/c452Volts\n50ms/divVIN\nVOUT\n100 s/div /c1091V/div\n1V/div2V\n0VVOUT\nVENR =□20 /c87L\nC =□10 F /c109OUTR =□20 /c87L\nC =□1 F /c109OUT\n100 s/div /c1091V/div\n1V/divVOUT\nVENR =□20 /c87L\nC =□10 F /c109OUT\n2V\n0VR =□20 /c87L\nC =□1 F /c109OUT\n10 s/div/c109200mV/divVOUT\nIOUTC =□10nFNR\nC =□10 FOUT /c109\n10mA1A\n10 s/div/c109100mV/div VOUT\nVINC =□10nFNR\nC =□10 FOUT /c109\n4.3V5.3V\nTPS7A37\nwww.ti.com SBVS220B –MARCH 2013 –REVISED AUGUST 2015\nTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +1V,IOUT=10mA, VEN=2.2V,andCOUT=2.2μF,unless otherwise\nnoted.\nVOUT=3.3V VOUT=3.3V\nFigure 19.TPS7A3701: Load Transient Response Figure 20.TPS7A3701: Line Transient Response\nFigure 21.TPS7A3701: Turn-on Response Figure 22.TPS7A3701: Turn-off Response\nFigure 23.TPS7A3701: Power-up/Power-down (VOUT=3.3V)Figure 24.IENABLE vsTemperature\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS7A37\n10 s/div/c109100mV/div VOUT\nIOUT250mA\n10mAC =□10 F /c109OUTC =□10nFFB\nR =□39.2k /c871\n5 s/div/c109100mV/div VOUT\nVIN4.5V\n3.5VC =□10 F /c109OUTV =□2.5VOUT\nC =□10nFFB\n60\n55\n50\n45\n40\n35\n30\n25\n20V (V )N RMS\nC (F)FB10p 100p 1n 10nV =□2.5VOUT\nC =□0 F /c109OUT\nR =□39.2k /c871\n10Hz□<□Frequency□<□100kHz\n160\n140\n120\n100\n80\n60\n40\n20\n0I (nA)FB\n/c4550 /c4525 0 25 50 75 100 125\nT emperature□( C) /c176\nTPS7A37\nSBVS220B –MARCH 2013 –REVISED AUGUST 2015 www.ti.com\nTypical Characteristics (continued)\nForallvoltage versions atTJ=25°C,VIN=VOUT(nom) +1V,IOUT=10mA, VEN=2.2V,andCOUT=2.2μF,unless otherwise\nnoted.\nFigure 26.TPS7A3701: IFBvsTemperature Figure 25.TPS7A3701: RMS Noise Voltage vsCFB\nFigure 27.TPS7A3701: Load Transient, Adjustable Version Figure 28.TPS7A3701: Line Transient, Adjustable Version\n10 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A37\nServo\nError\nAmpRef\n27 k /c87\n8 k/c87Current\nLimitThermal\nProtection\nBandgap\nNROUT\nR1\nR2EN\nGNDIN\nR1+ R2= 80 k /c874-MHZ\nCharge Pump\nTPS7A37\nwww.ti.com SBVS220B –MARCH 2013 –REVISED AUGUST 2015\n7Detailed Description\n7.1 Overview\nThe TPS7A37 belongs toafamily ofLDO regulators that use anNMOS pass transistor toachieve ultra-low-\ndropout performance and reverse current protection. These features combined with anenable input make the\nTPS7A37 ideal forportable applications. This regulator family offers awide selection offixed output voltage\nversions and anadjustable output version. Allversions have thermal and over-current protection, including\nfoldback current limit.\n7.2 Functional Block Diagrams\nFigure 29.Fixed Voltage Version\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS7A37\nVO\n1.2 V\n1.5 V\n1.8 V\n2.5 V\n2.8 V\n3.0 V\n3.3 VR1\nShort\n23.2 k /c87\n28.0 k /c87\n39.2 k /c87\n44.2 k /c87\n46.4 k /c87\n52.3 k /c87R2\nOpen\n95.3 k /c87\n56.2 k /c87\n36.5 k /c87\n33.2 k /c87\n30.9 k /c87\n30.1 k /c87\nNOTE: V OUT= (R 1+ R2)/R2/c1801.204;\nR1|| R2/c6419 k/c87for best\naccuracy.Servo\nError\nAmpRef\nCurrent\nLimitThermal\nProtection\nBandgap\nOUT\nFBR1\nR2EN\nGNDIN\n80 k /c878 k/c8727 k /c874-MHZ\nCharge PumpStandard 1% Resistor Values\nfor Common Output Voltages\nTPS7A37\nSBVS220B –MARCH 2013 –REVISED AUGUST 2015 www.ti.com\nFunctional Block Diagrams (continued)\nFigure 30.Adjustable Voltage Version\n7.3 Feature Description\n7.3.1 Internal Current Limit\nThe TPS7A37 internal current limit helps protect theregulator during fault conditions. Foldback current limit helps\ntoprotect theregulator from damage during output short-circuit conditions byreducing current limit when VOUT\ndrops below 0.5V.See Figure 10intheTypical Characteristics section.\nNote from Figure 10that approximately –0.2VofVOUTresults inacurrent limit of0mA. Therefore, ifOUT is\nforced below –0.2Vbefore ENgoes high, thedevice may notstart up.Inapplications that work with both a\npositive andnegative voltage supply, theTPS7A37 should beenabled first.\n7.3.2 Enable PinandShutdown\nThe enable pin(EN) isactive high and iscompatible with standard TTL-CMOS levels. AVENbelow 0.5V(max)\nturns theregulator offanddrops theGND pincurrent toapproximately 10nA.When ENisused toshutdown the\nregulator, allcharge isremoved from thepass transistor gate, andtheoutput ramps back uptoaregulated VOUT\n(see Figure 21).\nWhen shutdown capability isnotrequired, ENcan beconnected toVIN.However, thepass gate may notbe\ndischarged using thisconfiguration, andthepass transistor may belefton(enhanced) forasignificant time after\nVINhasbeen removed. This scenario canresult inreverse current flow (iftheINpinislowimpedance) andfaster\nramp times upon power-up. Inaddition, forVINramp times slower than afew milliseconds, theoutput may\novershoot upon power-up.\nNote thatcurrent limit foldback canprevent device start-up under some conditions. See theInternal Current Limit\nsection formore information.\n12 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A37\nTPS7A37\nwww.ti.com SBVS220B –MARCH 2013 –REVISED AUGUST 2015\nFeature Description (continued)\n7.3.3 Reverse Current\nThe NMOS pass element oftheTPS7A37 provides inherent protection against current flow from theoutput ofthe\nregulator totheinput when thegate ofthepass device ispulled low. Toensure that allcharge isremoved from\nthegate ofthepass element, theENpinmust bedriven lowbefore theinput voltage isremoved. Ifthisisnot\ndone, thepass element may beleftonbecause ofstored charge onthegate.\nAfter theENpinisdriven low, nobias voltage isneeded onany pinforreverse current blocking. Note that\nreverse current isspecified asthecurrent flowing outoftheINpinbecause ofvoltage applied ontheOUT pin.\nThere willbeadditional current flowing into theOUT pinasaresult ofthe80-kΩinternal resistor divider to\nground (see Figure 29andFigure 30).\nFortheTPS7A3701, reverse current may flow when VFBismore than 1.0Vabove VIN.\n7.4 Device Functional Modes\nDriving theENpinover 1.7Vturns ontheregulator. Driving theENpinbelow 0.5Vcauses theregulator toenter\nshutdown mode. Inshutdown, thecurrent consumption ofthedevice isreduced to20nA,typically.\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS7A37\nV VN RMS(/c109 )□=□8.5 (V) x VOUT (□□□□□□□□□)/c109VRMS\nV\nRMS\nN RMS OUTVV ( V ) 27 V (V)V/c109/c230 /c246/c109 /c61 /c180 /c231 /c247/c232 /c248\nOUT 1 2\nN RMS RMS\n2 REFV (R R )V 32 V 32 VR V/c43/c61 /c109 /c180 /c61 /c109 /c180\nTPS7A37\nSBVS220B –MARCH 2013 –REVISED AUGUST 2015 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 Input andOutput Capacitor Requirements\nAlthough aninput capacitor isnotrequired forstability ifinput impedance isvery low, itisgood analog design\npractice toconnect a0.1-μFto1-μFlowequivalent series resistance (ESR) capacitor across theinput supply\nnear theregulator. This capacitor counteracts reactive input sources and improves transient response, noise\nrejection, and ripple rejection. Ahigher-value capacitor may benecessary iflarge, fastrise-time load transients\nareanticipated orthedevice islocated several inches from thepower source.\nThe TPS7A37 requires a1-µFoutput capacitor forstability. Itisdesigned tobestable forallavailable types and\nvalues ofcapacitors. Inapplications where multiple lowESR capacitors areinparallel, ringing may occur when\nCOUT×ESR <50nΩ-F.Total ESR includes allparasitic resistances, including capacitor ESR andboard, socket,\nand solder joint resistance. Inmost applications, thesum ofcapacitor ESR and trace resistance willmeet this\nrequirement.\n8.1.2 Output Noise\nAprecision bandgap reference isused togenerate theinternal reference voltage, VREF.This reference isthe\ndominant noise source within theTPS7A37 and itgenerates approximately 32μVRMS(10Hzto100 kHz) atthe\nreference output (NR). The regulator control loop gains upthereference noise with thesame gain asthe\nreference voltage, sothatthenoise voltage oftheregulator isapproximately given by:\n(1)\nSince thevalue ofVREFis1.2V, thisrelationship reduces to:\n(2)\nforthecase ofnoCNR.\nAninternal 27-kΩresistor inseries with thenoise reduction pin(NR) forms alow-pass filter forthevoltage\nreference when anexternal noise reduction capacitor, CNR,isconnected from NRtoground. ForCNR=10nF,\nthetotal noise inthe10-Hz to100-kHz bandwidth isreduced byafactor of~3.2, giving theapproximate\nrelationship:\n(3)\nforCNR=10nF.\nThis noise reduction effect isshown asRMS Noise Voltage vsCNRintheTypical Characteristics section.\nThe TPS7A3701 adjustable version does nothave theNRpinavailable. However, connecting afeedback\ncapacitor, CFB,from theoutput tothefeedback pin(FB) reduces output noise and improve load transient\nperformance. This capacitor should belimited to0.1µF.\nThe TPS7A37 uses aninternal charge pump todevelop aninternal supply voltage sufficient todrive thegate of\ntheNMOS pass element above VOUT.The charge pump generates ~250μVofswitching noise at~4MHz;\nhowever, charge-pump noise contribution isnegligible attheoutput oftheregulator formost values ofIOUTand\nCOUT.\n14 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A37\nOUT\nOUT 1 2 LOADV dV\ndT C 80k (R R ) R/c61/c180 /c87 /c43 /c80 /c80\nOUT\nOUT LOADV dV\ndT C 80k R/c61/c180 /c87 /c80\nTPS7A37\nwww.ti.com SBVS220B –MARCH 2013 –REVISED AUGUST 2015\nApplication Information (continued)\n8.1.3 Dropout Voltage\nThe TPS7A37 uses anNMOS pass transistor toachieve extremely lowdropout. When (VIN–VOUT)isless than\nthedropout voltage (VDO),theNMOS pass device isinitslinear region ofoperation and theinput-to-output\nresistance istheRDS, ONoftheNMOS pass element.\nForlarge step changes inload current, theTPS7A37 requires alarger voltage drop from VINtoVOUTtoavoid\ndegraded transient response. The boundary ofthis transient dropout region isapproximately twice thedc\ndropout. Values ofVIN–VOUTabove thislineensure normal transient response.\nOperating inthetransient dropout region cancause anincrease inrecovery time. The time required torecover\nfrom aload transient isafunction ofthemagnitude ofthechange inload current rate, therate ofchange inload\ncurrent, and the available headroom (VINtoVOUT voltage drop). Under worst-case conditions [full-scale\ninstantaneous load change with (VIN–VOUT)close todcdropout levels], theTPS7A37 can take acouple of\nhundred microseconds toreturn tothespecified regulation accuracy.\n8.1.4 Transient Response\nThe lowopen-loop output impedance provided bytheNMOS pass element inavoltage follower configuration\nallows operation without a1.0-µFoutput capacitor. Aswith anyregulator, theaddition ofadditional capacitance\nfrom theOUT pintoground reduces undershoot magnitude butincreases itsduration. Intheadjustable version,\ntheaddition ofacapacitor, CFB,from theOUT pintotheFBpinwillalso improve thetransient response.\nThe TPS7A37 does not have active pull-down when the output isover-voltage. This architecture allows\napplications that connect higher voltage sources, such asalternate power supplies, tothe output. This\narchitecture also results inanoutput overshoot ofseveral percent iftheload current quickly drops tozero when a\ncapacitor isconnected totheoutput. The duration ofovershoot canbereduced byadding aload resistor. The\novershoot decays atarate determined byoutput capacitor COUTand theinternal/external load resistance. The\nrate ofdecay isgiven by:\n(Fixed voltage version)\n(4)\n(Adjustable voltage version)\n(5)\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS7A37\nIN OUT\nFB\nEN\nGNDCIN COUTVIN\nR1CFF\nR1VOUT\nTPS7A3701\nTPS7A37\nSBVS220B –MARCH 2013 –REVISED AUGUST 2015 www.ti.com\n8.2 Typical Applications\n8.2.1 Typical Application Schematic\nFigure 31.Typical Application Schematic\n8.2.1.1 Design Requirements\nTable 1lists thedesign parameters.\nTable 1.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage 3.6V\nOutput voltage 3.3V\nDCoutput current 100mA\nPeak output current 1A\n8.2.1.2 Detailed Design Procedure\nDue tothetransients inthis application input and output capacitors should beused. ACIN=COUT=10-uF\ncapacitor hasbeen selected.\nThe ESR ofthechosen capacitor can bechecked bylooking themagnitude ofthecomplex impedance over\nfrequency. When |Zc| reaches aminimum theDCESR isthevalue of|Zc| atthat frequency. The ESR ofthe\nchosen capacitor is10mΩ,which gives usaproduct of10mΩ*10uF=100 nΩ-F>50nΩ-F,minimizing the\nringing during transients.\nAstheVIN-VOUTchange isonly 300mVwith a100-mA DCcurrent, theexpected junction temperature riseover\ntheambient, onaJEDEC standard board, is67.2 C/W ×0.3V ×0.1A=2C.\nToensure best accuracy, R1=52.3 kΩandR2=30.1 kΩ,anda10-nF CFFisused toreduce output noise.\n16 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A37\n10 s/div/c109100mV/div VOUT\nIOUT250mA\n10mAC =□10 F /c109OUTC =□10nFFB\nR =□39.2k /c871\n5 s/div/c109100mV/div VOUT\nVIN4.5V\n3.5VC =□10 F /c109OUTV =□2.5VOUT\nC =□10nFFB\n100 s/div /c1091V/div\n1V/div2V\n0VVOUT\nVENR =□20 /c87L\nC =□10 F /c109OUTR =□20 /c87L\nC =□1 F /c109OUT\n100 s/div /c1091V/div\n1V/divVOUT\nVENR =□20 /c87L\nC =□10 F /c109OUT\n2V\n0VR =□20 /c87L\nC =□1 F /c109OUT\nTPS7A37\nwww.ti.com SBVS220B –MARCH 2013 –REVISED AUGUST 2015\n8.2.1.3 Application Curves\nFigure 32.TPS7A3701: Turn-on Response Figure 33.TPS7A3701: Turn-off Response\nFigure 34.TPS7A3701: Load Transient, Adjustable Version Figure 35.TPS7A3701: Line Transient, Adjustable Version\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS7A37\nTPS7A3701\nGND EN FBIN OUTVIN VOUT\nVOUT= x 1.204(R1+ R2)\nR2R1 CFF\nR2Optional input capacitor.\nMay improve source\nimpedance, noise, or PSRR.Output capacitor\nmust be 1.0 F. /c179 /c109\nOptional capacitor\nreduces output noise\nand improves\ntransient response.OFFON\nTPS7A37xx\nGND ENIN OUTVIN VOUT\nON\nOFF\nTPS7A37\nSBVS220B –MARCH 2013 –REVISED AUGUST 2015 www.ti.com\n8.2.2 Fixed-Voltage Version\nFigure 36shows thebasic circuit connections forthefixed voltage models.\nFigure 36.Typical Application Circuit forFixed-Voltage Version\n8.2.3 Adjustable Operation\nFigure 37gives theconnections fortheadjustable output version, TPS7A3701 .\nR1andR2canbecalculated foranyoutput voltage using theformula shown inFigure 37.Sample resistor values\nforcommon output voltages areshown inFigure 30.\nForbest accuracy, make theparallel combination ofR1and R2approximately equal to19kΩ.This 19kΩ,in\naddition totheinternal 8-kΩresistor, presents thesame impedance totheerror amp asthe27-kΩbandgap\nreference output. This impedance helps compensate forleakages intotheerror amp terminals.\nFigure 37.Typical Application Circuit forAdjustable-Voltage Version(1)\n18 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A37\nOUTNRGND\nINNCEN\nThermal Pad\n123\n654To EN I/O or \nVIN if not used\nGround Plane \nfor thermalsTo Input Power \nSupply To Load\n*Denotes thermal vias for heat dissipation\nTPS7A37\nwww.ti.com SBVS220B –MARCH 2013 –REVISED AUGUST 2015\n9Power Supply Recommendations\nThe input supply fortheLDO must bewithin itsrecommended operating conditions (that is,between 2.2Vto5.5\nV).The input voltage must provide adequate headroom inorder forthedevice tohave aregulated output. Ifthe\ninput supply isnoisy, additional input capacitors with low ESR can help improve the output transient\nperformance.\n10Layout\n10.1 Layout Guidelines\nLayout isacritical part ofgood power-supply design. There areseveral signal paths that conduct fast-changing\ncurrents orvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise ordegrade\nthepower-supply performance. Tohelp eliminate these problems, theINpinshould bebypassed toground with\nalowESR ceramic bypass capacitor with anX5R orX7R dielectric.\nThe GND pinshould betieddirectly tothePowerPAD under theIC.The PowerPAD should beconnected toany\ninternal PCB ground planes using multiple vias directly under theIC.\nDonotplace anyofthecapacitors ontheopposite side ofthePCB from where theregulator isinstalled. The use\nofvias and long traces isstrongly discouraged because these circuits may impact system performance\nnegatively, andeven cause instability.\n10.1.1 Board Layout Recommendations toImprove PSRR andNoise Performance\nToimprove ACperformance (such asPSRR, output noise, and transient response), TIrecommends designing\ntheboard with separate ground planes forVINandVOUT,with each ground plane starconnected only attheGND\npinofthedevice.\n10.2 Layout Example\nFigure 38.Fixed Voltage Layout\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS7A37\n/c0b /c0cD IN OUT OUTP V V I/c20 /c10 /c75\nOUTFBGND\nINNCEN\nThermal Pad\n123\n654To EN I/O or \nVIN if not used\nGround Plane \nfor thermalsTo Input \nPower Supply\nTo Load\n*Denotes thermal vias for heat dissipationGround Plane \nfor thermals\nSense \nLine to \nLoad\nTPS7A37\nSBVS220B –MARCH 2013 –REVISED AUGUST 2015 www.ti.com\nLayout Example (continued)\nFigure 39.Adjustable Voltage Layout\n10.3 Thermal Considerations\nThermal protection disables theoutput when thejunction temperature rises toapproximately +160 °C,allowing\nthedevice tocool. When thejunction temperature cools toapproximately +140 °C,theoutput circuitry isagain\nenabled. Depending onpower dissipation, thermal resistance, and ambient temperature, thethermal protection\ncircuit may cycle onand off.This cycling limits thedissipation oftheregulator, protecting itfrom damage due to\noverheating.\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheatsink. Forreliable operation, junction temperature should belimited to+125 °Cmaximum. Toestimate the\nmargin ofsafety inacomplete design (including heatsink), increase theambient temperature until thethermal\nprotection istriggered; useworst-case loads andsignal conditions. Forgood reliability, thermal protection should\ntrigger atleast +35°Cabove themaximum expected ambient condition ofyour application. This produces a\nworst-case junction temperature of+125 °Catthehighest expected ambient temperature andworst-case load.\nThe internal protection circuitry oftheTPS7A37 hasbeen designed toprotect against overload conditions. Itwas\nnotintended toreplace proper heatsinking. Continuously running theTPS7A37 intothermal shutdown degrades\ndevice reliability.\n10.4 Power Dissipation\nKnowing thedevice power dissipation and proper sizing ofthethermal plane that isconnected tothetaborpad\niscritical toavoiding thermal shutdown andensuring reliable operation.\nPower dissipation ofthedevice depends oninput voltage and load conditions and can becalculated using\nEquation 6:\n(6)\nPower dissipation canbeminimized and greater efficiency canbeachieved byusing thelowest possible input\nvoltage necessary toachieve therequired output voltage regulation.\n20 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A37\n/c89 /c89JT J T JT D:□□□T =□T + P /c183\n/c89 /c89JB J B JB D:□□□T =□T + P /c183\n160\n140\n120\n100\n80\n60\n40\n20\n0/c113JA( C/W)/c176\n0 1 2 3 4 5 6 7 8 9 10\nBoard Copper Area ( ) in2\n/c0b /c0c A\nJA\nD125 C TRP/c54/c0e /c71 /c10/c20\nTPS7A37\nwww.ti.com SBVS220B –MARCH 2013 –REVISED AUGUST 2015\nPower Dissipation (continued)\nOntheWSON (DRV) package, theprimary conduction path forheat isthrough theexposed pad totheprinted\ncircuit board (PCB). The padcanbeconnected toground orbeleftfloating; however, itshould beattached toan\nappropriate amount ofcopper PCB area toensure thedevice does notoverheat. That tabshould beconnected\ntoground. The maximum junction-to-ambient thermal resistance depends onthemaximum ambient temperature,\nmaximum device junction temperature, and power dissipation ofthedevice and can becalculated using\nEquation 7:\n(7)\nKnowing themaximum RθJA,theminimum amount ofPCB copper area needed forappropriate heatsinking can\nbeestimated using Figure 40.\nNote:θJAvalue atboard size of9in2(that is,3in×3in)isaJEDEC standard.\nFigure 40.DRV (WSON) Package θJAvsBoard Size\nFigure 40shows thevariation ofθJAasafunction ofground plane copper area intheboard. Itisintended only as\naguideline todemonstrate theeffects ofheat spreading intheground plane andshould notbeused toestimate\nactual thermal performance inrealapplication environments.\nNOTE\nWhen thedevice ismounted onanapplication PCB, itisstrongly recommended touse\nΨJTandΨJB,asexplained intheEstimating Junction Temperature section.\n10.5 Estimating Junction Temperature\nUsing thethermal metricsΨJTandΨJB,asshown intheThermal Information table, thejunction temperature can\nbeestimated with corresponding formulas (given inEquation 8).Forbackwards compatibility, anolderθJC,Top\nparameter islisted aswell.\n(8)\nWhere PDisthepower dissipation shown byEquation 6,TTisthetemperature atthecenter-top oftheIC\npackage, and TBisthePCB temperature measured 1mm away from theICpackage onthePCB surface (as\nFigure 42shows).\nNOTE\nBoth TTand TBcan bemeasured onactual application boards using athermo-gun (an\ninfrared thermometer).\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS7A37\nT on top\nof ICT\nT on PCB\nsurfaceB\n1mm\nSee note (1)\n35\n30\n25\n20\n15\n10\n5\n0/c89 /c89and ( C/W)\nJT JB/c176\n0 2 4 6 8 10\nBoard Copper Area (in )25 1 3 7 9DRV /c89JB\nDRV /c89JT\nTPS7A37\nSBVS220B –MARCH 2013 –REVISED AUGUST 2015 www.ti.com\nEstimating Junction Temperature (continued)\nFor more information about measuring TTand TB,see theapplication note SBVA025 ,Using New Thermal\nMetrics ,available fordownload atwww.ti.com .\nBylooking atFigure 41,thenew thermal metrics (ΨJTandΨJB)have very little dependency onboard size. That\nis,usingΨJTorΨJBwith Equation 8isagood way toestimate TJbysimply measuring TTorTB,regardless ofthe\napplication board size.\nFigure 41.DRV (WSON) Package ΨJTandΨJBvsBoard Size\nForamore detailed discussion ofwhy TIdoes notrecommend usingθJC(top) todetermine thermal characteristics,\nrefer toapplication report SBVA025 ,Using New Thermal Metrics ,available fordownload atwww.ti.com .For\nfurther information, refer toapplication report SPRA953 ,Semiconductor andICPackage Thermal Metrics ,also\navailable ontheTIwebsite.\n(1) Power dissipation may limit operating range. Check Thermal Information table.\n(2) Example DRV (SON) Package Measurement\nFigure 42.Measuring Points forTTandTB\n22 Submit Documentation Feedback Copyright ©2013 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A37\nTPS7A37\nwww.ti.com SBVS220B –MARCH 2013 –REVISED AUGUST 2015\n11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\n•Using New Thermal Metrics ,SBVA025\n•TPS7A37xxEVM-529 Evaluation Module ,SLVU850\n11.1.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.2 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2013 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS7A37\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS7A3701DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SJI\nTPS7A3701DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SJI\nTPS7A3721DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SIX\nTPS7A3721DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SIX\nTPS7A3725DRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SJH\nTPS7A3725DRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 SJH\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS7A3701DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS7A3701DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS7A3721DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS7A3721DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nTPS7A3725DRVR WSON DRV 63000 179.0 8.42.22.21.24.08.0 Q2\nTPS7A3725DRVT WSON DRV 6250 179.0 8.42.22.21.24.08.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS7A3701DRVR WSON DRV 63000 213.0 191.0 35.0\nTPS7A3701DRVT WSON DRV 6250 213.0 191.0 35.0\nTPS7A3721DRVR WSON DRV 63000 213.0 191.0 35.0\nTPS7A3721DRVT WSON DRV 6250 213.0 191.0 35.0\nTPS7A3725DRVR WSON DRV 63000 213.0 191.0 35.0\nTPS7A3725DRVT WSON DRV 6250 213.0 191.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2021\nPack Materials-Page 2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRV 6 WSON - 0.8 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4206925/F\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED\nMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006D\nPLASTIC SMALL OUTLINE - NO LEAD\n4225563/A   12/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS7A3701DRVR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.2V to 5.5V
  - Output Voltage Range: Adjustable (up to 5.5V)
  
- **Current Ratings:**
  - Maximum Output Current: 1A
  - Output Current Limit: 1.05A to 2.2A (typical 1.6A)
  
- **Power Consumption:**
  - Quiescent Current (IQ): 400 µA at 1A output, 20 nA in shutdown mode
  
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C
  
- **Package Type:**
  - WSON (6 pins), dimensions 2.00 mm x 2.00 mm
  
- **Special Features:**
  - Low dropout voltage (130 mV at 1A)
  - Thermal shutdown and foldback current limit for fault protection
  - Excellent load transient response
  - Reverse current protection
  - 1% overall accuracy over line, load, and temperature
  
- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS7A3701** is a high-accuracy, low-dropout (LDO) voltage regulator designed for applications requiring precise voltage regulation with minimal dropout. It utilizes an NMOS pass element in a voltage-follower configuration, which allows for low dropout voltages and excellent transient response. The device is particularly suited for portable applications due to its low quiescent current and built-in protection features.

#### Typical Applications:
- **Point of Load Regulation:** Ideal for powering digital signal processors (DSPs), field-programmable gate arrays (FPGAs), application-specific integrated circuits (ASICs), and microprocessors.
- **Post-Regulation for Switching Supplies:** Can be used to provide a stable output voltage after a switching regulator.
- **Portable and Battery-Powered Equipment:** Its low quiescent current makes it suitable for battery-operated devices where power efficiency is critical.
- **Noise-Sensitive Applications:** The device can be configured with external capacitors to reduce output noise, making it suitable for audio and precision analog applications.

This summary encapsulates the essential characteristics and applications of the TPS7A3701DRVR, providing a clear understanding of its capabilities and use cases in electronic designs.