

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1000.0:1000.0:1000.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1000000000.000000:1000000000.000000:1000000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000100000000000:0.00000000100000000000:0.00000000100000000000:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2dfed8f4b02b3e27d54add6a6bde60e2  /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
Extracting PTX file and ptxas options    1: hotspot3d.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
Running md5sum using "md5sum /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu "
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
Extracting specific PTX file named hotspot3d.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hotspotOpt1PfS_S_fiiifffffff : hostFun 0x0x55912bb90865, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11hotspotOpt1PfS_S_fiiifffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' : regs=32, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8b840368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8b840360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8b840358..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840354..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b84034c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b84033c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840330..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b84032c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55912bb90865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: reconvergence points for _Z11hotspotOpt1PfS_S_fiiifffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x290 (hotspot3d.1.sm_30.ptx:120) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (hotspot3d.1.sm_30.ptx:160) mov.f32 %f5, %f57;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x408 (hotspot3d.1.sm_30.ptx:171) @%p7 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (hotspot3d.1.sm_30.ptx:173) add.s32 %r60, %r43, %r17;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11hotspotOpt1PfS_S_fiiifffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11hotspotOpt1PfS_S_fiiifffffff'.
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
FLUSH L1 Cache at configuration change between kernels
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 288600
gpu_sim_insn = 104595456
gpu_ipc =     362.4236
gpu_tot_sim_cycle = 288600
gpu_tot_sim_insn = 104595456
gpu_tot_ipc =     362.4236
gpu_tot_issued_cta = 1024
gpu_occupancy = 60.3820% 
gpu_tot_occupancy = 60.3820% 
max_total_param_size = 0
gpu_stall_dramfull = 547
gpu_stall_icnt2sh    = 98
partiton_level_parallism =       1.2507
partiton_level_parallism_total  =       1.2507
partiton_level_parallism_util =       1.7093
partiton_level_parallism_util_total  =       1.7093
L2_BW  =     160.0865 GB/Sec
L2_BW_total  =     160.0865 GB/Sec
gpu_total_sim_rate=530941

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1671168
	L1I_total_cache_misses = 3315
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 867
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 169550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 829804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 113821
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 867
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 71
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1667853
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3315
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1671168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 829741
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 63
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 71
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 
gpgpu_n_tot_thrd_icount = 104857600
gpgpu_n_tot_w_icount = 3276800
gpgpu_n_stall_shd_mem = 144909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295244
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 12582912
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 18379
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107981	W0_Idle:27480	W0_Scoreboard:5193437	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3276800
single_issue_nums: WS0:1638400	WS1:1638400	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2361952 {8:295244,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8912896 {136:65536,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47239040 {40:1180976,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097152 {8:262144,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 1688 
max_icnt2mem_latency = 934 
maxmrqlatency = 1428 
max_icnt2sh_latency = 163 
averagemflatency = 232 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 112 
avg_icnt2sh_latency = 13 
mrq_lat_table:53156 	22166 	13601 	19228 	51754 	121987 	121855 	112463 	64536 	8891 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	910630 	455477 	76119 	954 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	100 	73 	7 	293060 	33103 	27267 	6743 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	470577 	616601 	280216 	72141 	3498 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	554 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        84        56        48        56        56        44       124       120       120       112        40        52        48        64        48        40 
dram[1]:        88        68        48        56        48        56       120       120       120       112        68        48        32        60        56        48 
dram[2]:        68        92        48        48        48        48       120       124       112       120        40        56        40        48        56        36 
dram[3]:        60        80        60        40        48        56       120       120       112       116        48        68        68        52        48        40 
dram[4]:        92        56        48        40        56        48       124       120       120       112        56        40        48        44        48        40 
dram[5]:        68        68        48        48        56        56       120       120       116       112        64        48        56        72        56        40 
maximum service time to same row:
dram[0]:     12193     12709     14391     14648     11201     11138     11472     10932     13931     18409     12103     12418     13005     13105     21746     21497 
dram[1]:     12279     12451     13800     14530     12692     11778     11475     10931     11991     18702     12763     12538     12945     13122     21708     21651 
dram[2]:     11771     10496     14913     14872     11241     11265     12595      9987     11112     18508     13100     11084     12444     12362     21587     21411 
dram[3]:     12304     11077     13459     13790     12049     11913      9982     10438     12404     18484     12885     11534     12089     11436     21748     21703 
dram[4]:     12319     12850     13627     14182     10499     11008     11405     11991     18359     18755     12447     11495     13272     11727     21481     21433 
dram[5]:     12688     12207     13038     13884     13222     12830     12088     10191     18367     18845     13142     12447     11557     11544     21967     21950 
average row accesses per activate:
dram[0]:  5.676121  5.819888  5.674633  5.944445  5.443263  5.558770  5.417103  5.816479  5.577477  5.636779  5.550500  5.750708  5.377425  5.675676  5.342175  5.315093 
dram[1]:  5.574124  5.792329  5.682904  5.955981  5.534296  5.907692  5.636364  6.168818  5.512455  5.532316  5.573650  5.958904  5.206159  5.893617  5.300263  5.390681 
dram[2]:  5.682482  5.656934  5.754190  5.425438  5.421751  5.403509  5.614480  5.587759  5.558744  5.446903  5.709466  5.514932  5.456989  5.493237  5.589054  5.165954 
dram[3]:  5.899335  5.594229  5.860114  5.669111  5.713222  5.444248  5.944498  5.553571  5.659964  5.372926  6.098098  5.756144  5.876567  5.273356  5.331266  5.390877 
dram[4]:  5.670009  5.733211  5.562837  5.621818  5.444248  5.484389  5.564906  5.716391  5.514286  5.435897  5.970588  5.561644  5.438785  5.446429  5.211256  5.345164 
dram[5]:  5.705883  5.827068  5.754174  5.982625  5.473310  5.695733  5.651778  5.783985  5.563964  5.815864  5.814886  5.665116  5.363236  5.593407  5.592008  5.538603 
average row locality = 589691/105213 = 5.604735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      1344      1344      1308      1308      1256      1256      1344      1344      1302      1298      1336      1348      1388      1388      1300      1292 
dram[1]:      1344      1344      1310      1320      1256      1256      1344      1344      1304      1302      1336      1348      1388      1388      1298      1280 
dram[2]:      1344      1344      1312      1314      1256      1264      1344      1344      1300      1294      1336      1348      1388      1384      1298      1286 
dram[3]:      1344      1344      1320      1314      1256      1264      1344      1344      1304      1296      1336      1348      1388      1384      1286      1286 
dram[4]:      1344      1344      1314      1312      1256      1264      1344      1344      1304      1288      1348      1348      1388      1384      1286      1288 
dram[5]:      1344      1344      1318      1316      1256      1264      1344      1344      1304      1294      1348      1348      1388      1384      1282      1284 
total dram writes = 126950
bank skew: 1388/1256 = 1.11
chip skew: 21162/21156 = 1.00
average mf latency per bank:
dram[0]:       2595      2726      2664      2654      2692      2821      2678      2772      2633      2753      2501      2650      2489      2583      2605      2743
dram[1]:       2641      2596      2639      2555      2722      2754      2705      2644      2733      2575      2539      2523      2509      2425      2627      2617
dram[2]:       2661      2657      2671      2662      2786      2670      2754      2678      2733      2716      2631      2488      2525      2535      2728      2618
dram[3]:       2612      2681      2576      2745      2743      2760      2617      2690      2586      2793      2476      2567      2430      2612      2553      2706
dram[4]:       2571      2751      2715      2706      2727      2825      2664      2771      2619      2791      2488      2712      2486      2555      2678      2763
dram[5]:       2636      2632      2707      2596      2827      2774      2700      2645      2729      2634      2603      2549      2523      2474      2760      2656
maximum mf latency per bank:
dram[0]:        987      1237      1053      1015      1282      1058      1076      1155      1226      1007      1053      1192      1129      1263      1049      1420
dram[1]:       1035      1144      1053       912       944      1305      1111      1226      1137      1008      1064      1352       915       997      1119      1117
dram[2]:       1017      1190      1189      1219       906      1254      1154      1283      1079      1314       948       988      1110      1188      1302      1222
dram[3]:       1081       950      1028       913      1096       916      1079      1120      1027      1276       960      1154      1013      1324      1054      1006
dram[4]:       1688      1206      1032      1081      1043      1095      1563      1121       935      1130      1069      1118      1126      1138      1142      1169
dram[5]:       1439       988      1034      1143      1198      1138      1005      1111      1184      1244      1158      1149      1074      1070      1177      1376
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266666 n_nop=128091 n_act=17571 n_pre=17555 n_ref_event=94082017783376 n_req=98290 n_rd=87712 n_rd_L2_A=0 n_write=0 n_wr_bk=21156 bw_util=0.8165
n_activity=261856 dram_eff=0.8315
bk0: 5532a 148059i bk1: 5532a 146727i bk2: 5520a 147014i bk3: 5552a 153308i bk4: 5512a 148359i bk5: 5520a 148750i bk6: 5536a 144079i bk7: 5540a 147318i bk8: 5540a 149983i bk9: 5512a 145418i bk10: 5432a 147522i bk11: 5416a 147049i bk12: 5404a 139720i bk13: 5396a 143162i bk14: 5392a 145098i bk15: 5376a 147859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821233
Row_Buffer_Locality_read = 0.856223
Row_Buffer_Locality_write = 0.531102
Bank_Level_Parallism = 7.683436
Bank_Level_Parallism_Col = 0.671138
Bank_Level_Parallism_Ready = 2.523482
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.816512 
total_CMD = 266666 
util_bw = 217736 
Wasted_Col = 41872 
Wasted_Row = 1238 
Idle = 5820 

BW Util Bottlenecks: 
RCDc_limit = 29063 
RCDWRc_limit = 6086 
WTRc_limit = 43173 
RTWc_limit = 126963 
CCDLc_limit = 34106 
rwq = 0 
CCDLc_limit_alone = 19160 
WTRc_limit_alone = 40952 
RTWc_limit_alone = 114238 

Commands details: 
total_CMD = 266666 
n_nop = 128091 
Read = 87712 
Write = 0 
L2_Alloc = 0 
L2_WB = 21156 
n_act = 17571 
n_pre = 17555 
n_ref = 94082017783376 
n_req = 98290 
total_req = 108868 

Dual Bus Interface Util: 
issued_total_row = 35126 
issued_total_col = 108868 
Row_Bus_Util =  0.131723 
CoL_Bus_Util = 0.408256 
Either_Row_CoL_Bus_Util = 0.519658 
Issued_on_Two_Bus_Simul_Util = 0.020321 
issued_two_Eff = 0.039105 
queue_avg = 38.177444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1774
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266666 n_nop=128306 n_act=17381 n_pre=17365 n_ref_event=94082018629744 n_req=98265 n_rd=87684 n_rd_L2_A=0 n_write=0 n_wr_bk=21162 bw_util=0.8163
n_activity=262285 dram_eff=0.83
bk0: 5532a 148398i bk1: 5520a 145653i bk2: 5528a 150314i bk3: 5564a 152223i bk4: 5504a 149129i bk5: 5516a 150913i bk6: 5528a 147936i bk7: 5540a 149571i bk8: 5544a 146315i bk9: 5512a 148692i bk10: 5424a 148579i bk11: 5416a 145624i bk12: 5392a 144201i bk13: 5400a 147224i bk14: 5388a 149980i bk15: 5376a 148890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823121
Row_Buffer_Locality_read = 0.857579
Row_Buffer_Locality_write = 0.537567
Bank_Level_Parallism = 7.574121
Bank_Level_Parallism_Col = 6.314052
Bank_Level_Parallism_Ready = 2.486885
write_to_read_ratio_blp_rw_average = 0.456130
GrpLevelPara = 3.425246 

BW Util details:
bwutil = 0.816347 
total_CMD = 266666 
util_bw = 217692 
Wasted_Col = 42481 
Wasted_Row = 1277 
Idle = 5216 

BW Util Bottlenecks: 
RCDc_limit = 28759 
RCDWRc_limit = 6044 
WTRc_limit = 42304 
RTWc_limit = 124844 
CCDLc_limit = 35140 
rwq = 0 
CCDLc_limit_alone = 19514 
WTRc_limit_alone = 39939 
RTWc_limit_alone = 111583 

Commands details: 
total_CMD = 266666 
n_nop = 128306 
Read = 87684 
Write = 0 
L2_Alloc = 0 
L2_WB = 21162 
n_act = 17381 
n_pre = 17365 
n_ref = 94082018629744 
n_req = 98265 
total_req = 108846 

Dual Bus Interface Util: 
issued_total_row = 34746 
issued_total_col = 108846 
Row_Bus_Util =  0.130298 
CoL_Bus_Util = 0.408174 
Either_Row_CoL_Bus_Util = 0.518851 
Issued_on_Two_Bus_Simul_Util = 0.019620 
issued_two_Eff = 0.037814 
queue_avg = 36.676655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.6767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266666 n_nop=127782 n_act=17782 n_pre=17766 n_ref_event=0 n_req=98282 n_rd=87704 n_rd_L2_A=0 n_write=0 n_wr_bk=21156 bw_util=0.8165
n_activity=261979 dram_eff=0.8311
bk0: 5556a 146735i bk1: 5528a 143630i bk2: 5524a 148249i bk3: 5528a 145209i bk4: 5504a 150015i bk5: 5528a 145270i bk6: 5532a 145927i bk7: 5536a 140051i bk8: 5548a 146020i bk9: 5508a 142426i bk10: 5424a 144227i bk11: 5420a 144019i bk12: 5396a 146237i bk13: 5400a 140502i bk14: 5376a 148061i bk15: 5396a 147294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819072
Row_Buffer_Locality_read = 0.854636
Row_Buffer_Locality_write = 0.524201
Bank_Level_Parallism = 7.779295
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 2.550881
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.816452 
total_CMD = 266666 
util_bw = 217720 
Wasted_Col = 41941 
Wasted_Row = 1323 
Idle = 5682 

BW Util Bottlenecks: 
RCDc_limit = 29170 
RCDWRc_limit = 5942 
WTRc_limit = 45624 
RTWc_limit = 127841 
CCDLc_limit = 34137 
rwq = 0 
CCDLc_limit_alone = 18951 
WTRc_limit_alone = 43183 
RTWc_limit_alone = 115096 

Commands details: 
total_CMD = 266666 
n_nop = 127782 
Read = 87704 
Write = 0 
L2_Alloc = 0 
L2_WB = 21156 
n_act = 17782 
n_pre = 17766 
n_ref = 0 
n_req = 98282 
total_req = 108860 

Dual Bus Interface Util: 
issued_total_row = 35548 
issued_total_col = 108860 
Row_Bus_Util =  0.133305 
CoL_Bus_Util = 0.408226 
Either_Row_CoL_Bus_Util = 0.520816 
Issued_on_Two_Bus_Simul_Util = 0.020715 
issued_two_Eff = 0.039774 
queue_avg = 38.369965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.37
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 288687 -   mf: uid=3896773, sid4294967295:w4294967295, part=3, addr=0xc16f5f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (288587), 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266666 n_nop=128191 n_act=17416 n_pre=17400 n_ref_event=0 n_req=98283 n_rd=87704 n_rd_L2_A=0 n_write=0 n_wr_bk=21158 bw_util=0.8165
n_activity=261974 dram_eff=0.8311
bk0: 5540a 147664i bk1: 5532a 146112i bk2: 5540a 151103i bk3: 5528a 147644i bk4: 5508a 150219i bk5: 5520a 146228i bk6: 5540a 151181i bk7: 5548a 142991i bk8: 5540a 147476i bk9: 5504a 144100i bk10: 5424a 150811i bk11: 5416a 147077i bk12: 5400a 150101i bk13: 5404a 137704i bk14: 5376a 148452i bk15: 5384a 149853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822797
Row_Buffer_Locality_read = 0.858707
Row_Buffer_Locality_write = 0.525097
Bank_Level_Parallism = 7.644054
Bank_Level_Parallism_Col = 6.368986
Bank_Level_Parallism_Ready = 2.539980
write_to_read_ratio_blp_rw_average = 0.450732
GrpLevelPara = 3.451732 

BW Util details:
bwutil = 0.816467 
total_CMD = 266666 
util_bw = 217723 
Wasted_Col = 42207 
Wasted_Row = 1145 
Idle = 5591 

BW Util Bottlenecks: 
RCDc_limit = 28842 
RCDWRc_limit = 6325 
WTRc_limit = 45305 
RTWc_limit = 124990 
CCDLc_limit = 33938 
rwq = 0 
CCDLc_limit_alone = 18867 
WTRc_limit_alone = 42855 
RTWc_limit_alone = 112369 

Commands details: 
total_CMD = 266666 
n_nop = 128191 
Read = 87704 
Write = 0 
L2_Alloc = 0 
L2_WB = 21158 
n_act = 17416 
n_pre = 17400 
n_ref = 0 
n_req = 98283 
total_req = 108862 

Dual Bus Interface Util: 
issued_total_row = 34816 
issued_total_col = 108862 
Row_Bus_Util =  0.130560 
CoL_Bus_Util = 0.408234 
Either_Row_CoL_Bus_Util = 0.519283 
Issued_on_Two_Bus_Simul_Util = 0.019511 
issued_two_Eff = 0.037574 
queue_avg = 37.609966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.61
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266666 n_nop=127741 n_act=17739 n_pre=17723 n_ref_event=227392 n_req=98290 n_rd=87712 n_rd_L2_A=0 n_write=0 n_wr_bk=21156 bw_util=0.8165
n_activity=261717 dram_eff=0.832
bk0: 5548a 145443i bk1: 5560a 142591i bk2: 5540a 147305i bk3: 5528a 149037i bk4: 5524a 150808i bk5: 5516a 147959i bk6: 5544a 142419i bk7: 5536a 144331i bk8: 5524a 149903i bk9: 5504a 145294i bk10: 5416a 148494i bk11: 5416a 143002i bk12: 5392a 139562i bk13: 5408a 142784i bk14: 5376a 146856i bk15: 5380a 146962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819524
Row_Buffer_Locality_read = 0.854684
Row_Buffer_Locality_write = 0.527983
Bank_Level_Parallism = 7.750340
Bank_Level_Parallism_Col = 6.452909
Bank_Level_Parallism_Ready = 2.536418
write_to_read_ratio_blp_rw_average = 0.454696
GrpLevelPara = 3.474712 

BW Util details:
bwutil = 0.816512 
total_CMD = 266666 
util_bw = 217736 
Wasted_Col = 41931 
Wasted_Row = 1095 
Idle = 5904 

BW Util Bottlenecks: 
RCDc_limit = 29108 
RCDWRc_limit = 6177 
WTRc_limit = 43801 
RTWc_limit = 130453 
CCDLc_limit = 34499 
rwq = 0 
CCDLc_limit_alone = 19250 
WTRc_limit_alone = 41499 
RTWc_limit_alone = 117506 

Commands details: 
total_CMD = 266666 
n_nop = 127741 
Read = 87712 
Write = 0 
L2_Alloc = 0 
L2_WB = 21156 
n_act = 17739 
n_pre = 17723 
n_ref = 227392 
n_req = 98290 
total_req = 108868 

Dual Bus Interface Util: 
issued_total_row = 35462 
issued_total_col = 108868 
Row_Bus_Util =  0.132983 
CoL_Bus_Util = 0.408256 
Either_Row_CoL_Bus_Util = 0.520970 
Issued_on_Two_Bus_Simul_Util = 0.020269 
issued_two_Eff = 0.038906 
queue_avg = 38.670780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.6708
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266666 n_nop=128392 n_act=17324 n_pre=17308 n_ref_event=0 n_req=98281 n_rd=87700 n_rd_L2_A=0 n_write=0 n_wr_bk=21162 bw_util=0.8165
n_activity=262238 dram_eff=0.8303
bk0: 5536a 149693i bk1: 5528a 149568i bk2: 5544a 148615i bk3: 5540a 148609i bk4: 5524a 148852i bk5: 5508a 150814i bk6: 5528a 147165i bk7: 5540a 147529i bk8: 5524a 146598i bk9: 5512a 147375i bk10: 5420a 148559i bk11: 5416a 141900i bk12: 5404a 140444i bk13: 5416a 144952i bk14: 5376a 150331i bk15: 5384a 145641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823730
Row_Buffer_Locality_read = 0.858609
Row_Buffer_Locality_write = 0.534638
Bank_Level_Parallism = 7.646735
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.494625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.816467 
total_CMD = 266666 
util_bw = 217724 
Wasted_Col = 42140 
Wasted_Row = 1354 
Idle = 5448 

BW Util Bottlenecks: 
RCDc_limit = 28731 
RCDWRc_limit = 6247 
WTRc_limit = 42592 
RTWc_limit = 128243 
CCDLc_limit = 35096 
rwq = 0 
CCDLc_limit_alone = 19397 
WTRc_limit_alone = 40313 
RTWc_limit_alone = 114823 

Commands details: 
total_CMD = 266666 
n_nop = 128392 
Read = 87700 
Write = 0 
L2_Alloc = 0 
L2_WB = 21162 
n_act = 17324 
n_pre = 17308 
n_ref = 0 
n_req = 98281 
total_req = 108862 

Dual Bus Interface Util: 
issued_total_row = 34632 
issued_total_col = 108862 
Row_Bus_Util =  0.129870 
CoL_Bus_Util = 0.408234 
Either_Row_CoL_Bus_Util = 0.518529 
Issued_on_Two_Bus_Simul_Util = 0.019575 
issued_two_Eff = 0.037751 
queue_avg = 38.707882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.7079

========= L2 cache stats =========
L2_cache_bank[0]: Access = 117888, Miss = 65708, Miss_rate = 0.557, Pending_hits = 2449, Reservation_fails = 439
L2_cache_bank[1]: Access = 123444, Miss = 65692, Miss_rate = 0.532, Pending_hits = 2683, Reservation_fails = 49
L2_cache_bank[2]: Access = 122208, Miss = 65680, Miss_rate = 0.537, Pending_hits = 2629, Reservation_fails = 259
L2_cache_bank[3]: Access = 117560, Miss = 65692, Miss_rate = 0.559, Pending_hits = 1888, Reservation_fails = 33
L2_cache_bank[4]: Access = 123488, Miss = 65700, Miss_rate = 0.532, Pending_hits = 2718, Reservation_fails = 398
L2_cache_bank[5]: Access = 117620, Miss = 65692, Miss_rate = 0.559, Pending_hits = 2314, Reservation_fails = 43
L2_cache_bank[6]: Access = 117552, Miss = 65708, Miss_rate = 0.559, Pending_hits = 1933, Reservation_fails = 368
L2_cache_bank[7]: Access = 122472, Miss = 65684, Miss_rate = 0.536, Pending_hits = 2630, Reservation_fails = 44
L2_cache_bank[8]: Access = 118156, Miss = 65712, Miss_rate = 0.556, Pending_hits = 2429, Reservation_fails = 159
L2_cache_bank[9]: Access = 123360, Miss = 65696, Miss_rate = 0.533, Pending_hits = 2749, Reservation_fails = 34
L2_cache_bank[10]: Access = 122448, Miss = 65704, Miss_rate = 0.537, Pending_hits = 2670, Reservation_fails = 36
L2_cache_bank[11]: Access = 117584, Miss = 65692, Miss_rate = 0.559, Pending_hits = 1950, Reservation_fails = 38
L2_total_cache_accesses = 1443780
L2_total_cache_misses = 788360
L2_total_cache_miss_rate = 0.5460
L2_total_cache_pending_hits = 29042
L2_total_cache_reservation_fails = 1900
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 625890
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131542
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 394626
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 159
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196608
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 444
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1286
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1180976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 455
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 159
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1286
L2_cache_data_port_util = 0.196
L2_cache_fill_port_util = 0.152

icnt_total_pkts_mem_to_simt=1443780
icnt_total_pkts_simt_to_mem=557568
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1198
	minimum = 5
	maximum = 161
Network latency average = 10.0554
	minimum = 5
	maximum = 147
Slowest packet = 16365
Flit latency average = 9.48749
	minimum = 5
	maximum = 147
Slowest flit = 17511
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.231609
	minimum = 0.0807658 (at node 7)
	maximum = 0.427886 (at node 19)
Accepted packet rate average = 0.231609
	minimum = 0.10183 (at node 21)
	maximum = 0.344324 (at node 9)
Injected flit rate average = 0.25684
	minimum = 0.124051 (at node 11)
	maximum = 0.427886 (at node 19)
Accepted flit rate average= 0.25684
	minimum = 0.158586 (at node 21)
	maximum = 0.344324 (at node 9)
Injected packet length average = 1.10894
Accepted packet length average = 1.10894
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1198 (1 samples)
	minimum = 5 (1 samples)
	maximum = 161 (1 samples)
Network latency average = 10.0554 (1 samples)
	minimum = 5 (1 samples)
	maximum = 147 (1 samples)
Flit latency average = 9.48749 (1 samples)
	minimum = 5 (1 samples)
	maximum = 147 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.231609 (1 samples)
	minimum = 0.0807658 (1 samples)
	maximum = 0.427886 (1 samples)
Accepted packet rate average = 0.231609 (1 samples)
	minimum = 0.10183 (1 samples)
	maximum = 0.344324 (1 samples)
Injected flit rate average = 0.25684 (1 samples)
	minimum = 0.124051 (1 samples)
	maximum = 0.427886 (1 samples)
Accepted flit rate average = 0.25684 (1 samples)
	minimum = 0.158586 (1 samples)
	maximum = 0.344324 (1 samples)
Injected packet size average = 1.10894 (1 samples)
Accepted packet size average = 1.10894 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 17 sec (197 sec)
gpgpu_simulation_rate = 530941 (inst/sec)
gpgpu_simulation_rate = 1464 (cycle/sec)
gpgpu_silicon_slowdown = 683060x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8b840368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8b840360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8b840358..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840354..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b84034c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b84033c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840330..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b84032c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55912bb90865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 285355
gpu_sim_insn = 104595456
gpu_ipc =     366.5450
gpu_tot_sim_cycle = 573955
gpu_tot_sim_insn = 209190912
gpu_tot_ipc =     364.4727
gpu_tot_issued_cta = 2048
gpu_occupancy = 60.3497% 
gpu_tot_occupancy = 60.3659% 
max_total_param_size = 0
gpu_stall_dramfull = 547
gpu_stall_icnt2sh    = 98
partiton_level_parallism =       1.2692
partiton_level_parallism_total  =       1.2599
partiton_level_parallism_util =       1.7195
partiton_level_parallism_util_total  =       1.7144
L2_BW  =     162.4533 GB/Sec
L2_BW_total  =     161.2632 GB/Sec
gpu_total_sim_rate=515248

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342336
	L1I_total_cache_misses = 3315
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 229376
	L1C_total_cache_misses = 867
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 338334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 591871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1609954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 228509
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 867
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 71
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3339021
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3315
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1032192
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342336

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1609856
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 98
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 71
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13200, 13200, 13200, 13200, 13200, 13200, 13200, 13200, 
gpgpu_n_tot_thrd_icount = 209715200
gpgpu_n_tot_w_icount = 6553600
gpgpu_n_stall_shd_mem = 277783
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 591871
gpgpu_n_mem_write_global = 131072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 25165824
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7340032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28373
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 245760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:192417	W0_Idle:37401	W0_Scoreboard:10319686	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6553600
single_issue_nums: WS0:3276800	WS1:3276800	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4734968 {8:591871,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17825792 {136:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94699360 {40:2367484,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194304 {8:524288,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 1688 
max_icnt2mem_latency = 934 
maxmrqlatency = 1428 
max_icnt2sh_latency = 163 
averagemflatency = 232 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 111 
avg_icnt2sh_latency = 13 
mrq_lat_table:109979 	46753 	29030 	40024 	103469 	238347 	244760 	223110 	127521 	17860 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1828787 	912012 	149210 	1823 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	100 	73 	7 	591003 	65359 	52572 	13082 	927 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	946953 	1239704 	558756 	139849 	6423 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1111 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        80        72        96        68        64       124       120       120       112        80        88        84        76        72        64 
dram[1]:        88       124        72        88        68        64       120       120       120       112        80        88        80        80        72        56 
dram[2]:        96       124        92        68        72        64       120       124       112       120        80        88        80        76        72        64 
dram[3]:       128        80        88        64        72        56       120       120       112       116        80        88        80        72        68        64 
dram[4]:       124        96        76        80        68        64       124       120       120       112        88        88        84        72        72        56 
dram[5]:        88       108        76        80        64        68       120       120       116       112        88        88        80        80        68        56 
maximum service time to same row:
dram[0]:     12193     12709     14391     14648     11559     11138     11472     10932     13931     18409     13573     14220     13005     13105     21746     21497 
dram[1]:     12279     12451     13800     14530     12852     12114     11475     11869     11991     18702     13569     12538     12945     13122     21708     21651 
dram[2]:     11771     10496     14913     14872     13066     11775     12595     10618     11112     18508     13286     12184     12444     12362     21587     21411 
dram[3]:     12304     11077     13459     13790     12619     11913     10138     10661     12404     18484     12885     12413     12089     11436     21748     21703 
dram[4]:     12319     12850     13627     14182     12937     11783     11405     11991     18359     18755     12865     12843     13272     11727     21481     21433 
dram[5]:     12688     12207     13038     13884     13222     12830     12088     11484     18367     18845     14249     13976     11557     11544     21967     21950 
average row accesses per activate:
dram[0]:  5.920612  5.902764  5.833097  6.170805  5.732276  5.777100  5.468916  5.834516  5.671442  5.719233  5.854546  6.024631  5.697222  5.863550  5.446818  5.620166 
dram[1]:  5.875653  6.095613  5.845682  6.198207  5.742750  5.937289  5.693944  6.299438  5.657919  5.770538  5.814075  6.220244  5.679297  6.196374  5.495281  5.612874 
dram[2]:  5.960596  5.837736  5.974904  5.709677  5.660368  5.618265  5.628480  5.563488  5.685622  5.557780  5.888728  5.848543  5.765588  5.726511  5.658480  5.310899 
dram[3]:  6.150943  5.806754  6.148662  5.810506  5.983455  5.548038  6.213710  5.594558  5.837452  5.525792  6.108945  5.912035  6.243531  5.723048  5.595784  5.525983 
dram[4]:  5.916945  5.881573  5.840395  5.875711  5.666513  5.711896  5.558558  5.622263  5.562017  5.612133  6.067461  5.816928  5.781647  5.583333  5.439394  5.528268 
dram[5]:  5.877551  5.950000  5.887150  6.138545  5.755026  5.982976  5.721448  6.019531  5.606047  5.769594  6.056408  6.125188  5.741363  6.000972  5.664037  5.674095 
average row locality = 1180949/203703 = 5.797406
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      2688      2688      2680      2680      2620      2622      2752      2752      2666      2668      2696      2700      2732      2732      2654      2654 
dram[1]:      2688      2688      2686      2676      2620      2624      2752      2752      2666      2668      2694      2698      2732      2732      2654      2656 
dram[2]:      2688      2688      2680      2684      2622      2632      2752      2752      2668      2664      2690      2706      2732      2728      2662      2646 
dram[3]:      2688      2688      2680      2688      2624      2632      2752      2752      2668      2664      2688      2704      2732      2728      2660      2650 
dram[4]:      2688      2688      2674      2676      2620      2632      2752      2752      2668      2664      2704      2698      2732      2728      2652      2654 
dram[5]:      2688      2688      2680      2676      2620      2634      2752      2752      2668      2664      2704      2704      2732      2728      2652      2652 
total dram writes = 257938
bank skew: 2752/2620 = 1.05
chip skew: 42998/42982 = 1.00
average mf latency per bank:
dram[0]:       2582      2684      2596      2641      2559      2738      2593      2636      2577      2653      2510      2648      2567      2641      2581      2681
dram[1]:       2652      2602      2604      2539      2666      2618      2631      2542      2638      2531      2574      2571      2582      2506      2619      2551
dram[2]:       2622      2609      2613      2603      2662      2573      2631      2617      2641      2628      2622      2536      2585      2581      2636      2576
dram[3]:       2588      2665      2526      2685      2592      2684      2525      2620      2542      2679      2496      2588      2512      2678      2477      2637
dram[4]:       2532      2701      2616      2658      2590      2677      2591      2644      2556      2673      2496      2682      2562      2594      2589      2679
dram[5]:       2644      2586      2641      2554      2674      2634      2598      2522      2640      2570      2627      2556      2599      2545      2675      2581
maximum mf latency per bank:
dram[0]:       1109      1237      1061      1062      1282      1292      1293      1155      1226      1139      1058      1192      1207      1564      1049      1420
dram[1]:       1035      1220      1163      1139      1072      1305      1216      1417      1206      1124      1064      1352      1293      1075      1208      1117
dram[2]:       1186      1190      1202      1219      1055      1299      1154      1283      1159      1314      1026      1084      1582      1188      1302      1222
dram[3]:       1081      1201      1106      1050      1096      1146      1079      1120      1027      1294      1139      1154      1129      1324      1236      1006
dram[4]:       1688      1206      1085      1116      1043      1095      1563      1249      1172      1143      1069      1118      1269      1138      1278      1169
dram[5]:       1439      1036      1250      1143      1198      1149      1179      1169      1184      1244      1266      1224      1074      1070      1204      1386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530334 n_nop=254267 n_act=34062 n_pre=34046 n_ref_event=94082017783376 n_req=196824 n_rd=175332 n_rd_L2_A=0 n_write=0 n_wr_bk=42984 bw_util=0.8233
n_activity=522886 dram_eff=0.835
bk0: 11036a 288635i bk1: 11040a 283916i bk2: 11032a 287100i bk3: 11088a 292499i bk4: 10980a 291051i bk5: 11000a 283430i bk6: 10940a 279736i bk7: 10964a 282073i bk8: 10940a 287461i bk9: 10888a 286586i bk10: 10888a 290672i bk11: 10880a 289025i bk12: 10940a 279646i bk13: 10924a 281803i bk14: 10912a 281295i bk15: 10880a 286894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826942
Row_Buffer_Locality_read = 0.861463
Row_Buffer_Locality_write = 0.545319
Bank_Level_Parallism = 7.846498
Bank_Level_Parallism_Col = 0.671138
Bank_Level_Parallism_Ready = 2.567702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.823315 
total_CMD = 530334 
util_bw = 436632 
Wasted_Col = 82139 
Wasted_Row = 2236 
Idle = 9327 

BW Util Bottlenecks: 
RCDc_limit = 55298 
RCDWRc_limit = 12053 
WTRc_limit = 88970 
RTWc_limit = 255229 
CCDLc_limit = 68886 
rwq = 0 
CCDLc_limit_alone = 37524 
WTRc_limit_alone = 83935 
RTWc_limit_alone = 228902 

Commands details: 
total_CMD = 530334 
n_nop = 254267 
Read = 175332 
Write = 0 
L2_Alloc = 0 
L2_WB = 42984 
n_act = 34062 
n_pre = 34046 
n_ref = 94082017783376 
n_req = 196824 
total_req = 218316 

Dual Bus Interface Util: 
issued_total_row = 68108 
issued_total_col = 218316 
Row_Bus_Util =  0.128425 
CoL_Bus_Util = 0.411658 
Either_Row_CoL_Bus_Util = 0.520553 
Issued_on_Two_Bus_Simul_Util = 0.019529 
issued_two_Eff = 0.037516 
queue_avg = 38.282417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2824
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530334 n_nop=255094 n_act=33503 n_pre=33487 n_ref_event=94082018629744 n_req=196809 n_rd=175316 n_rd_L2_A=0 n_write=0 n_wr_bk=42986 bw_util=0.8233
n_activity=523384 dram_eff=0.8342
bk0: 11036a 288435i bk1: 11024a 286590i bk2: 11044a 287081i bk3: 11108a 293011i bk4: 10968a 288632i bk5: 10996a 287984i bk6: 10940a 288057i bk7: 10952a 293001i bk8: 10956a 286862i bk9: 10888a 289005i bk10: 10880a 288101i bk11: 10880a 287364i bk12: 10924a 287920i bk13: 10940a 290997i bk14: 10900a 287373i bk15: 10880a 287575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829769
Row_Buffer_Locality_read = 0.863720
Row_Buffer_Locality_write = 0.552831
Bank_Level_Parallism = 7.747633
Bank_Level_Parallism_Col = 6.534623
Bank_Level_Parallism_Ready = 2.536301
write_to_read_ratio_blp_rw_average = 0.468104
GrpLevelPara = 3.468766 

BW Util details:
bwutil = 0.823262 
total_CMD = 530334 
util_bw = 436604 
Wasted_Col = 82816 
Wasted_Row = 2337 
Idle = 8577 

BW Util Bottlenecks: 
RCDc_limit = 54769 
RCDWRc_limit = 11823 
WTRc_limit = 87495 
RTWc_limit = 252353 
CCDLc_limit = 70570 
rwq = 0 
CCDLc_limit_alone = 38244 
WTRc_limit_alone = 82333 
RTWc_limit_alone = 225189 

Commands details: 
total_CMD = 530334 
n_nop = 255094 
Read = 175316 
Write = 0 
L2_Alloc = 0 
L2_WB = 42986 
n_act = 33503 
n_pre = 33487 
n_ref = 94082018629744 
n_req = 196809 
total_req = 218302 

Dual Bus Interface Util: 
issued_total_row = 66990 
issued_total_col = 218302 
Row_Bus_Util =  0.126317 
CoL_Bus_Util = 0.411631 
Either_Row_CoL_Bus_Util = 0.518994 
Issued_on_Two_Bus_Simul_Util = 0.018954 
issued_two_Eff = 0.036521 
queue_avg = 37.531284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.5313
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 574042 -   mf: uid=7788401, sid4294967295:w4294967295, part=2, addr=0xc0ef6c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (573942), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530334 n_nop=253688 n_act=34481 n_pre=34465 n_ref_event=0 n_req=196813 n_rd=175316 n_rd_L2_A=0 n_write=0 n_wr_bk=42994 bw_util=0.8233
n_activity=523219 dram_eff=0.8345
bk0: 11060a 287341i bk1: 11032a 281839i bk2: 11040a 290826i bk3: 11048a 283400i bk4: 10972a 290153i bk5: 10988a 283636i bk6: 10956a 279295i bk7: 10936a 272321i bk8: 10964a 284821i bk9: 10884a 274409i bk10: 10880a 286968i bk11: 10888a 284390i bk12: 10932a 283321i bk13: 10948a 277351i bk14: 10880a 288503i bk15: 10908a 282245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824803
Row_Buffer_Locality_read = 0.859830
Row_Buffer_Locality_write = 0.539145
Bank_Level_Parallism = 7.922317
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 2.585383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.823292 
total_CMD = 530334 
util_bw = 436620 
Wasted_Col = 82364 
Wasted_Row = 2338 
Idle = 9012 

BW Util Bottlenecks: 
RCDc_limit = 55447 
RCDWRc_limit = 11880 
WTRc_limit = 92490 
RTWc_limit = 257188 
CCDLc_limit = 69341 
rwq = 0 
CCDLc_limit_alone = 37378 
WTRc_limit_alone = 87127 
RTWc_limit_alone = 230588 

Commands details: 
total_CMD = 530334 
n_nop = 253688 
Read = 175316 
Write = 0 
L2_Alloc = 0 
L2_WB = 42994 
n_act = 34481 
n_pre = 34465 
n_ref = 0 
n_req = 196813 
total_req = 218310 

Dual Bus Interface Util: 
issued_total_row = 68946 
issued_total_col = 218310 
Row_Bus_Util =  0.130005 
CoL_Bus_Util = 0.411646 
Either_Row_CoL_Bus_Util = 0.521645 
Issued_on_Two_Bus_Simul_Util = 0.020006 
issued_two_Eff = 0.038352 
queue_avg = 38.282146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2821
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530334 n_nop=254791 n_act=33659 n_pre=33643 n_ref_event=0 n_req=196835 n_rd=175336 n_rd_L2_A=0 n_write=0 n_wr_bk=42998 bw_util=0.8234
n_activity=523191 dram_eff=0.8346
bk0: 11044a 287464i bk1: 11036a 285918i bk2: 11068a 293721i bk3: 11044a 284550i bk4: 10984a 293840i bk5: 10984a 279640i bk6: 10952a 296996i bk7: 10960a 278375i bk8: 10948a 289879i bk9: 10880a 283157i bk10: 10880a 293785i bk11: 10880a 290575i bk12: 10940a 296844i bk13: 10952a 275962i bk14: 10880a 287692i bk15: 10904a 287557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828999
Row_Buffer_Locality_read = 0.863628
Row_Buffer_Locality_write = 0.546584
Bank_Level_Parallism = 7.774124
Bank_Level_Parallism_Col = 6.548726
Bank_Level_Parallism_Ready = 2.562629
write_to_read_ratio_blp_rw_average = 0.462554
GrpLevelPara = 3.476567 

BW Util details:
bwutil = 0.823383 
total_CMD = 530334 
util_bw = 436668 
Wasted_Col = 82767 
Wasted_Row = 2205 
Idle = 8694 

BW Util Bottlenecks: 
RCDc_limit = 54927 
RCDWRc_limit = 12081 
WTRc_limit = 91366 
RTWc_limit = 249787 
CCDLc_limit = 68801 
rwq = 0 
CCDLc_limit_alone = 37298 
WTRc_limit_alone = 86088 
RTWc_limit_alone = 223562 

Commands details: 
total_CMD = 530334 
n_nop = 254791 
Read = 175336 
Write = 0 
L2_Alloc = 0 
L2_WB = 42998 
n_act = 33659 
n_pre = 33643 
n_ref = 0 
n_req = 196835 
total_req = 218334 

Dual Bus Interface Util: 
issued_total_row = 67302 
issued_total_col = 218334 
Row_Bus_Util =  0.126905 
CoL_Bus_Util = 0.411691 
Either_Row_CoL_Bus_Util = 0.519565 
Issued_on_Two_Bus_Simul_Util = 0.019031 
issued_two_Eff = 0.036629 
queue_avg = 37.755684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.7557
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530334 n_nop=253656 n_act=34457 n_pre=34441 n_ref_event=227392 n_req=196823 n_rd=175332 n_rd_L2_A=0 n_write=0 n_wr_bk=42982 bw_util=0.8233
n_activity=522668 dram_eff=0.8354
bk0: 11052a 288089i bk1: 11072a 281754i bk2: 11068a 289282i bk3: 11048a 287956i bk4: 10992a 292803i bk5: 10976a 286511i bk6: 10964a 276175i bk7: 10948a 279601i bk8: 10908a 290509i bk9: 10880a 284522i bk10: 10880a 290746i bk11: 10884a 282103i bk12: 10920a 279827i bk13: 10964a 280473i bk14: 10880a 286027i bk15: 10896a 279721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824934
Row_Buffer_Locality_read = 0.859786
Row_Buffer_Locality_write = 0.540598
Bank_Level_Parallism = 7.879791
Bank_Level_Parallism_Col = 6.620173
Bank_Level_Parallism_Ready = 2.569963
write_to_read_ratio_blp_rw_average = 0.466876
GrpLevelPara = 3.496484 

BW Util details:
bwutil = 0.823308 
total_CMD = 530334 
util_bw = 436628 
Wasted_Col = 82119 
Wasted_Row = 2039 
Idle = 9548 

BW Util Bottlenecks: 
RCDc_limit = 55300 
RCDWRc_limit = 12122 
WTRc_limit = 89565 
RTWc_limit = 258811 
CCDLc_limit = 69482 
rwq = 0 
CCDLc_limit_alone = 37715 
WTRc_limit_alone = 84489 
RTWc_limit_alone = 232120 

Commands details: 
total_CMD = 530334 
n_nop = 253656 
Read = 175332 
Write = 0 
L2_Alloc = 0 
L2_WB = 42982 
n_act = 34457 
n_pre = 34441 
n_ref = 227392 
n_req = 196823 
total_req = 218314 

Dual Bus Interface Util: 
issued_total_row = 68898 
issued_total_col = 218314 
Row_Bus_Util =  0.129914 
CoL_Bus_Util = 0.411654 
Either_Row_CoL_Bus_Util = 0.521705 
Issued_on_Two_Bus_Simul_Util = 0.019863 
issued_two_Eff = 0.038073 
queue_avg = 38.067020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.067
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=530334 n_nop=254979 n_act=33541 n_pre=33525 n_ref_event=0 n_req=196845 n_rd=175348 n_rd_L2_A=0 n_write=0 n_wr_bk=42994 bw_util=0.8234
n_activity=523616 dram_eff=0.834
bk0: 11040a 288785i bk1: 11032a 291102i bk2: 11076a 292216i bk3: 11068a 290758i bk4: 11000a 291976i bk5: 10984a 291536i bk6: 10948a 284018i bk7: 10952a 289059i bk8: 10904a 287495i bk9: 10888a 286245i bk10: 10888a 291107i bk11: 10880a 284705i bk12: 10932a 284490i bk13: 10980a 285899i bk14: 10880a 289152i bk15: 10896a 284332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829607
Row_Buffer_Locality_read = 0.863631
Row_Buffer_Locality_write = 0.552077
Bank_Level_Parallism = 7.755974
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.535091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.823413 
total_CMD = 530334 
util_bw = 436684 
Wasted_Col = 82755 
Wasted_Row = 2453 
Idle = 8442 

BW Util Bottlenecks: 
RCDc_limit = 54704 
RCDWRc_limit = 12161 
WTRc_limit = 87013 
RTWc_limit = 253907 
CCDLc_limit = 69949 
rwq = 0 
CCDLc_limit_alone = 37898 
WTRc_limit_alone = 82039 
RTWc_limit_alone = 226830 

Commands details: 
total_CMD = 530334 
n_nop = 254979 
Read = 175348 
Write = 0 
L2_Alloc = 0 
L2_WB = 42994 
n_act = 33541 
n_pre = 33525 
n_ref = 0 
n_req = 196845 
total_req = 218342 

Dual Bus Interface Util: 
issued_total_row = 67066 
issued_total_col = 218342 
Row_Bus_Util =  0.126460 
CoL_Bus_Util = 0.411707 
Either_Row_CoL_Bus_Util = 0.519211 
Issued_on_Two_Bus_Simul_Util = 0.018956 
issued_two_Eff = 0.036509 
queue_avg = 38.250694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2507

========= L2 cache stats =========
L2_cache_bank[0]: Access = 237212, Miss = 131356, Miss_rate = 0.554, Pending_hits = 4921, Reservation_fails = 462
L2_cache_bank[1]: Access = 246044, Miss = 131352, Miss_rate = 0.534, Pending_hits = 5370, Reservation_fails = 92
L2_cache_bank[2]: Access = 245216, Miss = 131336, Miss_rate = 0.536, Pending_hits = 5523, Reservation_fails = 289
L2_cache_bank[3]: Access = 235576, Miss = 131356, Miss_rate = 0.558, Pending_hits = 3850, Reservation_fails = 70
L2_cache_bank[4]: Access = 245624, Miss = 131372, Miss_rate = 0.535, Pending_hits = 5151, Reservation_fails = 421
L2_cache_bank[5]: Access = 236852, Miss = 131328, Miss_rate = 0.554, Pending_hits = 4793, Reservation_fails = 70
L2_cache_bank[6]: Access = 235620, Miss = 131384, Miss_rate = 0.558, Pending_hits = 3838, Reservation_fails = 399
L2_cache_bank[7]: Access = 245768, Miss = 131336, Miss_rate = 0.534, Pending_hits = 5440, Reservation_fails = 71
L2_cache_bank[8]: Access = 237188, Miss = 131352, Miss_rate = 0.554, Pending_hits = 4787, Reservation_fails = 200
L2_cache_bank[9]: Access = 245760, Miss = 131364, Miss_rate = 0.535, Pending_hits = 5482, Reservation_fails = 63
L2_cache_bank[10]: Access = 245948, Miss = 131356, Miss_rate = 0.534, Pending_hits = 5443, Reservation_fails = 79
L2_cache_bank[11]: Access = 235624, Miss = 131376, Miss_rate = 0.558, Pending_hits = 4001, Reservation_fails = 84
L2_total_cache_accesses = 2892432
L2_total_cache_misses = 1576268
L2_total_cache_miss_rate = 0.5450
L2_total_cache_pending_hits = 58599
L2_total_cache_reservation_fails = 2300
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1257077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58475
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 855
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 788949
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 159
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 393216
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 444
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1286
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2367484
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 855
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 159
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1286
L2_cache_data_port_util = 0.201
L2_cache_fill_port_util = 0.153

icnt_total_pkts_mem_to_simt=2892432
icnt_total_pkts_simt_to_mem=1116339
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.96542
	minimum = 5
	maximum = 114
Network latency average = 9.90318
	minimum = 5
	maximum = 114
Slowest packet = 1832490
Flit latency average = 9.35218
	minimum = 5
	maximum = 114
Slowest flit = 2031255
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.235031
	minimum = 0.0819926 (at node 12)
	maximum = 0.432794 (at node 25)
Accepted packet rate average = 0.235031
	minimum = 0.103394 (at node 18)
	maximum = 0.348422 (at node 1)
Injected flit rate average = 0.260549
	minimum = 0.126881 (at node 8)
	maximum = 0.432794 (at node 25)
Accepted flit rate average= 0.260549
	minimum = 0.160796 (at node 18)
	maximum = 0.348422 (at node 1)
Injected packet length average = 1.10857
Accepted packet length average = 1.10857
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0426 (2 samples)
	minimum = 5 (2 samples)
	maximum = 137.5 (2 samples)
Network latency average = 9.97931 (2 samples)
	minimum = 5 (2 samples)
	maximum = 130.5 (2 samples)
Flit latency average = 9.41984 (2 samples)
	minimum = 5 (2 samples)
	maximum = 130.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.23332 (2 samples)
	minimum = 0.0813792 (2 samples)
	maximum = 0.43034 (2 samples)
Accepted packet rate average = 0.23332 (2 samples)
	minimum = 0.102612 (2 samples)
	maximum = 0.346373 (2 samples)
Injected flit rate average = 0.258695 (2 samples)
	minimum = 0.125466 (2 samples)
	maximum = 0.43034 (2 samples)
Accepted flit rate average = 0.258695 (2 samples)
	minimum = 0.159691 (2 samples)
	maximum = 0.346373 (2 samples)
Injected packet size average = 1.10876 (2 samples)
Accepted packet size average = 1.10876 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 46 sec (406 sec)
gpgpu_simulation_rate = 515248 (inst/sec)
gpgpu_simulation_rate = 1413 (cycle/sec)
gpgpu_silicon_slowdown = 707714x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8b840368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8b840360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8b840358..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840354..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b84034c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b84033c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840330..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b84032c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55912bb90865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 286612
gpu_sim_insn = 104595456
gpu_ipc =     364.9375
gpu_tot_sim_cycle = 860567
gpu_tot_sim_insn = 313786368
gpu_tot_ipc =     364.6275
gpu_tot_issued_cta = 3072
gpu_occupancy = 60.4533% 
gpu_tot_occupancy = 60.3950% 
max_total_param_size = 0
gpu_stall_dramfull = 547
gpu_stall_icnt2sh    = 98
partiton_level_parallism =       1.2664
partiton_level_parallism_total  =       1.2621
partiton_level_parallism_util =       1.7162
partiton_level_parallism_util_total  =       1.7150
L2_BW  =     162.1012 GB/Sec
L2_BW_total  =     161.5423 GB/Sec
gpu_total_sim_rate=499659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5013504
	L1I_total_cache_misses = 3315
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 344064
	L1C_total_cache_misses = 867
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 505966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 153017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 889305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2428591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 343197
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 867
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 71
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5010189
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3315
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1548288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 344064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5013504

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2428471
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 120
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 71
ctas_completed 3072, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20000, 20000, 20000, 20000, 20000, 20000, 20000, 20000, 
gpgpu_n_tot_thrd_icount = 314572800
gpgpu_n_tot_w_icount = 9830400
gpgpu_n_stall_shd_mem = 409111
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889305
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 37748736
gpgpu_n_store_insn = 6291456
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11010048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36821
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 368640
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:276710	W0_Idle:48195	W0_Scoreboard:15472859	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9830400
single_issue_nums: WS0:4915200	WS1:4915200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7114440 {8:889305,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26738688 {136:196608,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 142288800 {40:3557220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6291456 {8:786432,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 1688 
max_icnt2mem_latency = 934 
maxmrqlatency = 1428 
max_icnt2sh_latency = 163 
averagemflatency = 232 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 112 
avg_icnt2sh_latency = 13 
mrq_lat_table:162949 	69077 	42290 	58529 	154525 	361117 	368239 	335575 	193339 	26475 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2748605 	1366973 	225605 	2529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	100 	73 	7 	886854 	98559 	79088 	20253 	1159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1415991 	1863520 	844460 	210991 	8603 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1673 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        80        72        96        72        76       124       120       120       112        80        88        84        76        72        64 
dram[1]:        88       124        72        88        88        76       120       120       120       112        80        88        80        80        72        56 
dram[2]:        96       124        92        68        80        80       120       124       112       120        80        88        80        76        72        64 
dram[3]:       128        80        88        64        84        92       120       120       112       116        80        88        80        72        68        64 
dram[4]:       124        96        76        80        76        92       124       120       120       112        88        88        84        72        72        56 
dram[5]:        88       108        76        80        80        92       120       120       116       112        88        88        80        80        68        56 
maximum service time to same row:
dram[0]:     12276     13723     14391     14738     11559     12341     11472     10932     13931     18409     13573     14220     13081     13179     21746     21497 
dram[1]:     13410     14422     13800     14530     12852     12114     11475     11869     11991     18702     13569     12767     12945     13122     21708     21651 
dram[2]:     13669     13090     14913     14872     13066     11775     12595     11339     12576     18508     13619     12184     12545     12488     21587     21411 
dram[3]:     12304     12847     13459     13790     12619     11913     10138     10661     12404     18484     13100     12413     12351     12146     21748     21703 
dram[4]:     12675     12892     14295     14182     12937     11783     11405     11991     18359     18755     12865     12843     13835     13047     21481     21433 
dram[5]:     13038     13270     13845     13884     13222     12830     12088     11484     18367     18845     14249     13976     14176     11544     21967     21950 
average row accesses per activate:
dram[0]:  5.894603  5.914704  5.695118  6.007090  5.667894  5.694487  5.504162  5.812598  5.627093  5.793711  5.756036  5.911727  5.593798  5.767252  5.328389  5.526156 
dram[1]:  5.884664  6.081940  5.741267  6.048915  5.750701  5.886660  5.664117  6.254300  5.614918  5.843274  5.798800  6.105158  5.612824  5.940626  5.427936  5.535736 
dram[2]:  5.877448  5.715693  5.856421  5.614873  5.618874  5.555756  5.630620  5.555822  5.670952  5.550663  5.810006  5.850813  5.691213  5.534115  5.536342  5.289223 
dram[3]:  6.046875  5.785114  6.032091  5.699724  5.861631  5.589356  6.048940  5.516667  5.809853  5.546715  6.009168  5.867605  5.967585  5.600000  5.539091  5.435105 
dram[4]:  5.899683  5.863393  5.864439  5.843297  5.580791  5.571773  5.504304  5.626975  5.572507  5.679729  6.054785  5.725429  5.558984  5.574365  5.401596  5.416815 
dram[5]:  5.837260  5.936680  5.816677  6.000645  5.697474  5.793666  5.636032  6.025349  5.642092  5.834336  6.072114  6.008513  5.634916  5.798995  5.554711  5.580360 
average row locality = 1772237/309099 = 5.733558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      4032      4032      3994      4000      3964      3964      4096      4096      4050      4056      4088      4100      4140      4140      4054      4038 
dram[1]:      4032      4032      4010      3994      3964      3964      4096      4096      4052      4052      4094      4100      4140      4140      4038      4046 
dram[2]:      4032      4032      3998      3996      3964      3976      4096      4096      4054      4036      4088      4100      4140      4136      4050      4044 
dram[3]:      4032      4032      4002      4000      3964      3976      4096      4096      4056      4040      4088      4104      4140      4136      4046      4040 
dram[4]:      4032      4032      3996      3988      3964      3976      4096      4096      4050      4048      4100      4100      4140      4136      4046      4052 
dram[5]:      4032      4032      4002      4004      3964      3976      4096      4096      4048      4046      4104      4100      4140      4136      4038      4036 
total dram writes = 389082
bank skew: 4140/3964 = 1.04
chip skew: 64852/64838 = 1.00
average mf latency per bank:
dram[0]:       2591      2688      2633      2663      2547      2701      2623      2653      2571      2626      2491      2627      2539      2585      2531      2630
dram[1]:       2667      2618      2610      2561      2662      2604      2642      2569      2616      2504      2539      2535      2569      2478      2586      2501
dram[2]:       2643      2608      2636      2637      2647      2564      2646      2621      2613      2607      2597      2513      2552      2559      2601      2553
dram[3]:       2588      2675      2536      2708      2575      2667      2539      2653      2521      2658      2473      2570      2474      2616      2449      2605
dram[4]:       2544      2696      2618      2683      2575      2664      2603      2666      2539      2646      2484      2625      2525      2578      2544      2627
dram[5]:       2652      2602      2666      2561      2662      2617      2632      2553      2631      2539      2583      2535      2558      2512      2620      2530
maximum mf latency per bank:
dram[0]:       1109      1237      1089      1174      1282      1385      1293      1206      1226      1139      1073      1192      1207      1564      1370      1420
dram[1]:       1045      1220      1163      1139      1145      1305      1216      1417      1206      1227      1064      1352      1293      1075      1208      1412
dram[2]:       1312      1194      1202      1219      1055      1299      1154      1335      1159      1314      1445      1123      1582      1188      1302      1222
dram[3]:       1169      1201      1106      1050      1129      1146      1079      1238      1174      1294      1139      1154      1138      1324      1236      1246
dram[4]:       1688      1328      1144      1136      1043      1099      1563      1249      1172      1143      1069      1118      1269      1138      1278      1169
dram[5]:       1503      1185      1250      1143      1198      1149      1179      1169      1184      1244      1266      1224      1074      1070      1403      1386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 860654 -   mf: uid=11681789, sid4294967295:w4294967295, part=0, addr=0xc16f6e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (860554), 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=795163 n_nop=379732 n_act=51692 n_pre=51676 n_ref_event=94082017783376 n_req=295354 n_rd=262932 n_rd_L2_A=0 n_write=0 n_wr_bk=64844 bw_util=0.8244
n_activity=784897 dram_eff=0.8352
bk0: 16552a 434336i bk1: 16568a 426742i bk2: 16552a 428976i bk3: 16640a 436103i bk4: 16484a 434677i bk5: 16508a 421960i bk6: 16468a 418231i bk7: 16500a 426015i bk8: 16460a 426428i bk9: 16396a 429772i bk10: 16312a 431519i bk11: 16300a 429619i bk12: 16328a 416916i bk13: 16316a 420600i bk14: 16292a 419075i bk15: 16256a 424376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824983
Row_Buffer_Locality_read = 0.859515
Row_Buffer_Locality_write = 0.544939
Bank_Level_Parallism = 7.872250
Bank_Level_Parallism_Col = 0.671138
Bank_Level_Parallism_Ready = 2.562895
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.824425 
total_CMD = 795163 
util_bw = 655552 
Wasted_Col = 123437 
Wasted_Row = 3378 
Idle = 12796 

BW Util Bottlenecks: 
RCDc_limit = 83536 
RCDWRc_limit = 18141 
WTRc_limit = 133873 
RTWc_limit = 387608 
CCDLc_limit = 103718 
rwq = 0 
CCDLc_limit_alone = 56192 
WTRc_limit_alone = 126349 
RTWc_limit_alone = 347606 

Commands details: 
total_CMD = 795163 
n_nop = 379732 
Read = 262932 
Write = 0 
L2_Alloc = 0 
L2_WB = 64844 
n_act = 51692 
n_pre = 51676 
n_ref = 94082017783376 
n_req = 295354 
total_req = 327776 

Dual Bus Interface Util: 
issued_total_row = 103368 
issued_total_col = 327776 
Row_Bus_Util =  0.129996 
CoL_Bus_Util = 0.412212 
Either_Row_CoL_Bus_Util = 0.522448 
Issued_on_Two_Bus_Simul_Util = 0.019761 
issued_two_Eff = 0.037823 
queue_avg = 38.730892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.7309
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=795163 n_nop=381051 n_act=50782 n_pre=50766 n_ref_event=94082018629744 n_req=295393 n_rd=262968 n_rd_L2_A=0 n_write=0 n_wr_bk=64850 bw_util=0.8245
n_activity=785787 dram_eff=0.8344
bk0: 16556a 434375i bk1: 16540a 431465i bk2: 16568a 435342i bk3: 16676a 440103i bk4: 16472a 437422i bk5: 16508a 434322i bk6: 16468a 432628i bk7: 16496a 443211i bk8: 16492a 430939i bk9: 16392a 435469i bk10: 16312a 433184i bk11: 16296a 428553i bk12: 16312a 430121i bk13: 16340a 430923i bk14: 16284a 429403i bk15: 16256a 429691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828087
Row_Buffer_Locality_read = 0.862310
Row_Buffer_Locality_write = 0.550532
Bank_Level_Parallism = 7.720178
Bank_Level_Parallism_Col = 6.492315
Bank_Level_Parallism_Ready = 2.525162
write_to_read_ratio_blp_rw_average = 0.467496
GrpLevelPara = 3.471049 

BW Util details:
bwutil = 0.824530 
total_CMD = 795163 
util_bw = 655636 
Wasted_Col = 124511 
Wasted_Row = 3253 
Idle = 11763 

BW Util Bottlenecks: 
RCDc_limit = 82601 
RCDWRc_limit = 17896 
WTRc_limit = 131336 
RTWc_limit = 379040 
CCDLc_limit = 105099 
rwq = 0 
CCDLc_limit_alone = 57333 
WTRc_limit_alone = 123798 
RTWc_limit_alone = 338812 

Commands details: 
total_CMD = 795163 
n_nop = 381051 
Read = 262968 
Write = 0 
L2_Alloc = 0 
L2_WB = 64850 
n_act = 50782 
n_pre = 50766 
n_ref = 94082018629744 
n_req = 295393 
total_req = 327818 

Dual Bus Interface Util: 
issued_total_row = 101548 
issued_total_col = 327818 
Row_Bus_Util =  0.127707 
CoL_Bus_Util = 0.412265 
Either_Row_CoL_Bus_Util = 0.520789 
Issued_on_Two_Bus_Simul_Util = 0.019183 
issued_two_Eff = 0.036835 
queue_avg = 37.627701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.6277
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=795163 n_nop=378790 n_act=52329 n_pre=52313 n_ref_event=0 n_req=295335 n_rd=262916 n_rd_L2_A=0 n_write=0 n_wr_bk=64838 bw_util=0.8244
n_activity=785506 dram_eff=0.8345
bk0: 16592a 432117i bk1: 16560a 423414i bk2: 16560a 434746i bk3: 16576a 422304i bk4: 16476a 434436i bk5: 16496a 423252i bk6: 16488a 423102i bk7: 16464a 412363i bk8: 16500a 426454i bk9: 16388a 412946i bk10: 16304a 428938i bk11: 16304a 427036i bk12: 16324a 424341i bk13: 16344a 411032i bk14: 16256a 428344i bk15: 16284a 419988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822815
Row_Buffer_Locality_read = 0.857791
Row_Buffer_Locality_write = 0.539159
Bank_Level_Parallism = 7.921357
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 2.582578
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.824369 
total_CMD = 795163 
util_bw = 655508 
Wasted_Col = 123989 
Wasted_Row = 3279 
Idle = 12387 

BW Util Bottlenecks: 
RCDc_limit = 84631 
RCDWRc_limit = 18029 
WTRc_limit = 137525 
RTWc_limit = 388846 
CCDLc_limit = 103952 
rwq = 0 
CCDLc_limit_alone = 55991 
WTRc_limit_alone = 129649 
RTWc_limit_alone = 348761 

Commands details: 
total_CMD = 795163 
n_nop = 378790 
Read = 262916 
Write = 0 
L2_Alloc = 0 
L2_WB = 64838 
n_act = 52329 
n_pre = 52313 
n_ref = 0 
n_req = 295335 
total_req = 327754 

Dual Bus Interface Util: 
issued_total_row = 104642 
issued_total_col = 327754 
Row_Bus_Util =  0.131598 
CoL_Bus_Util = 0.412185 
Either_Row_CoL_Bus_Util = 0.523632 
Issued_on_Two_Bus_Simul_Util = 0.020151 
issued_two_Eff = 0.038482 
queue_avg = 38.715919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.7159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=795163 n_nop=380365 n_act=51236 n_pre=51220 n_ref_event=0 n_req=295388 n_rd=262964 n_rd_L2_A=0 n_write=0 n_wr_bk=64848 bw_util=0.8245
n_activity=785515 dram_eff=0.8346
bk0: 16560a 437587i bk1: 16560a 428253i bk2: 16608a 440765i bk3: 16564a 427498i bk4: 16488a 440229i bk5: 16496a 422590i bk6: 16492a 442788i bk7: 16488a 414841i bk8: 16488a 432133i bk9: 16384a 427203i bk10: 16308a 435248i bk11: 16296a 431717i bk12: 16340a 435132i bk13: 16356a 417908i bk14: 16256a 429838i bk15: 16280a 428543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826547
Row_Buffer_Locality_read = 0.861646
Row_Buffer_Locality_write = 0.541883
Bank_Level_Parallism = 7.778743
Bank_Level_Parallism_Col = 6.534037
Bank_Level_Parallism_Ready = 2.554989
write_to_read_ratio_blp_rw_average = 0.464374
GrpLevelPara = 3.479855 

BW Util details:
bwutil = 0.824515 
total_CMD = 795163 
util_bw = 655624 
Wasted_Col = 124524 
Wasted_Row = 3218 
Idle = 11797 

BW Util Bottlenecks: 
RCDc_limit = 82946 
RCDWRc_limit = 18435 
WTRc_limit = 136277 
RTWc_limit = 377429 
CCDLc_limit = 103185 
rwq = 0 
CCDLc_limit_alone = 56400 
WTRc_limit_alone = 128515 
RTWc_limit_alone = 338406 

Commands details: 
total_CMD = 795163 
n_nop = 380365 
Read = 262964 
Write = 0 
L2_Alloc = 0 
L2_WB = 64848 
n_act = 51236 
n_pre = 51220 
n_ref = 0 
n_req = 295388 
total_req = 327812 

Dual Bus Interface Util: 
issued_total_row = 102456 
issued_total_col = 327812 
Row_Bus_Util =  0.128849 
CoL_Bus_Util = 0.412258 
Either_Row_CoL_Bus_Util = 0.521652 
Issued_on_Two_Bus_Simul_Util = 0.019455 
issued_two_Eff = 0.037295 
queue_avg = 37.690029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.69
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=795163 n_nop=379181 n_act=52127 n_pre=52111 n_ref_event=227392 n_req=295350 n_rd=262924 n_rd_L2_A=0 n_write=0 n_wr_bk=64852 bw_util=0.8244
n_activity=784654 dram_eff=0.8355
bk0: 16568a 434776i bk1: 16612a 424426i bk2: 16604a 436787i bk3: 16576a 432802i bk4: 16496a 436050i bk5: 16488a 424251i bk6: 16496a 418318i bk7: 16476a 421593i bk8: 16420a 435436i bk9: 16384a 425664i bk10: 16296a 435153i bk11: 16300a 417692i bk12: 16308a 415392i bk13: 16372a 417261i bk14: 16256a 425303i bk15: 16272a 418071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823508
Row_Buffer_Locality_read = 0.858305
Row_Buffer_Locality_write = 0.541356
Bank_Level_Parallism = 7.883533
Bank_Level_Parallism_Col = 6.612877
Bank_Level_Parallism_Ready = 2.565116
write_to_read_ratio_blp_rw_average = 0.468734
GrpLevelPara = 3.497715 

BW Util details:
bwutil = 0.824425 
total_CMD = 795163 
util_bw = 655552 
Wasted_Col = 123434 
Wasted_Row = 3073 
Idle = 13104 

BW Util Bottlenecks: 
RCDc_limit = 83642 
RCDWRc_limit = 18262 
WTRc_limit = 132870 
RTWc_limit = 390863 
CCDLc_limit = 104019 
rwq = 0 
CCDLc_limit_alone = 56465 
WTRc_limit_alone = 125413 
RTWc_limit_alone = 350766 

Commands details: 
total_CMD = 795163 
n_nop = 379181 
Read = 262924 
Write = 0 
L2_Alloc = 0 
L2_WB = 64852 
n_act = 52127 
n_pre = 52111 
n_ref = 227392 
n_req = 295350 
total_req = 327776 

Dual Bus Interface Util: 
issued_total_row = 104238 
issued_total_col = 327776 
Row_Bus_Util =  0.131090 
CoL_Bus_Util = 0.412212 
Either_Row_CoL_Bus_Util = 0.523141 
Issued_on_Two_Bus_Simul_Util = 0.020162 
issued_two_Eff = 0.038540 
queue_avg = 38.390049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.39
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=795163 n_nop=380872 n_act=50933 n_pre=50917 n_ref_event=0 n_req=295417 n_rd=262992 n_rd_L2_A=0 n_write=0 n_wr_bk=64850 bw_util=0.8246
n_activity=785802 dram_eff=0.8344
bk0: 16564a 435388i bk1: 16548a 436926i bk2: 16624a 438910i bk3: 16612a 434307i bk4: 16512a 435150i bk5: 16488a 432671i bk6: 16472a 425794i bk7: 16492a 433702i bk8: 16420a 431028i bk9: 16396a 428846i bk10: 16304a 436411i bk11: 16300a 426721i bk12: 16328a 427320i bk13: 16396a 423116i bk14: 16256a 433894i bk15: 16280a 422134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827589
Row_Buffer_Locality_read = 0.861684
Row_Buffer_Locality_write = 0.551056
Bank_Level_Parallism = 7.764433
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.534165
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.824591 
total_CMD = 795163 
util_bw = 655684 
Wasted_Col = 124518 
Wasted_Row = 3263 
Idle = 11698 

BW Util Bottlenecks: 
RCDc_limit = 82940 
RCDWRc_limit = 18298 
WTRc_limit = 132330 
RTWc_limit = 381876 
CCDLc_limit = 104819 
rwq = 0 
CCDLc_limit_alone = 57098 
WTRc_limit_alone = 124869 
RTWc_limit_alone = 341616 

Commands details: 
total_CMD = 795163 
n_nop = 380872 
Read = 262992 
Write = 0 
L2_Alloc = 0 
L2_WB = 64850 
n_act = 50933 
n_pre = 50917 
n_ref = 0 
n_req = 295417 
total_req = 327842 

Dual Bus Interface Util: 
issued_total_row = 101850 
issued_total_col = 327842 
Row_Bus_Util =  0.128087 
CoL_Bus_Util = 0.412295 
Either_Row_CoL_Bus_Util = 0.521014 
Issued_on_Two_Bus_Simul_Util = 0.019368 
issued_two_Eff = 0.037174 
queue_avg = 38.212940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 355972, Miss = 196976, Miss_rate = 0.553, Pending_hits = 7347, Reservation_fails = 500
L2_cache_bank[1]: Access = 368860, Miss = 197020, Miss_rate = 0.534, Pending_hits = 8006, Reservation_fails = 128
L2_cache_bank[2]: Access = 369024, Miss = 196992, Miss_rate = 0.534, Pending_hits = 8337, Reservation_fails = 319
L2_cache_bank[3]: Access = 353900, Miss = 197040, Miss_rate = 0.557, Pending_hits = 5641, Reservation_fails = 114
L2_cache_bank[4]: Access = 368388, Miss = 197028, Miss_rate = 0.535, Pending_hits = 7911, Reservation_fails = 476
L2_cache_bank[5]: Access = 355504, Miss = 196960, Miss_rate = 0.554, Pending_hits = 7232, Reservation_fails = 112
L2_cache_bank[6]: Access = 354368, Miss = 197068, Miss_rate = 0.556, Pending_hits = 5715, Reservation_fails = 431
L2_cache_bank[7]: Access = 369788, Miss = 196968, Miss_rate = 0.533, Pending_hits = 8048, Reservation_fails = 109
L2_cache_bank[8]: Access = 355996, Miss = 196980, Miss_rate = 0.553, Pending_hits = 7249, Reservation_fails = 240
L2_cache_bank[9]: Access = 368300, Miss = 197024, Miss_rate = 0.535, Pending_hits = 8304, Reservation_fails = 103
L2_cache_bank[10]: Access = 370020, Miss = 197016, Miss_rate = 0.532, Pending_hits = 8270, Reservation_fails = 106
L2_cache_bank[11]: Access = 354192, Miss = 197056, Miss_rate = 0.556, Pending_hits = 6032, Reservation_fails = 150
L2_total_cache_accesses = 4344312
L2_total_cache_misses = 2364128
L2_total_cache_miss_rate = 0.5442
L2_total_cache_pending_hits = 88092
L2_total_cache_reservation_fails = 2788
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1891604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 87968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 394412
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1343
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1183236
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 159
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 589824
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 444
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1286
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3557220
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1343
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 159
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1286
L2_cache_data_port_util = 0.201
L2_cache_fill_port_util = 0.153

icnt_total_pkts_mem_to_simt=4344312
icnt_total_pkts_simt_to_mem=1675917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0526
	minimum = 5
	maximum = 94
Network latency average = 9.98867
	minimum = 5
	maximum = 94
Slowest packet = 3687006
Flit latency average = 9.4304
	minimum = 5
	maximum = 94
Slowest flit = 4086663
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.234521
	minimum = 0.0813085 (at node 12)
	maximum = 0.432892 (at node 25)
Accepted packet rate average = 0.234521
	minimum = 0.103209 (at node 18)
	maximum = 0.347159 (at node 2)
Injected flit rate average = 0.259928
	minimum = 0.125522 (at node 12)
	maximum = 0.432892 (at node 25)
Accepted flit rate average= 0.259928
	minimum = 0.160381 (at node 18)
	maximum = 0.347159 (at node 2)
Injected packet length average = 1.10833
Accepted packet length average = 1.10833
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0459 (3 samples)
	minimum = 5 (3 samples)
	maximum = 123 (3 samples)
Network latency average = 9.98243 (3 samples)
	minimum = 5 (3 samples)
	maximum = 118.333 (3 samples)
Flit latency average = 9.42336 (3 samples)
	minimum = 5 (3 samples)
	maximum = 118.333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.23372 (3 samples)
	minimum = 0.0813556 (3 samples)
	maximum = 0.431191 (3 samples)
Accepted packet rate average = 0.23372 (3 samples)
	minimum = 0.102811 (3 samples)
	maximum = 0.346635 (3 samples)
Injected flit rate average = 0.259106 (3 samples)
	minimum = 0.125484 (3 samples)
	maximum = 0.431191 (3 samples)
Accepted flit rate average = 0.259106 (3 samples)
	minimum = 0.159921 (3 samples)
	maximum = 0.346635 (3 samples)
Injected packet size average = 1.10861 (3 samples)
Accepted packet size average = 1.10861 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 28 sec (628 sec)
gpgpu_simulation_rate = 499659 (inst/sec)
gpgpu_simulation_rate = 1370 (cycle/sec)
gpgpu_silicon_slowdown = 729927x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8b840368..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8b840360..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc8b840358..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840354..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840350..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b84034c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840348..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840344..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840340..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b84033c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840338..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840334..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b840330..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc8b84032c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55912bb90865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 286459
gpu_sim_insn = 104595456
gpu_ipc =     365.1324
gpu_tot_sim_cycle = 1147026
gpu_tot_sim_insn = 418381824
gpu_tot_ipc =     364.7536
gpu_tot_issued_cta = 4096
gpu_occupancy = 60.0762% 
gpu_tot_occupancy = 60.3152% 
max_total_param_size = 0
gpu_stall_dramfull = 547
gpu_stall_icnt2sh    = 105
partiton_level_parallism =       1.2693
partiton_level_parallism_total  =       1.2639
partiton_level_parallism_util =       1.7188
partiton_level_parallism_util_total  =       1.7159
L2_BW  =     162.4733 GB/Sec
L2_BW_total  =     161.7748 GB/Sec
gpu_total_sim_rate=487624

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6684672
	L1I_total_cache_misses = 3315
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 458752
	L1C_total_cache_misses = 867
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3650
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 673298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1187378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3256474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 457885
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 867
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3650
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 71
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6681357
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3315
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2064384
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 458752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6684672

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3256299
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 175
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3650
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 71
ctas_completed 4096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 26800, 26800, 26800, 26800, 26800, 26800, 26800, 26800, 
gpgpu_n_tot_thrd_icount = 419430400
gpgpu_n_tot_w_icount = 13107200
gpgpu_n_stall_shd_mem = 542319
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1187378
gpgpu_n_mem_write_global = 262144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 50331648
gpgpu_n_store_insn = 8388608
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14680064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3650
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3650
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 47149
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 491520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:359613	W0_Idle:60210	W0_Scoreboard:20652415	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13107200
single_issue_nums: WS0:6553600	WS1:6553600	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9499024 {8:1187378,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35651584 {136:262144,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 189980480 {40:4749512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8388608 {8:1048576,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 1688 
max_icnt2mem_latency = 983 
maxmrqlatency = 1428 
max_icnt2sh_latency = 163 
averagemflatency = 231 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 111 
avg_icnt2sh_latency = 12 
mrq_lat_table:220362 	93440 	57473 	78817 	207234 	480303 	490579 	445282 	254442 	35402 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3672102 	1825734 	296746 	3566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	100 	73 	7 	1182875 	132236 	105828 	26944 	1639 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1892166 	2496605 	1121658 	276921 	10651 	147 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2233 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        84        72        96        72        76       124       120       120       112        80        88        84        76        72        64 
dram[1]:        88       124        72        88        88        76       120       120       120       112        80        88        80        80        72        64 
dram[2]:        96       124        92        68        80        80       120       124       112       120        80        88        80        76        72        64 
dram[3]:       128        80        88        64        84        92       120       120       112       116        80        88        80        72        72        64 
dram[4]:       128        96        76        80        76        92       124       120       120       112        88        88        84        72        72        60 
dram[5]:        88       120        76        80        80        92       120       120       116       112        88        88        80        80        68        56 
maximum service time to same row:
dram[0]:     12276     13723     14391     14738     11559     12341     11472     12509     13931     18409     13573     14220     13081     13179     21746     21497 
dram[1]:     13410     14422     13800     14530     12852     12114     11475     11869     11991     18702     13569     12767     12945     13122     21708     21651 
dram[2]:     13669     13090     14913     14872     13066     11775     12595     11339     12576     18508     13619     12184     12545     12488     21587     21411 
dram[3]:     12304     12847     13459     13790     12619     11913     11233     10661     12404     18484     13100     12413     12351     12146     21748     21703 
dram[4]:     12675     12892     14295     14182     12937     11783     11405     11991     18359     18755     12865     12843     13835     13047     21481     21433 
dram[5]:     13038     13270     13845     13884     13222     12830     12088     11484     18367     18845     14249     13976     14176     11544     21967     21950 
average row accesses per activate:
dram[0]:  5.907854  5.899452  5.667735  5.964020  5.689855  5.728498  5.506482  5.798027  5.646815  5.735708  5.788416  5.973171  5.542587  5.813239  5.330433  5.591543 
dram[1]:  5.861677  6.072183  5.786081  6.010135  5.678670  6.010726  5.617137  6.172716  5.613963  5.846393  5.828177  6.179662  5.650655  6.055829  5.423733  5.629314 
dram[2]:  5.846662  5.803517  5.878946  5.634751  5.635364  5.589651  5.652393  5.543101  5.657701  5.528694  5.824887  5.869190  5.676125  5.501452  5.546917  5.285591 
dram[3]:  6.111605  5.757618  6.044314  5.711946  5.858672  5.601092  6.021978  5.542472  5.774231  5.510701  6.038974  5.864017  6.000975  5.563078  5.615102  5.443111 
dram[4]:  5.903672  5.833059  5.812646  5.879715  5.599091  5.575181  5.525090  5.641942  5.563806  5.620864  6.041451  5.767781  5.522355  5.556982  5.435236  5.431012 
dram[5]:  5.840056  5.990315  5.788444  5.936872  5.651376  5.830059  5.624287  6.049571  5.686079  5.823894  6.015471  5.997306  5.676973  5.810678  5.512959  5.633939 
average row locality = 2363528/411849 = 5.738822
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      5376      5376      5374      5376      5328      5328      5504      5504      5420      5408      5434      5444      5484      5492      5416      5406 
dram[1]:      5376      5376      5376      5372      5328      5328      5504      5504      5412      5410      5436      5444      5492      5494      5406      5410 
dram[2]:      5376      5376      5376      5376      5328      5344      5504      5504      5414      5412      5436      5444      5492      5484      5410      5408 
dram[3]:      5376      5376      5376      5374      5328      5344      5504      5504      5408      5404      5436      5444      5496      5492      5410      5404 
dram[4]:      5376      5376      5376      5374      5328      5344      5504      5504      5414      5404      5444      5444      5488      5490      5408      5406 
dram[5]:      5376      5376      5376      5376      5328      5344      5504      5504      5406      5400      5446      5446      5496      5494      5402      5404 
total dram writes = 520056
bank skew: 5504/5328 = 1.03
chip skew: 86684/86668 = 1.00
average mf latency per bank:
dram[0]:       2572      2680      2587      2644      2515      2680      2578      2626      2555      2621      2489      2650      2556      2603      2519      2623
dram[1]:       2659      2614      2604      2532      2626      2582      2605      2543      2610      2502      2565      2551      2600      2506      2571      2505
dram[2]:       2638      2597      2614      2592      2627      2544      2620      2586      2601      2576      2615      2529      2567      2574      2587      2543
dram[3]:       2583      2662      2517      2672      2554      2643      2512      2626      2511      2641      2483      2583      2495      2626      2458      2602
dram[4]:       2534      2679      2584      2651      2538      2651      2565      2657      2520      2652      2501      2662      2547      2601      2542      2642
dram[5]:       2638      2614      2638      2548      2642      2586      2610      2525      2611      2549      2598      2554      2584      2529      2608      2522
maximum mf latency per bank:
dram[0]:       1252      1237      1089      1174      1282      1385      1293      1326      1249      1139      1247      1192      1212      1564      1370      1420
dram[1]:       1077      1220      1163      1139      1145      1305      1216      1417      1206      1300      1281      1352      1293      1138      1208      1412
dram[2]:       1397      1347      1202      1219      1188      1427      1373      1335      1159      1314      1445      1123      1582      1188      1302      1222
dram[3]:       1169      1201      1148      1064      1129      1169      1454      1238      1174      1380      1139      1154      1138      1430      1236      1246
dram[4]:       1688      1328      1144      1185      1113      1413      1563      1264      1172      1246      1069      1191      1269      1179      1278      1169
dram[5]:       1503      1185      1250      1459      1198      1170      1179      1169      1393      1244      1266      1224      1418      1082      1403      1386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1059851 n_nop=505891 n_act=68870 n_pre=68854 n_ref_event=94082017783376 n_req=393879 n_rd=350544 n_rd_L2_A=0 n_write=0 n_wr_bk=86670 bw_util=0.825
n_activity=1047157 dram_eff=0.835
bk0: 22060a 574793i bk1: 22072a 567520i bk2: 22064a 569844i bk3: 22176a 577342i bk4: 21956a 573195i bk5: 21980a 562431i bk6: 21884a 555219i bk7: 21936a 563198i bk8: 21848a 569531i bk9: 21776a 569059i bk10: 21768a 575603i bk11: 21768a 573125i bk12: 21856a 553701i bk13: 21844a 561099i bk14: 21796a 557948i bk15: 21760a 564745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825149
Row_Buffer_Locality_read = 0.859672
Row_Buffer_Locality_write = 0.545887
Bank_Level_Parallism = 7.891582
Bank_Level_Parallism_Col = 0.671138
Bank_Level_Parallism_Ready = 2.564337
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.825048 
total_CMD = 1059851 
util_bw = 874428 
Wasted_Col = 165197 
Wasted_Row = 4253 
Idle = 15973 

BW Util Bottlenecks: 
RCDc_limit = 111405 
RCDWRc_limit = 24274 
WTRc_limit = 181181 
RTWc_limit = 518142 
CCDLc_limit = 139569 
rwq = 0 
CCDLc_limit_alone = 74706 
WTRc_limit_alone = 170791 
RTWc_limit_alone = 463669 

Commands details: 
total_CMD = 1059851 
n_nop = 505891 
Read = 350544 
Write = 0 
L2_Alloc = 0 
L2_WB = 86670 
n_act = 68870 
n_pre = 68854 
n_ref = 94082017783376 
n_req = 393879 
total_req = 437214 

Dual Bus Interface Util: 
issued_total_row = 137724 
issued_total_col = 437214 
Row_Bus_Util =  0.129947 
CoL_Bus_Util = 0.412524 
Either_Row_CoL_Bus_Util = 0.522677 
Issued_on_Two_Bus_Simul_Util = 0.019793 
issued_two_Eff = 0.037869 
queue_avg = 38.414478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4145
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1059851 n_nop=507867 n_act=67552 n_pre=67536 n_ref_event=94082018629744 n_req=393958 n_rd=350624 n_rd_L2_A=0 n_write=0 n_wr_bk=86668 bw_util=0.8252
n_activity=1048239 dram_eff=0.8343
bk0: 22060a 576838i bk1: 22044a 574405i bk2: 22088a 576154i bk3: 22220a 581296i bk4: 21936a 576467i bk5: 21992a 581780i bk6: 21896a 570352i bk7: 21908a 584104i bk8: 21900a 571724i bk9: 21768a 580583i bk10: 21772a 580357i bk11: 21768a 575749i bk12: 21840a 571764i bk13: 21876a 576656i bk14: 21796a 570521i bk15: 21760a 571322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828530
Row_Buffer_Locality_read = 0.862682
Row_Buffer_Locality_write = 0.552199
Bank_Level_Parallism = 7.738323
Bank_Level_Parallism_Col = 6.514182
Bank_Level_Parallism_Ready = 2.521062
write_to_read_ratio_blp_rw_average = 0.469757
GrpLevelPara = 3.473925 

BW Util details:
bwutil = 0.825195 
total_CMD = 1059851 
util_bw = 874584 
Wasted_Col = 166282 
Wasted_Row = 4264 
Idle = 14721 

BW Util Bottlenecks: 
RCDc_limit = 109503 
RCDWRc_limit = 24162 
WTRc_limit = 177822 
RTWc_limit = 506651 
CCDLc_limit = 141009 
rwq = 0 
CCDLc_limit_alone = 76503 
WTRc_limit_alone = 167507 
RTWc_limit_alone = 452460 

Commands details: 
total_CMD = 1059851 
n_nop = 507867 
Read = 350624 
Write = 0 
L2_Alloc = 0 
L2_WB = 86668 
n_act = 67552 
n_pre = 67536 
n_ref = 94082018629744 
n_req = 393958 
total_req = 437292 

Dual Bus Interface Util: 
issued_total_row = 135088 
issued_total_col = 437292 
Row_Bus_Util =  0.127459 
CoL_Bus_Util = 0.412598 
Either_Row_CoL_Bus_Util = 0.520813 
Issued_on_Two_Bus_Simul_Util = 0.019244 
issued_two_Eff = 0.036950 
queue_avg = 37.444519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.4445
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1059851 n_nop=504553 n_act=69709 n_pre=69693 n_ref_event=0 n_req=393898 n_rd=350556 n_rd_L2_A=0 n_write=0 n_wr_bk=86684 bw_util=0.8251
n_activity=1048018 dram_eff=0.8344
bk0: 22096a 575672i bk1: 22064a 562543i bk2: 22080a 580003i bk3: 22088a 561344i bk4: 21940a 575342i bk5: 21956a 559098i bk6: 21932a 562427i bk7: 21876a 547238i bk8: 21904a 568076i bk9: 21764a 551074i bk10: 21764a 570757i bk11: 21776a 564083i bk12: 21860a 566054i bk13: 21888a 544061i bk14: 21768a 567909i bk15: 21800a 553355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823028
Row_Buffer_Locality_read = 0.858031
Row_Buffer_Locality_write = 0.539915
Bank_Level_Parallism = 7.945376
Bank_Level_Parallism_Col = 0.984834
Bank_Level_Parallism_Ready = 2.573057
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.825097 
total_CMD = 1059851 
util_bw = 874480 
Wasted_Col = 165816 
Wasted_Row = 4169 
Idle = 15386 

BW Util Bottlenecks: 
RCDc_limit = 112483 
RCDWRc_limit = 24157 
WTRc_limit = 183772 
RTWc_limit = 524195 
CCDLc_limit = 141085 
rwq = 0 
CCDLc_limit_alone = 75361 
WTRc_limit_alone = 173197 
RTWc_limit_alone = 469046 

Commands details: 
total_CMD = 1059851 
n_nop = 504553 
Read = 350556 
Write = 0 
L2_Alloc = 0 
L2_WB = 86684 
n_act = 69709 
n_pre = 69693 
n_ref = 0 
n_req = 393898 
total_req = 437240 

Dual Bus Interface Util: 
issued_total_row = 139402 
issued_total_col = 437240 
Row_Bus_Util =  0.131530 
CoL_Bus_Util = 0.412549 
Either_Row_CoL_Bus_Util = 0.523940 
Issued_on_Two_Bus_Simul_Util = 0.020139 
issued_two_Eff = 0.038437 
queue_avg = 38.441261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4413
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1059851 n_nop=506675 n_act=68260 n_pre=68244 n_ref_event=0 n_req=393950 n_rd=350612 n_rd_L2_A=0 n_write=0 n_wr_bk=86676 bw_util=0.8252
n_activity=1047646 dram_eff=0.8348
bk0: 22064a 581929i bk1: 22064a 563821i bk2: 22136a 585516i bk3: 22080a 568068i bk4: 21960a 583533i bk5: 21956a 560970i bk6: 21908a 588048i bk7: 21912a 550025i bk8: 21900a 577398i bk9: 21760a 567010i bk10: 21764a 579491i bk11: 21772a 575541i bk12: 21880a 577496i bk13: 21904a 556297i bk14: 21760a 573303i bk15: 21792a 567969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826729
Row_Buffer_Locality_read = 0.861608
Row_Buffer_Locality_write = 0.544557
Bank_Level_Parallism = 7.801906
Bank_Level_Parallism_Col = 6.559458
Bank_Level_Parallism_Ready = 2.547999
write_to_read_ratio_blp_rw_average = 0.467883
GrpLevelPara = 3.483322 

BW Util details:
bwutil = 0.825188 
total_CMD = 1059851 
util_bw = 874576 
Wasted_Col = 166120 
Wasted_Row = 4160 
Idle = 14995 

BW Util Bottlenecks: 
RCDc_limit = 110256 
RCDWRc_limit = 24526 
WTRc_limit = 182953 
RTWc_limit = 507682 
CCDLc_limit = 139814 
rwq = 0 
CCDLc_limit_alone = 75835 
WTRc_limit_alone = 172293 
RTWc_limit_alone = 454363 

Commands details: 
total_CMD = 1059851 
n_nop = 506675 
Read = 350612 
Write = 0 
L2_Alloc = 0 
L2_WB = 86676 
n_act = 68260 
n_pre = 68244 
n_ref = 0 
n_req = 393950 
total_req = 437288 

Dual Bus Interface Util: 
issued_total_row = 136504 
issued_total_col = 437288 
Row_Bus_Util =  0.128795 
CoL_Bus_Util = 0.412594 
Either_Row_CoL_Bus_Util = 0.521937 
Issued_on_Two_Bus_Simul_Util = 0.019452 
issued_two_Eff = 0.037268 
queue_avg = 37.446011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.446
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1059851 n_nop=504947 n_act=69535 n_pre=69519 n_ref_event=227392 n_req=393876 n_rd=350536 n_rd_L2_A=0 n_write=0 n_wr_bk=86680 bw_util=0.8251
n_activity=1046863 dram_eff=0.8353
bk0: 22072a 577118i bk1: 22120a 563902i bk2: 22132a 576576i bk3: 22096a 571447i bk4: 21972a 571933i bk5: 21948a 560905i bk6: 21912a 556043i bk7: 21892a 557161i bk8: 21796a 577732i bk9: 21760a 564367i bk10: 21764a 575520i bk11: 21768a 556968i bk12: 21836a 551918i bk13: 21928a 551229i bk14: 21760a 564808i bk15: 21780a 552761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823460
Row_Buffer_Locality_read = 0.858226
Row_Buffer_Locality_write = 0.542270
Bank_Level_Parallism = 7.930548
Bank_Level_Parallism_Col = 6.659756
Bank_Level_Parallism_Ready = 2.568467
write_to_read_ratio_blp_rw_average = 0.471615
GrpLevelPara = 3.503343 

BW Util details:
bwutil = 0.825052 
total_CMD = 1059851 
util_bw = 874432 
Wasted_Col = 165054 
Wasted_Row = 4113 
Idle = 16252 

BW Util Bottlenecks: 
RCDc_limit = 111913 
RCDWRc_limit = 24384 
WTRc_limit = 180094 
RTWc_limit = 523995 
CCDLc_limit = 140342 
rwq = 0 
CCDLc_limit_alone = 75279 
WTRc_limit_alone = 169763 
RTWc_limit_alone = 469263 

Commands details: 
total_CMD = 1059851 
n_nop = 504947 
Read = 350536 
Write = 0 
L2_Alloc = 0 
L2_WB = 86680 
n_act = 69535 
n_pre = 69519 
n_ref = 227392 
n_req = 393876 
total_req = 437216 

Dual Bus Interface Util: 
issued_total_row = 139054 
issued_total_col = 437216 
Row_Bus_Util =  0.131201 
CoL_Bus_Util = 0.412526 
Either_Row_CoL_Bus_Util = 0.523568 
Issued_on_Two_Bus_Simul_Util = 0.020159 
issued_two_Eff = 0.038504 
queue_avg = 38.428871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.4289
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1059851 n_nop=507176 n_act=67923 n_pre=67907 n_ref_event=0 n_req=393967 n_rd=350628 n_rd_L2_A=0 n_write=0 n_wr_bk=86678 bw_util=0.8252
n_activity=1047952 dram_eff=0.8346
bk0: 22068a 578662i bk1: 22052a 577716i bk2: 22156a 579523i bk3: 22140a 572056i bk4: 21976a 572538i bk5: 21960a 575330i bk6: 21888a 561948i bk7: 21900a 575884i bk8: 21804a 576676i bk9: 21772a 571287i bk10: 21772a 579667i bk11: 21764a 568345i bk12: 21856a 568109i bk13: 21960a 563134i bk14: 21760a 574025i bk15: 21800a 560017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827592
Row_Buffer_Locality_read = 0.861634
Row_Buffer_Locality_write = 0.552182
Bank_Level_Parallism = 7.802356
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.536026
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.825222 
total_CMD = 1059851 
util_bw = 874612 
Wasted_Col = 166110 
Wasted_Row = 4176 
Idle = 14953 

BW Util Bottlenecks: 
RCDc_limit = 110316 
RCDWRc_limit = 23850 
WTRc_limit = 177770 
RTWc_limit = 513959 
CCDLc_limit = 141186 
rwq = 0 
CCDLc_limit_alone = 76216 
WTRc_limit_alone = 167720 
RTWc_limit_alone = 459039 

Commands details: 
total_CMD = 1059851 
n_nop = 507176 
Read = 350628 
Write = 0 
L2_Alloc = 0 
L2_WB = 86678 
n_act = 67923 
n_pre = 67907 
n_ref = 0 
n_req = 393967 
total_req = 437306 

Dual Bus Interface Util: 
issued_total_row = 135830 
issued_total_col = 437306 
Row_Bus_Util =  0.128160 
CoL_Bus_Util = 0.412611 
Either_Row_CoL_Bus_Util = 0.521465 
Issued_on_Two_Bus_Simul_Util = 0.019306 
issued_two_Eff = 0.037022 
queue_avg = 37.989483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=37.9895

========= L2 cache stats =========
L2_cache_bank[0]: Access = 473376, Miss = 262608, Miss_rate = 0.555, Pending_hits = 9658, Reservation_fails = 528
L2_cache_bank[1]: Access = 493016, Miss = 262688, Miss_rate = 0.533, Pending_hits = 10988, Reservation_fails = 156
L2_cache_bank[2]: Access = 492696, Miss = 262664, Miss_rate = 0.533, Pending_hits = 10996, Reservation_fails = 361
L2_cache_bank[3]: Access = 473544, Miss = 262712, Miss_rate = 0.555, Pending_hits = 7619, Reservation_fails = 158
L2_cache_bank[4]: Access = 492448, Miss = 262720, Miss_rate = 0.533, Pending_hits = 10840, Reservation_fails = 505
L2_cache_bank[5]: Access = 472888, Miss = 262604, Miss_rate = 0.555, Pending_hits = 9575, Reservation_fails = 149
L2_cache_bank[6]: Access = 473588, Miss = 262748, Miss_rate = 0.555, Pending_hits = 7712, Reservation_fails = 483
L2_cache_bank[7]: Access = 493628, Miss = 262632, Miss_rate = 0.532, Pending_hits = 10692, Reservation_fails = 141
L2_cache_bank[8]: Access = 473500, Miss = 262620, Miss_rate = 0.555, Pending_hits = 9529, Reservation_fails = 268
L2_cache_bank[9]: Access = 492404, Miss = 262684, Miss_rate = 0.533, Pending_hits = 11509, Reservation_fails = 137
L2_cache_bank[10]: Access = 493892, Miss = 262656, Miss_rate = 0.532, Pending_hits = 10789, Reservation_fails = 146
L2_cache_bank[11]: Access = 473768, Miss = 262740, Miss_rate = 0.555, Pending_hits = 8192, Reservation_fails = 182
L2_total_cache_accesses = 5798748
L2_total_cache_misses = 3152076
L2_total_cache_miss_rate = 0.5436
L2_total_cache_pending_hits = 118099
L2_total_cache_reservation_fails = 3214
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2528085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 525863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1577589
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 159
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 262144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 786432
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 444
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1286
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4749512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1048576
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1769
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 159
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1286
L2_cache_data_port_util = 0.201
L2_cache_fill_port_util = 0.153

icnt_total_pkts_mem_to_simt=5798748
icnt_total_pkts_simt_to_mem=2236134
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.89718
	minimum = 5
	maximum = 121
Network latency average = 9.83455
	minimum = 5
	maximum = 121
Slowest packet = 5478356
Flit latency average = 9.29204
	minimum = 5
	maximum = 121
Slowest flit = 6072335
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.23506
	minimum = 0.0824027 (at node 1)
	maximum = 0.433416 (at node 16)
Accepted packet rate average = 0.23506
	minimum = 0.102444 (at node 20)
	maximum = 0.348308 (at node 2)
Injected flit rate average = 0.26048
	minimum = 0.12731 (at node 1)
	maximum = 0.433416 (at node 16)
Accepted flit rate average= 0.26048
	minimum = 0.159646 (at node 20)
	maximum = 0.348308 (at node 2)
Injected packet length average = 1.10814
Accepted packet length average = 1.10814
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0088 (4 samples)
	minimum = 5 (4 samples)
	maximum = 122.5 (4 samples)
Network latency average = 9.94546 (4 samples)
	minimum = 5 (4 samples)
	maximum = 119 (4 samples)
Flit latency average = 9.39053 (4 samples)
	minimum = 5 (4 samples)
	maximum = 119 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.234055 (4 samples)
	minimum = 0.0816174 (4 samples)
	maximum = 0.431747 (4 samples)
Accepted packet rate average = 0.234055 (4 samples)
	minimum = 0.102719 (4 samples)
	maximum = 0.347053 (4 samples)
Injected flit rate average = 0.259449 (4 samples)
	minimum = 0.125941 (4 samples)
	maximum = 0.431747 (4 samples)
Accepted flit rate average = 0.259449 (4 samples)
	minimum = 0.159852 (4 samples)
	maximum = 0.347053 (4 samples)
Injected packet size average = 1.1085 (4 samples)
Accepted packet size average = 1.1085 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 18 sec (858 sec)
gpgpu_simulation_rate = 487624 (inst/sec)
gpgpu_simulation_rate = 1336 (cycle/sec)
gpgpu_silicon_slowdown = 748502x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Time: 856.380 (s)
Accuracy: 1.283636e-05
GPGPU-Sim: *** exit detected ***
