<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="F:/XilinxProjects/Lab1/AND4_Impl_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="and4_impl" />
            <top_module name="std_logic_1164" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/and4_impl/a" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">a</obj_property>
      <obj_property name="ObjectShortName">a</obj_property>
   </wvobject>
   <wvobject fp_name="/and4_impl/b" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">b</obj_property>
      <obj_property name="ObjectShortName">b</obj_property>
   </wvobject>
   <wvobject fp_name="/and4_impl/c" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">c</obj_property>
      <obj_property name="ObjectShortName">c</obj_property>
   </wvobject>
   <wvobject fp_name="/and4_impl/d" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">d</obj_property>
      <obj_property name="ObjectShortName">d</obj_property>
   </wvobject>
   <wvobject fp_name="/and4_impl/q" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">q</obj_property>
      <obj_property name="ObjectShortName">q</obj_property>
   </wvobject>
</wave_config>
