

================================================================
== Vitis HLS Report for 'process_r'
================================================================
* Date:           Mon Jun 12 16:50:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+---------+---------+-----------+-----------+------+------+----------+
        |                         |               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |         Instance        |     Module    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-------------------------+---------------+---------+---------+-----------+-----------+------+------+----------+
        |grp_tagAB_fu_88          |tagAB          |     2061|     2061|   6.869 us|   6.869 us|  2061|  2061|        no|
        |grp_systolicArray_fu_98  |systolicArray  |        ?|        ?|          ?|          ?|     ?|     ?|        no|
        |grp_macs_fu_107          |macs           |        ?|        ?|          ?|          ?|     ?|     ?|  dataflow|
        |grp_macs_1_fu_115        |macs_1         |        ?|        ?|          ?|          ?|     ?|     ?|  dataflow|
        |grp_merge_fu_122         |merge          |        6|        6|  19.998 ns|  19.998 ns|     6|     6|        no|
        +-------------------------+---------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%l_aStr = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:53]   --->   Operation 11 'alloca' 'l_aStr' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 66> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%l_sum_0 = alloca i64 1"   --->   Operation 12 'alloca' 'l_sum_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%l_sum_1 = alloca i64 1"   --->   Operation 13 'alloca' 'l_sum_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%l_dataA_0 = alloca i64 1"   --->   Operation 14 'alloca' 'l_dataA_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%l_dataA_1 = alloca i64 1"   --->   Operation 15 'alloca' 'l_dataA_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%l_bStr = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:61]   --->   Operation 16 'alloca' 'l_bStr' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%l_dataB_0 = alloca i64 1"   --->   Operation 17 'alloca' 'l_dataB_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%l_dataB_1 = alloca i64 1"   --->   Operation 18 'alloca' 'l_dataB_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln66 = call void @tagAB, i64 %l_strA4_i, i64 %l_strB5_i, i66 %l_aStr, i64 %l_bStr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:66]   --->   Operation 19 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln66 = call void @tagAB, i64 %l_strA4_i, i64 %l_strB5_i, i66 %l_aStr, i64 %l_bStr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:66]   --->   Operation 20 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln67 = call void @systolicArray, i66 %l_aStr, i64 %l_bStr, i34 %l_dataA_0, i34 %l_dataA_1, i64 %l_dataB_0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:67]   --->   Operation 21 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln67 = call void @systolicArray, i66 %l_aStr, i64 %l_bStr, i34 %l_dataA_0, i34 %l_dataA_1, i64 %l_dataB_0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:67]   --->   Operation 22 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln71 = call void @macs, i34 %l_dataA_0, i64 %l_dataB_0, i64 %l_dataB_1, i64 %l_sum_0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:71]   --->   Operation 23 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln71 = call void @macs, i34 %l_dataA_0, i64 %l_dataB_0, i64 %l_dataB_1, i64 %l_sum_0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:71]   --->   Operation 24 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln73 = call void @macs.1, i34 %l_dataA_1, i64 %l_dataB_1, i64 %l_sum_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:73]   --->   Operation 25 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln73 = call void @macs.1, i34 %l_dataA_1, i64 %l_dataB_1, i64 %l_sum_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:73]   --->   Operation 26 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln74 = call void @merge, i64 %l_sum_0, i64 %l_sum_1, i64 %l_sum3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:74]   --->   Operation 27 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln65 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_26" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:65]   --->   Operation 28 'specdataflowpipeline' 'specdataflowpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strB5_i, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strA4_i, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_sum3, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @l_aStr_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i66 %l_aStr, i66 %l_aStr"   --->   Operation 32 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %l_aStr, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @l_sum_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_sum_0, i64 %l_sum_0"   --->   Operation 34 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_sum_0, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @l_sum_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_sum_1, i64 %l_sum_1"   --->   Operation 36 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_sum_1, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @l_dataA_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i34 %l_dataA_0, i34 %l_dataA_0"   --->   Operation 38 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %l_dataA_0, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @l_dataA_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i34 %l_dataA_1, i34 %l_dataA_1"   --->   Operation 40 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %l_dataA_1, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @l_bStr_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_bStr, i64 %l_bStr"   --->   Operation 42 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_bStr, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @l_dataB_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i64 %l_dataB_0, i64 %l_dataB_0"   --->   Operation 44 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_dataB_0, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @l_dataB_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_dataB_1, i64 %l_dataB_1"   --->   Operation 46 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_dataB_1, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln74 = call void @merge, i64 %l_sum_0, i64 %l_sum_1, i64 %l_sum3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:74]   --->   Operation 48 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:76]   --->   Operation 49 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_strA4_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_strB5_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_sum3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l_aStr                    (alloca              ) [ 01111111111]
l_sum_0                   (alloca              ) [ 00111111111]
l_sum_1                   (alloca              ) [ 00111111111]
l_dataA_0                 (alloca              ) [ 00111111111]
l_dataA_1                 (alloca              ) [ 00111111111]
l_bStr                    (alloca              ) [ 01111111111]
l_dataB_0                 (alloca              ) [ 00111111111]
l_dataB_1                 (alloca              ) [ 00111111111]
call_ln66                 (call                ) [ 00000000000]
call_ln67                 (call                ) [ 00000000000]
call_ln71                 (call                ) [ 00000000000]
call_ln73                 (call                ) [ 00000000000]
specdataflowpipeline_ln65 (specdataflowpipeline) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty                     (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_47                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_48                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_49                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_50                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_51                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_52                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_53                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
call_ln74                 (call                ) [ 00000000000]
ret_ln76                  (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_strA4_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strA4_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_strB5_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strB5_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l_sum3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_sum3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tagAB"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolicArray"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macs"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macs.1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_aStr_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_sum_0_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_sum_1_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataA_0_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataA_1_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_bStr_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataB_0_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataB_1_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="l_aStr_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_aStr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="l_sum_0_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_sum_0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="l_sum_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_sum_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="l_dataA_0_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_dataA_0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="l_dataA_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_dataA_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="l_bStr_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_bStr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="l_dataB_0_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_dataB_0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="l_dataB_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_dataB_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_tagAB_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="64" slack="0"/>
<pin id="92" dir="0" index="3" bw="66" slack="0"/>
<pin id="93" dir="0" index="4" bw="64" slack="0"/>
<pin id="94" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_systolicArray_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="66" slack="2"/>
<pin id="101" dir="0" index="2" bw="64" slack="2"/>
<pin id="102" dir="0" index="3" bw="34" slack="2"/>
<pin id="103" dir="0" index="4" bw="34" slack="2"/>
<pin id="104" dir="0" index="5" bw="64" slack="2"/>
<pin id="105" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_macs_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="34" slack="4"/>
<pin id="110" dir="0" index="2" bw="64" slack="4"/>
<pin id="111" dir="0" index="3" bw="64" slack="4"/>
<pin id="112" dir="0" index="4" bw="64" slack="4"/>
<pin id="113" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_macs_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="34" slack="6"/>
<pin id="118" dir="0" index="2" bw="64" slack="6"/>
<pin id="119" dir="0" index="3" bw="64" slack="6"/>
<pin id="120" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_merge_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="8"/>
<pin id="125" dir="0" index="2" bw="64" slack="8"/>
<pin id="126" dir="0" index="3" bw="64" slack="0"/>
<pin id="127" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/9 "/>
</bind>
</comp>

<comp id="130" class="1005" name="l_aStr_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="66" slack="0"/>
<pin id="132" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opset="l_aStr "/>
</bind>
</comp>

<comp id="136" class="1005" name="l_sum_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="4"/>
<pin id="138" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="l_sum_0 "/>
</bind>
</comp>

<comp id="142" class="1005" name="l_sum_1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="6"/>
<pin id="144" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="l_sum_1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="l_dataA_0_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="34" slack="2"/>
<pin id="150" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="l_dataA_0 "/>
</bind>
</comp>

<comp id="154" class="1005" name="l_dataA_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="34" slack="2"/>
<pin id="156" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="l_dataA_1 "/>
</bind>
</comp>

<comp id="160" class="1005" name="l_bStr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="l_bStr "/>
</bind>
</comp>

<comp id="166" class="1005" name="l_dataB_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="2"/>
<pin id="168" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="l_dataB_0 "/>
</bind>
</comp>

<comp id="172" class="1005" name="l_dataB_1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="4"/>
<pin id="174" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="l_dataB_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="133"><net_src comp="56" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="139"><net_src comp="60" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="107" pin=4"/></net>

<net id="141"><net_src comp="136" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="145"><net_src comp="64" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="151"><net_src comp="68" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="98" pin=3"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="157"><net_src comp="72" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="98" pin=4"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="163"><net_src comp="76" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="169"><net_src comp="80" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="175"><net_src comp="84" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="107" pin=3"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="115" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_sum3 | {9 10 }
 - Input state : 
	Port: process : l_strA4_i | {1 2 }
	Port: process : l_strB5_i | {1 2 }
  - Chain level:
	State 1
		call_ln66 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          |     grp_tagAB_fu_88     |    0    |    0    |    38   |   108   |
|          | grp_systolicArray_fu_98 |    0    |    0    |   266   |   112   |
|   call   |     grp_macs_fu_107     |    10   |   4.33  |   2735  |   1454  |
|          |    grp_macs_1_fu_115    |    10   |   4.33  |   2735  |   1454  |
|          |     grp_merge_fu_122    |    0    |  0.387  |    67   |    26   |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    20   |  9.047  |   5841  |   3154  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  l_aStr_reg_130 |   66   |
|  l_bStr_reg_160 |   64   |
|l_dataA_0_reg_148|   34   |
|l_dataA_1_reg_154|   34   |
|l_dataB_0_reg_166|   64   |
|l_dataB_1_reg_172|   64   |
| l_sum_0_reg_136 |   64   |
| l_sum_1_reg_142 |   64   |
+-----------------+--------+
|      Total      |   454  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    9   |  5841  |  3154  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   454  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    9   |  6295  |  3154  |
+-----------+--------+--------+--------+--------+
