// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ts_s30xl_pileupflag_trigger_hw_ts_s30xl_pileupflag_trigger_hw,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgc2104-1-e,HLS_INPUT_CLOCK=5.384000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.627854,HLS_SYN_LAT=16,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=15041,HLS_SYN_LUT=10763,HLS_VERSION=2022_2}" *)

module ts_s30xl_pileupflag_trigger_hw (
        ap_clk,
        ap_rst,
        timestamp_in,
        bc0_in,
        timestamp_out,
        bc0_out,
        bc0_out_ap_vld,
        dataReady_in,
        dataReady_out,
        FIFO_0,
        FIFO_1,
        FIFO_2,
        FIFO_3,
        FIFO_4,
        FIFO_5,
        FIFO_6,
        FIFO_7,
        FIFO_8,
        FIFO_9,
        FIFO_10,
        FIFO_11,
        onflag_0,
        onflag_1,
        onflag_2,
        onflag_3,
        onflag_4,
        onflag_5,
        onflag_6,
        onflag_7,
        onflag_8,
        onflag_9,
        onflag_10,
        onflag_11,
        amplitude_0,
        amplitude_1,
        amplitude_2,
        amplitude_3,
        amplitude_4,
        amplitude_5,
        amplitude_6,
        amplitude_7,
        amplitude_8,
        amplitude_9,
        amplitude_10,
        amplitude_11,
        pileup_out_0,
        pileup_out_1,
        pileup_out_2,
        pileup_out_3,
        pileup_out_4,
        pileup_out_5,
        pileup_out_6,
        pileup_out_7,
        pileup_out_8,
        pileup_out_9,
        pileup_out_10,
        pileup_out_11
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input  [69:0] timestamp_in;
input  [0:0] bc0_in;
output  [69:0] timestamp_out;
output  [0:0] bc0_out;
output   bc0_out_ap_vld;
input  [0:0] dataReady_in;
output  [0:0] dataReady_out;
input  [13:0] FIFO_0;
input  [13:0] FIFO_1;
input  [13:0] FIFO_2;
input  [13:0] FIFO_3;
input  [13:0] FIFO_4;
input  [13:0] FIFO_5;
input  [13:0] FIFO_6;
input  [13:0] FIFO_7;
input  [13:0] FIFO_8;
input  [13:0] FIFO_9;
input  [13:0] FIFO_10;
input  [13:0] FIFO_11;
output  [0:0] onflag_0;
output  [0:0] onflag_1;
output  [0:0] onflag_2;
output  [0:0] onflag_3;
output  [0:0] onflag_4;
output  [0:0] onflag_5;
output  [0:0] onflag_6;
output  [0:0] onflag_7;
output  [0:0] onflag_8;
output  [0:0] onflag_9;
output  [0:0] onflag_10;
output  [0:0] onflag_11;
output  [16:0] amplitude_0;
output  [16:0] amplitude_1;
output  [16:0] amplitude_2;
output  [16:0] amplitude_3;
output  [16:0] amplitude_4;
output  [16:0] amplitude_5;
output  [16:0] amplitude_6;
output  [16:0] amplitude_7;
output  [16:0] amplitude_8;
output  [16:0] amplitude_9;
output  [16:0] amplitude_10;
output  [16:0] amplitude_11;
output  [1:0] pileup_out_0;
output  [1:0] pileup_out_1;
output  [1:0] pileup_out_2;
output  [1:0] pileup_out_3;
output  [1:0] pileup_out_4;
output  [1:0] pileup_out_5;
output  [1:0] pileup_out_6;
output  [1:0] pileup_out_7;
output  [1:0] pileup_out_8;
output  [1:0] pileup_out_9;
output  [1:0] pileup_out_10;
output  [1:0] pileup_out_11;

reg bc0_out_ap_vld;

wire   [2:0] nbins_s_address0;
reg    nbins_s_ce0;
wire   [6:0] nbins_s_q0;
wire   [2:0] nbins_s_address1;
reg    nbins_s_ce1;
wire   [6:0] nbins_s_q1;
wire   [2:0] nbins_s_address2;
reg    nbins_s_ce2;
wire   [6:0] nbins_s_q2;
wire   [2:0] nbins_s_address3;
reg    nbins_s_ce3;
wire   [6:0] nbins_s_q3;
wire   [2:0] nbins_s_address4;
reg    nbins_s_ce4;
wire   [6:0] nbins_s_q4;
wire   [2:0] nbins_s_address5;
reg    nbins_s_ce5;
wire   [6:0] nbins_s_q5;
wire   [2:0] nbins_s_address6;
reg    nbins_s_ce6;
wire   [6:0] nbins_s_q6;
wire   [2:0] nbins_s_address7;
reg    nbins_s_ce7;
wire   [6:0] nbins_s_q7;
wire   [2:0] nbins_s_address8;
reg    nbins_s_ce8;
wire   [6:0] nbins_s_q8;
wire   [2:0] nbins_s_address9;
reg    nbins_s_ce9;
wire   [6:0] nbins_s_q9;
wire   [2:0] nbins_s_address10;
reg    nbins_s_ce10;
wire   [6:0] nbins_s_q10;
wire   [2:0] nbins_s_address11;
reg    nbins_s_ce11;
wire   [6:0] nbins_s_q11;
wire   [3:0] sense_s_address0;
reg    sense_s_ce0;
wire  signed [13:0] sense_s_q0;
wire   [3:0] sense_s_address1;
reg    sense_s_ce1;
wire  signed [13:0] sense_s_q1;
wire   [3:0] sense_s_address2;
reg    sense_s_ce2;
wire  signed [13:0] sense_s_q2;
wire   [3:0] sense_s_address3;
reg    sense_s_ce3;
wire  signed [13:0] sense_s_q3;
wire   [3:0] sense_s_address4;
reg    sense_s_ce4;
wire  signed [13:0] sense_s_q4;
wire   [3:0] sense_s_address5;
reg    sense_s_ce5;
wire  signed [13:0] sense_s_q5;
wire   [3:0] sense_s_address6;
reg    sense_s_ce6;
wire  signed [13:0] sense_s_q6;
wire   [3:0] sense_s_address7;
reg    sense_s_ce7;
wire  signed [13:0] sense_s_q7;
wire   [3:0] sense_s_address8;
reg    sense_s_ce8;
wire  signed [13:0] sense_s_q8;
wire   [3:0] sense_s_address9;
reg    sense_s_ce9;
wire  signed [13:0] sense_s_q9;
wire   [3:0] sense_s_address10;
reg    sense_s_ce10;
wire  signed [13:0] sense_s_q10;
wire   [3:0] sense_s_address11;
reg    sense_s_ce11;
wire  signed [13:0] sense_s_q11;
wire   [4:0] edges_s_address0;
reg    edges_s_ce0;
wire   [13:0] edges_s_q0;
wire   [4:0] edges_s_address1;
reg    edges_s_ce1;
wire   [13:0] edges_s_q1;
wire   [4:0] edges_s_address2;
reg    edges_s_ce2;
wire   [13:0] edges_s_q2;
wire   [4:0] edges_s_address3;
reg    edges_s_ce3;
wire   [13:0] edges_s_q3;
wire   [4:0] edges_s_address4;
reg    edges_s_ce4;
wire   [13:0] edges_s_q4;
wire   [4:0] edges_s_address5;
reg    edges_s_ce5;
wire   [13:0] edges_s_q5;
wire   [4:0] edges_s_address6;
reg    edges_s_ce6;
wire   [13:0] edges_s_q6;
wire   [4:0] edges_s_address7;
reg    edges_s_ce7;
wire   [13:0] edges_s_q7;
wire   [4:0] edges_s_address8;
reg    edges_s_ce8;
wire   [13:0] edges_s_q8;
wire   [4:0] edges_s_address9;
reg    edges_s_ce9;
wire   [13:0] edges_s_q9;
wire   [4:0] edges_s_address10;
reg    edges_s_ce10;
wire   [13:0] edges_s_q10;
wire   [4:0] edges_s_address11;
reg    edges_s_ce11;
wire   [13:0] edges_s_q11;
reg   [0:0] ready_V_reg_6980;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] ready_V_reg_6980_pp0_iter1_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter2_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter3_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter4_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter5_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter6_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter7_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter8_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter9_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter10_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter11_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter12_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter13_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter14_reg;
reg   [0:0] ready_V_reg_6980_pp0_iter15_reg;
wire   [5:0] ret_V_48_fu_1460_p4;
reg   [5:0] ret_V_48_reg_7021;
wire   [5:0] ret_V_49_fu_1541_p4;
reg   [5:0] ret_V_49_reg_7041;
wire   [5:0] ret_V_50_fu_1622_p4;
reg   [5:0] ret_V_50_reg_7061;
wire   [5:0] ret_V_51_fu_1703_p4;
reg   [5:0] ret_V_51_reg_7081;
wire   [5:0] ret_V_52_fu_1784_p4;
reg   [5:0] ret_V_52_reg_7101;
wire   [5:0] ret_V_53_fu_1865_p4;
reg   [5:0] ret_V_53_reg_7121;
wire   [5:0] ret_V_54_fu_1946_p4;
reg   [5:0] ret_V_54_reg_7141;
wire   [5:0] ret_V_55_fu_2027_p4;
reg   [5:0] ret_V_55_reg_7161;
wire   [5:0] ret_V_56_fu_2108_p4;
reg   [5:0] ret_V_56_reg_7181;
wire   [5:0] ret_V_57_fu_2189_p4;
reg   [5:0] ret_V_57_reg_7201;
wire   [5:0] ret_V_58_fu_2270_p4;
reg   [5:0] ret_V_58_reg_7221;
wire   [5:0] ret_V_59_fu_2351_p4;
reg   [5:0] ret_V_59_reg_7241;
reg   [69:0] timestamp_in_read_reg_7261;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter1_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter2_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter3_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter4_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter5_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter6_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter7_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter8_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter9_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter10_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter11_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter12_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter13_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter14_reg;
reg   [69:0] timestamp_in_read_reg_7261_pp0_iter15_reg;
reg   [0:0] bc0_in_read_reg_7266;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter1_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter2_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter3_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter4_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter5_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter6_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter7_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter8_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter9_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter10_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter11_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter12_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter13_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter14_reg;
reg   [0:0] bc0_in_read_reg_7266_pp0_iter15_reg;
reg    ap_enable_reg_pp0_iter1;
reg   [13:0] edges_load_reg_7281;
reg   [13:0] edges_load_reg_7281_pp0_iter2_reg;
reg   [12:0] lshr_ln_reg_7286;
reg   [12:0] lshr_ln_reg_7286_pp0_iter2_reg;
reg   [12:0] lshr_ln_reg_7286_pp0_iter3_reg;
reg   [13:0] edges_load_1_reg_7301;
reg   [13:0] edges_load_1_reg_7301_pp0_iter2_reg;
reg   [12:0] lshr_ln186_2_reg_7306;
reg   [12:0] lshr_ln186_2_reg_7306_pp0_iter2_reg;
reg   [12:0] lshr_ln186_2_reg_7306_pp0_iter3_reg;
reg   [13:0] edges_load_2_reg_7321;
reg   [13:0] edges_load_2_reg_7321_pp0_iter2_reg;
reg   [12:0] lshr_ln186_4_reg_7326;
reg   [12:0] lshr_ln186_4_reg_7326_pp0_iter2_reg;
reg   [12:0] lshr_ln186_4_reg_7326_pp0_iter3_reg;
reg   [13:0] edges_load_3_reg_7341;
reg   [13:0] edges_load_3_reg_7341_pp0_iter2_reg;
reg   [12:0] lshr_ln186_6_reg_7346;
reg   [12:0] lshr_ln186_6_reg_7346_pp0_iter2_reg;
reg   [12:0] lshr_ln186_6_reg_7346_pp0_iter3_reg;
reg   [13:0] edges_load_4_reg_7361;
reg   [13:0] edges_load_4_reg_7361_pp0_iter2_reg;
reg   [12:0] lshr_ln186_8_reg_7366;
reg   [12:0] lshr_ln186_8_reg_7366_pp0_iter2_reg;
reg   [12:0] lshr_ln186_8_reg_7366_pp0_iter3_reg;
reg   [13:0] edges_load_5_reg_7381;
reg   [13:0] edges_load_5_reg_7381_pp0_iter2_reg;
reg   [12:0] lshr_ln186_s_reg_7386;
reg   [12:0] lshr_ln186_s_reg_7386_pp0_iter2_reg;
reg   [12:0] lshr_ln186_s_reg_7386_pp0_iter3_reg;
reg   [13:0] edges_load_6_reg_7401;
reg   [13:0] edges_load_6_reg_7401_pp0_iter2_reg;
reg   [12:0] lshr_ln186_1_reg_7406;
reg   [12:0] lshr_ln186_1_reg_7406_pp0_iter2_reg;
reg   [12:0] lshr_ln186_1_reg_7406_pp0_iter3_reg;
reg   [13:0] edges_load_7_reg_7421;
reg   [13:0] edges_load_7_reg_7421_pp0_iter2_reg;
reg   [12:0] lshr_ln186_3_reg_7426;
reg   [12:0] lshr_ln186_3_reg_7426_pp0_iter2_reg;
reg   [12:0] lshr_ln186_3_reg_7426_pp0_iter3_reg;
reg   [13:0] edges_load_8_reg_7441;
reg   [13:0] edges_load_8_reg_7441_pp0_iter2_reg;
reg   [12:0] lshr_ln186_5_reg_7446;
reg   [12:0] lshr_ln186_5_reg_7446_pp0_iter2_reg;
reg   [12:0] lshr_ln186_5_reg_7446_pp0_iter3_reg;
reg   [13:0] edges_load_9_reg_7461;
reg   [13:0] edges_load_9_reg_7461_pp0_iter2_reg;
reg   [12:0] lshr_ln186_7_reg_7466;
reg   [12:0] lshr_ln186_7_reg_7466_pp0_iter2_reg;
reg   [12:0] lshr_ln186_7_reg_7466_pp0_iter3_reg;
reg   [13:0] edges_load_10_reg_7481;
reg   [13:0] edges_load_10_reg_7481_pp0_iter2_reg;
reg   [12:0] lshr_ln186_9_reg_7486;
reg   [12:0] lshr_ln186_9_reg_7486_pp0_iter2_reg;
reg   [12:0] lshr_ln186_9_reg_7486_pp0_iter3_reg;
reg   [13:0] edges_load_11_reg_7501;
reg   [13:0] edges_load_11_reg_7501_pp0_iter2_reg;
reg   [12:0] lshr_ln186_10_reg_7506;
reg   [12:0] lshr_ln186_10_reg_7506_pp0_iter2_reg;
reg   [12:0] lshr_ln186_10_reg_7506_pp0_iter3_reg;
wire   [14:0] ret_V_2_fu_2726_p2;
reg   [14:0] ret_V_2_reg_7511;
wire   [14:0] ret_V_3_fu_2743_p2;
reg   [14:0] ret_V_3_reg_7516;
wire   [14:0] ret_V_6_fu_2767_p2;
reg   [14:0] ret_V_6_reg_7521;
wire   [14:0] ret_V_7_fu_2784_p2;
reg   [14:0] ret_V_7_reg_7526;
wire   [14:0] ret_V_10_fu_2808_p2;
reg   [14:0] ret_V_10_reg_7531;
wire   [14:0] ret_V_11_fu_2825_p2;
reg   [14:0] ret_V_11_reg_7536;
wire   [14:0] ret_V_14_fu_2849_p2;
reg   [14:0] ret_V_14_reg_7541;
wire   [14:0] ret_V_15_fu_2866_p2;
reg   [14:0] ret_V_15_reg_7546;
wire   [14:0] ret_V_18_fu_2890_p2;
reg   [14:0] ret_V_18_reg_7551;
wire   [14:0] ret_V_19_fu_2907_p2;
reg   [14:0] ret_V_19_reg_7556;
wire   [14:0] ret_V_22_fu_2931_p2;
reg   [14:0] ret_V_22_reg_7561;
wire   [14:0] ret_V_23_fu_2948_p2;
reg   [14:0] ret_V_23_reg_7566;
wire   [14:0] ret_V_26_fu_2972_p2;
reg   [14:0] ret_V_26_reg_7571;
wire   [14:0] ret_V_27_fu_2989_p2;
reg   [14:0] ret_V_27_reg_7576;
wire   [14:0] ret_V_30_fu_3013_p2;
reg   [14:0] ret_V_30_reg_7581;
wire   [14:0] ret_V_31_fu_3030_p2;
reg   [14:0] ret_V_31_reg_7586;
wire   [14:0] ret_V_34_fu_3054_p2;
reg   [14:0] ret_V_34_reg_7591;
wire   [14:0] ret_V_35_fu_3071_p2;
reg   [14:0] ret_V_35_reg_7596;
wire   [14:0] ret_V_38_fu_3095_p2;
reg   [14:0] ret_V_38_reg_7601;
wire   [14:0] ret_V_39_fu_3112_p2;
reg   [14:0] ret_V_39_reg_7606;
wire   [14:0] ret_V_42_fu_3136_p2;
reg   [14:0] ret_V_42_reg_7611;
wire   [14:0] ret_V_43_fu_3153_p2;
reg   [14:0] ret_V_43_reg_7616;
wire   [14:0] ret_V_46_fu_3177_p2;
reg   [14:0] ret_V_46_reg_7621;
wire   [14:0] ret_V_47_fu_3194_p2;
reg   [14:0] ret_V_47_reg_7626;
wire   [63:0] grp_fu_1388_p1;
reg   [63:0] conv_i1_reg_7751;
wire   [63:0] grp_fu_1391_p1;
reg   [63:0] conv_i_reg_7756;
wire   [63:0] grp_fu_1394_p1;
reg   [63:0] conv_i150_1_reg_7761;
wire   [63:0] grp_fu_1397_p1;
reg   [63:0] conv_i_1_reg_7766;
wire   [63:0] grp_fu_1400_p1;
reg   [63:0] conv_i150_2_reg_7771;
wire   [63:0] grp_fu_1403_p1;
reg   [63:0] conv_i_2_reg_7776;
wire   [63:0] grp_fu_1406_p1;
reg   [63:0] conv_i150_3_reg_7781;
wire   [63:0] grp_fu_1409_p1;
reg   [63:0] conv_i_3_reg_7786;
wire   [63:0] grp_fu_1412_p1;
reg   [63:0] conv_i150_4_reg_7791;
wire   [63:0] grp_fu_1415_p1;
reg   [63:0] conv_i_4_reg_7796;
wire   [63:0] grp_fu_1418_p1;
reg   [63:0] conv_i150_5_reg_7801;
wire   [63:0] grp_fu_1421_p1;
reg   [63:0] conv_i_5_reg_7806;
wire   [63:0] grp_fu_1424_p1;
reg   [63:0] conv_i150_6_reg_7811;
wire   [63:0] grp_fu_1427_p1;
reg   [63:0] conv_i_6_reg_7816;
wire   [63:0] grp_fu_1430_p1;
reg   [63:0] conv_i150_7_reg_7821;
wire   [63:0] grp_fu_1433_p1;
reg   [63:0] conv_i_7_reg_7826;
wire   [63:0] grp_fu_1436_p1;
reg   [63:0] conv_i150_8_reg_7831;
wire   [63:0] grp_fu_1439_p1;
reg   [63:0] conv_i_8_reg_7836;
wire   [63:0] grp_fu_1442_p1;
reg   [63:0] conv_i150_9_reg_7841;
wire   [63:0] grp_fu_1445_p1;
reg   [63:0] conv_i_9_reg_7846;
wire   [63:0] grp_fu_1448_p1;
reg   [63:0] conv_i150_s_reg_7851;
wire   [63:0] grp_fu_1451_p1;
reg   [63:0] conv_i_s_reg_7856;
wire   [63:0] grp_fu_1454_p1;
reg   [63:0] conv_i150_10_reg_7861;
wire   [63:0] grp_fu_1457_p1;
reg   [63:0] conv_i_10_reg_7866;
wire   [63:0] grp_fu_1028_p2;
reg   [63:0] mul_i1_reg_7871;
wire   [63:0] grp_fu_1033_p2;
reg   [63:0] val_reg_7880;
wire   [63:0] grp_fu_1038_p2;
reg   [63:0] mul_i151_1_reg_7885;
wire   [63:0] grp_fu_1043_p2;
reg   [63:0] val_1_reg_7894;
wire   [63:0] grp_fu_1048_p2;
reg   [63:0] mul_i151_2_reg_7899;
wire   [63:0] grp_fu_1053_p2;
reg   [63:0] val_2_reg_7908;
wire   [63:0] grp_fu_1058_p2;
reg   [63:0] mul_i151_3_reg_7913;
wire   [63:0] grp_fu_1063_p2;
reg   [63:0] val_3_reg_7922;
wire   [63:0] grp_fu_1068_p2;
reg   [63:0] mul_i151_4_reg_7927;
wire   [63:0] grp_fu_1073_p2;
reg   [63:0] val_4_reg_7936;
wire   [63:0] grp_fu_1078_p2;
reg   [63:0] mul_i151_5_reg_7941;
wire   [63:0] grp_fu_1083_p2;
reg   [63:0] val_5_reg_7950;
wire   [63:0] grp_fu_1088_p2;
reg   [63:0] mul_i151_6_reg_7955;
wire   [63:0] grp_fu_1093_p2;
reg   [63:0] val_6_reg_7964;
wire   [63:0] grp_fu_1098_p2;
reg   [63:0] mul_i151_7_reg_7969;
wire   [63:0] grp_fu_1103_p2;
reg   [63:0] val_7_reg_7978;
wire   [63:0] grp_fu_1108_p2;
reg   [63:0] mul_i151_8_reg_7983;
wire   [63:0] grp_fu_1113_p2;
reg   [63:0] val_8_reg_7992;
wire   [63:0] grp_fu_1118_p2;
reg   [63:0] mul_i151_9_reg_7997;
wire   [63:0] grp_fu_1123_p2;
reg   [63:0] val_9_reg_8006;
wire   [63:0] grp_fu_1128_p2;
reg   [63:0] mul_i151_s_reg_8011;
wire   [63:0] grp_fu_1133_p2;
reg   [63:0] val_10_reg_8020;
wire   [63:0] grp_fu_1138_p2;
reg   [63:0] mul_i151_10_reg_8025;
wire   [63:0] grp_fu_1143_p2;
reg   [63:0] val_11_reg_8034;
wire   [0:0] or_ln102_fu_3325_p2;
reg   [0:0] or_ln102_reg_8039;
reg   [0:0] p_Result_s_reg_8047;
wire   [16:0] trunc_ln313_fu_3364_p1;
reg   [16:0] trunc_ln313_reg_8052;
wire   [0:0] icmp_ln308_fu_3380_p2;
reg   [0:0] icmp_ln308_reg_8058;
wire   [0:0] icmp_ln312_fu_3392_p2;
reg   [0:0] icmp_ln312_reg_8063;
wire   [0:0] icmp_ln314_fu_3398_p2;
reg   [0:0] icmp_ln314_reg_8068;
wire  signed [11:0] sh_amt_1_fu_3410_p2;
reg  signed [11:0] sh_amt_1_reg_8073;
wire   [0:0] or_ln312_fu_3434_p2;
reg   [0:0] or_ln312_reg_8079;
wire   [16:0] select_ln315_fu_3458_p3;
reg   [16:0] select_ln315_reg_8084;
wire   [0:0] or_ln102_1_fu_3495_p2;
reg   [0:0] or_ln102_1_reg_8089;
reg   [0:0] p_Result_2_reg_8097;
wire   [16:0] trunc_ln313_1_fu_3534_p1;
reg   [16:0] trunc_ln313_1_reg_8102;
wire   [0:0] icmp_ln308_1_fu_3550_p2;
reg   [0:0] icmp_ln308_1_reg_8108;
wire   [0:0] icmp_ln312_1_fu_3562_p2;
reg   [0:0] icmp_ln312_1_reg_8113;
wire   [0:0] icmp_ln314_1_fu_3568_p2;
reg   [0:0] icmp_ln314_1_reg_8118;
wire  signed [11:0] sh_amt_3_fu_3580_p2;
reg  signed [11:0] sh_amt_3_reg_8123;
wire   [0:0] or_ln312_1_fu_3604_p2;
reg   [0:0] or_ln312_1_reg_8129;
wire   [16:0] select_ln315_1_fu_3628_p3;
reg   [16:0] select_ln315_1_reg_8134;
wire   [0:0] or_ln102_2_fu_3665_p2;
reg   [0:0] or_ln102_2_reg_8139;
reg   [0:0] p_Result_4_reg_8147;
wire   [16:0] trunc_ln313_2_fu_3704_p1;
reg   [16:0] trunc_ln313_2_reg_8152;
wire   [0:0] icmp_ln308_2_fu_3720_p2;
reg   [0:0] icmp_ln308_2_reg_8158;
wire   [0:0] icmp_ln312_2_fu_3732_p2;
reg   [0:0] icmp_ln312_2_reg_8163;
wire   [0:0] icmp_ln314_2_fu_3738_p2;
reg   [0:0] icmp_ln314_2_reg_8168;
wire  signed [11:0] sh_amt_5_fu_3750_p2;
reg  signed [11:0] sh_amt_5_reg_8173;
wire   [0:0] or_ln312_2_fu_3774_p2;
reg   [0:0] or_ln312_2_reg_8179;
wire   [16:0] select_ln315_2_fu_3798_p3;
reg   [16:0] select_ln315_2_reg_8184;
wire   [0:0] or_ln102_3_fu_3835_p2;
reg   [0:0] or_ln102_3_reg_8189;
reg   [0:0] p_Result_6_reg_8197;
wire   [16:0] trunc_ln313_3_fu_3874_p1;
reg   [16:0] trunc_ln313_3_reg_8202;
wire   [0:0] icmp_ln308_3_fu_3890_p2;
reg   [0:0] icmp_ln308_3_reg_8208;
wire   [0:0] icmp_ln312_3_fu_3902_p2;
reg   [0:0] icmp_ln312_3_reg_8213;
wire   [0:0] icmp_ln314_3_fu_3908_p2;
reg   [0:0] icmp_ln314_3_reg_8218;
wire  signed [11:0] sh_amt_7_fu_3920_p2;
reg  signed [11:0] sh_amt_7_reg_8223;
wire   [0:0] or_ln312_3_fu_3944_p2;
reg   [0:0] or_ln312_3_reg_8229;
wire   [16:0] select_ln315_3_fu_3968_p3;
reg   [16:0] select_ln315_3_reg_8234;
wire   [0:0] or_ln102_4_fu_4005_p2;
reg   [0:0] or_ln102_4_reg_8239;
reg   [0:0] p_Result_8_reg_8247;
wire   [16:0] trunc_ln313_4_fu_4044_p1;
reg   [16:0] trunc_ln313_4_reg_8252;
wire   [0:0] icmp_ln308_4_fu_4060_p2;
reg   [0:0] icmp_ln308_4_reg_8258;
wire   [0:0] icmp_ln312_4_fu_4072_p2;
reg   [0:0] icmp_ln312_4_reg_8263;
wire   [0:0] icmp_ln314_4_fu_4078_p2;
reg   [0:0] icmp_ln314_4_reg_8268;
wire  signed [11:0] sh_amt_9_fu_4090_p2;
reg  signed [11:0] sh_amt_9_reg_8273;
wire   [0:0] or_ln312_4_fu_4114_p2;
reg   [0:0] or_ln312_4_reg_8279;
wire   [16:0] select_ln315_4_fu_4138_p3;
reg   [16:0] select_ln315_4_reg_8284;
wire   [0:0] or_ln102_5_fu_4175_p2;
reg   [0:0] or_ln102_5_reg_8289;
reg   [0:0] p_Result_10_reg_8297;
wire   [16:0] trunc_ln313_5_fu_4214_p1;
reg   [16:0] trunc_ln313_5_reg_8302;
wire   [0:0] icmp_ln308_5_fu_4230_p2;
reg   [0:0] icmp_ln308_5_reg_8308;
wire   [0:0] icmp_ln312_5_fu_4242_p2;
reg   [0:0] icmp_ln312_5_reg_8313;
wire   [0:0] icmp_ln314_5_fu_4248_p2;
reg   [0:0] icmp_ln314_5_reg_8318;
wire  signed [11:0] sh_amt_11_fu_4260_p2;
reg  signed [11:0] sh_amt_11_reg_8323;
wire   [0:0] or_ln312_5_fu_4284_p2;
reg   [0:0] or_ln312_5_reg_8329;
wire   [16:0] select_ln315_5_fu_4308_p3;
reg   [16:0] select_ln315_5_reg_8334;
wire   [0:0] or_ln102_6_fu_4345_p2;
reg   [0:0] or_ln102_6_reg_8339;
reg   [0:0] p_Result_12_reg_8347;
wire   [16:0] trunc_ln313_6_fu_4384_p1;
reg   [16:0] trunc_ln313_6_reg_8352;
wire   [0:0] icmp_ln308_6_fu_4400_p2;
reg   [0:0] icmp_ln308_6_reg_8358;
wire   [0:0] icmp_ln312_6_fu_4412_p2;
reg   [0:0] icmp_ln312_6_reg_8363;
wire   [0:0] icmp_ln314_6_fu_4418_p2;
reg   [0:0] icmp_ln314_6_reg_8368;
wire  signed [11:0] sh_amt_13_fu_4430_p2;
reg  signed [11:0] sh_amt_13_reg_8373;
wire   [0:0] or_ln312_6_fu_4454_p2;
reg   [0:0] or_ln312_6_reg_8379;
wire   [16:0] select_ln315_6_fu_4478_p3;
reg   [16:0] select_ln315_6_reg_8384;
wire   [0:0] or_ln102_7_fu_4515_p2;
reg   [0:0] or_ln102_7_reg_8389;
reg   [0:0] p_Result_14_reg_8397;
wire   [16:0] trunc_ln313_7_fu_4554_p1;
reg   [16:0] trunc_ln313_7_reg_8402;
wire   [0:0] icmp_ln308_7_fu_4570_p2;
reg   [0:0] icmp_ln308_7_reg_8408;
wire   [0:0] icmp_ln312_7_fu_4582_p2;
reg   [0:0] icmp_ln312_7_reg_8413;
wire   [0:0] icmp_ln314_7_fu_4588_p2;
reg   [0:0] icmp_ln314_7_reg_8418;
wire  signed [11:0] sh_amt_15_fu_4600_p2;
reg  signed [11:0] sh_amt_15_reg_8423;
wire   [0:0] or_ln312_7_fu_4624_p2;
reg   [0:0] or_ln312_7_reg_8429;
wire   [16:0] select_ln315_7_fu_4648_p3;
reg   [16:0] select_ln315_7_reg_8434;
wire   [0:0] or_ln102_8_fu_4685_p2;
reg   [0:0] or_ln102_8_reg_8439;
reg   [0:0] p_Result_16_reg_8447;
wire   [16:0] trunc_ln313_8_fu_4724_p1;
reg   [16:0] trunc_ln313_8_reg_8452;
wire   [0:0] icmp_ln308_8_fu_4740_p2;
reg   [0:0] icmp_ln308_8_reg_8458;
wire   [0:0] icmp_ln312_8_fu_4752_p2;
reg   [0:0] icmp_ln312_8_reg_8463;
wire   [0:0] icmp_ln314_8_fu_4758_p2;
reg   [0:0] icmp_ln314_8_reg_8468;
wire  signed [11:0] sh_amt_17_fu_4770_p2;
reg  signed [11:0] sh_amt_17_reg_8473;
wire   [0:0] or_ln312_8_fu_4794_p2;
reg   [0:0] or_ln312_8_reg_8479;
wire   [16:0] select_ln315_8_fu_4818_p3;
reg   [16:0] select_ln315_8_reg_8484;
wire   [0:0] or_ln102_9_fu_4855_p2;
reg   [0:0] or_ln102_9_reg_8489;
reg   [0:0] p_Result_18_reg_8497;
wire   [16:0] trunc_ln313_9_fu_4894_p1;
reg   [16:0] trunc_ln313_9_reg_8502;
wire   [0:0] icmp_ln308_9_fu_4910_p2;
reg   [0:0] icmp_ln308_9_reg_8508;
wire   [0:0] icmp_ln312_9_fu_4922_p2;
reg   [0:0] icmp_ln312_9_reg_8513;
wire   [0:0] icmp_ln314_9_fu_4928_p2;
reg   [0:0] icmp_ln314_9_reg_8518;
wire  signed [11:0] sh_amt_19_fu_4940_p2;
reg  signed [11:0] sh_amt_19_reg_8523;
wire   [0:0] or_ln312_9_fu_4964_p2;
reg   [0:0] or_ln312_9_reg_8529;
wire   [16:0] select_ln315_9_fu_4988_p3;
reg   [16:0] select_ln315_9_reg_8534;
wire   [0:0] or_ln102_10_fu_5025_p2;
reg   [0:0] or_ln102_10_reg_8539;
reg   [0:0] p_Result_20_reg_8547;
wire   [16:0] trunc_ln313_10_fu_5064_p1;
reg   [16:0] trunc_ln313_10_reg_8552;
wire   [0:0] icmp_ln308_10_fu_5080_p2;
reg   [0:0] icmp_ln308_10_reg_8558;
wire   [0:0] icmp_ln312_10_fu_5092_p2;
reg   [0:0] icmp_ln312_10_reg_8563;
wire   [0:0] icmp_ln314_10_fu_5098_p2;
reg   [0:0] icmp_ln314_10_reg_8568;
wire  signed [11:0] sh_amt_21_fu_5110_p2;
reg  signed [11:0] sh_amt_21_reg_8573;
wire   [0:0] or_ln312_10_fu_5134_p2;
reg   [0:0] or_ln312_10_reg_8579;
wire   [16:0] select_ln315_10_fu_5158_p3;
reg   [16:0] select_ln315_10_reg_8584;
wire   [0:0] or_ln102_11_fu_5195_p2;
reg   [0:0] or_ln102_11_reg_8589;
reg   [0:0] p_Result_22_reg_8597;
wire   [16:0] trunc_ln313_11_fu_5234_p1;
reg   [16:0] trunc_ln313_11_reg_8602;
wire   [0:0] icmp_ln308_11_fu_5250_p2;
reg   [0:0] icmp_ln308_11_reg_8608;
wire   [0:0] icmp_ln312_11_fu_5262_p2;
reg   [0:0] icmp_ln312_11_reg_8613;
wire   [0:0] icmp_ln314_11_fu_5268_p2;
reg   [0:0] icmp_ln314_11_reg_8618;
wire  signed [11:0] sh_amt_23_fu_5280_p2;
reg  signed [11:0] sh_amt_23_reg_8623;
wire   [0:0] or_ln312_11_fu_5304_p2;
reg   [0:0] or_ln312_11_reg_8629;
wire   [16:0] select_ln315_11_fu_5328_p3;
reg   [16:0] select_ln315_11_reg_8634;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
wire   [63:0] zext_ln541_fu_1536_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln541_12_fu_1530_p1;
wire   [63:0] zext_ln541_1_fu_1617_p1;
wire   [63:0] zext_ln541_13_fu_1611_p1;
wire   [63:0] zext_ln541_2_fu_1698_p1;
wire   [63:0] zext_ln541_14_fu_1692_p1;
wire   [63:0] zext_ln541_3_fu_1779_p1;
wire   [63:0] zext_ln541_15_fu_1773_p1;
wire   [63:0] zext_ln541_4_fu_1860_p1;
wire   [63:0] zext_ln541_16_fu_1854_p1;
wire   [63:0] zext_ln541_5_fu_1941_p1;
wire   [63:0] zext_ln541_17_fu_1935_p1;
wire   [63:0] zext_ln541_6_fu_2022_p1;
wire   [63:0] zext_ln541_18_fu_2016_p1;
wire   [63:0] zext_ln541_7_fu_2103_p1;
wire   [63:0] zext_ln541_19_fu_2097_p1;
wire   [63:0] zext_ln541_8_fu_2184_p1;
wire   [63:0] zext_ln541_20_fu_2178_p1;
wire   [63:0] zext_ln541_9_fu_2265_p1;
wire   [63:0] zext_ln541_21_fu_2259_p1;
wire   [63:0] zext_ln541_10_fu_2346_p1;
wire   [63:0] zext_ln541_22_fu_2340_p1;
wire   [63:0] zext_ln541_11_fu_2427_p1;
wire   [63:0] zext_ln541_23_fu_2421_p1;
wire    ap_block_pp0_stage0_01001;
wire  signed [31:0] grp_fu_1388_p0;
wire  signed [31:0] grp_fu_1391_p0;
wire  signed [31:0] grp_fu_1394_p0;
wire  signed [31:0] grp_fu_1397_p0;
wire  signed [31:0] grp_fu_1400_p0;
wire  signed [31:0] grp_fu_1403_p0;
wire  signed [31:0] grp_fu_1406_p0;
wire  signed [31:0] grp_fu_1409_p0;
wire  signed [31:0] grp_fu_1412_p0;
wire  signed [31:0] grp_fu_1415_p0;
wire  signed [31:0] grp_fu_1418_p0;
wire  signed [31:0] grp_fu_1421_p0;
wire  signed [31:0] grp_fu_1424_p0;
wire  signed [31:0] grp_fu_1427_p0;
wire  signed [31:0] grp_fu_1430_p0;
wire  signed [31:0] grp_fu_1433_p0;
wire  signed [31:0] grp_fu_1436_p0;
wire  signed [31:0] grp_fu_1439_p0;
wire  signed [31:0] grp_fu_1442_p0;
wire  signed [31:0] grp_fu_1445_p0;
wire  signed [31:0] grp_fu_1448_p0;
wire  signed [31:0] grp_fu_1451_p0;
wire  signed [31:0] grp_fu_1454_p0;
wire  signed [31:0] grp_fu_1457_p0;
wire   [0:0] icmp_ln1035_fu_1470_p2;
wire   [0:0] icmp_ln1035_1_fu_1480_p2;
wire   [0:0] icmp_ln1035_2_fu_1490_p2;
wire   [1:0] zext_ln1035_fu_1476_p1;
wire   [1:0] zext_ln1035_1_fu_1486_p1;
wire   [1:0] add_ln214_fu_1500_p2;
wire   [1:0] zext_ln214_fu_1496_p1;
wire   [1:0] trunc_ln1_fu_1512_p4;
wire   [1:0] ss_V_fu_1506_p2;
wire   [3:0] ret_V_fu_1522_p3;
wire   [0:0] icmp_ln1035_3_fu_1551_p2;
wire   [0:0] icmp_ln1035_4_fu_1561_p2;
wire   [0:0] icmp_ln1035_5_fu_1571_p2;
wire   [1:0] zext_ln1035_2_fu_1557_p1;
wire   [1:0] zext_ln1035_3_fu_1567_p1;
wire   [1:0] add_ln214_4_fu_1581_p2;
wire   [1:0] zext_ln214_4_fu_1577_p1;
wire   [1:0] trunc_ln1494_1_fu_1593_p4;
wire   [1:0] ss_V_1_fu_1587_p2;
wire   [3:0] ret_V_4_fu_1603_p3;
wire   [0:0] icmp_ln1035_6_fu_1632_p2;
wire   [0:0] icmp_ln1035_7_fu_1642_p2;
wire   [0:0] icmp_ln1035_8_fu_1652_p2;
wire   [1:0] zext_ln1035_4_fu_1638_p1;
wire   [1:0] zext_ln1035_5_fu_1648_p1;
wire   [1:0] add_ln214_8_fu_1662_p2;
wire   [1:0] zext_ln214_8_fu_1658_p1;
wire   [1:0] trunc_ln1494_2_fu_1674_p4;
wire   [1:0] ss_V_2_fu_1668_p2;
wire   [3:0] ret_V_8_fu_1684_p3;
wire   [0:0] icmp_ln1035_9_fu_1713_p2;
wire   [0:0] icmp_ln1035_10_fu_1723_p2;
wire   [0:0] icmp_ln1035_11_fu_1733_p2;
wire   [1:0] zext_ln1035_6_fu_1719_p1;
wire   [1:0] zext_ln1035_7_fu_1729_p1;
wire   [1:0] add_ln214_12_fu_1743_p2;
wire   [1:0] zext_ln214_12_fu_1739_p1;
wire   [1:0] trunc_ln1494_3_fu_1755_p4;
wire   [1:0] ss_V_3_fu_1749_p2;
wire   [3:0] ret_V_13_fu_1765_p3;
wire   [0:0] icmp_ln1035_12_fu_1794_p2;
wire   [0:0] icmp_ln1035_13_fu_1804_p2;
wire   [0:0] icmp_ln1035_14_fu_1814_p2;
wire   [1:0] zext_ln1035_8_fu_1800_p1;
wire   [1:0] zext_ln1035_9_fu_1810_p1;
wire   [1:0] add_ln214_16_fu_1824_p2;
wire   [1:0] zext_ln214_16_fu_1820_p1;
wire   [1:0] trunc_ln1494_4_fu_1836_p4;
wire   [1:0] ss_V_4_fu_1830_p2;
wire   [3:0] ret_V_17_fu_1846_p3;
wire   [0:0] icmp_ln1035_15_fu_1875_p2;
wire   [0:0] icmp_ln1035_16_fu_1885_p2;
wire   [0:0] icmp_ln1035_17_fu_1895_p2;
wire   [1:0] zext_ln1035_10_fu_1881_p1;
wire   [1:0] zext_ln1035_11_fu_1891_p1;
wire   [1:0] add_ln214_20_fu_1905_p2;
wire   [1:0] zext_ln214_20_fu_1901_p1;
wire   [1:0] trunc_ln1494_5_fu_1917_p4;
wire   [1:0] ss_V_5_fu_1911_p2;
wire   [3:0] ret_V_21_fu_1927_p3;
wire   [0:0] icmp_ln1035_18_fu_1956_p2;
wire   [0:0] icmp_ln1035_19_fu_1966_p2;
wire   [0:0] icmp_ln1035_20_fu_1976_p2;
wire   [1:0] zext_ln1035_12_fu_1962_p1;
wire   [1:0] zext_ln1035_13_fu_1972_p1;
wire   [1:0] add_ln214_24_fu_1986_p2;
wire   [1:0] zext_ln214_24_fu_1982_p1;
wire   [1:0] trunc_ln1494_6_fu_1998_p4;
wire   [1:0] ss_V_6_fu_1992_p2;
wire   [3:0] ret_V_25_fu_2008_p3;
wire   [0:0] icmp_ln1035_21_fu_2037_p2;
wire   [0:0] icmp_ln1035_22_fu_2047_p2;
wire   [0:0] icmp_ln1035_23_fu_2057_p2;
wire   [1:0] zext_ln1035_14_fu_2043_p1;
wire   [1:0] zext_ln1035_15_fu_2053_p1;
wire   [1:0] add_ln214_28_fu_2067_p2;
wire   [1:0] zext_ln214_28_fu_2063_p1;
wire   [1:0] trunc_ln1494_7_fu_2079_p4;
wire   [1:0] ss_V_7_fu_2073_p2;
wire   [3:0] ret_V_29_fu_2089_p3;
wire   [0:0] icmp_ln1035_24_fu_2118_p2;
wire   [0:0] icmp_ln1035_25_fu_2128_p2;
wire   [0:0] icmp_ln1035_26_fu_2138_p2;
wire   [1:0] zext_ln1035_16_fu_2124_p1;
wire   [1:0] zext_ln1035_17_fu_2134_p1;
wire   [1:0] add_ln214_32_fu_2148_p2;
wire   [1:0] zext_ln214_32_fu_2144_p1;
wire   [1:0] trunc_ln1494_8_fu_2160_p4;
wire   [1:0] ss_V_8_fu_2154_p2;
wire   [3:0] ret_V_33_fu_2170_p3;
wire   [0:0] icmp_ln1035_27_fu_2199_p2;
wire   [0:0] icmp_ln1035_28_fu_2209_p2;
wire   [0:0] icmp_ln1035_29_fu_2219_p2;
wire   [1:0] zext_ln1035_18_fu_2205_p1;
wire   [1:0] zext_ln1035_19_fu_2215_p1;
wire   [1:0] add_ln214_36_fu_2229_p2;
wire   [1:0] zext_ln214_36_fu_2225_p1;
wire   [1:0] trunc_ln1494_9_fu_2241_p4;
wire   [1:0] ss_V_9_fu_2235_p2;
wire   [3:0] ret_V_37_fu_2251_p3;
wire   [0:0] icmp_ln1035_30_fu_2280_p2;
wire   [0:0] icmp_ln1035_31_fu_2290_p2;
wire   [0:0] icmp_ln1035_32_fu_2300_p2;
wire   [1:0] zext_ln1035_20_fu_2286_p1;
wire   [1:0] zext_ln1035_21_fu_2296_p1;
wire   [1:0] add_ln214_40_fu_2310_p2;
wire   [1:0] zext_ln214_40_fu_2306_p1;
wire   [1:0] trunc_ln1494_s_fu_2322_p4;
wire   [1:0] ss_V_10_fu_2316_p2;
wire   [3:0] ret_V_41_fu_2332_p3;
wire   [0:0] icmp_ln1035_33_fu_2361_p2;
wire   [0:0] icmp_ln1035_34_fu_2371_p2;
wire   [0:0] icmp_ln1035_35_fu_2381_p2;
wire   [1:0] zext_ln1035_22_fu_2367_p1;
wire   [1:0] zext_ln1035_23_fu_2377_p1;
wire   [1:0] add_ln214_44_fu_2391_p2;
wire   [1:0] zext_ln214_44_fu_2387_p1;
wire   [1:0] trunc_ln1494_10_fu_2403_p4;
wire   [1:0] ss_V_11_fu_2397_p2;
wire   [3:0] ret_V_45_fu_2413_p3;
wire   [6:0] zext_ln1514_fu_2432_p1;
wire  signed [6:0] sub_ln186_fu_2435_p2;
wire  signed [13:0] lshr_ln_fu_2445_p1;
wire   [6:0] zext_ln1514_1_fu_2455_p1;
wire  signed [6:0] sub_ln186_1_fu_2458_p2;
wire  signed [13:0] lshr_ln186_2_fu_2468_p1;
wire   [6:0] zext_ln1514_2_fu_2478_p1;
wire  signed [6:0] sub_ln186_2_fu_2481_p2;
wire  signed [13:0] lshr_ln186_4_fu_2491_p1;
wire   [6:0] zext_ln1514_3_fu_2501_p1;
wire  signed [6:0] sub_ln186_3_fu_2504_p2;
wire  signed [13:0] lshr_ln186_6_fu_2514_p1;
wire   [6:0] zext_ln1514_4_fu_2524_p1;
wire  signed [6:0] sub_ln186_4_fu_2527_p2;
wire  signed [13:0] lshr_ln186_8_fu_2537_p1;
wire   [6:0] zext_ln1514_5_fu_2547_p1;
wire  signed [6:0] sub_ln186_5_fu_2550_p2;
wire  signed [13:0] lshr_ln186_s_fu_2560_p1;
wire   [6:0] zext_ln1514_6_fu_2570_p1;
wire  signed [6:0] sub_ln186_6_fu_2573_p2;
wire  signed [13:0] lshr_ln186_1_fu_2583_p1;
wire   [6:0] zext_ln1514_7_fu_2593_p1;
wire  signed [6:0] sub_ln186_7_fu_2596_p2;
wire  signed [13:0] lshr_ln186_3_fu_2606_p1;
wire   [6:0] zext_ln1514_8_fu_2616_p1;
wire  signed [6:0] sub_ln186_8_fu_2619_p2;
wire  signed [13:0] lshr_ln186_5_fu_2629_p1;
wire   [6:0] zext_ln1514_9_fu_2639_p1;
wire  signed [6:0] sub_ln186_9_fu_2642_p2;
wire  signed [13:0] lshr_ln186_7_fu_2652_p1;
wire   [6:0] zext_ln1514_10_fu_2662_p1;
wire  signed [6:0] sub_ln186_10_fu_2665_p2;
wire  signed [13:0] lshr_ln186_9_fu_2675_p1;
wire   [6:0] zext_ln1514_11_fu_2685_p1;
wire  signed [6:0] sub_ln186_11_fu_2688_p2;
wire  signed [13:0] lshr_ln186_10_fu_2698_p1;
wire   [13:0] zext_ln186_fu_2708_p1;
wire   [13:0] add_ln186_1_fu_2711_p2;
wire  signed [13:0] charge1_V_fu_2717_p1;
wire   [13:0] grp_fu_6884_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_V_fu_2717_p2;
wire   [14:0] zext_ln1496_fu_2722_p1;
wire   [13:0] charge1_V_1_fu_2732_p3;
wire   [14:0] zext_ln1496_1_fu_2739_p1;
wire   [13:0] zext_ln186_1_fu_2749_p1;
wire   [13:0] add_ln186_4_fu_2752_p2;
wire  signed [13:0] charge1_V_2_fu_2758_p1;
wire   [13:0] grp_fu_6892_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_V_2_fu_2758_p2;
wire   [14:0] zext_ln1496_2_fu_2763_p1;
wire   [13:0] charge1_V_3_fu_2773_p3;
wire   [14:0] zext_ln1496_3_fu_2780_p1;
wire   [13:0] zext_ln186_2_fu_2790_p1;
wire   [13:0] add_ln186_7_fu_2793_p2;
wire  signed [13:0] charge1_V_4_fu_2799_p1;
wire   [13:0] grp_fu_6900_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_V_4_fu_2799_p2;
wire   [14:0] zext_ln1496_4_fu_2804_p1;
wire   [13:0] charge1_V_5_fu_2814_p3;
wire   [14:0] zext_ln1496_5_fu_2821_p1;
wire   [13:0] zext_ln186_3_fu_2831_p1;
wire   [13:0] add_ln186_10_fu_2834_p2;
wire  signed [13:0] charge1_V_6_fu_2840_p1;
wire   [13:0] grp_fu_6908_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_V_6_fu_2840_p2;
wire   [14:0] zext_ln1496_6_fu_2845_p1;
wire   [13:0] charge1_V_7_fu_2855_p3;
wire   [14:0] zext_ln1496_7_fu_2862_p1;
wire   [13:0] zext_ln186_4_fu_2872_p1;
wire   [13:0] add_ln186_13_fu_2875_p2;
wire  signed [13:0] charge1_V_8_fu_2881_p1;
wire   [13:0] grp_fu_6916_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_V_8_fu_2881_p2;
wire   [14:0] zext_ln1496_8_fu_2886_p1;
wire   [13:0] charge1_V_9_fu_2896_p3;
wire   [14:0] zext_ln1496_9_fu_2903_p1;
wire   [13:0] zext_ln186_5_fu_2913_p1;
wire   [13:0] add_ln186_16_fu_2916_p2;
wire  signed [13:0] charge1_V_10_fu_2922_p1;
wire   [13:0] grp_fu_6924_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_V_10_fu_2922_p2;
wire   [14:0] zext_ln1496_10_fu_2927_p1;
wire   [13:0] charge1_V_11_fu_2937_p3;
wire   [14:0] zext_ln1496_11_fu_2944_p1;
wire   [13:0] zext_ln186_6_fu_2954_p1;
wire   [13:0] add_ln186_19_fu_2957_p2;
wire  signed [13:0] charge1_V_12_fu_2963_p1;
wire   [13:0] grp_fu_6932_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_V_12_fu_2963_p2;
wire   [14:0] zext_ln1496_12_fu_2968_p1;
wire   [13:0] charge1_V_13_fu_2978_p3;
wire   [14:0] zext_ln1496_13_fu_2985_p1;
wire   [13:0] zext_ln186_7_fu_2995_p1;
wire   [13:0] add_ln186_22_fu_2998_p2;
wire  signed [13:0] charge1_V_14_fu_3004_p1;
wire   [13:0] grp_fu_6940_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_V_14_fu_3004_p2;
wire   [14:0] zext_ln1496_14_fu_3009_p1;
wire   [13:0] charge1_V_15_fu_3019_p3;
wire   [14:0] zext_ln1496_15_fu_3026_p1;
wire   [13:0] zext_ln186_8_fu_3036_p1;
wire   [13:0] add_ln186_25_fu_3039_p2;
wire  signed [13:0] charge1_V_16_fu_3045_p1;
wire   [13:0] grp_fu_6948_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_V_16_fu_3045_p2;
wire   [14:0] zext_ln1496_16_fu_3050_p1;
wire   [13:0] charge1_V_17_fu_3060_p3;
wire   [14:0] zext_ln1496_17_fu_3067_p1;
wire   [13:0] zext_ln186_9_fu_3077_p1;
wire   [13:0] add_ln186_28_fu_3080_p2;
wire  signed [13:0] charge1_V_18_fu_3086_p1;
wire   [13:0] grp_fu_6956_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_V_18_fu_3086_p2;
wire   [14:0] zext_ln1496_18_fu_3091_p1;
wire   [13:0] charge1_V_19_fu_3101_p3;
wire   [14:0] zext_ln1496_19_fu_3108_p1;
wire   [13:0] zext_ln186_10_fu_3118_p1;
wire   [13:0] add_ln186_31_fu_3121_p2;
wire  signed [13:0] charge1_V_20_fu_3127_p1;
wire   [13:0] grp_fu_6964_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_V_20_fu_3127_p2;
wire   [14:0] zext_ln1496_20_fu_3132_p1;
wire   [13:0] charge1_V_21_fu_3142_p3;
wire   [14:0] zext_ln1496_21_fu_3149_p1;
wire   [13:0] zext_ln186_11_fu_3159_p1;
wire   [13:0] add_ln186_34_fu_3162_p2;
wire  signed [13:0] charge1_V_22_fu_3168_p1;
wire   [13:0] grp_fu_6972_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_V_22_fu_3168_p2;
wire   [14:0] zext_ln1496_22_fu_3173_p1;
wire   [13:0] charge1_V_23_fu_3183_p3;
wire   [14:0] zext_ln1496_23_fu_3190_p1;
wire   [63:0] bitcast_ln102_fu_3296_p1;
wire   [10:0] tmp_3_fu_3299_p4;
wire   [51:0] trunc_ln102_fu_3309_p1;
wire   [0:0] icmp_ln102_1_fu_3319_p2;
wire   [0:0] icmp_ln102_fu_3313_p2;
wire   [63:0] reg_fu_3331_p1;
wire   [10:0] exp_fu_3346_p4;
wire   [51:0] trunc_ln300_fu_3360_p1;
wire   [52:0] p_Result_1_fu_3368_p3;
wire   [62:0] trunc_ln291_fu_3334_p1;
wire   [11:0] zext_ln296_fu_3356_p1;
wire  signed [11:0] sh_amt_fu_3386_p2;
wire  signed [31:0] sext_ln317_fu_3416_p1;
wire   [53:0] zext_ln305_fu_3376_p1;
wire   [53:0] zext_ln317_fu_3420_p1;
wire   [53:0] lshr_ln317_fu_3424_p2;
wire   [0:0] icmp_ln315_fu_3404_p2;
wire   [0:0] xor_ln312_fu_3440_p2;
wire   [0:0] and_ln315_fu_3446_p2;
wire   [0:0] and_ln315_1_fu_3452_p2;
wire   [16:0] trunc_ln324_fu_3430_p1;
wire   [63:0] bitcast_ln102_1_fu_3466_p1;
wire   [10:0] tmp_fu_3469_p4;
wire   [51:0] trunc_ln102_1_fu_3479_p1;
wire   [0:0] icmp_ln102_3_fu_3489_p2;
wire   [0:0] icmp_ln102_2_fu_3483_p2;
wire   [63:0] reg_1_fu_3501_p1;
wire   [10:0] exp_1_fu_3516_p4;
wire   [51:0] trunc_ln300_1_fu_3530_p1;
wire   [52:0] p_Result_3_fu_3538_p3;
wire   [62:0] trunc_ln291_1_fu_3504_p1;
wire   [11:0] zext_ln296_1_fu_3526_p1;
wire  signed [11:0] sh_amt_2_fu_3556_p2;
wire  signed [31:0] sext_ln317_1_fu_3586_p1;
wire   [53:0] zext_ln305_1_fu_3546_p1;
wire   [53:0] zext_ln317_1_fu_3590_p1;
wire   [53:0] lshr_ln317_1_fu_3594_p2;
wire   [0:0] icmp_ln315_1_fu_3574_p2;
wire   [0:0] xor_ln312_1_fu_3610_p2;
wire   [0:0] and_ln315_2_fu_3616_p2;
wire   [0:0] and_ln315_3_fu_3622_p2;
wire   [16:0] trunc_ln324_1_fu_3600_p1;
wire   [63:0] bitcast_ln102_2_fu_3636_p1;
wire   [10:0] tmp_9_fu_3639_p4;
wire   [51:0] trunc_ln102_2_fu_3649_p1;
wire   [0:0] icmp_ln102_5_fu_3659_p2;
wire   [0:0] icmp_ln102_4_fu_3653_p2;
wire   [63:0] reg_2_fu_3671_p1;
wire   [10:0] exp_2_fu_3686_p4;
wire   [51:0] trunc_ln300_2_fu_3700_p1;
wire   [52:0] p_Result_5_fu_3708_p3;
wire   [62:0] trunc_ln291_2_fu_3674_p1;
wire   [11:0] zext_ln296_2_fu_3696_p1;
wire  signed [11:0] sh_amt_4_fu_3726_p2;
wire  signed [31:0] sext_ln317_2_fu_3756_p1;
wire   [53:0] zext_ln305_2_fu_3716_p1;
wire   [53:0] zext_ln317_2_fu_3760_p1;
wire   [53:0] lshr_ln317_2_fu_3764_p2;
wire   [0:0] icmp_ln315_2_fu_3744_p2;
wire   [0:0] xor_ln312_2_fu_3780_p2;
wire   [0:0] and_ln315_4_fu_3786_p2;
wire   [0:0] and_ln315_5_fu_3792_p2;
wire   [16:0] trunc_ln324_2_fu_3770_p1;
wire   [63:0] bitcast_ln102_3_fu_3806_p1;
wire   [10:0] tmp_14_fu_3809_p4;
wire   [51:0] trunc_ln102_3_fu_3819_p1;
wire   [0:0] icmp_ln102_7_fu_3829_p2;
wire   [0:0] icmp_ln102_6_fu_3823_p2;
wire   [63:0] reg_3_fu_3841_p1;
wire   [10:0] exp_3_fu_3856_p4;
wire   [51:0] trunc_ln300_3_fu_3870_p1;
wire   [52:0] p_Result_7_fu_3878_p3;
wire   [62:0] trunc_ln291_3_fu_3844_p1;
wire   [11:0] zext_ln296_3_fu_3866_p1;
wire  signed [11:0] sh_amt_6_fu_3896_p2;
wire  signed [31:0] sext_ln317_3_fu_3926_p1;
wire   [53:0] zext_ln305_3_fu_3886_p1;
wire   [53:0] zext_ln317_3_fu_3930_p1;
wire   [53:0] lshr_ln317_3_fu_3934_p2;
wire   [0:0] icmp_ln315_3_fu_3914_p2;
wire   [0:0] xor_ln312_3_fu_3950_p2;
wire   [0:0] and_ln315_6_fu_3956_p2;
wire   [0:0] and_ln315_7_fu_3962_p2;
wire   [16:0] trunc_ln324_3_fu_3940_p1;
wire   [63:0] bitcast_ln102_4_fu_3976_p1;
wire   [10:0] tmp_19_fu_3979_p4;
wire   [51:0] trunc_ln102_4_fu_3989_p1;
wire   [0:0] icmp_ln102_9_fu_3999_p2;
wire   [0:0] icmp_ln102_8_fu_3993_p2;
wire   [63:0] reg_4_fu_4011_p1;
wire   [10:0] exp_4_fu_4026_p4;
wire   [51:0] trunc_ln300_4_fu_4040_p1;
wire   [52:0] p_Result_9_fu_4048_p3;
wire   [62:0] trunc_ln291_4_fu_4014_p1;
wire   [11:0] zext_ln296_4_fu_4036_p1;
wire  signed [11:0] sh_amt_8_fu_4066_p2;
wire  signed [31:0] sext_ln317_4_fu_4096_p1;
wire   [53:0] zext_ln305_4_fu_4056_p1;
wire   [53:0] zext_ln317_4_fu_4100_p1;
wire   [53:0] lshr_ln317_4_fu_4104_p2;
wire   [0:0] icmp_ln315_4_fu_4084_p2;
wire   [0:0] xor_ln312_4_fu_4120_p2;
wire   [0:0] and_ln315_8_fu_4126_p2;
wire   [0:0] and_ln315_9_fu_4132_p2;
wire   [16:0] trunc_ln324_4_fu_4110_p1;
wire   [63:0] bitcast_ln102_5_fu_4146_p1;
wire   [10:0] tmp_24_fu_4149_p4;
wire   [51:0] trunc_ln102_5_fu_4159_p1;
wire   [0:0] icmp_ln102_11_fu_4169_p2;
wire   [0:0] icmp_ln102_10_fu_4163_p2;
wire   [63:0] reg_5_fu_4181_p1;
wire   [10:0] exp_5_fu_4196_p4;
wire   [51:0] trunc_ln300_5_fu_4210_p1;
wire   [52:0] p_Result_11_fu_4218_p3;
wire   [62:0] trunc_ln291_5_fu_4184_p1;
wire   [11:0] zext_ln296_5_fu_4206_p1;
wire  signed [11:0] sh_amt_10_fu_4236_p2;
wire  signed [31:0] sext_ln317_5_fu_4266_p1;
wire   [53:0] zext_ln305_5_fu_4226_p1;
wire   [53:0] zext_ln317_5_fu_4270_p1;
wire   [53:0] lshr_ln317_5_fu_4274_p2;
wire   [0:0] icmp_ln315_5_fu_4254_p2;
wire   [0:0] xor_ln312_5_fu_4290_p2;
wire   [0:0] and_ln315_10_fu_4296_p2;
wire   [0:0] and_ln315_11_fu_4302_p2;
wire   [16:0] trunc_ln324_5_fu_4280_p1;
wire   [63:0] bitcast_ln102_6_fu_4316_p1;
wire   [10:0] tmp_29_fu_4319_p4;
wire   [51:0] trunc_ln102_6_fu_4329_p1;
wire   [0:0] icmp_ln102_13_fu_4339_p2;
wire   [0:0] icmp_ln102_12_fu_4333_p2;
wire   [63:0] reg_6_fu_4351_p1;
wire   [10:0] exp_6_fu_4366_p4;
wire   [51:0] trunc_ln300_6_fu_4380_p1;
wire   [52:0] p_Result_13_fu_4388_p3;
wire   [62:0] trunc_ln291_6_fu_4354_p1;
wire   [11:0] zext_ln296_6_fu_4376_p1;
wire  signed [11:0] sh_amt_12_fu_4406_p2;
wire  signed [31:0] sext_ln317_6_fu_4436_p1;
wire   [53:0] zext_ln305_6_fu_4396_p1;
wire   [53:0] zext_ln317_6_fu_4440_p1;
wire   [53:0] lshr_ln317_6_fu_4444_p2;
wire   [0:0] icmp_ln315_6_fu_4424_p2;
wire   [0:0] xor_ln312_6_fu_4460_p2;
wire   [0:0] and_ln315_12_fu_4466_p2;
wire   [0:0] and_ln315_13_fu_4472_p2;
wire   [16:0] trunc_ln324_6_fu_4450_p1;
wire   [63:0] bitcast_ln102_7_fu_4486_p1;
wire   [10:0] tmp_34_fu_4489_p4;
wire   [51:0] trunc_ln102_7_fu_4499_p1;
wire   [0:0] icmp_ln102_15_fu_4509_p2;
wire   [0:0] icmp_ln102_14_fu_4503_p2;
wire   [63:0] reg_7_fu_4521_p1;
wire   [10:0] exp_7_fu_4536_p4;
wire   [51:0] trunc_ln300_7_fu_4550_p1;
wire   [52:0] p_Result_15_fu_4558_p3;
wire   [62:0] trunc_ln291_7_fu_4524_p1;
wire   [11:0] zext_ln296_7_fu_4546_p1;
wire  signed [11:0] sh_amt_14_fu_4576_p2;
wire  signed [31:0] sext_ln317_7_fu_4606_p1;
wire   [53:0] zext_ln305_7_fu_4566_p1;
wire   [53:0] zext_ln317_7_fu_4610_p1;
wire   [53:0] lshr_ln317_7_fu_4614_p2;
wire   [0:0] icmp_ln315_7_fu_4594_p2;
wire   [0:0] xor_ln312_7_fu_4630_p2;
wire   [0:0] and_ln315_14_fu_4636_p2;
wire   [0:0] and_ln315_15_fu_4642_p2;
wire   [16:0] trunc_ln324_7_fu_4620_p1;
wire   [63:0] bitcast_ln102_8_fu_4656_p1;
wire   [10:0] tmp_39_fu_4659_p4;
wire   [51:0] trunc_ln102_8_fu_4669_p1;
wire   [0:0] icmp_ln102_17_fu_4679_p2;
wire   [0:0] icmp_ln102_16_fu_4673_p2;
wire   [63:0] reg_8_fu_4691_p1;
wire   [10:0] exp_8_fu_4706_p4;
wire   [51:0] trunc_ln300_8_fu_4720_p1;
wire   [52:0] p_Result_17_fu_4728_p3;
wire   [62:0] trunc_ln291_8_fu_4694_p1;
wire   [11:0] zext_ln296_8_fu_4716_p1;
wire  signed [11:0] sh_amt_16_fu_4746_p2;
wire  signed [31:0] sext_ln317_8_fu_4776_p1;
wire   [53:0] zext_ln305_8_fu_4736_p1;
wire   [53:0] zext_ln317_8_fu_4780_p1;
wire   [53:0] lshr_ln317_8_fu_4784_p2;
wire   [0:0] icmp_ln315_8_fu_4764_p2;
wire   [0:0] xor_ln312_8_fu_4800_p2;
wire   [0:0] and_ln315_16_fu_4806_p2;
wire   [0:0] and_ln315_17_fu_4812_p2;
wire   [16:0] trunc_ln324_8_fu_4790_p1;
wire   [63:0] bitcast_ln102_9_fu_4826_p1;
wire   [10:0] tmp_44_fu_4829_p4;
wire   [51:0] trunc_ln102_9_fu_4839_p1;
wire   [0:0] icmp_ln102_19_fu_4849_p2;
wire   [0:0] icmp_ln102_18_fu_4843_p2;
wire   [63:0] reg_9_fu_4861_p1;
wire   [10:0] exp_9_fu_4876_p4;
wire   [51:0] trunc_ln300_9_fu_4890_p1;
wire   [52:0] p_Result_19_fu_4898_p3;
wire   [62:0] trunc_ln291_9_fu_4864_p1;
wire   [11:0] zext_ln296_9_fu_4886_p1;
wire  signed [11:0] sh_amt_18_fu_4916_p2;
wire  signed [31:0] sext_ln317_9_fu_4946_p1;
wire   [53:0] zext_ln305_9_fu_4906_p1;
wire   [53:0] zext_ln317_9_fu_4950_p1;
wire   [53:0] lshr_ln317_9_fu_4954_p2;
wire   [0:0] icmp_ln315_9_fu_4934_p2;
wire   [0:0] xor_ln312_9_fu_4970_p2;
wire   [0:0] and_ln315_18_fu_4976_p2;
wire   [0:0] and_ln315_19_fu_4982_p2;
wire   [16:0] trunc_ln324_9_fu_4960_p1;
wire   [63:0] bitcast_ln102_10_fu_4996_p1;
wire   [10:0] tmp_49_fu_4999_p4;
wire   [51:0] trunc_ln102_10_fu_5009_p1;
wire   [0:0] icmp_ln102_21_fu_5019_p2;
wire   [0:0] icmp_ln102_20_fu_5013_p2;
wire   [63:0] reg_10_fu_5031_p1;
wire   [10:0] exp_10_fu_5046_p4;
wire   [51:0] trunc_ln300_10_fu_5060_p1;
wire   [52:0] p_Result_21_fu_5068_p3;
wire   [62:0] trunc_ln291_10_fu_5034_p1;
wire   [11:0] zext_ln296_10_fu_5056_p1;
wire  signed [11:0] sh_amt_20_fu_5086_p2;
wire  signed [31:0] sext_ln317_10_fu_5116_p1;
wire   [53:0] zext_ln305_10_fu_5076_p1;
wire   [53:0] zext_ln317_10_fu_5120_p1;
wire   [53:0] lshr_ln317_10_fu_5124_p2;
wire   [0:0] icmp_ln315_10_fu_5104_p2;
wire   [0:0] xor_ln312_10_fu_5140_p2;
wire   [0:0] and_ln315_20_fu_5146_p2;
wire   [0:0] and_ln315_21_fu_5152_p2;
wire   [16:0] trunc_ln324_10_fu_5130_p1;
wire   [63:0] bitcast_ln102_11_fu_5166_p1;
wire   [10:0] tmp_54_fu_5169_p4;
wire   [51:0] trunc_ln102_11_fu_5179_p1;
wire   [0:0] icmp_ln102_23_fu_5189_p2;
wire   [0:0] icmp_ln102_22_fu_5183_p2;
wire   [63:0] reg_11_fu_5201_p1;
wire   [10:0] exp_11_fu_5216_p4;
wire   [51:0] trunc_ln300_11_fu_5230_p1;
wire   [52:0] p_Result_23_fu_5238_p3;
wire   [62:0] trunc_ln291_11_fu_5204_p1;
wire   [11:0] zext_ln296_11_fu_5226_p1;
wire  signed [11:0] sh_amt_22_fu_5256_p2;
wire  signed [31:0] sext_ln317_11_fu_5286_p1;
wire   [53:0] zext_ln305_11_fu_5246_p1;
wire   [53:0] zext_ln317_11_fu_5290_p1;
wire   [53:0] lshr_ln317_11_fu_5294_p2;
wire   [0:0] icmp_ln315_11_fu_5274_p2;
wire   [0:0] xor_ln312_11_fu_5310_p2;
wire   [0:0] and_ln315_22_fu_5316_p2;
wire   [0:0] and_ln315_23_fu_5322_p2;
wire   [16:0] trunc_ln324_11_fu_5300_p1;
wire   [0:0] grp_fu_1148_p2;
wire   [0:0] grp_fu_1153_p2;
wire   [0:0] and_ln105_fu_5341_p2;
wire   [0:0] grp_fu_1158_p2;
wire   [0:0] and_ln105_1_fu_5350_p2;
wire   [0:0] grp_fu_1163_p2;
wire   [0:0] and_ln105_2_fu_5359_p2;
wire   [1:0] zext_ln214_1_fu_5346_p1;
wire   [1:0] zext_ln214_2_fu_5355_p1;
wire   [1:0] add_ln214_2_fu_5368_p2;
wire   [1:0] zext_ln214_3_fu_5364_p1;
wire   [0:0] helper_V_fu_5336_p2;
wire   [1:0] pup_V_fu_5374_p2;
wire  signed [31:0] sext_ln311_fu_5394_p1;
wire   [16:0] sext_ln311cast_fu_5402_p1;
wire   [0:0] or_ln314_fu_5411_p2;
wire   [0:0] icmp_ln333_fu_5397_p2;
wire   [0:0] xor_ln314_fu_5415_p2;
wire   [0:0] and_ln333_fu_5421_p2;
wire   [16:0] shl_ln335_fu_5406_p2;
wire   [0:0] xor_ln308_fu_5434_p2;
wire   [0:0] and_ln312_fu_5439_p2;
wire   [16:0] select_ln333_fu_5427_p3;
wire   [16:0] select_ln312_fu_5444_p3;
wire   [16:0] sub_ln455_fu_5451_p2;
wire   [0:0] grp_fu_1168_p2;
wire   [0:0] grp_fu_1173_p2;
wire   [0:0] and_ln105_3_fu_5470_p2;
wire   [0:0] grp_fu_1178_p2;
wire   [0:0] and_ln105_4_fu_5479_p2;
wire   [0:0] grp_fu_1183_p2;
wire   [0:0] and_ln105_5_fu_5488_p2;
wire   [1:0] zext_ln214_5_fu_5475_p1;
wire   [1:0] zext_ln214_6_fu_5484_p1;
wire   [1:0] add_ln214_6_fu_5497_p2;
wire   [1:0] zext_ln214_7_fu_5493_p1;
wire   [0:0] helper_V_2_fu_5465_p2;
wire   [1:0] pup_V_2_fu_5503_p2;
wire  signed [31:0] sext_ln311_1_fu_5523_p1;
wire   [16:0] sext_ln311_1cast_fu_5531_p1;
wire   [0:0] or_ln314_1_fu_5540_p2;
wire   [0:0] icmp_ln333_1_fu_5526_p2;
wire   [0:0] xor_ln314_1_fu_5544_p2;
wire   [0:0] and_ln333_1_fu_5550_p2;
wire   [16:0] shl_ln335_1_fu_5535_p2;
wire   [0:0] xor_ln308_1_fu_5563_p2;
wire   [0:0] and_ln312_1_fu_5568_p2;
wire   [16:0] select_ln333_1_fu_5556_p3;
wire   [16:0] select_ln312_1_fu_5573_p3;
wire   [16:0] sub_ln455_1_fu_5580_p2;
wire   [0:0] grp_fu_1188_p2;
wire   [0:0] grp_fu_1193_p2;
wire   [0:0] and_ln105_6_fu_5599_p2;
wire   [0:0] grp_fu_1198_p2;
wire   [0:0] and_ln105_7_fu_5608_p2;
wire   [0:0] grp_fu_1203_p2;
wire   [0:0] and_ln105_8_fu_5617_p2;
wire   [1:0] zext_ln214_9_fu_5604_p1;
wire   [1:0] zext_ln214_10_fu_5613_p1;
wire   [1:0] add_ln214_10_fu_5626_p2;
wire   [1:0] zext_ln214_11_fu_5622_p1;
wire   [0:0] helper_V_4_fu_5594_p2;
wire   [1:0] pup_V_4_fu_5632_p2;
wire  signed [31:0] sext_ln311_2_fu_5652_p1;
wire   [16:0] sext_ln311_2cast_fu_5660_p1;
wire   [0:0] or_ln314_2_fu_5669_p2;
wire   [0:0] icmp_ln333_2_fu_5655_p2;
wire   [0:0] xor_ln314_2_fu_5673_p2;
wire   [0:0] and_ln333_2_fu_5679_p2;
wire   [16:0] shl_ln335_2_fu_5664_p2;
wire   [0:0] xor_ln308_2_fu_5692_p2;
wire   [0:0] and_ln312_2_fu_5697_p2;
wire   [16:0] select_ln333_2_fu_5685_p3;
wire   [16:0] select_ln312_2_fu_5702_p3;
wire   [16:0] sub_ln455_2_fu_5709_p2;
wire   [0:0] grp_fu_1208_p2;
wire   [0:0] grp_fu_1213_p2;
wire   [0:0] and_ln105_9_fu_5728_p2;
wire   [0:0] grp_fu_1218_p2;
wire   [0:0] and_ln105_10_fu_5737_p2;
wire   [0:0] grp_fu_1223_p2;
wire   [0:0] and_ln105_11_fu_5746_p2;
wire   [1:0] zext_ln214_13_fu_5733_p1;
wire   [1:0] zext_ln214_14_fu_5742_p1;
wire   [1:0] add_ln214_14_fu_5755_p2;
wire   [1:0] zext_ln214_15_fu_5751_p1;
wire   [0:0] helper_V_6_fu_5723_p2;
wire   [1:0] pup_V_6_fu_5761_p2;
wire  signed [31:0] sext_ln311_3_fu_5781_p1;
wire   [16:0] sext_ln311_3cast_fu_5789_p1;
wire   [0:0] or_ln314_3_fu_5798_p2;
wire   [0:0] icmp_ln333_3_fu_5784_p2;
wire   [0:0] xor_ln314_3_fu_5802_p2;
wire   [0:0] and_ln333_3_fu_5808_p2;
wire   [16:0] shl_ln335_3_fu_5793_p2;
wire   [0:0] xor_ln308_3_fu_5821_p2;
wire   [0:0] and_ln312_3_fu_5826_p2;
wire   [16:0] select_ln333_3_fu_5814_p3;
wire   [16:0] select_ln312_3_fu_5831_p3;
wire   [16:0] sub_ln455_3_fu_5838_p2;
wire   [0:0] grp_fu_1228_p2;
wire   [0:0] grp_fu_1233_p2;
wire   [0:0] and_ln105_12_fu_5857_p2;
wire   [0:0] grp_fu_1238_p2;
wire   [0:0] and_ln105_13_fu_5866_p2;
wire   [0:0] grp_fu_1243_p2;
wire   [0:0] and_ln105_14_fu_5875_p2;
wire   [1:0] zext_ln214_17_fu_5862_p1;
wire   [1:0] zext_ln214_18_fu_5871_p1;
wire   [1:0] add_ln214_18_fu_5884_p2;
wire   [1:0] zext_ln214_19_fu_5880_p1;
wire   [0:0] helper_V_8_fu_5852_p2;
wire   [1:0] pup_V_8_fu_5890_p2;
wire  signed [31:0] sext_ln311_4_fu_5910_p1;
wire   [16:0] sext_ln311_4cast_fu_5918_p1;
wire   [0:0] or_ln314_4_fu_5927_p2;
wire   [0:0] icmp_ln333_4_fu_5913_p2;
wire   [0:0] xor_ln314_4_fu_5931_p2;
wire   [0:0] and_ln333_4_fu_5937_p2;
wire   [16:0] shl_ln335_4_fu_5922_p2;
wire   [0:0] xor_ln308_4_fu_5950_p2;
wire   [0:0] and_ln312_4_fu_5955_p2;
wire   [16:0] select_ln333_4_fu_5943_p3;
wire   [16:0] select_ln312_4_fu_5960_p3;
wire   [16:0] sub_ln455_4_fu_5967_p2;
wire   [0:0] grp_fu_1248_p2;
wire   [0:0] grp_fu_1253_p2;
wire   [0:0] and_ln105_15_fu_5986_p2;
wire   [0:0] grp_fu_1258_p2;
wire   [0:0] and_ln105_16_fu_5995_p2;
wire   [0:0] grp_fu_1263_p2;
wire   [0:0] and_ln105_17_fu_6004_p2;
wire   [1:0] zext_ln214_21_fu_5991_p1;
wire   [1:0] zext_ln214_22_fu_6000_p1;
wire   [1:0] add_ln214_22_fu_6013_p2;
wire   [1:0] zext_ln214_23_fu_6009_p1;
wire   [0:0] helper_V_10_fu_5981_p2;
wire   [1:0] pup_V_10_fu_6019_p2;
wire  signed [31:0] sext_ln311_5_fu_6039_p1;
wire   [16:0] sext_ln311_5cast_fu_6047_p1;
wire   [0:0] or_ln314_5_fu_6056_p2;
wire   [0:0] icmp_ln333_5_fu_6042_p2;
wire   [0:0] xor_ln314_5_fu_6060_p2;
wire   [0:0] and_ln333_5_fu_6066_p2;
wire   [16:0] shl_ln335_5_fu_6051_p2;
wire   [0:0] xor_ln308_5_fu_6079_p2;
wire   [0:0] and_ln312_5_fu_6084_p2;
wire   [16:0] select_ln333_5_fu_6072_p3;
wire   [16:0] select_ln312_5_fu_6089_p3;
wire   [16:0] sub_ln455_5_fu_6096_p2;
wire   [0:0] grp_fu_1268_p2;
wire   [0:0] grp_fu_1273_p2;
wire   [0:0] and_ln105_18_fu_6115_p2;
wire   [0:0] grp_fu_1278_p2;
wire   [0:0] and_ln105_19_fu_6124_p2;
wire   [0:0] grp_fu_1283_p2;
wire   [0:0] and_ln105_20_fu_6133_p2;
wire   [1:0] zext_ln214_25_fu_6120_p1;
wire   [1:0] zext_ln214_26_fu_6129_p1;
wire   [1:0] add_ln214_26_fu_6142_p2;
wire   [1:0] zext_ln214_27_fu_6138_p1;
wire   [0:0] helper_V_12_fu_6110_p2;
wire   [1:0] pup_V_12_fu_6148_p2;
wire  signed [31:0] sext_ln311_6_fu_6168_p1;
wire   [16:0] sext_ln311_6cast_fu_6176_p1;
wire   [0:0] or_ln314_6_fu_6185_p2;
wire   [0:0] icmp_ln333_6_fu_6171_p2;
wire   [0:0] xor_ln314_6_fu_6189_p2;
wire   [0:0] and_ln333_6_fu_6195_p2;
wire   [16:0] shl_ln335_6_fu_6180_p2;
wire   [0:0] xor_ln308_6_fu_6208_p2;
wire   [0:0] and_ln312_6_fu_6213_p2;
wire   [16:0] select_ln333_6_fu_6201_p3;
wire   [16:0] select_ln312_6_fu_6218_p3;
wire   [16:0] sub_ln455_6_fu_6225_p2;
wire   [0:0] grp_fu_1288_p2;
wire   [0:0] grp_fu_1293_p2;
wire   [0:0] and_ln105_21_fu_6244_p2;
wire   [0:0] grp_fu_1298_p2;
wire   [0:0] and_ln105_22_fu_6253_p2;
wire   [0:0] grp_fu_1303_p2;
wire   [0:0] and_ln105_23_fu_6262_p2;
wire   [1:0] zext_ln214_29_fu_6249_p1;
wire   [1:0] zext_ln214_30_fu_6258_p1;
wire   [1:0] add_ln214_30_fu_6271_p2;
wire   [1:0] zext_ln214_31_fu_6267_p1;
wire   [0:0] helper_V_14_fu_6239_p2;
wire   [1:0] pup_V_14_fu_6277_p2;
wire  signed [31:0] sext_ln311_7_fu_6297_p1;
wire   [16:0] sext_ln311_7cast_fu_6305_p1;
wire   [0:0] or_ln314_7_fu_6314_p2;
wire   [0:0] icmp_ln333_7_fu_6300_p2;
wire   [0:0] xor_ln314_7_fu_6318_p2;
wire   [0:0] and_ln333_7_fu_6324_p2;
wire   [16:0] shl_ln335_7_fu_6309_p2;
wire   [0:0] xor_ln308_7_fu_6337_p2;
wire   [0:0] and_ln312_7_fu_6342_p2;
wire   [16:0] select_ln333_7_fu_6330_p3;
wire   [16:0] select_ln312_7_fu_6347_p3;
wire   [16:0] sub_ln455_7_fu_6354_p2;
wire   [0:0] grp_fu_1308_p2;
wire   [0:0] grp_fu_1313_p2;
wire   [0:0] and_ln105_24_fu_6373_p2;
wire   [0:0] grp_fu_1318_p2;
wire   [0:0] and_ln105_25_fu_6382_p2;
wire   [0:0] grp_fu_1323_p2;
wire   [0:0] and_ln105_26_fu_6391_p2;
wire   [1:0] zext_ln214_33_fu_6378_p1;
wire   [1:0] zext_ln214_34_fu_6387_p1;
wire   [1:0] add_ln214_34_fu_6400_p2;
wire   [1:0] zext_ln214_35_fu_6396_p1;
wire   [0:0] helper_V_16_fu_6368_p2;
wire   [1:0] pup_V_16_fu_6406_p2;
wire  signed [31:0] sext_ln311_8_fu_6426_p1;
wire   [16:0] sext_ln311_8cast_fu_6434_p1;
wire   [0:0] or_ln314_8_fu_6443_p2;
wire   [0:0] icmp_ln333_8_fu_6429_p2;
wire   [0:0] xor_ln314_8_fu_6447_p2;
wire   [0:0] and_ln333_8_fu_6453_p2;
wire   [16:0] shl_ln335_8_fu_6438_p2;
wire   [0:0] xor_ln308_8_fu_6466_p2;
wire   [0:0] and_ln312_8_fu_6471_p2;
wire   [16:0] select_ln333_8_fu_6459_p3;
wire   [16:0] select_ln312_8_fu_6476_p3;
wire   [16:0] sub_ln455_8_fu_6483_p2;
wire   [0:0] grp_fu_1328_p2;
wire   [0:0] grp_fu_1333_p2;
wire   [0:0] and_ln105_27_fu_6502_p2;
wire   [0:0] grp_fu_1338_p2;
wire   [0:0] and_ln105_28_fu_6511_p2;
wire   [0:0] grp_fu_1343_p2;
wire   [0:0] and_ln105_29_fu_6520_p2;
wire   [1:0] zext_ln214_37_fu_6507_p1;
wire   [1:0] zext_ln214_38_fu_6516_p1;
wire   [1:0] add_ln214_38_fu_6529_p2;
wire   [1:0] zext_ln214_39_fu_6525_p1;
wire   [0:0] helper_V_18_fu_6497_p2;
wire   [1:0] pup_V_18_fu_6535_p2;
wire  signed [31:0] sext_ln311_9_fu_6555_p1;
wire   [16:0] sext_ln311_9cast_fu_6563_p1;
wire   [0:0] or_ln314_9_fu_6572_p2;
wire   [0:0] icmp_ln333_9_fu_6558_p2;
wire   [0:0] xor_ln314_9_fu_6576_p2;
wire   [0:0] and_ln333_9_fu_6582_p2;
wire   [16:0] shl_ln335_9_fu_6567_p2;
wire   [0:0] xor_ln308_9_fu_6595_p2;
wire   [0:0] and_ln312_9_fu_6600_p2;
wire   [16:0] select_ln333_9_fu_6588_p3;
wire   [16:0] select_ln312_9_fu_6605_p3;
wire   [16:0] sub_ln455_9_fu_6612_p2;
wire   [0:0] grp_fu_1348_p2;
wire   [0:0] grp_fu_1353_p2;
wire   [0:0] and_ln105_30_fu_6631_p2;
wire   [0:0] grp_fu_1358_p2;
wire   [0:0] and_ln105_31_fu_6640_p2;
wire   [0:0] grp_fu_1363_p2;
wire   [0:0] and_ln105_32_fu_6649_p2;
wire   [1:0] zext_ln214_41_fu_6636_p1;
wire   [1:0] zext_ln214_42_fu_6645_p1;
wire   [1:0] add_ln214_42_fu_6658_p2;
wire   [1:0] zext_ln214_43_fu_6654_p1;
wire   [0:0] helper_V_20_fu_6626_p2;
wire   [1:0] pup_V_20_fu_6664_p2;
wire  signed [31:0] sext_ln311_10_fu_6684_p1;
wire   [16:0] sext_ln311_10cast_fu_6692_p1;
wire   [0:0] or_ln314_10_fu_6701_p2;
wire   [0:0] icmp_ln333_10_fu_6687_p2;
wire   [0:0] xor_ln314_10_fu_6705_p2;
wire   [0:0] and_ln333_10_fu_6711_p2;
wire   [16:0] shl_ln335_10_fu_6696_p2;
wire   [0:0] xor_ln308_10_fu_6724_p2;
wire   [0:0] and_ln312_10_fu_6729_p2;
wire   [16:0] select_ln333_10_fu_6717_p3;
wire   [16:0] select_ln312_10_fu_6734_p3;
wire   [16:0] sub_ln455_10_fu_6741_p2;
wire   [0:0] grp_fu_1368_p2;
wire   [0:0] grp_fu_1373_p2;
wire   [0:0] and_ln105_33_fu_6760_p2;
wire   [0:0] grp_fu_1378_p2;
wire   [0:0] and_ln105_34_fu_6769_p2;
wire   [0:0] grp_fu_1383_p2;
wire   [0:0] and_ln105_35_fu_6778_p2;
wire   [1:0] zext_ln214_45_fu_6765_p1;
wire   [1:0] zext_ln214_46_fu_6774_p1;
wire   [1:0] add_ln214_46_fu_6787_p2;
wire   [1:0] zext_ln214_47_fu_6783_p1;
wire   [0:0] helper_V_22_fu_6755_p2;
wire   [1:0] pup_V_22_fu_6793_p2;
wire  signed [31:0] sext_ln311_11_fu_6813_p1;
wire   [16:0] sext_ln311_11cast_fu_6821_p1;
wire   [0:0] or_ln314_11_fu_6830_p2;
wire   [0:0] icmp_ln333_11_fu_6816_p2;
wire   [0:0] xor_ln314_11_fu_6834_p2;
wire   [0:0] and_ln333_11_fu_6840_p2;
wire   [16:0] shl_ln335_11_fu_6825_p2;
wire   [0:0] xor_ln308_11_fu_6853_p2;
wire   [0:0] and_ln312_11_fu_6858_p2;
wire   [16:0] select_ln333_11_fu_6846_p3;
wire   [16:0] select_ln312_11_fu_6863_p3;
wire   [16:0] sub_ln455_11_fu_6870_p2;
wire    ap_block_pp0_stage0_00001;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
end

ts_s30xl_pileupflag_trigger_hw_nbins_s_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
nbins_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(nbins_s_address0),
    .ce0(nbins_s_ce0),
    .q0(nbins_s_q0),
    .address1(nbins_s_address1),
    .ce1(nbins_s_ce1),
    .q1(nbins_s_q1),
    .address2(nbins_s_address2),
    .ce2(nbins_s_ce2),
    .q2(nbins_s_q2),
    .address3(nbins_s_address3),
    .ce3(nbins_s_ce3),
    .q3(nbins_s_q3),
    .address4(nbins_s_address4),
    .ce4(nbins_s_ce4),
    .q4(nbins_s_q4),
    .address5(nbins_s_address5),
    .ce5(nbins_s_ce5),
    .q5(nbins_s_q5),
    .address6(nbins_s_address6),
    .ce6(nbins_s_ce6),
    .q6(nbins_s_q6),
    .address7(nbins_s_address7),
    .ce7(nbins_s_ce7),
    .q7(nbins_s_q7),
    .address8(nbins_s_address8),
    .ce8(nbins_s_ce8),
    .q8(nbins_s_q8),
    .address9(nbins_s_address9),
    .ce9(nbins_s_ce9),
    .q9(nbins_s_q9),
    .address10(nbins_s_address10),
    .ce10(nbins_s_ce10),
    .q10(nbins_s_q10),
    .address11(nbins_s_address11),
    .ce11(nbins_s_ce11),
    .q11(nbins_s_q11)
);

ts_s30xl_pileupflag_trigger_hw_sense_s_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sense_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sense_s_address0),
    .ce0(sense_s_ce0),
    .q0(sense_s_q0),
    .address1(sense_s_address1),
    .ce1(sense_s_ce1),
    .q1(sense_s_q1),
    .address2(sense_s_address2),
    .ce2(sense_s_ce2),
    .q2(sense_s_q2),
    .address3(sense_s_address3),
    .ce3(sense_s_ce3),
    .q3(sense_s_q3),
    .address4(sense_s_address4),
    .ce4(sense_s_ce4),
    .q4(sense_s_q4),
    .address5(sense_s_address5),
    .ce5(sense_s_ce5),
    .q5(sense_s_q5),
    .address6(sense_s_address6),
    .ce6(sense_s_ce6),
    .q6(sense_s_q6),
    .address7(sense_s_address7),
    .ce7(sense_s_ce7),
    .q7(sense_s_q7),
    .address8(sense_s_address8),
    .ce8(sense_s_ce8),
    .q8(sense_s_q8),
    .address9(sense_s_address9),
    .ce9(sense_s_ce9),
    .q9(sense_s_q9),
    .address10(sense_s_address10),
    .ce10(sense_s_ce10),
    .q10(sense_s_q10),
    .address11(sense_s_address11),
    .ce11(sense_s_ce11),
    .q11(sense_s_q11)
);

ts_s30xl_pileupflag_trigger_hw_edges_s_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 17 ),
    .AddressWidth( 5 ))
edges_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(edges_s_address0),
    .ce0(edges_s_ce0),
    .q0(edges_s_q0),
    .address1(edges_s_address1),
    .ce1(edges_s_ce1),
    .q1(edges_s_q1),
    .address2(edges_s_address2),
    .ce2(edges_s_ce2),
    .q2(edges_s_q2),
    .address3(edges_s_address3),
    .ce3(edges_s_ce3),
    .q3(edges_s_q3),
    .address4(edges_s_address4),
    .ce4(edges_s_ce4),
    .q4(edges_s_q4),
    .address5(edges_s_address5),
    .ce5(edges_s_ce5),
    .q5(edges_s_q5),
    .address6(edges_s_address6),
    .ce6(edges_s_ce6),
    .q6(edges_s_q6),
    .address7(edges_s_address7),
    .ce7(edges_s_ce7),
    .q7(edges_s_q7),
    .address8(edges_s_address8),
    .ce8(edges_s_ce8),
    .q8(edges_s_q8),
    .address9(edges_s_address9),
    .ce9(edges_s_ce9),
    .q9(edges_s_q9),
    .address10(edges_s_address10),
    .ce10(edges_s_ce10),
    .q10(edges_s_q10),
    .address11(edges_s_address11),
    .ce11(edges_s_ce11),
    .q11(edges_s_q11)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i1_reg_7751),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1028_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_reg_7756),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1033_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i150_1_reg_7761),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1038_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_1_reg_7766),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1043_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i150_2_reg_7771),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1048_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_2_reg_7776),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1053_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i150_3_reg_7781),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1058_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_3_reg_7786),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1063_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i150_4_reg_7791),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1068_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_4_reg_7796),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1073_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i150_5_reg_7801),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1078_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_5_reg_7806),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1083_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i150_6_reg_7811),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1088_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_6_reg_7816),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1093_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i150_7_reg_7821),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1098_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_7_reg_7826),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1103_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i150_8_reg_7831),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1108_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_8_reg_7836),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1113_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i150_9_reg_7841),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1118_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_9_reg_7846),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1123_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i150_s_reg_7851),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1128_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_s_reg_7856),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1133_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i150_10_reg_7861),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1138_p2)
);

ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_10_reg_7866),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1143_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i1_reg_7871),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1148_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i1_reg_7871),
    .din1(64'd4629137466983448576),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1153_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i1_reg_7871),
    .din1(64'd4633641066610819072),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1158_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i1_reg_7871),
    .din1(64'd4636033603912859648),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1163_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_1_reg_7885),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1168_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_1_reg_7885),
    .din1(64'd4629137466983448576),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1173_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_1_reg_7885),
    .din1(64'd4633641066610819072),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1178_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_1_reg_7885),
    .din1(64'd4636033603912859648),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1183_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_2_reg_7899),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1188_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_2_reg_7899),
    .din1(64'd4629137466983448576),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1193_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_2_reg_7899),
    .din1(64'd4633641066610819072),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1198_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_2_reg_7899),
    .din1(64'd4636033603912859648),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1203_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_3_reg_7913),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1208_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_3_reg_7913),
    .din1(64'd4629137466983448576),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1213_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_3_reg_7913),
    .din1(64'd4633641066610819072),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1218_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_3_reg_7913),
    .din1(64'd4636033603912859648),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1223_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_4_reg_7927),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1228_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_4_reg_7927),
    .din1(64'd4629137466983448576),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1233_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_4_reg_7927),
    .din1(64'd4633641066610819072),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1238_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_4_reg_7927),
    .din1(64'd4636033603912859648),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1243_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_5_reg_7941),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1248_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_5_reg_7941),
    .din1(64'd4629137466983448576),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1253_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_5_reg_7941),
    .din1(64'd4633641066610819072),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1258_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_5_reg_7941),
    .din1(64'd4636033603912859648),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1263_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_6_reg_7955),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1268_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_6_reg_7955),
    .din1(64'd4629137466983448576),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1273_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_6_reg_7955),
    .din1(64'd4633641066610819072),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1278_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_6_reg_7955),
    .din1(64'd4636033603912859648),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1283_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_7_reg_7969),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1288_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_7_reg_7969),
    .din1(64'd4629137466983448576),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1293_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_7_reg_7969),
    .din1(64'd4633641066610819072),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1298_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_7_reg_7969),
    .din1(64'd4636033603912859648),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1303_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_8_reg_7983),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1308_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_8_reg_7983),
    .din1(64'd4629137466983448576),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1313_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_8_reg_7983),
    .din1(64'd4633641066610819072),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1318_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_8_reg_7983),
    .din1(64'd4636033603912859648),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1323_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_9_reg_7997),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1328_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_9_reg_7997),
    .din1(64'd4629137466983448576),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1333_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_9_reg_7997),
    .din1(64'd4633641066610819072),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1338_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_9_reg_7997),
    .din1(64'd4636033603912859648),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1343_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_s_reg_8011),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1348_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_s_reg_8011),
    .din1(64'd4629137466983448576),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1353_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_s_reg_8011),
    .din1(64'd4633641066610819072),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1358_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_s_reg_8011),
    .din1(64'd4636033603912859648),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1363_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_10_reg_8025),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1368_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_10_reg_8025),
    .din1(64'd4629137466983448576),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1373_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_10_reg_8025),
    .din1(64'd4633641066610819072),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1378_p2)
);

ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i151_10_reg_8025),
    .din1(64'd4636033603912859648),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1383_p2)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1388_p0),
    .ce(1'b1),
    .dout(grp_fu_1388_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1391_p0),
    .ce(1'b1),
    .dout(grp_fu_1391_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1394_p0),
    .ce(1'b1),
    .dout(grp_fu_1394_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1397_p0),
    .ce(1'b1),
    .dout(grp_fu_1397_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1400_p0),
    .ce(1'b1),
    .dout(grp_fu_1400_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1403_p0),
    .ce(1'b1),
    .dout(grp_fu_1403_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1406_p0),
    .ce(1'b1),
    .dout(grp_fu_1406_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1409_p0),
    .ce(1'b1),
    .dout(grp_fu_1409_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1412_p0),
    .ce(1'b1),
    .dout(grp_fu_1412_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1415_p0),
    .ce(1'b1),
    .dout(grp_fu_1415_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1418_p0),
    .ce(1'b1),
    .dout(grp_fu_1418_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1421_p0),
    .ce(1'b1),
    .dout(grp_fu_1421_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1424_p0),
    .ce(1'b1),
    .dout(grp_fu_1424_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1427_p0),
    .ce(1'b1),
    .dout(grp_fu_1427_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1430_p0),
    .ce(1'b1),
    .dout(grp_fu_1430_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1433_p0),
    .ce(1'b1),
    .dout(grp_fu_1433_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1436_p0),
    .ce(1'b1),
    .dout(grp_fu_1436_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1439_p0),
    .ce(1'b1),
    .dout(grp_fu_1439_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1442_p0),
    .ce(1'b1),
    .dout(grp_fu_1442_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1445_p0),
    .ce(1'b1),
    .dout(grp_fu_1445_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1448_p0),
    .ce(1'b1),
    .dout(grp_fu_1448_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1451_p0),
    .ce(1'b1),
    .dout(grp_fu_1451_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1454_p0),
    .ce(1'b1),
    .dout(grp_fu_1454_p1)
);

ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1457_p0),
    .ce(1'b1),
    .dout(grp_fu_1457_p1)
);

ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q11),
    .din1(sub_ln186_fu_2435_p2),
    .din2(edges_load_reg_7281_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6884_p3)
);

ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q10),
    .din1(sub_ln186_1_fu_2458_p2),
    .din2(edges_load_1_reg_7301_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6892_p3)
);

ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q9),
    .din1(sub_ln186_2_fu_2481_p2),
    .din2(edges_load_2_reg_7321_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6900_p3)
);

ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q8),
    .din1(sub_ln186_3_fu_2504_p2),
    .din2(edges_load_3_reg_7341_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6908_p3)
);

ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q7),
    .din1(sub_ln186_4_fu_2527_p2),
    .din2(edges_load_4_reg_7361_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6916_p3)
);

ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q6),
    .din1(sub_ln186_5_fu_2550_p2),
    .din2(edges_load_5_reg_7381_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6924_p3)
);

ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q5),
    .din1(sub_ln186_6_fu_2573_p2),
    .din2(edges_load_6_reg_7401_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6932_p3)
);

ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q4),
    .din1(sub_ln186_7_fu_2596_p2),
    .din2(edges_load_7_reg_7421_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6940_p3)
);

ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q3),
    .din1(sub_ln186_8_fu_2619_p2),
    .din2(edges_load_8_reg_7441_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6948_p3)
);

ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q2),
    .din1(sub_ln186_9_fu_2642_p2),
    .din2(edges_load_9_reg_7461_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6956_p3)
);

ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q1),
    .din1(sub_ln186_10_fu_2665_p2),
    .din2(edges_load_10_reg_7481_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6964_p3)
);

ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q0),
    .din1(sub_ln186_11_fu_2688_p2),
    .din2(edges_load_11_reg_7501_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6972_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bc0_in_read_reg_7266 <= bc0_in;
        bc0_in_read_reg_7266_pp0_iter1_reg <= bc0_in_read_reg_7266;
        lshr_ln186_10_reg_7506 <= {{lshr_ln186_10_fu_2698_p1[13:1]}};
        lshr_ln186_1_reg_7406 <= {{lshr_ln186_1_fu_2583_p1[13:1]}};
        lshr_ln186_2_reg_7306 <= {{lshr_ln186_2_fu_2468_p1[13:1]}};
        lshr_ln186_3_reg_7426 <= {{lshr_ln186_3_fu_2606_p1[13:1]}};
        lshr_ln186_4_reg_7326 <= {{lshr_ln186_4_fu_2491_p1[13:1]}};
        lshr_ln186_5_reg_7446 <= {{lshr_ln186_5_fu_2629_p1[13:1]}};
        lshr_ln186_6_reg_7346 <= {{lshr_ln186_6_fu_2514_p1[13:1]}};
        lshr_ln186_7_reg_7466 <= {{lshr_ln186_7_fu_2652_p1[13:1]}};
        lshr_ln186_8_reg_7366 <= {{lshr_ln186_8_fu_2537_p1[13:1]}};
        lshr_ln186_9_reg_7486 <= {{lshr_ln186_9_fu_2675_p1[13:1]}};
        lshr_ln186_s_reg_7386 <= {{lshr_ln186_s_fu_2560_p1[13:1]}};
        lshr_ln_reg_7286 <= {{lshr_ln_fu_2445_p1[13:1]}};
        ready_V_reg_6980 <= dataReady_in;
        ready_V_reg_6980_pp0_iter1_reg <= ready_V_reg_6980;
        ret_V_48_reg_7021 <= {{FIFO_0[11:6]}};
        ret_V_49_reg_7041 <= {{FIFO_1[11:6]}};
        ret_V_50_reg_7061 <= {{FIFO_2[11:6]}};
        ret_V_51_reg_7081 <= {{FIFO_3[11:6]}};
        ret_V_52_reg_7101 <= {{FIFO_4[11:6]}};
        ret_V_53_reg_7121 <= {{FIFO_5[11:6]}};
        ret_V_54_reg_7141 <= {{FIFO_6[11:6]}};
        ret_V_55_reg_7161 <= {{FIFO_7[11:6]}};
        ret_V_56_reg_7181 <= {{FIFO_8[11:6]}};
        ret_V_57_reg_7201 <= {{FIFO_9[11:6]}};
        ret_V_58_reg_7221 <= {{FIFO_10[11:6]}};
        ret_V_59_reg_7241 <= {{FIFO_11[11:6]}};
        timestamp_in_read_reg_7261 <= timestamp_in;
        timestamp_in_read_reg_7261_pp0_iter1_reg <= timestamp_in_read_reg_7261;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        bc0_in_read_reg_7266_pp0_iter10_reg <= bc0_in_read_reg_7266_pp0_iter9_reg;
        bc0_in_read_reg_7266_pp0_iter11_reg <= bc0_in_read_reg_7266_pp0_iter10_reg;
        bc0_in_read_reg_7266_pp0_iter12_reg <= bc0_in_read_reg_7266_pp0_iter11_reg;
        bc0_in_read_reg_7266_pp0_iter13_reg <= bc0_in_read_reg_7266_pp0_iter12_reg;
        bc0_in_read_reg_7266_pp0_iter14_reg <= bc0_in_read_reg_7266_pp0_iter13_reg;
        bc0_in_read_reg_7266_pp0_iter15_reg <= bc0_in_read_reg_7266_pp0_iter14_reg;
        bc0_in_read_reg_7266_pp0_iter2_reg <= bc0_in_read_reg_7266_pp0_iter1_reg;
        bc0_in_read_reg_7266_pp0_iter3_reg <= bc0_in_read_reg_7266_pp0_iter2_reg;
        bc0_in_read_reg_7266_pp0_iter4_reg <= bc0_in_read_reg_7266_pp0_iter3_reg;
        bc0_in_read_reg_7266_pp0_iter5_reg <= bc0_in_read_reg_7266_pp0_iter4_reg;
        bc0_in_read_reg_7266_pp0_iter6_reg <= bc0_in_read_reg_7266_pp0_iter5_reg;
        bc0_in_read_reg_7266_pp0_iter7_reg <= bc0_in_read_reg_7266_pp0_iter6_reg;
        bc0_in_read_reg_7266_pp0_iter8_reg <= bc0_in_read_reg_7266_pp0_iter7_reg;
        bc0_in_read_reg_7266_pp0_iter9_reg <= bc0_in_read_reg_7266_pp0_iter8_reg;
        conv_i150_10_reg_7861 <= grp_fu_1454_p1;
        conv_i150_1_reg_7761 <= grp_fu_1394_p1;
        conv_i150_2_reg_7771 <= grp_fu_1400_p1;
        conv_i150_3_reg_7781 <= grp_fu_1406_p1;
        conv_i150_4_reg_7791 <= grp_fu_1412_p1;
        conv_i150_5_reg_7801 <= grp_fu_1418_p1;
        conv_i150_6_reg_7811 <= grp_fu_1424_p1;
        conv_i150_7_reg_7821 <= grp_fu_1430_p1;
        conv_i150_8_reg_7831 <= grp_fu_1436_p1;
        conv_i150_9_reg_7841 <= grp_fu_1442_p1;
        conv_i150_s_reg_7851 <= grp_fu_1448_p1;
        conv_i1_reg_7751 <= grp_fu_1388_p1;
        conv_i_10_reg_7866 <= grp_fu_1457_p1;
        conv_i_1_reg_7766 <= grp_fu_1397_p1;
        conv_i_2_reg_7776 <= grp_fu_1403_p1;
        conv_i_3_reg_7786 <= grp_fu_1409_p1;
        conv_i_4_reg_7796 <= grp_fu_1415_p1;
        conv_i_5_reg_7806 <= grp_fu_1421_p1;
        conv_i_6_reg_7816 <= grp_fu_1427_p1;
        conv_i_7_reg_7826 <= grp_fu_1433_p1;
        conv_i_8_reg_7836 <= grp_fu_1439_p1;
        conv_i_9_reg_7846 <= grp_fu_1445_p1;
        conv_i_reg_7756 <= grp_fu_1391_p1;
        conv_i_s_reg_7856 <= grp_fu_1451_p1;
        edges_load_10_reg_7481_pp0_iter2_reg <= edges_load_10_reg_7481;
        edges_load_11_reg_7501_pp0_iter2_reg <= edges_load_11_reg_7501;
        edges_load_1_reg_7301_pp0_iter2_reg <= edges_load_1_reg_7301;
        edges_load_2_reg_7321_pp0_iter2_reg <= edges_load_2_reg_7321;
        edges_load_3_reg_7341_pp0_iter2_reg <= edges_load_3_reg_7341;
        edges_load_4_reg_7361_pp0_iter2_reg <= edges_load_4_reg_7361;
        edges_load_5_reg_7381_pp0_iter2_reg <= edges_load_5_reg_7381;
        edges_load_6_reg_7401_pp0_iter2_reg <= edges_load_6_reg_7401;
        edges_load_7_reg_7421_pp0_iter2_reg <= edges_load_7_reg_7421;
        edges_load_8_reg_7441_pp0_iter2_reg <= edges_load_8_reg_7441;
        edges_load_9_reg_7461_pp0_iter2_reg <= edges_load_9_reg_7461;
        edges_load_reg_7281_pp0_iter2_reg <= edges_load_reg_7281;
        icmp_ln308_10_reg_8558 <= icmp_ln308_10_fu_5080_p2;
        icmp_ln308_11_reg_8608 <= icmp_ln308_11_fu_5250_p2;
        icmp_ln308_1_reg_8108 <= icmp_ln308_1_fu_3550_p2;
        icmp_ln308_2_reg_8158 <= icmp_ln308_2_fu_3720_p2;
        icmp_ln308_3_reg_8208 <= icmp_ln308_3_fu_3890_p2;
        icmp_ln308_4_reg_8258 <= icmp_ln308_4_fu_4060_p2;
        icmp_ln308_5_reg_8308 <= icmp_ln308_5_fu_4230_p2;
        icmp_ln308_6_reg_8358 <= icmp_ln308_6_fu_4400_p2;
        icmp_ln308_7_reg_8408 <= icmp_ln308_7_fu_4570_p2;
        icmp_ln308_8_reg_8458 <= icmp_ln308_8_fu_4740_p2;
        icmp_ln308_9_reg_8508 <= icmp_ln308_9_fu_4910_p2;
        icmp_ln308_reg_8058 <= icmp_ln308_fu_3380_p2;
        icmp_ln312_10_reg_8563 <= icmp_ln312_10_fu_5092_p2;
        icmp_ln312_11_reg_8613 <= icmp_ln312_11_fu_5262_p2;
        icmp_ln312_1_reg_8113 <= icmp_ln312_1_fu_3562_p2;
        icmp_ln312_2_reg_8163 <= icmp_ln312_2_fu_3732_p2;
        icmp_ln312_3_reg_8213 <= icmp_ln312_3_fu_3902_p2;
        icmp_ln312_4_reg_8263 <= icmp_ln312_4_fu_4072_p2;
        icmp_ln312_5_reg_8313 <= icmp_ln312_5_fu_4242_p2;
        icmp_ln312_6_reg_8363 <= icmp_ln312_6_fu_4412_p2;
        icmp_ln312_7_reg_8413 <= icmp_ln312_7_fu_4582_p2;
        icmp_ln312_8_reg_8463 <= icmp_ln312_8_fu_4752_p2;
        icmp_ln312_9_reg_8513 <= icmp_ln312_9_fu_4922_p2;
        icmp_ln312_reg_8063 <= icmp_ln312_fu_3392_p2;
        icmp_ln314_10_reg_8568 <= icmp_ln314_10_fu_5098_p2;
        icmp_ln314_11_reg_8618 <= icmp_ln314_11_fu_5268_p2;
        icmp_ln314_1_reg_8118 <= icmp_ln314_1_fu_3568_p2;
        icmp_ln314_2_reg_8168 <= icmp_ln314_2_fu_3738_p2;
        icmp_ln314_3_reg_8218 <= icmp_ln314_3_fu_3908_p2;
        icmp_ln314_4_reg_8268 <= icmp_ln314_4_fu_4078_p2;
        icmp_ln314_5_reg_8318 <= icmp_ln314_5_fu_4248_p2;
        icmp_ln314_6_reg_8368 <= icmp_ln314_6_fu_4418_p2;
        icmp_ln314_7_reg_8418 <= icmp_ln314_7_fu_4588_p2;
        icmp_ln314_8_reg_8468 <= icmp_ln314_8_fu_4758_p2;
        icmp_ln314_9_reg_8518 <= icmp_ln314_9_fu_4928_p2;
        icmp_ln314_reg_8068 <= icmp_ln314_fu_3398_p2;
        lshr_ln186_10_reg_7506_pp0_iter2_reg <= lshr_ln186_10_reg_7506;
        lshr_ln186_10_reg_7506_pp0_iter3_reg <= lshr_ln186_10_reg_7506_pp0_iter2_reg;
        lshr_ln186_1_reg_7406_pp0_iter2_reg <= lshr_ln186_1_reg_7406;
        lshr_ln186_1_reg_7406_pp0_iter3_reg <= lshr_ln186_1_reg_7406_pp0_iter2_reg;
        lshr_ln186_2_reg_7306_pp0_iter2_reg <= lshr_ln186_2_reg_7306;
        lshr_ln186_2_reg_7306_pp0_iter3_reg <= lshr_ln186_2_reg_7306_pp0_iter2_reg;
        lshr_ln186_3_reg_7426_pp0_iter2_reg <= lshr_ln186_3_reg_7426;
        lshr_ln186_3_reg_7426_pp0_iter3_reg <= lshr_ln186_3_reg_7426_pp0_iter2_reg;
        lshr_ln186_4_reg_7326_pp0_iter2_reg <= lshr_ln186_4_reg_7326;
        lshr_ln186_4_reg_7326_pp0_iter3_reg <= lshr_ln186_4_reg_7326_pp0_iter2_reg;
        lshr_ln186_5_reg_7446_pp0_iter2_reg <= lshr_ln186_5_reg_7446;
        lshr_ln186_5_reg_7446_pp0_iter3_reg <= lshr_ln186_5_reg_7446_pp0_iter2_reg;
        lshr_ln186_6_reg_7346_pp0_iter2_reg <= lshr_ln186_6_reg_7346;
        lshr_ln186_6_reg_7346_pp0_iter3_reg <= lshr_ln186_6_reg_7346_pp0_iter2_reg;
        lshr_ln186_7_reg_7466_pp0_iter2_reg <= lshr_ln186_7_reg_7466;
        lshr_ln186_7_reg_7466_pp0_iter3_reg <= lshr_ln186_7_reg_7466_pp0_iter2_reg;
        lshr_ln186_8_reg_7366_pp0_iter2_reg <= lshr_ln186_8_reg_7366;
        lshr_ln186_8_reg_7366_pp0_iter3_reg <= lshr_ln186_8_reg_7366_pp0_iter2_reg;
        lshr_ln186_9_reg_7486_pp0_iter2_reg <= lshr_ln186_9_reg_7486;
        lshr_ln186_9_reg_7486_pp0_iter3_reg <= lshr_ln186_9_reg_7486_pp0_iter2_reg;
        lshr_ln186_s_reg_7386_pp0_iter2_reg <= lshr_ln186_s_reg_7386;
        lshr_ln186_s_reg_7386_pp0_iter3_reg <= lshr_ln186_s_reg_7386_pp0_iter2_reg;
        lshr_ln_reg_7286_pp0_iter2_reg <= lshr_ln_reg_7286;
        lshr_ln_reg_7286_pp0_iter3_reg <= lshr_ln_reg_7286_pp0_iter2_reg;
        mul_i151_10_reg_8025 <= grp_fu_1138_p2;
        mul_i151_1_reg_7885 <= grp_fu_1038_p2;
        mul_i151_2_reg_7899 <= grp_fu_1048_p2;
        mul_i151_3_reg_7913 <= grp_fu_1058_p2;
        mul_i151_4_reg_7927 <= grp_fu_1068_p2;
        mul_i151_5_reg_7941 <= grp_fu_1078_p2;
        mul_i151_6_reg_7955 <= grp_fu_1088_p2;
        mul_i151_7_reg_7969 <= grp_fu_1098_p2;
        mul_i151_8_reg_7983 <= grp_fu_1108_p2;
        mul_i151_9_reg_7997 <= grp_fu_1118_p2;
        mul_i151_s_reg_8011 <= grp_fu_1128_p2;
        mul_i1_reg_7871 <= grp_fu_1028_p2;
        or_ln102_10_reg_8539 <= or_ln102_10_fu_5025_p2;
        or_ln102_11_reg_8589 <= or_ln102_11_fu_5195_p2;
        or_ln102_1_reg_8089 <= or_ln102_1_fu_3495_p2;
        or_ln102_2_reg_8139 <= or_ln102_2_fu_3665_p2;
        or_ln102_3_reg_8189 <= or_ln102_3_fu_3835_p2;
        or_ln102_4_reg_8239 <= or_ln102_4_fu_4005_p2;
        or_ln102_5_reg_8289 <= or_ln102_5_fu_4175_p2;
        or_ln102_6_reg_8339 <= or_ln102_6_fu_4345_p2;
        or_ln102_7_reg_8389 <= or_ln102_7_fu_4515_p2;
        or_ln102_8_reg_8439 <= or_ln102_8_fu_4685_p2;
        or_ln102_9_reg_8489 <= or_ln102_9_fu_4855_p2;
        or_ln102_reg_8039 <= or_ln102_fu_3325_p2;
        or_ln312_10_reg_8579 <= or_ln312_10_fu_5134_p2;
        or_ln312_11_reg_8629 <= or_ln312_11_fu_5304_p2;
        or_ln312_1_reg_8129 <= or_ln312_1_fu_3604_p2;
        or_ln312_2_reg_8179 <= or_ln312_2_fu_3774_p2;
        or_ln312_3_reg_8229 <= or_ln312_3_fu_3944_p2;
        or_ln312_4_reg_8279 <= or_ln312_4_fu_4114_p2;
        or_ln312_5_reg_8329 <= or_ln312_5_fu_4284_p2;
        or_ln312_6_reg_8379 <= or_ln312_6_fu_4454_p2;
        or_ln312_7_reg_8429 <= or_ln312_7_fu_4624_p2;
        or_ln312_8_reg_8479 <= or_ln312_8_fu_4794_p2;
        or_ln312_9_reg_8529 <= or_ln312_9_fu_4964_p2;
        or_ln312_reg_8079 <= or_ln312_fu_3434_p2;
        p_Result_10_reg_8297 <= reg_5_fu_4181_p1[32'd63];
        p_Result_12_reg_8347 <= reg_6_fu_4351_p1[32'd63];
        p_Result_14_reg_8397 <= reg_7_fu_4521_p1[32'd63];
        p_Result_16_reg_8447 <= reg_8_fu_4691_p1[32'd63];
        p_Result_18_reg_8497 <= reg_9_fu_4861_p1[32'd63];
        p_Result_20_reg_8547 <= reg_10_fu_5031_p1[32'd63];
        p_Result_22_reg_8597 <= reg_11_fu_5201_p1[32'd63];
        p_Result_2_reg_8097 <= reg_1_fu_3501_p1[32'd63];
        p_Result_4_reg_8147 <= reg_2_fu_3671_p1[32'd63];
        p_Result_6_reg_8197 <= reg_3_fu_3841_p1[32'd63];
        p_Result_8_reg_8247 <= reg_4_fu_4011_p1[32'd63];
        p_Result_s_reg_8047 <= reg_fu_3331_p1[32'd63];
        ready_V_reg_6980_pp0_iter10_reg <= ready_V_reg_6980_pp0_iter9_reg;
        ready_V_reg_6980_pp0_iter11_reg <= ready_V_reg_6980_pp0_iter10_reg;
        ready_V_reg_6980_pp0_iter12_reg <= ready_V_reg_6980_pp0_iter11_reg;
        ready_V_reg_6980_pp0_iter13_reg <= ready_V_reg_6980_pp0_iter12_reg;
        ready_V_reg_6980_pp0_iter14_reg <= ready_V_reg_6980_pp0_iter13_reg;
        ready_V_reg_6980_pp0_iter15_reg <= ready_V_reg_6980_pp0_iter14_reg;
        ready_V_reg_6980_pp0_iter2_reg <= ready_V_reg_6980_pp0_iter1_reg;
        ready_V_reg_6980_pp0_iter3_reg <= ready_V_reg_6980_pp0_iter2_reg;
        ready_V_reg_6980_pp0_iter4_reg <= ready_V_reg_6980_pp0_iter3_reg;
        ready_V_reg_6980_pp0_iter5_reg <= ready_V_reg_6980_pp0_iter4_reg;
        ready_V_reg_6980_pp0_iter6_reg <= ready_V_reg_6980_pp0_iter5_reg;
        ready_V_reg_6980_pp0_iter7_reg <= ready_V_reg_6980_pp0_iter6_reg;
        ready_V_reg_6980_pp0_iter8_reg <= ready_V_reg_6980_pp0_iter7_reg;
        ready_V_reg_6980_pp0_iter9_reg <= ready_V_reg_6980_pp0_iter8_reg;
        ret_V_10_reg_7531 <= ret_V_10_fu_2808_p2;
        ret_V_11_reg_7536 <= ret_V_11_fu_2825_p2;
        ret_V_14_reg_7541 <= ret_V_14_fu_2849_p2;
        ret_V_15_reg_7546 <= ret_V_15_fu_2866_p2;
        ret_V_18_reg_7551 <= ret_V_18_fu_2890_p2;
        ret_V_19_reg_7556 <= ret_V_19_fu_2907_p2;
        ret_V_22_reg_7561 <= ret_V_22_fu_2931_p2;
        ret_V_23_reg_7566 <= ret_V_23_fu_2948_p2;
        ret_V_26_reg_7571 <= ret_V_26_fu_2972_p2;
        ret_V_27_reg_7576 <= ret_V_27_fu_2989_p2;
        ret_V_2_reg_7511 <= ret_V_2_fu_2726_p2;
        ret_V_30_reg_7581 <= ret_V_30_fu_3013_p2;
        ret_V_31_reg_7586 <= ret_V_31_fu_3030_p2;
        ret_V_34_reg_7591 <= ret_V_34_fu_3054_p2;
        ret_V_35_reg_7596 <= ret_V_35_fu_3071_p2;
        ret_V_38_reg_7601 <= ret_V_38_fu_3095_p2;
        ret_V_39_reg_7606 <= ret_V_39_fu_3112_p2;
        ret_V_3_reg_7516 <= ret_V_3_fu_2743_p2;
        ret_V_42_reg_7611 <= ret_V_42_fu_3136_p2;
        ret_V_43_reg_7616 <= ret_V_43_fu_3153_p2;
        ret_V_46_reg_7621 <= ret_V_46_fu_3177_p2;
        ret_V_47_reg_7626 <= ret_V_47_fu_3194_p2;
        ret_V_6_reg_7521 <= ret_V_6_fu_2767_p2;
        ret_V_7_reg_7526 <= ret_V_7_fu_2784_p2;
        select_ln315_10_reg_8584 <= select_ln315_10_fu_5158_p3;
        select_ln315_11_reg_8634 <= select_ln315_11_fu_5328_p3;
        select_ln315_1_reg_8134 <= select_ln315_1_fu_3628_p3;
        select_ln315_2_reg_8184 <= select_ln315_2_fu_3798_p3;
        select_ln315_3_reg_8234 <= select_ln315_3_fu_3968_p3;
        select_ln315_4_reg_8284 <= select_ln315_4_fu_4138_p3;
        select_ln315_5_reg_8334 <= select_ln315_5_fu_4308_p3;
        select_ln315_6_reg_8384 <= select_ln315_6_fu_4478_p3;
        select_ln315_7_reg_8434 <= select_ln315_7_fu_4648_p3;
        select_ln315_8_reg_8484 <= select_ln315_8_fu_4818_p3;
        select_ln315_9_reg_8534 <= select_ln315_9_fu_4988_p3;
        select_ln315_reg_8084 <= select_ln315_fu_3458_p3;
        sh_amt_11_reg_8323 <= sh_amt_11_fu_4260_p2;
        sh_amt_13_reg_8373 <= sh_amt_13_fu_4430_p2;
        sh_amt_15_reg_8423 <= sh_amt_15_fu_4600_p2;
        sh_amt_17_reg_8473 <= sh_amt_17_fu_4770_p2;
        sh_amt_19_reg_8523 <= sh_amt_19_fu_4940_p2;
        sh_amt_1_reg_8073 <= sh_amt_1_fu_3410_p2;
        sh_amt_21_reg_8573 <= sh_amt_21_fu_5110_p2;
        sh_amt_23_reg_8623 <= sh_amt_23_fu_5280_p2;
        sh_amt_3_reg_8123 <= sh_amt_3_fu_3580_p2;
        sh_amt_5_reg_8173 <= sh_amt_5_fu_3750_p2;
        sh_amt_7_reg_8223 <= sh_amt_7_fu_3920_p2;
        sh_amt_9_reg_8273 <= sh_amt_9_fu_4090_p2;
        timestamp_in_read_reg_7261_pp0_iter10_reg <= timestamp_in_read_reg_7261_pp0_iter9_reg;
        timestamp_in_read_reg_7261_pp0_iter11_reg <= timestamp_in_read_reg_7261_pp0_iter10_reg;
        timestamp_in_read_reg_7261_pp0_iter12_reg <= timestamp_in_read_reg_7261_pp0_iter11_reg;
        timestamp_in_read_reg_7261_pp0_iter13_reg <= timestamp_in_read_reg_7261_pp0_iter12_reg;
        timestamp_in_read_reg_7261_pp0_iter14_reg <= timestamp_in_read_reg_7261_pp0_iter13_reg;
        timestamp_in_read_reg_7261_pp0_iter15_reg <= timestamp_in_read_reg_7261_pp0_iter14_reg;
        timestamp_in_read_reg_7261_pp0_iter2_reg <= timestamp_in_read_reg_7261_pp0_iter1_reg;
        timestamp_in_read_reg_7261_pp0_iter3_reg <= timestamp_in_read_reg_7261_pp0_iter2_reg;
        timestamp_in_read_reg_7261_pp0_iter4_reg <= timestamp_in_read_reg_7261_pp0_iter3_reg;
        timestamp_in_read_reg_7261_pp0_iter5_reg <= timestamp_in_read_reg_7261_pp0_iter4_reg;
        timestamp_in_read_reg_7261_pp0_iter6_reg <= timestamp_in_read_reg_7261_pp0_iter5_reg;
        timestamp_in_read_reg_7261_pp0_iter7_reg <= timestamp_in_read_reg_7261_pp0_iter6_reg;
        timestamp_in_read_reg_7261_pp0_iter8_reg <= timestamp_in_read_reg_7261_pp0_iter7_reg;
        timestamp_in_read_reg_7261_pp0_iter9_reg <= timestamp_in_read_reg_7261_pp0_iter8_reg;
        trunc_ln313_10_reg_8552 <= trunc_ln313_10_fu_5064_p1;
        trunc_ln313_11_reg_8602 <= trunc_ln313_11_fu_5234_p1;
        trunc_ln313_1_reg_8102 <= trunc_ln313_1_fu_3534_p1;
        trunc_ln313_2_reg_8152 <= trunc_ln313_2_fu_3704_p1;
        trunc_ln313_3_reg_8202 <= trunc_ln313_3_fu_3874_p1;
        trunc_ln313_4_reg_8252 <= trunc_ln313_4_fu_4044_p1;
        trunc_ln313_5_reg_8302 <= trunc_ln313_5_fu_4214_p1;
        trunc_ln313_6_reg_8352 <= trunc_ln313_6_fu_4384_p1;
        trunc_ln313_7_reg_8402 <= trunc_ln313_7_fu_4554_p1;
        trunc_ln313_8_reg_8452 <= trunc_ln313_8_fu_4724_p1;
        trunc_ln313_9_reg_8502 <= trunc_ln313_9_fu_4894_p1;
        trunc_ln313_reg_8052 <= trunc_ln313_fu_3364_p1;
        val_10_reg_8020 <= grp_fu_1133_p2;
        val_11_reg_8034 <= grp_fu_1143_p2;
        val_1_reg_7894 <= grp_fu_1043_p2;
        val_2_reg_7908 <= grp_fu_1053_p2;
        val_3_reg_7922 <= grp_fu_1063_p2;
        val_4_reg_7936 <= grp_fu_1073_p2;
        val_5_reg_7950 <= grp_fu_1083_p2;
        val_6_reg_7964 <= grp_fu_1093_p2;
        val_7_reg_7978 <= grp_fu_1103_p2;
        val_8_reg_7992 <= grp_fu_1113_p2;
        val_9_reg_8006 <= grp_fu_1123_p2;
        val_reg_7880 <= grp_fu_1033_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        edges_load_10_reg_7481 <= edges_s_q1;
        edges_load_11_reg_7501 <= edges_s_q0;
        edges_load_1_reg_7301 <= edges_s_q10;
        edges_load_2_reg_7321 <= edges_s_q9;
        edges_load_3_reg_7341 <= edges_s_q8;
        edges_load_4_reg_7361 <= edges_s_q7;
        edges_load_5_reg_7381 <= edges_s_q6;
        edges_load_6_reg_7401 <= edges_s_q5;
        edges_load_7_reg_7421 <= edges_s_q4;
        edges_load_8_reg_7441 <= edges_s_q3;
        edges_load_9_reg_7461 <= edges_s_q2;
        edges_load_reg_7281 <= edges_s_q11;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        bc0_out_ap_vld = 1'b1;
    end else begin
        bc0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce0 = 1'b1;
    end else begin
        edges_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce1 = 1'b1;
    end else begin
        edges_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce10 = 1'b1;
    end else begin
        edges_s_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce11 = 1'b1;
    end else begin
        edges_s_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce2 = 1'b1;
    end else begin
        edges_s_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce3 = 1'b1;
    end else begin
        edges_s_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce4 = 1'b1;
    end else begin
        edges_s_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce5 = 1'b1;
    end else begin
        edges_s_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce6 = 1'b1;
    end else begin
        edges_s_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce7 = 1'b1;
    end else begin
        edges_s_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce8 = 1'b1;
    end else begin
        edges_s_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce9 = 1'b1;
    end else begin
        edges_s_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce0 = 1'b1;
    end else begin
        nbins_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce1 = 1'b1;
    end else begin
        nbins_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce10 = 1'b1;
    end else begin
        nbins_s_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce11 = 1'b1;
    end else begin
        nbins_s_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce2 = 1'b1;
    end else begin
        nbins_s_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce3 = 1'b1;
    end else begin
        nbins_s_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce4 = 1'b1;
    end else begin
        nbins_s_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce5 = 1'b1;
    end else begin
        nbins_s_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce6 = 1'b1;
    end else begin
        nbins_s_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce7 = 1'b1;
    end else begin
        nbins_s_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce8 = 1'b1;
    end else begin
        nbins_s_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce9 = 1'b1;
    end else begin
        nbins_s_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce0 = 1'b1;
    end else begin
        sense_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce1 = 1'b1;
    end else begin
        sense_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce10 = 1'b1;
    end else begin
        sense_s_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce11 = 1'b1;
    end else begin
        sense_s_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce2 = 1'b1;
    end else begin
        sense_s_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce3 = 1'b1;
    end else begin
        sense_s_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce4 = 1'b1;
    end else begin
        sense_s_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce5 = 1'b1;
    end else begin
        sense_s_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce6 = 1'b1;
    end else begin
        sense_s_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce7 = 1'b1;
    end else begin
        sense_s_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce8 = 1'b1;
    end else begin
        sense_s_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce9 = 1'b1;
    end else begin
        sense_s_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln186_10_fu_2834_p2 = ($signed(zext_ln186_3_fu_2831_p1) + $signed(14'd16383));

assign add_ln186_13_fu_2875_p2 = ($signed(zext_ln186_4_fu_2872_p1) + $signed(14'd16383));

assign add_ln186_16_fu_2916_p2 = ($signed(zext_ln186_5_fu_2913_p1) + $signed(14'd16383));

assign add_ln186_19_fu_2957_p2 = ($signed(zext_ln186_6_fu_2954_p1) + $signed(14'd16383));

assign add_ln186_1_fu_2711_p2 = ($signed(zext_ln186_fu_2708_p1) + $signed(14'd16383));

assign add_ln186_22_fu_2998_p2 = ($signed(zext_ln186_7_fu_2995_p1) + $signed(14'd16383));

assign add_ln186_25_fu_3039_p2 = ($signed(zext_ln186_8_fu_3036_p1) + $signed(14'd16383));

assign add_ln186_28_fu_3080_p2 = ($signed(zext_ln186_9_fu_3077_p1) + $signed(14'd16383));

assign add_ln186_31_fu_3121_p2 = ($signed(zext_ln186_10_fu_3118_p1) + $signed(14'd16383));

assign add_ln186_34_fu_3162_p2 = ($signed(zext_ln186_11_fu_3159_p1) + $signed(14'd16383));

assign add_ln186_4_fu_2752_p2 = ($signed(zext_ln186_1_fu_2749_p1) + $signed(14'd16383));

assign add_ln186_7_fu_2793_p2 = ($signed(zext_ln186_2_fu_2790_p1) + $signed(14'd16383));

assign add_ln214_10_fu_5626_p2 = (zext_ln214_9_fu_5604_p1 + zext_ln214_10_fu_5613_p1);

assign add_ln214_12_fu_1743_p2 = (zext_ln1035_6_fu_1719_p1 + zext_ln1035_7_fu_1729_p1);

assign add_ln214_14_fu_5755_p2 = (zext_ln214_13_fu_5733_p1 + zext_ln214_14_fu_5742_p1);

assign add_ln214_16_fu_1824_p2 = (zext_ln1035_8_fu_1800_p1 + zext_ln1035_9_fu_1810_p1);

assign add_ln214_18_fu_5884_p2 = (zext_ln214_17_fu_5862_p1 + zext_ln214_18_fu_5871_p1);

assign add_ln214_20_fu_1905_p2 = (zext_ln1035_10_fu_1881_p1 + zext_ln1035_11_fu_1891_p1);

assign add_ln214_22_fu_6013_p2 = (zext_ln214_21_fu_5991_p1 + zext_ln214_22_fu_6000_p1);

assign add_ln214_24_fu_1986_p2 = (zext_ln1035_12_fu_1962_p1 + zext_ln1035_13_fu_1972_p1);

assign add_ln214_26_fu_6142_p2 = (zext_ln214_25_fu_6120_p1 + zext_ln214_26_fu_6129_p1);

assign add_ln214_28_fu_2067_p2 = (zext_ln1035_14_fu_2043_p1 + zext_ln1035_15_fu_2053_p1);

assign add_ln214_2_fu_5368_p2 = (zext_ln214_1_fu_5346_p1 + zext_ln214_2_fu_5355_p1);

assign add_ln214_30_fu_6271_p2 = (zext_ln214_29_fu_6249_p1 + zext_ln214_30_fu_6258_p1);

assign add_ln214_32_fu_2148_p2 = (zext_ln1035_16_fu_2124_p1 + zext_ln1035_17_fu_2134_p1);

assign add_ln214_34_fu_6400_p2 = (zext_ln214_33_fu_6378_p1 + zext_ln214_34_fu_6387_p1);

assign add_ln214_36_fu_2229_p2 = (zext_ln1035_18_fu_2205_p1 + zext_ln1035_19_fu_2215_p1);

assign add_ln214_38_fu_6529_p2 = (zext_ln214_37_fu_6507_p1 + zext_ln214_38_fu_6516_p1);

assign add_ln214_40_fu_2310_p2 = (zext_ln1035_20_fu_2286_p1 + zext_ln1035_21_fu_2296_p1);

assign add_ln214_42_fu_6658_p2 = (zext_ln214_41_fu_6636_p1 + zext_ln214_42_fu_6645_p1);

assign add_ln214_44_fu_2391_p2 = (zext_ln1035_22_fu_2367_p1 + zext_ln1035_23_fu_2377_p1);

assign add_ln214_46_fu_6787_p2 = (zext_ln214_45_fu_6765_p1 + zext_ln214_46_fu_6774_p1);

assign add_ln214_4_fu_1581_p2 = (zext_ln1035_2_fu_1557_p1 + zext_ln1035_3_fu_1567_p1);

assign add_ln214_6_fu_5497_p2 = (zext_ln214_5_fu_5475_p1 + zext_ln214_6_fu_5484_p1);

assign add_ln214_8_fu_1662_p2 = (zext_ln1035_4_fu_1638_p1 + zext_ln1035_5_fu_1648_p1);

assign add_ln214_fu_1500_p2 = (zext_ln1035_fu_1476_p1 + zext_ln1035_1_fu_1486_p1);

assign amplitude_0 = ((p_Result_s_reg_8047[0:0] == 1'b1) ? sub_ln455_fu_5451_p2 : select_ln312_fu_5444_p3);

assign amplitude_1 = ((p_Result_2_reg_8097[0:0] == 1'b1) ? sub_ln455_1_fu_5580_p2 : select_ln312_1_fu_5573_p3);

assign amplitude_10 = ((p_Result_20_reg_8547[0:0] == 1'b1) ? sub_ln455_10_fu_6741_p2 : select_ln312_10_fu_6734_p3);

assign amplitude_11 = ((p_Result_22_reg_8597[0:0] == 1'b1) ? sub_ln455_11_fu_6870_p2 : select_ln312_11_fu_6863_p3);

assign amplitude_2 = ((p_Result_4_reg_8147[0:0] == 1'b1) ? sub_ln455_2_fu_5709_p2 : select_ln312_2_fu_5702_p3);

assign amplitude_3 = ((p_Result_6_reg_8197[0:0] == 1'b1) ? sub_ln455_3_fu_5838_p2 : select_ln312_3_fu_5831_p3);

assign amplitude_4 = ((p_Result_8_reg_8247[0:0] == 1'b1) ? sub_ln455_4_fu_5967_p2 : select_ln312_4_fu_5960_p3);

assign amplitude_5 = ((p_Result_10_reg_8297[0:0] == 1'b1) ? sub_ln455_5_fu_6096_p2 : select_ln312_5_fu_6089_p3);

assign amplitude_6 = ((p_Result_12_reg_8347[0:0] == 1'b1) ? sub_ln455_6_fu_6225_p2 : select_ln312_6_fu_6218_p3);

assign amplitude_7 = ((p_Result_14_reg_8397[0:0] == 1'b1) ? sub_ln455_7_fu_6354_p2 : select_ln312_7_fu_6347_p3);

assign amplitude_8 = ((p_Result_16_reg_8447[0:0] == 1'b1) ? sub_ln455_8_fu_6483_p2 : select_ln312_8_fu_6476_p3);

assign amplitude_9 = ((p_Result_18_reg_8497[0:0] == 1'b1) ? sub_ln455_9_fu_6612_p2 : select_ln312_9_fu_6605_p3);

assign and_ln105_10_fu_5737_p2 = (or_ln102_3_reg_8189 & grp_fu_1218_p2);

assign and_ln105_11_fu_5746_p2 = (or_ln102_3_reg_8189 & grp_fu_1223_p2);

assign and_ln105_12_fu_5857_p2 = (or_ln102_4_reg_8239 & grp_fu_1233_p2);

assign and_ln105_13_fu_5866_p2 = (or_ln102_4_reg_8239 & grp_fu_1238_p2);

assign and_ln105_14_fu_5875_p2 = (or_ln102_4_reg_8239 & grp_fu_1243_p2);

assign and_ln105_15_fu_5986_p2 = (or_ln102_5_reg_8289 & grp_fu_1253_p2);

assign and_ln105_16_fu_5995_p2 = (or_ln102_5_reg_8289 & grp_fu_1258_p2);

assign and_ln105_17_fu_6004_p2 = (or_ln102_5_reg_8289 & grp_fu_1263_p2);

assign and_ln105_18_fu_6115_p2 = (or_ln102_6_reg_8339 & grp_fu_1273_p2);

assign and_ln105_19_fu_6124_p2 = (or_ln102_6_reg_8339 & grp_fu_1278_p2);

assign and_ln105_1_fu_5350_p2 = (or_ln102_reg_8039 & grp_fu_1158_p2);

assign and_ln105_20_fu_6133_p2 = (or_ln102_6_reg_8339 & grp_fu_1283_p2);

assign and_ln105_21_fu_6244_p2 = (or_ln102_7_reg_8389 & grp_fu_1293_p2);

assign and_ln105_22_fu_6253_p2 = (or_ln102_7_reg_8389 & grp_fu_1298_p2);

assign and_ln105_23_fu_6262_p2 = (or_ln102_7_reg_8389 & grp_fu_1303_p2);

assign and_ln105_24_fu_6373_p2 = (or_ln102_8_reg_8439 & grp_fu_1313_p2);

assign and_ln105_25_fu_6382_p2 = (or_ln102_8_reg_8439 & grp_fu_1318_p2);

assign and_ln105_26_fu_6391_p2 = (or_ln102_8_reg_8439 & grp_fu_1323_p2);

assign and_ln105_27_fu_6502_p2 = (or_ln102_9_reg_8489 & grp_fu_1333_p2);

assign and_ln105_28_fu_6511_p2 = (or_ln102_9_reg_8489 & grp_fu_1338_p2);

assign and_ln105_29_fu_6520_p2 = (or_ln102_9_reg_8489 & grp_fu_1343_p2);

assign and_ln105_2_fu_5359_p2 = (or_ln102_reg_8039 & grp_fu_1163_p2);

assign and_ln105_30_fu_6631_p2 = (or_ln102_10_reg_8539 & grp_fu_1353_p2);

assign and_ln105_31_fu_6640_p2 = (or_ln102_10_reg_8539 & grp_fu_1358_p2);

assign and_ln105_32_fu_6649_p2 = (or_ln102_10_reg_8539 & grp_fu_1363_p2);

assign and_ln105_33_fu_6760_p2 = (or_ln102_11_reg_8589 & grp_fu_1373_p2);

assign and_ln105_34_fu_6769_p2 = (or_ln102_11_reg_8589 & grp_fu_1378_p2);

assign and_ln105_35_fu_6778_p2 = (or_ln102_11_reg_8589 & grp_fu_1383_p2);

assign and_ln105_3_fu_5470_p2 = (or_ln102_1_reg_8089 & grp_fu_1173_p2);

assign and_ln105_4_fu_5479_p2 = (or_ln102_1_reg_8089 & grp_fu_1178_p2);

assign and_ln105_5_fu_5488_p2 = (or_ln102_1_reg_8089 & grp_fu_1183_p2);

assign and_ln105_6_fu_5599_p2 = (or_ln102_2_reg_8139 & grp_fu_1193_p2);

assign and_ln105_7_fu_5608_p2 = (or_ln102_2_reg_8139 & grp_fu_1198_p2);

assign and_ln105_8_fu_5617_p2 = (or_ln102_2_reg_8139 & grp_fu_1203_p2);

assign and_ln105_9_fu_5728_p2 = (or_ln102_3_reg_8189 & grp_fu_1213_p2);

assign and_ln105_fu_5341_p2 = (or_ln102_reg_8039 & grp_fu_1153_p2);

assign and_ln312_10_fu_6729_p2 = (xor_ln308_10_fu_6724_p2 & icmp_ln312_10_reg_8563);

assign and_ln312_11_fu_6858_p2 = (xor_ln308_11_fu_6853_p2 & icmp_ln312_11_reg_8613);

assign and_ln312_1_fu_5568_p2 = (xor_ln308_1_fu_5563_p2 & icmp_ln312_1_reg_8113);

assign and_ln312_2_fu_5697_p2 = (xor_ln308_2_fu_5692_p2 & icmp_ln312_2_reg_8163);

assign and_ln312_3_fu_5826_p2 = (xor_ln308_3_fu_5821_p2 & icmp_ln312_3_reg_8213);

assign and_ln312_4_fu_5955_p2 = (xor_ln308_4_fu_5950_p2 & icmp_ln312_4_reg_8263);

assign and_ln312_5_fu_6084_p2 = (xor_ln308_5_fu_6079_p2 & icmp_ln312_5_reg_8313);

assign and_ln312_6_fu_6213_p2 = (xor_ln308_6_fu_6208_p2 & icmp_ln312_6_reg_8363);

assign and_ln312_7_fu_6342_p2 = (xor_ln308_7_fu_6337_p2 & icmp_ln312_7_reg_8413);

assign and_ln312_8_fu_6471_p2 = (xor_ln308_8_fu_6466_p2 & icmp_ln312_8_reg_8463);

assign and_ln312_9_fu_6600_p2 = (xor_ln308_9_fu_6595_p2 & icmp_ln312_9_reg_8513);

assign and_ln312_fu_5439_p2 = (xor_ln308_fu_5434_p2 & icmp_ln312_reg_8063);

assign and_ln315_10_fu_4296_p2 = (xor_ln312_5_fu_4290_p2 & icmp_ln315_5_fu_4254_p2);

assign and_ln315_11_fu_4302_p2 = (icmp_ln314_5_fu_4248_p2 & and_ln315_10_fu_4296_p2);

assign and_ln315_12_fu_4466_p2 = (xor_ln312_6_fu_4460_p2 & icmp_ln315_6_fu_4424_p2);

assign and_ln315_13_fu_4472_p2 = (icmp_ln314_6_fu_4418_p2 & and_ln315_12_fu_4466_p2);

assign and_ln315_14_fu_4636_p2 = (xor_ln312_7_fu_4630_p2 & icmp_ln315_7_fu_4594_p2);

assign and_ln315_15_fu_4642_p2 = (icmp_ln314_7_fu_4588_p2 & and_ln315_14_fu_4636_p2);

assign and_ln315_16_fu_4806_p2 = (xor_ln312_8_fu_4800_p2 & icmp_ln315_8_fu_4764_p2);

assign and_ln315_17_fu_4812_p2 = (icmp_ln314_8_fu_4758_p2 & and_ln315_16_fu_4806_p2);

assign and_ln315_18_fu_4976_p2 = (xor_ln312_9_fu_4970_p2 & icmp_ln315_9_fu_4934_p2);

assign and_ln315_19_fu_4982_p2 = (icmp_ln314_9_fu_4928_p2 & and_ln315_18_fu_4976_p2);

assign and_ln315_1_fu_3452_p2 = (icmp_ln314_fu_3398_p2 & and_ln315_fu_3446_p2);

assign and_ln315_20_fu_5146_p2 = (xor_ln312_10_fu_5140_p2 & icmp_ln315_10_fu_5104_p2);

assign and_ln315_21_fu_5152_p2 = (icmp_ln314_10_fu_5098_p2 & and_ln315_20_fu_5146_p2);

assign and_ln315_22_fu_5316_p2 = (xor_ln312_11_fu_5310_p2 & icmp_ln315_11_fu_5274_p2);

assign and_ln315_23_fu_5322_p2 = (icmp_ln314_11_fu_5268_p2 & and_ln315_22_fu_5316_p2);

assign and_ln315_2_fu_3616_p2 = (xor_ln312_1_fu_3610_p2 & icmp_ln315_1_fu_3574_p2);

assign and_ln315_3_fu_3622_p2 = (icmp_ln314_1_fu_3568_p2 & and_ln315_2_fu_3616_p2);

assign and_ln315_4_fu_3786_p2 = (xor_ln312_2_fu_3780_p2 & icmp_ln315_2_fu_3744_p2);

assign and_ln315_5_fu_3792_p2 = (icmp_ln314_2_fu_3738_p2 & and_ln315_4_fu_3786_p2);

assign and_ln315_6_fu_3956_p2 = (xor_ln312_3_fu_3950_p2 & icmp_ln315_3_fu_3914_p2);

assign and_ln315_7_fu_3962_p2 = (icmp_ln314_3_fu_3908_p2 & and_ln315_6_fu_3956_p2);

assign and_ln315_8_fu_4126_p2 = (xor_ln312_4_fu_4120_p2 & icmp_ln315_4_fu_4084_p2);

assign and_ln315_9_fu_4132_p2 = (icmp_ln314_4_fu_4078_p2 & and_ln315_8_fu_4126_p2);

assign and_ln315_fu_3446_p2 = (xor_ln312_fu_3440_p2 & icmp_ln315_fu_3404_p2);

assign and_ln333_10_fu_6711_p2 = (xor_ln314_10_fu_6705_p2 & icmp_ln333_10_fu_6687_p2);

assign and_ln333_11_fu_6840_p2 = (xor_ln314_11_fu_6834_p2 & icmp_ln333_11_fu_6816_p2);

assign and_ln333_1_fu_5550_p2 = (xor_ln314_1_fu_5544_p2 & icmp_ln333_1_fu_5526_p2);

assign and_ln333_2_fu_5679_p2 = (xor_ln314_2_fu_5673_p2 & icmp_ln333_2_fu_5655_p2);

assign and_ln333_3_fu_5808_p2 = (xor_ln314_3_fu_5802_p2 & icmp_ln333_3_fu_5784_p2);

assign and_ln333_4_fu_5937_p2 = (xor_ln314_4_fu_5931_p2 & icmp_ln333_4_fu_5913_p2);

assign and_ln333_5_fu_6066_p2 = (xor_ln314_5_fu_6060_p2 & icmp_ln333_5_fu_6042_p2);

assign and_ln333_6_fu_6195_p2 = (xor_ln314_6_fu_6189_p2 & icmp_ln333_6_fu_6171_p2);

assign and_ln333_7_fu_6324_p2 = (xor_ln314_7_fu_6318_p2 & icmp_ln333_7_fu_6300_p2);

assign and_ln333_8_fu_6453_p2 = (xor_ln314_8_fu_6447_p2 & icmp_ln333_8_fu_6429_p2);

assign and_ln333_9_fu_6582_p2 = (xor_ln314_9_fu_6576_p2 & icmp_ln333_9_fu_6558_p2);

assign and_ln333_fu_5421_p2 = (xor_ln314_fu_5415_p2 & icmp_ln333_fu_5397_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bc0_out = bc0_in_read_reg_7266_pp0_iter15_reg;

assign bitcast_ln102_10_fu_4996_p1 = mul_i151_s_reg_8011;

assign bitcast_ln102_11_fu_5166_p1 = mul_i151_10_reg_8025;

assign bitcast_ln102_1_fu_3466_p1 = mul_i151_1_reg_7885;

assign bitcast_ln102_2_fu_3636_p1 = mul_i151_2_reg_7899;

assign bitcast_ln102_3_fu_3806_p1 = mul_i151_3_reg_7913;

assign bitcast_ln102_4_fu_3976_p1 = mul_i151_4_reg_7927;

assign bitcast_ln102_5_fu_4146_p1 = mul_i151_5_reg_7941;

assign bitcast_ln102_6_fu_4316_p1 = mul_i151_6_reg_7955;

assign bitcast_ln102_7_fu_4486_p1 = mul_i151_7_reg_7969;

assign bitcast_ln102_8_fu_4656_p1 = mul_i151_8_reg_7983;

assign bitcast_ln102_9_fu_4826_p1 = mul_i151_9_reg_7997;

assign bitcast_ln102_fu_3296_p1 = mul_i1_reg_7871;

assign charge1_V_10_fu_2922_p1 = grp_fu_6924_p3;

assign charge1_V_10_fu_2922_p2 = ($signed(add_ln186_16_fu_2916_p2) + $signed(charge1_V_10_fu_2922_p1));

assign charge1_V_11_fu_2937_p3 = ((ready_V_reg_6980_pp0_iter3_reg[0:0] == 1'b1) ? charge1_V_10_fu_2922_p2 : 14'd36);

assign charge1_V_12_fu_2963_p1 = grp_fu_6932_p3;

assign charge1_V_12_fu_2963_p2 = ($signed(add_ln186_19_fu_2957_p2) + $signed(charge1_V_12_fu_2963_p1));

assign charge1_V_13_fu_2978_p3 = ((ready_V_reg_6980_pp0_iter3_reg[0:0] == 1'b1) ? charge1_V_12_fu_2963_p2 : 14'd36);

assign charge1_V_14_fu_3004_p1 = grp_fu_6940_p3;

assign charge1_V_14_fu_3004_p2 = ($signed(add_ln186_22_fu_2998_p2) + $signed(charge1_V_14_fu_3004_p1));

assign charge1_V_15_fu_3019_p3 = ((ready_V_reg_6980_pp0_iter3_reg[0:0] == 1'b1) ? charge1_V_14_fu_3004_p2 : 14'd36);

assign charge1_V_16_fu_3045_p1 = grp_fu_6948_p3;

assign charge1_V_16_fu_3045_p2 = ($signed(add_ln186_25_fu_3039_p2) + $signed(charge1_V_16_fu_3045_p1));

assign charge1_V_17_fu_3060_p3 = ((ready_V_reg_6980_pp0_iter3_reg[0:0] == 1'b1) ? charge1_V_16_fu_3045_p2 : 14'd36);

assign charge1_V_18_fu_3086_p1 = grp_fu_6956_p3;

assign charge1_V_18_fu_3086_p2 = ($signed(add_ln186_28_fu_3080_p2) + $signed(charge1_V_18_fu_3086_p1));

assign charge1_V_19_fu_3101_p3 = ((ready_V_reg_6980_pp0_iter3_reg[0:0] == 1'b1) ? charge1_V_18_fu_3086_p2 : 14'd36);

assign charge1_V_1_fu_2732_p3 = ((ready_V_reg_6980_pp0_iter3_reg[0:0] == 1'b1) ? charge1_V_fu_2717_p2 : 14'd36);

assign charge1_V_20_fu_3127_p1 = grp_fu_6964_p3;

assign charge1_V_20_fu_3127_p2 = ($signed(add_ln186_31_fu_3121_p2) + $signed(charge1_V_20_fu_3127_p1));

assign charge1_V_21_fu_3142_p3 = ((ready_V_reg_6980_pp0_iter3_reg[0:0] == 1'b1) ? charge1_V_20_fu_3127_p2 : 14'd36);

assign charge1_V_22_fu_3168_p1 = grp_fu_6972_p3;

assign charge1_V_22_fu_3168_p2 = ($signed(add_ln186_34_fu_3162_p2) + $signed(charge1_V_22_fu_3168_p1));

assign charge1_V_23_fu_3183_p3 = ((ready_V_reg_6980_pp0_iter3_reg[0:0] == 1'b1) ? charge1_V_22_fu_3168_p2 : 14'd36);

assign charge1_V_2_fu_2758_p1 = grp_fu_6892_p3;

assign charge1_V_2_fu_2758_p2 = ($signed(add_ln186_4_fu_2752_p2) + $signed(charge1_V_2_fu_2758_p1));

assign charge1_V_3_fu_2773_p3 = ((ready_V_reg_6980_pp0_iter3_reg[0:0] == 1'b1) ? charge1_V_2_fu_2758_p2 : 14'd36);

assign charge1_V_4_fu_2799_p1 = grp_fu_6900_p3;

assign charge1_V_4_fu_2799_p2 = ($signed(add_ln186_7_fu_2793_p2) + $signed(charge1_V_4_fu_2799_p1));

assign charge1_V_5_fu_2814_p3 = ((ready_V_reg_6980_pp0_iter3_reg[0:0] == 1'b1) ? charge1_V_4_fu_2799_p2 : 14'd36);

assign charge1_V_6_fu_2840_p1 = grp_fu_6908_p3;

assign charge1_V_6_fu_2840_p2 = ($signed(add_ln186_10_fu_2834_p2) + $signed(charge1_V_6_fu_2840_p1));

assign charge1_V_7_fu_2855_p3 = ((ready_V_reg_6980_pp0_iter3_reg[0:0] == 1'b1) ? charge1_V_6_fu_2840_p2 : 14'd36);

assign charge1_V_8_fu_2881_p1 = grp_fu_6916_p3;

assign charge1_V_8_fu_2881_p2 = ($signed(add_ln186_13_fu_2875_p2) + $signed(charge1_V_8_fu_2881_p1));

assign charge1_V_9_fu_2896_p3 = ((ready_V_reg_6980_pp0_iter3_reg[0:0] == 1'b1) ? charge1_V_8_fu_2881_p2 : 14'd36);

assign charge1_V_fu_2717_p1 = grp_fu_6884_p3;

assign charge1_V_fu_2717_p2 = ($signed(add_ln186_1_fu_2711_p2) + $signed(charge1_V_fu_2717_p1));

assign dataReady_out = ready_V_reg_6980_pp0_iter15_reg;

assign edges_s_address0 = zext_ln541_23_fu_2421_p1;

assign edges_s_address1 = zext_ln541_22_fu_2340_p1;

assign edges_s_address10 = zext_ln541_13_fu_1611_p1;

assign edges_s_address11 = zext_ln541_12_fu_1530_p1;

assign edges_s_address2 = zext_ln541_21_fu_2259_p1;

assign edges_s_address3 = zext_ln541_20_fu_2178_p1;

assign edges_s_address4 = zext_ln541_19_fu_2097_p1;

assign edges_s_address5 = zext_ln541_18_fu_2016_p1;

assign edges_s_address6 = zext_ln541_17_fu_1935_p1;

assign edges_s_address7 = zext_ln541_16_fu_1854_p1;

assign edges_s_address8 = zext_ln541_15_fu_1773_p1;

assign edges_s_address9 = zext_ln541_14_fu_1692_p1;

assign exp_10_fu_5046_p4 = {{reg_10_fu_5031_p1[62:52]}};

assign exp_11_fu_5216_p4 = {{reg_11_fu_5201_p1[62:52]}};

assign exp_1_fu_3516_p4 = {{reg_1_fu_3501_p1[62:52]}};

assign exp_2_fu_3686_p4 = {{reg_2_fu_3671_p1[62:52]}};

assign exp_3_fu_3856_p4 = {{reg_3_fu_3841_p1[62:52]}};

assign exp_4_fu_4026_p4 = {{reg_4_fu_4011_p1[62:52]}};

assign exp_5_fu_4196_p4 = {{reg_5_fu_4181_p1[62:52]}};

assign exp_6_fu_4366_p4 = {{reg_6_fu_4351_p1[62:52]}};

assign exp_7_fu_4536_p4 = {{reg_7_fu_4521_p1[62:52]}};

assign exp_8_fu_4706_p4 = {{reg_8_fu_4691_p1[62:52]}};

assign exp_9_fu_4876_p4 = {{reg_9_fu_4861_p1[62:52]}};

assign exp_fu_3346_p4 = {{reg_fu_3331_p1[62:52]}};

assign grp_fu_1388_p0 = $signed(ret_V_2_reg_7511);

assign grp_fu_1391_p0 = $signed(ret_V_3_reg_7516);

assign grp_fu_1394_p0 = $signed(ret_V_6_reg_7521);

assign grp_fu_1397_p0 = $signed(ret_V_7_reg_7526);

assign grp_fu_1400_p0 = $signed(ret_V_10_reg_7531);

assign grp_fu_1403_p0 = $signed(ret_V_11_reg_7536);

assign grp_fu_1406_p0 = $signed(ret_V_14_reg_7541);

assign grp_fu_1409_p0 = $signed(ret_V_15_reg_7546);

assign grp_fu_1412_p0 = $signed(ret_V_18_reg_7551);

assign grp_fu_1415_p0 = $signed(ret_V_19_reg_7556);

assign grp_fu_1418_p0 = $signed(ret_V_22_reg_7561);

assign grp_fu_1421_p0 = $signed(ret_V_23_reg_7566);

assign grp_fu_1424_p0 = $signed(ret_V_26_reg_7571);

assign grp_fu_1427_p0 = $signed(ret_V_27_reg_7576);

assign grp_fu_1430_p0 = $signed(ret_V_30_reg_7581);

assign grp_fu_1433_p0 = $signed(ret_V_31_reg_7586);

assign grp_fu_1436_p0 = $signed(ret_V_34_reg_7591);

assign grp_fu_1439_p0 = $signed(ret_V_35_reg_7596);

assign grp_fu_1442_p0 = $signed(ret_V_38_reg_7601);

assign grp_fu_1445_p0 = $signed(ret_V_39_reg_7606);

assign grp_fu_1448_p0 = $signed(ret_V_42_reg_7611);

assign grp_fu_1451_p0 = $signed(ret_V_43_reg_7616);

assign grp_fu_1454_p0 = $signed(ret_V_46_reg_7621);

assign grp_fu_1457_p0 = $signed(ret_V_47_reg_7626);

assign helper_V_10_fu_5981_p2 = (or_ln102_5_reg_8289 & grp_fu_1248_p2);

assign helper_V_12_fu_6110_p2 = (or_ln102_6_reg_8339 & grp_fu_1268_p2);

assign helper_V_14_fu_6239_p2 = (or_ln102_7_reg_8389 & grp_fu_1288_p2);

assign helper_V_16_fu_6368_p2 = (or_ln102_8_reg_8439 & grp_fu_1308_p2);

assign helper_V_18_fu_6497_p2 = (or_ln102_9_reg_8489 & grp_fu_1328_p2);

assign helper_V_20_fu_6626_p2 = (or_ln102_10_reg_8539 & grp_fu_1348_p2);

assign helper_V_22_fu_6755_p2 = (or_ln102_11_reg_8589 & grp_fu_1368_p2);

assign helper_V_2_fu_5465_p2 = (or_ln102_1_reg_8089 & grp_fu_1168_p2);

assign helper_V_4_fu_5594_p2 = (or_ln102_2_reg_8139 & grp_fu_1188_p2);

assign helper_V_6_fu_5723_p2 = (or_ln102_3_reg_8189 & grp_fu_1208_p2);

assign helper_V_8_fu_5852_p2 = (or_ln102_4_reg_8239 & grp_fu_1228_p2);

assign helper_V_fu_5336_p2 = (or_ln102_reg_8039 & grp_fu_1148_p2);

assign icmp_ln102_10_fu_4163_p2 = ((tmp_24_fu_4149_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln102_11_fu_4169_p2 = ((trunc_ln102_5_fu_4159_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_12_fu_4333_p2 = ((tmp_29_fu_4319_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln102_13_fu_4339_p2 = ((trunc_ln102_6_fu_4329_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_14_fu_4503_p2 = ((tmp_34_fu_4489_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln102_15_fu_4509_p2 = ((trunc_ln102_7_fu_4499_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_16_fu_4673_p2 = ((tmp_39_fu_4659_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln102_17_fu_4679_p2 = ((trunc_ln102_8_fu_4669_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_18_fu_4843_p2 = ((tmp_44_fu_4829_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln102_19_fu_4849_p2 = ((trunc_ln102_9_fu_4839_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_1_fu_3319_p2 = ((trunc_ln102_fu_3309_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_20_fu_5013_p2 = ((tmp_49_fu_4999_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln102_21_fu_5019_p2 = ((trunc_ln102_10_fu_5009_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_22_fu_5183_p2 = ((tmp_54_fu_5169_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln102_23_fu_5189_p2 = ((trunc_ln102_11_fu_5179_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_2_fu_3483_p2 = ((tmp_fu_3469_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln102_3_fu_3489_p2 = ((trunc_ln102_1_fu_3479_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_4_fu_3653_p2 = ((tmp_9_fu_3639_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln102_5_fu_3659_p2 = ((trunc_ln102_2_fu_3649_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_6_fu_3823_p2 = ((tmp_14_fu_3809_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln102_7_fu_3829_p2 = ((trunc_ln102_3_fu_3819_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_8_fu_3993_p2 = ((tmp_19_fu_3979_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln102_9_fu_3999_p2 = ((trunc_ln102_4_fu_3989_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_3313_p2 = ((tmp_3_fu_3299_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln1035_10_fu_1723_p2 = ((ret_V_51_fu_1703_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln1035_11_fu_1733_p2 = ((ret_V_51_fu_1703_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln1035_12_fu_1794_p2 = ((ret_V_52_fu_1784_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln1035_13_fu_1804_p2 = ((ret_V_52_fu_1784_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln1035_14_fu_1814_p2 = ((ret_V_52_fu_1784_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln1035_15_fu_1875_p2 = ((ret_V_53_fu_1865_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln1035_16_fu_1885_p2 = ((ret_V_53_fu_1865_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln1035_17_fu_1895_p2 = ((ret_V_53_fu_1865_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln1035_18_fu_1956_p2 = ((ret_V_54_fu_1946_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln1035_19_fu_1966_p2 = ((ret_V_54_fu_1946_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln1035_1_fu_1480_p2 = ((ret_V_48_fu_1460_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln1035_20_fu_1976_p2 = ((ret_V_54_fu_1946_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln1035_21_fu_2037_p2 = ((ret_V_55_fu_2027_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln1035_22_fu_2047_p2 = ((ret_V_55_fu_2027_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln1035_23_fu_2057_p2 = ((ret_V_55_fu_2027_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln1035_24_fu_2118_p2 = ((ret_V_56_fu_2108_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln1035_25_fu_2128_p2 = ((ret_V_56_fu_2108_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln1035_26_fu_2138_p2 = ((ret_V_56_fu_2108_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln1035_27_fu_2199_p2 = ((ret_V_57_fu_2189_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln1035_28_fu_2209_p2 = ((ret_V_57_fu_2189_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln1035_29_fu_2219_p2 = ((ret_V_57_fu_2189_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln1035_2_fu_1490_p2 = ((ret_V_48_fu_1460_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln1035_30_fu_2280_p2 = ((ret_V_58_fu_2270_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln1035_31_fu_2290_p2 = ((ret_V_58_fu_2270_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln1035_32_fu_2300_p2 = ((ret_V_58_fu_2270_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln1035_33_fu_2361_p2 = ((ret_V_59_fu_2351_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln1035_34_fu_2371_p2 = ((ret_V_59_fu_2351_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln1035_35_fu_2381_p2 = ((ret_V_59_fu_2351_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln1035_3_fu_1551_p2 = ((ret_V_49_fu_1541_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln1035_4_fu_1561_p2 = ((ret_V_49_fu_1541_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln1035_5_fu_1571_p2 = ((ret_V_49_fu_1541_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln1035_6_fu_1632_p2 = ((ret_V_50_fu_1622_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln1035_7_fu_1642_p2 = ((ret_V_50_fu_1622_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln1035_8_fu_1652_p2 = ((ret_V_50_fu_1622_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln1035_9_fu_1713_p2 = ((ret_V_51_fu_1703_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_1470_p2 = ((ret_V_48_fu_1460_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln308_10_fu_5080_p2 = ((trunc_ln291_10_fu_5034_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_11_fu_5250_p2 = ((trunc_ln291_11_fu_5204_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_1_fu_3550_p2 = ((trunc_ln291_1_fu_3504_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_2_fu_3720_p2 = ((trunc_ln291_2_fu_3674_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_3_fu_3890_p2 = ((trunc_ln291_3_fu_3844_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_4_fu_4060_p2 = ((trunc_ln291_4_fu_4014_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_5_fu_4230_p2 = ((trunc_ln291_5_fu_4184_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_6_fu_4400_p2 = ((trunc_ln291_6_fu_4354_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_7_fu_4570_p2 = ((trunc_ln291_7_fu_4524_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_8_fu_4740_p2 = ((trunc_ln291_8_fu_4694_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_9_fu_4910_p2 = ((trunc_ln291_9_fu_4864_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln308_fu_3380_p2 = ((trunc_ln291_fu_3334_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln312_10_fu_5092_p2 = ((exp_10_fu_5046_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln312_11_fu_5262_p2 = ((exp_11_fu_5216_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln312_1_fu_3562_p2 = ((exp_1_fu_3516_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln312_2_fu_3732_p2 = ((exp_2_fu_3686_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln312_3_fu_3902_p2 = ((exp_3_fu_3856_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln312_4_fu_4072_p2 = ((exp_4_fu_4026_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln312_5_fu_4242_p2 = ((exp_5_fu_4196_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln312_6_fu_4412_p2 = ((exp_6_fu_4366_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln312_7_fu_4582_p2 = ((exp_7_fu_4536_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln312_8_fu_4752_p2 = ((exp_8_fu_4706_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln312_9_fu_4922_p2 = ((exp_9_fu_4876_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln312_fu_3392_p2 = ((exp_fu_3346_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln314_10_fu_5098_p2 = (($signed(sh_amt_20_fu_5086_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln314_11_fu_5268_p2 = (($signed(sh_amt_22_fu_5256_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln314_1_fu_3568_p2 = (($signed(sh_amt_2_fu_3556_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln314_2_fu_3738_p2 = (($signed(sh_amt_4_fu_3726_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln314_3_fu_3908_p2 = (($signed(sh_amt_6_fu_3896_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln314_4_fu_4078_p2 = (($signed(sh_amt_8_fu_4066_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln314_5_fu_4248_p2 = (($signed(sh_amt_10_fu_4236_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln314_6_fu_4418_p2 = (($signed(sh_amt_12_fu_4406_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln314_7_fu_4588_p2 = (($signed(sh_amt_14_fu_4576_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln314_8_fu_4758_p2 = (($signed(sh_amt_16_fu_4746_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln314_9_fu_4928_p2 = (($signed(sh_amt_18_fu_4916_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln314_fu_3398_p2 = (($signed(sh_amt_fu_3386_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln315_10_fu_5104_p2 = (($signed(sh_amt_20_fu_5086_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln315_11_fu_5274_p2 = (($signed(sh_amt_22_fu_5256_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln315_1_fu_3574_p2 = (($signed(sh_amt_2_fu_3556_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln315_2_fu_3744_p2 = (($signed(sh_amt_4_fu_3726_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln315_3_fu_3914_p2 = (($signed(sh_amt_6_fu_3896_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln315_4_fu_4084_p2 = (($signed(sh_amt_8_fu_4066_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln315_5_fu_4254_p2 = (($signed(sh_amt_10_fu_4236_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln315_6_fu_4424_p2 = (($signed(sh_amt_12_fu_4406_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln315_7_fu_4594_p2 = (($signed(sh_amt_14_fu_4576_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln315_8_fu_4764_p2 = (($signed(sh_amt_16_fu_4746_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln315_9_fu_4934_p2 = (($signed(sh_amt_18_fu_4916_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_3404_p2 = (($signed(sh_amt_fu_3386_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln333_10_fu_6687_p2 = (($signed(sh_amt_21_reg_8573) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln333_11_fu_6816_p2 = (($signed(sh_amt_23_reg_8623) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln333_1_fu_5526_p2 = (($signed(sh_amt_3_reg_8123) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln333_2_fu_5655_p2 = (($signed(sh_amt_5_reg_8173) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln333_3_fu_5784_p2 = (($signed(sh_amt_7_reg_8223) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln333_4_fu_5913_p2 = (($signed(sh_amt_9_reg_8273) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln333_5_fu_6042_p2 = (($signed(sh_amt_11_reg_8323) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln333_6_fu_6171_p2 = (($signed(sh_amt_13_reg_8373) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln333_7_fu_6300_p2 = (($signed(sh_amt_15_reg_8423) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln333_8_fu_6429_p2 = (($signed(sh_amt_17_reg_8473) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln333_9_fu_6558_p2 = (($signed(sh_amt_19_reg_8523) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln333_fu_5397_p2 = (($signed(sh_amt_1_reg_8073) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign lshr_ln186_10_fu_2698_p1 = sense_s_q0;

assign lshr_ln186_1_fu_2583_p1 = sense_s_q5;

assign lshr_ln186_2_fu_2468_p1 = sense_s_q10;

assign lshr_ln186_3_fu_2606_p1 = sense_s_q4;

assign lshr_ln186_4_fu_2491_p1 = sense_s_q9;

assign lshr_ln186_5_fu_2629_p1 = sense_s_q3;

assign lshr_ln186_6_fu_2514_p1 = sense_s_q8;

assign lshr_ln186_7_fu_2652_p1 = sense_s_q2;

assign lshr_ln186_8_fu_2537_p1 = sense_s_q7;

assign lshr_ln186_9_fu_2675_p1 = sense_s_q1;

assign lshr_ln186_s_fu_2560_p1 = sense_s_q6;

assign lshr_ln317_10_fu_5124_p2 = zext_ln305_10_fu_5076_p1 >> zext_ln317_10_fu_5120_p1;

assign lshr_ln317_11_fu_5294_p2 = zext_ln305_11_fu_5246_p1 >> zext_ln317_11_fu_5290_p1;

assign lshr_ln317_1_fu_3594_p2 = zext_ln305_1_fu_3546_p1 >> zext_ln317_1_fu_3590_p1;

assign lshr_ln317_2_fu_3764_p2 = zext_ln305_2_fu_3716_p1 >> zext_ln317_2_fu_3760_p1;

assign lshr_ln317_3_fu_3934_p2 = zext_ln305_3_fu_3886_p1 >> zext_ln317_3_fu_3930_p1;

assign lshr_ln317_4_fu_4104_p2 = zext_ln305_4_fu_4056_p1 >> zext_ln317_4_fu_4100_p1;

assign lshr_ln317_5_fu_4274_p2 = zext_ln305_5_fu_4226_p1 >> zext_ln317_5_fu_4270_p1;

assign lshr_ln317_6_fu_4444_p2 = zext_ln305_6_fu_4396_p1 >> zext_ln317_6_fu_4440_p1;

assign lshr_ln317_7_fu_4614_p2 = zext_ln305_7_fu_4566_p1 >> zext_ln317_7_fu_4610_p1;

assign lshr_ln317_8_fu_4784_p2 = zext_ln305_8_fu_4736_p1 >> zext_ln317_8_fu_4780_p1;

assign lshr_ln317_9_fu_4954_p2 = zext_ln305_9_fu_4906_p1 >> zext_ln317_9_fu_4950_p1;

assign lshr_ln317_fu_3424_p2 = zext_ln305_fu_3376_p1 >> zext_ln317_fu_3420_p1;

assign lshr_ln_fu_2445_p1 = sense_s_q11;

assign nbins_s_address0 = zext_ln541_11_fu_2427_p1;

assign nbins_s_address1 = zext_ln541_10_fu_2346_p1;

assign nbins_s_address10 = zext_ln541_1_fu_1617_p1;

assign nbins_s_address11 = zext_ln541_fu_1536_p1;

assign nbins_s_address2 = zext_ln541_9_fu_2265_p1;

assign nbins_s_address3 = zext_ln541_8_fu_2184_p1;

assign nbins_s_address4 = zext_ln541_7_fu_2103_p1;

assign nbins_s_address5 = zext_ln541_6_fu_2022_p1;

assign nbins_s_address6 = zext_ln541_5_fu_1941_p1;

assign nbins_s_address7 = zext_ln541_4_fu_1860_p1;

assign nbins_s_address8 = zext_ln541_3_fu_1779_p1;

assign nbins_s_address9 = zext_ln541_2_fu_1698_p1;

assign onflag_0 = (ready_V_reg_6980_pp0_iter15_reg & helper_V_fu_5336_p2);

assign onflag_1 = (ready_V_reg_6980_pp0_iter15_reg & helper_V_2_fu_5465_p2);

assign onflag_10 = (ready_V_reg_6980_pp0_iter15_reg & helper_V_20_fu_6626_p2);

assign onflag_11 = (ready_V_reg_6980_pp0_iter15_reg & helper_V_22_fu_6755_p2);

assign onflag_2 = (ready_V_reg_6980_pp0_iter15_reg & helper_V_4_fu_5594_p2);

assign onflag_3 = (ready_V_reg_6980_pp0_iter15_reg & helper_V_6_fu_5723_p2);

assign onflag_4 = (ready_V_reg_6980_pp0_iter15_reg & helper_V_8_fu_5852_p2);

assign onflag_5 = (ready_V_reg_6980_pp0_iter15_reg & helper_V_10_fu_5981_p2);

assign onflag_6 = (ready_V_reg_6980_pp0_iter15_reg & helper_V_12_fu_6110_p2);

assign onflag_7 = (ready_V_reg_6980_pp0_iter15_reg & helper_V_14_fu_6239_p2);

assign onflag_8 = (ready_V_reg_6980_pp0_iter15_reg & helper_V_16_fu_6368_p2);

assign onflag_9 = (ready_V_reg_6980_pp0_iter15_reg & helper_V_18_fu_6497_p2);

assign or_ln102_10_fu_5025_p2 = (icmp_ln102_21_fu_5019_p2 | icmp_ln102_20_fu_5013_p2);

assign or_ln102_11_fu_5195_p2 = (icmp_ln102_23_fu_5189_p2 | icmp_ln102_22_fu_5183_p2);

assign or_ln102_1_fu_3495_p2 = (icmp_ln102_3_fu_3489_p2 | icmp_ln102_2_fu_3483_p2);

assign or_ln102_2_fu_3665_p2 = (icmp_ln102_5_fu_3659_p2 | icmp_ln102_4_fu_3653_p2);

assign or_ln102_3_fu_3835_p2 = (icmp_ln102_7_fu_3829_p2 | icmp_ln102_6_fu_3823_p2);

assign or_ln102_4_fu_4005_p2 = (icmp_ln102_9_fu_3999_p2 | icmp_ln102_8_fu_3993_p2);

assign or_ln102_5_fu_4175_p2 = (icmp_ln102_11_fu_4169_p2 | icmp_ln102_10_fu_4163_p2);

assign or_ln102_6_fu_4345_p2 = (icmp_ln102_13_fu_4339_p2 | icmp_ln102_12_fu_4333_p2);

assign or_ln102_7_fu_4515_p2 = (icmp_ln102_15_fu_4509_p2 | icmp_ln102_14_fu_4503_p2);

assign or_ln102_8_fu_4685_p2 = (icmp_ln102_17_fu_4679_p2 | icmp_ln102_16_fu_4673_p2);

assign or_ln102_9_fu_4855_p2 = (icmp_ln102_19_fu_4849_p2 | icmp_ln102_18_fu_4843_p2);

assign or_ln102_fu_3325_p2 = (icmp_ln102_fu_3313_p2 | icmp_ln102_1_fu_3319_p2);

assign or_ln312_10_fu_5134_p2 = (icmp_ln312_10_fu_5092_p2 | icmp_ln308_10_fu_5080_p2);

assign or_ln312_11_fu_5304_p2 = (icmp_ln312_11_fu_5262_p2 | icmp_ln308_11_fu_5250_p2);

assign or_ln312_1_fu_3604_p2 = (icmp_ln312_1_fu_3562_p2 | icmp_ln308_1_fu_3550_p2);

assign or_ln312_2_fu_3774_p2 = (icmp_ln312_2_fu_3732_p2 | icmp_ln308_2_fu_3720_p2);

assign or_ln312_3_fu_3944_p2 = (icmp_ln312_3_fu_3902_p2 | icmp_ln308_3_fu_3890_p2);

assign or_ln312_4_fu_4114_p2 = (icmp_ln312_4_fu_4072_p2 | icmp_ln308_4_fu_4060_p2);

assign or_ln312_5_fu_4284_p2 = (icmp_ln312_5_fu_4242_p2 | icmp_ln308_5_fu_4230_p2);

assign or_ln312_6_fu_4454_p2 = (icmp_ln312_6_fu_4412_p2 | icmp_ln308_6_fu_4400_p2);

assign or_ln312_7_fu_4624_p2 = (icmp_ln312_7_fu_4582_p2 | icmp_ln308_7_fu_4570_p2);

assign or_ln312_8_fu_4794_p2 = (icmp_ln312_8_fu_4752_p2 | icmp_ln308_8_fu_4740_p2);

assign or_ln312_9_fu_4964_p2 = (icmp_ln312_9_fu_4922_p2 | icmp_ln308_9_fu_4910_p2);

assign or_ln312_fu_3434_p2 = (icmp_ln312_fu_3392_p2 | icmp_ln308_fu_3380_p2);

assign or_ln314_10_fu_6701_p2 = (or_ln312_10_reg_8579 | icmp_ln314_10_reg_8568);

assign or_ln314_11_fu_6830_p2 = (or_ln312_11_reg_8629 | icmp_ln314_11_reg_8618);

assign or_ln314_1_fu_5540_p2 = (or_ln312_1_reg_8129 | icmp_ln314_1_reg_8118);

assign or_ln314_2_fu_5669_p2 = (or_ln312_2_reg_8179 | icmp_ln314_2_reg_8168);

assign or_ln314_3_fu_5798_p2 = (or_ln312_3_reg_8229 | icmp_ln314_3_reg_8218);

assign or_ln314_4_fu_5927_p2 = (or_ln312_4_reg_8279 | icmp_ln314_4_reg_8268);

assign or_ln314_5_fu_6056_p2 = (or_ln312_5_reg_8329 | icmp_ln314_5_reg_8318);

assign or_ln314_6_fu_6185_p2 = (or_ln312_6_reg_8379 | icmp_ln314_6_reg_8368);

assign or_ln314_7_fu_6314_p2 = (or_ln312_7_reg_8429 | icmp_ln314_7_reg_8418);

assign or_ln314_8_fu_6443_p2 = (or_ln312_8_reg_8479 | icmp_ln314_8_reg_8468);

assign or_ln314_9_fu_6572_p2 = (or_ln312_9_reg_8529 | icmp_ln314_9_reg_8518);

assign or_ln314_fu_5411_p2 = (or_ln312_reg_8079 | icmp_ln314_reg_8068);

assign p_Result_11_fu_4218_p3 = {{1'd1}, {trunc_ln300_5_fu_4210_p1}};

assign p_Result_13_fu_4388_p3 = {{1'd1}, {trunc_ln300_6_fu_4380_p1}};

assign p_Result_15_fu_4558_p3 = {{1'd1}, {trunc_ln300_7_fu_4550_p1}};

assign p_Result_17_fu_4728_p3 = {{1'd1}, {trunc_ln300_8_fu_4720_p1}};

assign p_Result_19_fu_4898_p3 = {{1'd1}, {trunc_ln300_9_fu_4890_p1}};

assign p_Result_1_fu_3368_p3 = {{1'd1}, {trunc_ln300_fu_3360_p1}};

assign p_Result_21_fu_5068_p3 = {{1'd1}, {trunc_ln300_10_fu_5060_p1}};

assign p_Result_23_fu_5238_p3 = {{1'd1}, {trunc_ln300_11_fu_5230_p1}};

assign p_Result_3_fu_3538_p3 = {{1'd1}, {trunc_ln300_1_fu_3530_p1}};

assign p_Result_5_fu_3708_p3 = {{1'd1}, {trunc_ln300_2_fu_3700_p1}};

assign p_Result_7_fu_3878_p3 = {{1'd1}, {trunc_ln300_3_fu_3870_p1}};

assign p_Result_9_fu_4048_p3 = {{1'd1}, {trunc_ln300_4_fu_4040_p1}};

assign pileup_out_0 = ((ready_V_reg_6980_pp0_iter15_reg[0:0] == 1'b1) ? pup_V_fu_5374_p2 : 2'd0);

assign pileup_out_1 = ((ready_V_reg_6980_pp0_iter15_reg[0:0] == 1'b1) ? pup_V_2_fu_5503_p2 : 2'd0);

assign pileup_out_10 = ((ready_V_reg_6980_pp0_iter15_reg[0:0] == 1'b1) ? pup_V_20_fu_6664_p2 : 2'd0);

assign pileup_out_11 = ((ready_V_reg_6980_pp0_iter15_reg[0:0] == 1'b1) ? pup_V_22_fu_6793_p2 : 2'd0);

assign pileup_out_2 = ((ready_V_reg_6980_pp0_iter15_reg[0:0] == 1'b1) ? pup_V_4_fu_5632_p2 : 2'd0);

assign pileup_out_3 = ((ready_V_reg_6980_pp0_iter15_reg[0:0] == 1'b1) ? pup_V_6_fu_5761_p2 : 2'd0);

assign pileup_out_4 = ((ready_V_reg_6980_pp0_iter15_reg[0:0] == 1'b1) ? pup_V_8_fu_5890_p2 : 2'd0);

assign pileup_out_5 = ((ready_V_reg_6980_pp0_iter15_reg[0:0] == 1'b1) ? pup_V_10_fu_6019_p2 : 2'd0);

assign pileup_out_6 = ((ready_V_reg_6980_pp0_iter15_reg[0:0] == 1'b1) ? pup_V_12_fu_6148_p2 : 2'd0);

assign pileup_out_7 = ((ready_V_reg_6980_pp0_iter15_reg[0:0] == 1'b1) ? pup_V_14_fu_6277_p2 : 2'd0);

assign pileup_out_8 = ((ready_V_reg_6980_pp0_iter15_reg[0:0] == 1'b1) ? pup_V_16_fu_6406_p2 : 2'd0);

assign pileup_out_9 = ((ready_V_reg_6980_pp0_iter15_reg[0:0] == 1'b1) ? pup_V_18_fu_6535_p2 : 2'd0);

assign pup_V_10_fu_6019_p2 = (add_ln214_22_fu_6013_p2 + zext_ln214_23_fu_6009_p1);

assign pup_V_12_fu_6148_p2 = (add_ln214_26_fu_6142_p2 + zext_ln214_27_fu_6138_p1);

assign pup_V_14_fu_6277_p2 = (add_ln214_30_fu_6271_p2 + zext_ln214_31_fu_6267_p1);

assign pup_V_16_fu_6406_p2 = (add_ln214_34_fu_6400_p2 + zext_ln214_35_fu_6396_p1);

assign pup_V_18_fu_6535_p2 = (add_ln214_38_fu_6529_p2 + zext_ln214_39_fu_6525_p1);

assign pup_V_20_fu_6664_p2 = (add_ln214_42_fu_6658_p2 + zext_ln214_43_fu_6654_p1);

assign pup_V_22_fu_6793_p2 = (add_ln214_46_fu_6787_p2 + zext_ln214_47_fu_6783_p1);

assign pup_V_2_fu_5503_p2 = (add_ln214_6_fu_5497_p2 + zext_ln214_7_fu_5493_p1);

assign pup_V_4_fu_5632_p2 = (add_ln214_10_fu_5626_p2 + zext_ln214_11_fu_5622_p1);

assign pup_V_6_fu_5761_p2 = (add_ln214_14_fu_5755_p2 + zext_ln214_15_fu_5751_p1);

assign pup_V_8_fu_5890_p2 = (add_ln214_18_fu_5884_p2 + zext_ln214_19_fu_5880_p1);

assign pup_V_fu_5374_p2 = (add_ln214_2_fu_5368_p2 + zext_ln214_3_fu_5364_p1);

assign reg_10_fu_5031_p1 = val_10_reg_8020;

assign reg_11_fu_5201_p1 = val_11_reg_8034;

assign reg_1_fu_3501_p1 = val_1_reg_7894;

assign reg_2_fu_3671_p1 = val_2_reg_7908;

assign reg_3_fu_3841_p1 = val_3_reg_7922;

assign reg_4_fu_4011_p1 = val_4_reg_7936;

assign reg_5_fu_4181_p1 = val_5_reg_7950;

assign reg_6_fu_4351_p1 = val_6_reg_7964;

assign reg_7_fu_4521_p1 = val_7_reg_7978;

assign reg_8_fu_4691_p1 = val_8_reg_7992;

assign reg_9_fu_4861_p1 = val_9_reg_8006;

assign reg_fu_3331_p1 = val_reg_7880;

assign ret_V_10_fu_2808_p2 = ($signed(zext_ln1496_4_fu_2804_p1) + $signed(15'd32732));

assign ret_V_11_fu_2825_p2 = ($signed(zext_ln1496_5_fu_2821_p1) + $signed(15'd32732));

assign ret_V_13_fu_1765_p3 = {{trunc_ln1494_3_fu_1755_p4}, {ss_V_3_fu_1749_p2}};

assign ret_V_14_fu_2849_p2 = ($signed(zext_ln1496_6_fu_2845_p1) + $signed(15'd32732));

assign ret_V_15_fu_2866_p2 = ($signed(zext_ln1496_7_fu_2862_p1) + $signed(15'd32732));

assign ret_V_17_fu_1846_p3 = {{trunc_ln1494_4_fu_1836_p4}, {ss_V_4_fu_1830_p2}};

assign ret_V_18_fu_2890_p2 = ($signed(zext_ln1496_8_fu_2886_p1) + $signed(15'd32732));

assign ret_V_19_fu_2907_p2 = ($signed(zext_ln1496_9_fu_2903_p1) + $signed(15'd32732));

assign ret_V_21_fu_1927_p3 = {{trunc_ln1494_5_fu_1917_p4}, {ss_V_5_fu_1911_p2}};

assign ret_V_22_fu_2931_p2 = ($signed(zext_ln1496_10_fu_2927_p1) + $signed(15'd32732));

assign ret_V_23_fu_2948_p2 = ($signed(zext_ln1496_11_fu_2944_p1) + $signed(15'd32732));

assign ret_V_25_fu_2008_p3 = {{trunc_ln1494_6_fu_1998_p4}, {ss_V_6_fu_1992_p2}};

assign ret_V_26_fu_2972_p2 = ($signed(zext_ln1496_12_fu_2968_p1) + $signed(15'd32732));

assign ret_V_27_fu_2989_p2 = ($signed(zext_ln1496_13_fu_2985_p1) + $signed(15'd32732));

assign ret_V_29_fu_2089_p3 = {{trunc_ln1494_7_fu_2079_p4}, {ss_V_7_fu_2073_p2}};

assign ret_V_2_fu_2726_p2 = ($signed(zext_ln1496_fu_2722_p1) + $signed(15'd32732));

assign ret_V_30_fu_3013_p2 = ($signed(zext_ln1496_14_fu_3009_p1) + $signed(15'd32732));

assign ret_V_31_fu_3030_p2 = ($signed(zext_ln1496_15_fu_3026_p1) + $signed(15'd32732));

assign ret_V_33_fu_2170_p3 = {{trunc_ln1494_8_fu_2160_p4}, {ss_V_8_fu_2154_p2}};

assign ret_V_34_fu_3054_p2 = ($signed(zext_ln1496_16_fu_3050_p1) + $signed(15'd32732));

assign ret_V_35_fu_3071_p2 = ($signed(zext_ln1496_17_fu_3067_p1) + $signed(15'd32732));

assign ret_V_37_fu_2251_p3 = {{trunc_ln1494_9_fu_2241_p4}, {ss_V_9_fu_2235_p2}};

assign ret_V_38_fu_3095_p2 = ($signed(zext_ln1496_18_fu_3091_p1) + $signed(15'd32732));

assign ret_V_39_fu_3112_p2 = ($signed(zext_ln1496_19_fu_3108_p1) + $signed(15'd32732));

assign ret_V_3_fu_2743_p2 = ($signed(zext_ln1496_1_fu_2739_p1) + $signed(15'd32732));

assign ret_V_41_fu_2332_p3 = {{trunc_ln1494_s_fu_2322_p4}, {ss_V_10_fu_2316_p2}};

assign ret_V_42_fu_3136_p2 = ($signed(zext_ln1496_20_fu_3132_p1) + $signed(15'd32732));

assign ret_V_43_fu_3153_p2 = ($signed(zext_ln1496_21_fu_3149_p1) + $signed(15'd32732));

assign ret_V_45_fu_2413_p3 = {{trunc_ln1494_10_fu_2403_p4}, {ss_V_11_fu_2397_p2}};

assign ret_V_46_fu_3177_p2 = ($signed(zext_ln1496_22_fu_3173_p1) + $signed(15'd32732));

assign ret_V_47_fu_3194_p2 = ($signed(zext_ln1496_23_fu_3190_p1) + $signed(15'd32732));

assign ret_V_48_fu_1460_p4 = {{FIFO_0[11:6]}};

assign ret_V_49_fu_1541_p4 = {{FIFO_1[11:6]}};

assign ret_V_4_fu_1603_p3 = {{trunc_ln1494_1_fu_1593_p4}, {ss_V_1_fu_1587_p2}};

assign ret_V_50_fu_1622_p4 = {{FIFO_2[11:6]}};

assign ret_V_51_fu_1703_p4 = {{FIFO_3[11:6]}};

assign ret_V_52_fu_1784_p4 = {{FIFO_4[11:6]}};

assign ret_V_53_fu_1865_p4 = {{FIFO_5[11:6]}};

assign ret_V_54_fu_1946_p4 = {{FIFO_6[11:6]}};

assign ret_V_55_fu_2027_p4 = {{FIFO_7[11:6]}};

assign ret_V_56_fu_2108_p4 = {{FIFO_8[11:6]}};

assign ret_V_57_fu_2189_p4 = {{FIFO_9[11:6]}};

assign ret_V_58_fu_2270_p4 = {{FIFO_10[11:6]}};

assign ret_V_59_fu_2351_p4 = {{FIFO_11[11:6]}};

assign ret_V_6_fu_2767_p2 = ($signed(zext_ln1496_2_fu_2763_p1) + $signed(15'd32732));

assign ret_V_7_fu_2784_p2 = ($signed(zext_ln1496_3_fu_2780_p1) + $signed(15'd32732));

assign ret_V_8_fu_1684_p3 = {{trunc_ln1494_2_fu_1674_p4}, {ss_V_2_fu_1668_p2}};

assign ret_V_fu_1522_p3 = {{trunc_ln1_fu_1512_p4}, {ss_V_fu_1506_p2}};

assign select_ln312_10_fu_6734_p3 = ((and_ln312_10_fu_6729_p2[0:0] == 1'b1) ? trunc_ln313_10_reg_8552 : select_ln333_10_fu_6717_p3);

assign select_ln312_11_fu_6863_p3 = ((and_ln312_11_fu_6858_p2[0:0] == 1'b1) ? trunc_ln313_11_reg_8602 : select_ln333_11_fu_6846_p3);

assign select_ln312_1_fu_5573_p3 = ((and_ln312_1_fu_5568_p2[0:0] == 1'b1) ? trunc_ln313_1_reg_8102 : select_ln333_1_fu_5556_p3);

assign select_ln312_2_fu_5702_p3 = ((and_ln312_2_fu_5697_p2[0:0] == 1'b1) ? trunc_ln313_2_reg_8152 : select_ln333_2_fu_5685_p3);

assign select_ln312_3_fu_5831_p3 = ((and_ln312_3_fu_5826_p2[0:0] == 1'b1) ? trunc_ln313_3_reg_8202 : select_ln333_3_fu_5814_p3);

assign select_ln312_4_fu_5960_p3 = ((and_ln312_4_fu_5955_p2[0:0] == 1'b1) ? trunc_ln313_4_reg_8252 : select_ln333_4_fu_5943_p3);

assign select_ln312_5_fu_6089_p3 = ((and_ln312_5_fu_6084_p2[0:0] == 1'b1) ? trunc_ln313_5_reg_8302 : select_ln333_5_fu_6072_p3);

assign select_ln312_6_fu_6218_p3 = ((and_ln312_6_fu_6213_p2[0:0] == 1'b1) ? trunc_ln313_6_reg_8352 : select_ln333_6_fu_6201_p3);

assign select_ln312_7_fu_6347_p3 = ((and_ln312_7_fu_6342_p2[0:0] == 1'b1) ? trunc_ln313_7_reg_8402 : select_ln333_7_fu_6330_p3);

assign select_ln312_8_fu_6476_p3 = ((and_ln312_8_fu_6471_p2[0:0] == 1'b1) ? trunc_ln313_8_reg_8452 : select_ln333_8_fu_6459_p3);

assign select_ln312_9_fu_6605_p3 = ((and_ln312_9_fu_6600_p2[0:0] == 1'b1) ? trunc_ln313_9_reg_8502 : select_ln333_9_fu_6588_p3);

assign select_ln312_fu_5444_p3 = ((and_ln312_fu_5439_p2[0:0] == 1'b1) ? trunc_ln313_reg_8052 : select_ln333_fu_5427_p3);

assign select_ln315_10_fu_5158_p3 = ((and_ln315_21_fu_5152_p2[0:0] == 1'b1) ? trunc_ln324_10_fu_5130_p1 : 17'd0);

assign select_ln315_11_fu_5328_p3 = ((and_ln315_23_fu_5322_p2[0:0] == 1'b1) ? trunc_ln324_11_fu_5300_p1 : 17'd0);

assign select_ln315_1_fu_3628_p3 = ((and_ln315_3_fu_3622_p2[0:0] == 1'b1) ? trunc_ln324_1_fu_3600_p1 : 17'd0);

assign select_ln315_2_fu_3798_p3 = ((and_ln315_5_fu_3792_p2[0:0] == 1'b1) ? trunc_ln324_2_fu_3770_p1 : 17'd0);

assign select_ln315_3_fu_3968_p3 = ((and_ln315_7_fu_3962_p2[0:0] == 1'b1) ? trunc_ln324_3_fu_3940_p1 : 17'd0);

assign select_ln315_4_fu_4138_p3 = ((and_ln315_9_fu_4132_p2[0:0] == 1'b1) ? trunc_ln324_4_fu_4110_p1 : 17'd0);

assign select_ln315_5_fu_4308_p3 = ((and_ln315_11_fu_4302_p2[0:0] == 1'b1) ? trunc_ln324_5_fu_4280_p1 : 17'd0);

assign select_ln315_6_fu_4478_p3 = ((and_ln315_13_fu_4472_p2[0:0] == 1'b1) ? trunc_ln324_6_fu_4450_p1 : 17'd0);

assign select_ln315_7_fu_4648_p3 = ((and_ln315_15_fu_4642_p2[0:0] == 1'b1) ? trunc_ln324_7_fu_4620_p1 : 17'd0);

assign select_ln315_8_fu_4818_p3 = ((and_ln315_17_fu_4812_p2[0:0] == 1'b1) ? trunc_ln324_8_fu_4790_p1 : 17'd0);

assign select_ln315_9_fu_4988_p3 = ((and_ln315_19_fu_4982_p2[0:0] == 1'b1) ? trunc_ln324_9_fu_4960_p1 : 17'd0);

assign select_ln315_fu_3458_p3 = ((and_ln315_1_fu_3452_p2[0:0] == 1'b1) ? trunc_ln324_fu_3430_p1 : 17'd0);

assign select_ln333_10_fu_6717_p3 = ((and_ln333_10_fu_6711_p2[0:0] == 1'b1) ? shl_ln335_10_fu_6696_p2 : select_ln315_10_reg_8584);

assign select_ln333_11_fu_6846_p3 = ((and_ln333_11_fu_6840_p2[0:0] == 1'b1) ? shl_ln335_11_fu_6825_p2 : select_ln315_11_reg_8634);

assign select_ln333_1_fu_5556_p3 = ((and_ln333_1_fu_5550_p2[0:0] == 1'b1) ? shl_ln335_1_fu_5535_p2 : select_ln315_1_reg_8134);

assign select_ln333_2_fu_5685_p3 = ((and_ln333_2_fu_5679_p2[0:0] == 1'b1) ? shl_ln335_2_fu_5664_p2 : select_ln315_2_reg_8184);

assign select_ln333_3_fu_5814_p3 = ((and_ln333_3_fu_5808_p2[0:0] == 1'b1) ? shl_ln335_3_fu_5793_p2 : select_ln315_3_reg_8234);

assign select_ln333_4_fu_5943_p3 = ((and_ln333_4_fu_5937_p2[0:0] == 1'b1) ? shl_ln335_4_fu_5922_p2 : select_ln315_4_reg_8284);

assign select_ln333_5_fu_6072_p3 = ((and_ln333_5_fu_6066_p2[0:0] == 1'b1) ? shl_ln335_5_fu_6051_p2 : select_ln315_5_reg_8334);

assign select_ln333_6_fu_6201_p3 = ((and_ln333_6_fu_6195_p2[0:0] == 1'b1) ? shl_ln335_6_fu_6180_p2 : select_ln315_6_reg_8384);

assign select_ln333_7_fu_6330_p3 = ((and_ln333_7_fu_6324_p2[0:0] == 1'b1) ? shl_ln335_7_fu_6309_p2 : select_ln315_7_reg_8434);

assign select_ln333_8_fu_6459_p3 = ((and_ln333_8_fu_6453_p2[0:0] == 1'b1) ? shl_ln335_8_fu_6438_p2 : select_ln315_8_reg_8484);

assign select_ln333_9_fu_6588_p3 = ((and_ln333_9_fu_6582_p2[0:0] == 1'b1) ? shl_ln335_9_fu_6567_p2 : select_ln315_9_reg_8534);

assign select_ln333_fu_5427_p3 = ((and_ln333_fu_5421_p2[0:0] == 1'b1) ? shl_ln335_fu_5406_p2 : select_ln315_reg_8084);

assign sense_s_address0 = zext_ln541_23_fu_2421_p1;

assign sense_s_address1 = zext_ln541_22_fu_2340_p1;

assign sense_s_address10 = zext_ln541_13_fu_1611_p1;

assign sense_s_address11 = zext_ln541_12_fu_1530_p1;

assign sense_s_address2 = zext_ln541_21_fu_2259_p1;

assign sense_s_address3 = zext_ln541_20_fu_2178_p1;

assign sense_s_address4 = zext_ln541_19_fu_2097_p1;

assign sense_s_address5 = zext_ln541_18_fu_2016_p1;

assign sense_s_address6 = zext_ln541_17_fu_1935_p1;

assign sense_s_address7 = zext_ln541_16_fu_1854_p1;

assign sense_s_address8 = zext_ln541_15_fu_1773_p1;

assign sense_s_address9 = zext_ln541_14_fu_1692_p1;

assign sext_ln311_10_fu_6684_p1 = sh_amt_21_reg_8573;

assign sext_ln311_10cast_fu_6692_p1 = sext_ln311_10_fu_6684_p1[16:0];

assign sext_ln311_11_fu_6813_p1 = sh_amt_23_reg_8623;

assign sext_ln311_11cast_fu_6821_p1 = sext_ln311_11_fu_6813_p1[16:0];

assign sext_ln311_1_fu_5523_p1 = sh_amt_3_reg_8123;

assign sext_ln311_1cast_fu_5531_p1 = sext_ln311_1_fu_5523_p1[16:0];

assign sext_ln311_2_fu_5652_p1 = sh_amt_5_reg_8173;

assign sext_ln311_2cast_fu_5660_p1 = sext_ln311_2_fu_5652_p1[16:0];

assign sext_ln311_3_fu_5781_p1 = sh_amt_7_reg_8223;

assign sext_ln311_3cast_fu_5789_p1 = sext_ln311_3_fu_5781_p1[16:0];

assign sext_ln311_4_fu_5910_p1 = sh_amt_9_reg_8273;

assign sext_ln311_4cast_fu_5918_p1 = sext_ln311_4_fu_5910_p1[16:0];

assign sext_ln311_5_fu_6039_p1 = sh_amt_11_reg_8323;

assign sext_ln311_5cast_fu_6047_p1 = sext_ln311_5_fu_6039_p1[16:0];

assign sext_ln311_6_fu_6168_p1 = sh_amt_13_reg_8373;

assign sext_ln311_6cast_fu_6176_p1 = sext_ln311_6_fu_6168_p1[16:0];

assign sext_ln311_7_fu_6297_p1 = sh_amt_15_reg_8423;

assign sext_ln311_7cast_fu_6305_p1 = sext_ln311_7_fu_6297_p1[16:0];

assign sext_ln311_8_fu_6426_p1 = sh_amt_17_reg_8473;

assign sext_ln311_8cast_fu_6434_p1 = sext_ln311_8_fu_6426_p1[16:0];

assign sext_ln311_9_fu_6555_p1 = sh_amt_19_reg_8523;

assign sext_ln311_9cast_fu_6563_p1 = sext_ln311_9_fu_6555_p1[16:0];

assign sext_ln311_fu_5394_p1 = sh_amt_1_reg_8073;

assign sext_ln311cast_fu_5402_p1 = sext_ln311_fu_5394_p1[16:0];

assign sext_ln317_10_fu_5116_p1 = sh_amt_20_fu_5086_p2;

assign sext_ln317_11_fu_5286_p1 = sh_amt_22_fu_5256_p2;

assign sext_ln317_1_fu_3586_p1 = sh_amt_2_fu_3556_p2;

assign sext_ln317_2_fu_3756_p1 = sh_amt_4_fu_3726_p2;

assign sext_ln317_3_fu_3926_p1 = sh_amt_6_fu_3896_p2;

assign sext_ln317_4_fu_4096_p1 = sh_amt_8_fu_4066_p2;

assign sext_ln317_5_fu_4266_p1 = sh_amt_10_fu_4236_p2;

assign sext_ln317_6_fu_4436_p1 = sh_amt_12_fu_4406_p2;

assign sext_ln317_7_fu_4606_p1 = sh_amt_14_fu_4576_p2;

assign sext_ln317_8_fu_4776_p1 = sh_amt_16_fu_4746_p2;

assign sext_ln317_9_fu_4946_p1 = sh_amt_18_fu_4916_p2;

assign sext_ln317_fu_3416_p1 = sh_amt_fu_3386_p2;

assign sh_amt_10_fu_4236_p2 = (12'd1075 - zext_ln296_5_fu_4206_p1);

assign sh_amt_11_fu_4260_p2 = ($signed(12'd0) - $signed(sh_amt_10_fu_4236_p2));

assign sh_amt_12_fu_4406_p2 = (12'd1075 - zext_ln296_6_fu_4376_p1);

assign sh_amt_13_fu_4430_p2 = ($signed(12'd0) - $signed(sh_amt_12_fu_4406_p2));

assign sh_amt_14_fu_4576_p2 = (12'd1075 - zext_ln296_7_fu_4546_p1);

assign sh_amt_15_fu_4600_p2 = ($signed(12'd0) - $signed(sh_amt_14_fu_4576_p2));

assign sh_amt_16_fu_4746_p2 = (12'd1075 - zext_ln296_8_fu_4716_p1);

assign sh_amt_17_fu_4770_p2 = ($signed(12'd0) - $signed(sh_amt_16_fu_4746_p2));

assign sh_amt_18_fu_4916_p2 = (12'd1075 - zext_ln296_9_fu_4886_p1);

assign sh_amt_19_fu_4940_p2 = ($signed(12'd0) - $signed(sh_amt_18_fu_4916_p2));

assign sh_amt_1_fu_3410_p2 = ($signed(12'd0) - $signed(sh_amt_fu_3386_p2));

assign sh_amt_20_fu_5086_p2 = (12'd1075 - zext_ln296_10_fu_5056_p1);

assign sh_amt_21_fu_5110_p2 = ($signed(12'd0) - $signed(sh_amt_20_fu_5086_p2));

assign sh_amt_22_fu_5256_p2 = (12'd1075 - zext_ln296_11_fu_5226_p1);

assign sh_amt_23_fu_5280_p2 = ($signed(12'd0) - $signed(sh_amt_22_fu_5256_p2));

assign sh_amt_2_fu_3556_p2 = (12'd1075 - zext_ln296_1_fu_3526_p1);

assign sh_amt_3_fu_3580_p2 = ($signed(12'd0) - $signed(sh_amt_2_fu_3556_p2));

assign sh_amt_4_fu_3726_p2 = (12'd1075 - zext_ln296_2_fu_3696_p1);

assign sh_amt_5_fu_3750_p2 = ($signed(12'd0) - $signed(sh_amt_4_fu_3726_p2));

assign sh_amt_6_fu_3896_p2 = (12'd1075 - zext_ln296_3_fu_3866_p1);

assign sh_amt_7_fu_3920_p2 = ($signed(12'd0) - $signed(sh_amt_6_fu_3896_p2));

assign sh_amt_8_fu_4066_p2 = (12'd1075 - zext_ln296_4_fu_4036_p1);

assign sh_amt_9_fu_4090_p2 = ($signed(12'd0) - $signed(sh_amt_8_fu_4066_p2));

assign sh_amt_fu_3386_p2 = (12'd1075 - zext_ln296_fu_3356_p1);

assign shl_ln335_10_fu_6696_p2 = trunc_ln313_10_reg_8552 << sext_ln311_10cast_fu_6692_p1;

assign shl_ln335_11_fu_6825_p2 = trunc_ln313_11_reg_8602 << sext_ln311_11cast_fu_6821_p1;

assign shl_ln335_1_fu_5535_p2 = trunc_ln313_1_reg_8102 << sext_ln311_1cast_fu_5531_p1;

assign shl_ln335_2_fu_5664_p2 = trunc_ln313_2_reg_8152 << sext_ln311_2cast_fu_5660_p1;

assign shl_ln335_3_fu_5793_p2 = trunc_ln313_3_reg_8202 << sext_ln311_3cast_fu_5789_p1;

assign shl_ln335_4_fu_5922_p2 = trunc_ln313_4_reg_8252 << sext_ln311_4cast_fu_5918_p1;

assign shl_ln335_5_fu_6051_p2 = trunc_ln313_5_reg_8302 << sext_ln311_5cast_fu_6047_p1;

assign shl_ln335_6_fu_6180_p2 = trunc_ln313_6_reg_8352 << sext_ln311_6cast_fu_6176_p1;

assign shl_ln335_7_fu_6309_p2 = trunc_ln313_7_reg_8402 << sext_ln311_7cast_fu_6305_p1;

assign shl_ln335_8_fu_6438_p2 = trunc_ln313_8_reg_8452 << sext_ln311_8cast_fu_6434_p1;

assign shl_ln335_9_fu_6567_p2 = trunc_ln313_9_reg_8502 << sext_ln311_9cast_fu_6563_p1;

assign shl_ln335_fu_5406_p2 = trunc_ln313_reg_8052 << sext_ln311cast_fu_5402_p1;

assign ss_V_10_fu_2316_p2 = (add_ln214_40_fu_2310_p2 + zext_ln214_40_fu_2306_p1);

assign ss_V_11_fu_2397_p2 = (add_ln214_44_fu_2391_p2 + zext_ln214_44_fu_2387_p1);

assign ss_V_1_fu_1587_p2 = (add_ln214_4_fu_1581_p2 + zext_ln214_4_fu_1577_p1);

assign ss_V_2_fu_1668_p2 = (add_ln214_8_fu_1662_p2 + zext_ln214_8_fu_1658_p1);

assign ss_V_3_fu_1749_p2 = (add_ln214_12_fu_1743_p2 + zext_ln214_12_fu_1739_p1);

assign ss_V_4_fu_1830_p2 = (add_ln214_16_fu_1824_p2 + zext_ln214_16_fu_1820_p1);

assign ss_V_5_fu_1911_p2 = (add_ln214_20_fu_1905_p2 + zext_ln214_20_fu_1901_p1);

assign ss_V_6_fu_1992_p2 = (add_ln214_24_fu_1986_p2 + zext_ln214_24_fu_1982_p1);

assign ss_V_7_fu_2073_p2 = (add_ln214_28_fu_2067_p2 + zext_ln214_28_fu_2063_p1);

assign ss_V_8_fu_2154_p2 = (add_ln214_32_fu_2148_p2 + zext_ln214_32_fu_2144_p1);

assign ss_V_9_fu_2235_p2 = (add_ln214_36_fu_2229_p2 + zext_ln214_36_fu_2225_p1);

assign ss_V_fu_1506_p2 = (add_ln214_fu_1500_p2 + zext_ln214_fu_1496_p1);

assign sub_ln186_10_fu_2665_p2 = (zext_ln1514_10_fu_2662_p1 - nbins_s_q1);

assign sub_ln186_11_fu_2688_p2 = (zext_ln1514_11_fu_2685_p1 - nbins_s_q0);

assign sub_ln186_1_fu_2458_p2 = (zext_ln1514_1_fu_2455_p1 - nbins_s_q10);

assign sub_ln186_2_fu_2481_p2 = (zext_ln1514_2_fu_2478_p1 - nbins_s_q9);

assign sub_ln186_3_fu_2504_p2 = (zext_ln1514_3_fu_2501_p1 - nbins_s_q8);

assign sub_ln186_4_fu_2527_p2 = (zext_ln1514_4_fu_2524_p1 - nbins_s_q7);

assign sub_ln186_5_fu_2550_p2 = (zext_ln1514_5_fu_2547_p1 - nbins_s_q6);

assign sub_ln186_6_fu_2573_p2 = (zext_ln1514_6_fu_2570_p1 - nbins_s_q5);

assign sub_ln186_7_fu_2596_p2 = (zext_ln1514_7_fu_2593_p1 - nbins_s_q4);

assign sub_ln186_8_fu_2619_p2 = (zext_ln1514_8_fu_2616_p1 - nbins_s_q3);

assign sub_ln186_9_fu_2642_p2 = (zext_ln1514_9_fu_2639_p1 - nbins_s_q2);

assign sub_ln186_fu_2435_p2 = (zext_ln1514_fu_2432_p1 - nbins_s_q11);

assign sub_ln455_10_fu_6741_p2 = (17'd0 - select_ln312_10_fu_6734_p3);

assign sub_ln455_11_fu_6870_p2 = (17'd0 - select_ln312_11_fu_6863_p3);

assign sub_ln455_1_fu_5580_p2 = (17'd0 - select_ln312_1_fu_5573_p3);

assign sub_ln455_2_fu_5709_p2 = (17'd0 - select_ln312_2_fu_5702_p3);

assign sub_ln455_3_fu_5838_p2 = (17'd0 - select_ln312_3_fu_5831_p3);

assign sub_ln455_4_fu_5967_p2 = (17'd0 - select_ln312_4_fu_5960_p3);

assign sub_ln455_5_fu_6096_p2 = (17'd0 - select_ln312_5_fu_6089_p3);

assign sub_ln455_6_fu_6225_p2 = (17'd0 - select_ln312_6_fu_6218_p3);

assign sub_ln455_7_fu_6354_p2 = (17'd0 - select_ln312_7_fu_6347_p3);

assign sub_ln455_8_fu_6483_p2 = (17'd0 - select_ln312_8_fu_6476_p3);

assign sub_ln455_9_fu_6612_p2 = (17'd0 - select_ln312_9_fu_6605_p3);

assign sub_ln455_fu_5451_p2 = (17'd0 - select_ln312_fu_5444_p3);

assign timestamp_out = timestamp_in_read_reg_7261_pp0_iter15_reg;

assign tmp_14_fu_3809_p4 = {{bitcast_ln102_3_fu_3806_p1[62:52]}};

assign tmp_19_fu_3979_p4 = {{bitcast_ln102_4_fu_3976_p1[62:52]}};

assign tmp_24_fu_4149_p4 = {{bitcast_ln102_5_fu_4146_p1[62:52]}};

assign tmp_29_fu_4319_p4 = {{bitcast_ln102_6_fu_4316_p1[62:52]}};

assign tmp_34_fu_4489_p4 = {{bitcast_ln102_7_fu_4486_p1[62:52]}};

assign tmp_39_fu_4659_p4 = {{bitcast_ln102_8_fu_4656_p1[62:52]}};

assign tmp_3_fu_3299_p4 = {{bitcast_ln102_fu_3296_p1[62:52]}};

assign tmp_44_fu_4829_p4 = {{bitcast_ln102_9_fu_4826_p1[62:52]}};

assign tmp_49_fu_4999_p4 = {{bitcast_ln102_10_fu_4996_p1[62:52]}};

assign tmp_54_fu_5169_p4 = {{bitcast_ln102_11_fu_5166_p1[62:52]}};

assign tmp_9_fu_3639_p4 = {{bitcast_ln102_2_fu_3636_p1[62:52]}};

assign tmp_fu_3469_p4 = {{bitcast_ln102_1_fu_3466_p1[62:52]}};

assign trunc_ln102_10_fu_5009_p1 = bitcast_ln102_10_fu_4996_p1[51:0];

assign trunc_ln102_11_fu_5179_p1 = bitcast_ln102_11_fu_5166_p1[51:0];

assign trunc_ln102_1_fu_3479_p1 = bitcast_ln102_1_fu_3466_p1[51:0];

assign trunc_ln102_2_fu_3649_p1 = bitcast_ln102_2_fu_3636_p1[51:0];

assign trunc_ln102_3_fu_3819_p1 = bitcast_ln102_3_fu_3806_p1[51:0];

assign trunc_ln102_4_fu_3989_p1 = bitcast_ln102_4_fu_3976_p1[51:0];

assign trunc_ln102_5_fu_4159_p1 = bitcast_ln102_5_fu_4146_p1[51:0];

assign trunc_ln102_6_fu_4329_p1 = bitcast_ln102_6_fu_4316_p1[51:0];

assign trunc_ln102_7_fu_4499_p1 = bitcast_ln102_7_fu_4486_p1[51:0];

assign trunc_ln102_8_fu_4669_p1 = bitcast_ln102_8_fu_4656_p1[51:0];

assign trunc_ln102_9_fu_4839_p1 = bitcast_ln102_9_fu_4826_p1[51:0];

assign trunc_ln102_fu_3309_p1 = bitcast_ln102_fu_3296_p1[51:0];

assign trunc_ln1494_10_fu_2403_p4 = {{FIFO_11[13:12]}};

assign trunc_ln1494_1_fu_1593_p4 = {{FIFO_1[13:12]}};

assign trunc_ln1494_2_fu_1674_p4 = {{FIFO_2[13:12]}};

assign trunc_ln1494_3_fu_1755_p4 = {{FIFO_3[13:12]}};

assign trunc_ln1494_4_fu_1836_p4 = {{FIFO_4[13:12]}};

assign trunc_ln1494_5_fu_1917_p4 = {{FIFO_5[13:12]}};

assign trunc_ln1494_6_fu_1998_p4 = {{FIFO_6[13:12]}};

assign trunc_ln1494_7_fu_2079_p4 = {{FIFO_7[13:12]}};

assign trunc_ln1494_8_fu_2160_p4 = {{FIFO_8[13:12]}};

assign trunc_ln1494_9_fu_2241_p4 = {{FIFO_9[13:12]}};

assign trunc_ln1494_s_fu_2322_p4 = {{FIFO_10[13:12]}};

assign trunc_ln1_fu_1512_p4 = {{FIFO_0[13:12]}};

assign trunc_ln291_10_fu_5034_p1 = reg_10_fu_5031_p1[62:0];

assign trunc_ln291_11_fu_5204_p1 = reg_11_fu_5201_p1[62:0];

assign trunc_ln291_1_fu_3504_p1 = reg_1_fu_3501_p1[62:0];

assign trunc_ln291_2_fu_3674_p1 = reg_2_fu_3671_p1[62:0];

assign trunc_ln291_3_fu_3844_p1 = reg_3_fu_3841_p1[62:0];

assign trunc_ln291_4_fu_4014_p1 = reg_4_fu_4011_p1[62:0];

assign trunc_ln291_5_fu_4184_p1 = reg_5_fu_4181_p1[62:0];

assign trunc_ln291_6_fu_4354_p1 = reg_6_fu_4351_p1[62:0];

assign trunc_ln291_7_fu_4524_p1 = reg_7_fu_4521_p1[62:0];

assign trunc_ln291_8_fu_4694_p1 = reg_8_fu_4691_p1[62:0];

assign trunc_ln291_9_fu_4864_p1 = reg_9_fu_4861_p1[62:0];

assign trunc_ln291_fu_3334_p1 = reg_fu_3331_p1[62:0];

assign trunc_ln300_10_fu_5060_p1 = reg_10_fu_5031_p1[51:0];

assign trunc_ln300_11_fu_5230_p1 = reg_11_fu_5201_p1[51:0];

assign trunc_ln300_1_fu_3530_p1 = reg_1_fu_3501_p1[51:0];

assign trunc_ln300_2_fu_3700_p1 = reg_2_fu_3671_p1[51:0];

assign trunc_ln300_3_fu_3870_p1 = reg_3_fu_3841_p1[51:0];

assign trunc_ln300_4_fu_4040_p1 = reg_4_fu_4011_p1[51:0];

assign trunc_ln300_5_fu_4210_p1 = reg_5_fu_4181_p1[51:0];

assign trunc_ln300_6_fu_4380_p1 = reg_6_fu_4351_p1[51:0];

assign trunc_ln300_7_fu_4550_p1 = reg_7_fu_4521_p1[51:0];

assign trunc_ln300_8_fu_4720_p1 = reg_8_fu_4691_p1[51:0];

assign trunc_ln300_9_fu_4890_p1 = reg_9_fu_4861_p1[51:0];

assign trunc_ln300_fu_3360_p1 = reg_fu_3331_p1[51:0];

assign trunc_ln313_10_fu_5064_p1 = reg_10_fu_5031_p1[16:0];

assign trunc_ln313_11_fu_5234_p1 = reg_11_fu_5201_p1[16:0];

assign trunc_ln313_1_fu_3534_p1 = reg_1_fu_3501_p1[16:0];

assign trunc_ln313_2_fu_3704_p1 = reg_2_fu_3671_p1[16:0];

assign trunc_ln313_3_fu_3874_p1 = reg_3_fu_3841_p1[16:0];

assign trunc_ln313_4_fu_4044_p1 = reg_4_fu_4011_p1[16:0];

assign trunc_ln313_5_fu_4214_p1 = reg_5_fu_4181_p1[16:0];

assign trunc_ln313_6_fu_4384_p1 = reg_6_fu_4351_p1[16:0];

assign trunc_ln313_7_fu_4554_p1 = reg_7_fu_4521_p1[16:0];

assign trunc_ln313_8_fu_4724_p1 = reg_8_fu_4691_p1[16:0];

assign trunc_ln313_9_fu_4894_p1 = reg_9_fu_4861_p1[16:0];

assign trunc_ln313_fu_3364_p1 = reg_fu_3331_p1[16:0];

assign trunc_ln324_10_fu_5130_p1 = lshr_ln317_10_fu_5124_p2[16:0];

assign trunc_ln324_11_fu_5300_p1 = lshr_ln317_11_fu_5294_p2[16:0];

assign trunc_ln324_1_fu_3600_p1 = lshr_ln317_1_fu_3594_p2[16:0];

assign trunc_ln324_2_fu_3770_p1 = lshr_ln317_2_fu_3764_p2[16:0];

assign trunc_ln324_3_fu_3940_p1 = lshr_ln317_3_fu_3934_p2[16:0];

assign trunc_ln324_4_fu_4110_p1 = lshr_ln317_4_fu_4104_p2[16:0];

assign trunc_ln324_5_fu_4280_p1 = lshr_ln317_5_fu_4274_p2[16:0];

assign trunc_ln324_6_fu_4450_p1 = lshr_ln317_6_fu_4444_p2[16:0];

assign trunc_ln324_7_fu_4620_p1 = lshr_ln317_7_fu_4614_p2[16:0];

assign trunc_ln324_8_fu_4790_p1 = lshr_ln317_8_fu_4784_p2[16:0];

assign trunc_ln324_9_fu_4960_p1 = lshr_ln317_9_fu_4954_p2[16:0];

assign trunc_ln324_fu_3430_p1 = lshr_ln317_fu_3424_p2[16:0];

assign xor_ln308_10_fu_6724_p2 = (icmp_ln308_10_reg_8558 ^ 1'd1);

assign xor_ln308_11_fu_6853_p2 = (icmp_ln308_11_reg_8608 ^ 1'd1);

assign xor_ln308_1_fu_5563_p2 = (icmp_ln308_1_reg_8108 ^ 1'd1);

assign xor_ln308_2_fu_5692_p2 = (icmp_ln308_2_reg_8158 ^ 1'd1);

assign xor_ln308_3_fu_5821_p2 = (icmp_ln308_3_reg_8208 ^ 1'd1);

assign xor_ln308_4_fu_5950_p2 = (icmp_ln308_4_reg_8258 ^ 1'd1);

assign xor_ln308_5_fu_6079_p2 = (icmp_ln308_5_reg_8308 ^ 1'd1);

assign xor_ln308_6_fu_6208_p2 = (icmp_ln308_6_reg_8358 ^ 1'd1);

assign xor_ln308_7_fu_6337_p2 = (icmp_ln308_7_reg_8408 ^ 1'd1);

assign xor_ln308_8_fu_6466_p2 = (icmp_ln308_8_reg_8458 ^ 1'd1);

assign xor_ln308_9_fu_6595_p2 = (icmp_ln308_9_reg_8508 ^ 1'd1);

assign xor_ln308_fu_5434_p2 = (icmp_ln308_reg_8058 ^ 1'd1);

assign xor_ln312_10_fu_5140_p2 = (or_ln312_10_fu_5134_p2 ^ 1'd1);

assign xor_ln312_11_fu_5310_p2 = (or_ln312_11_fu_5304_p2 ^ 1'd1);

assign xor_ln312_1_fu_3610_p2 = (or_ln312_1_fu_3604_p2 ^ 1'd1);

assign xor_ln312_2_fu_3780_p2 = (or_ln312_2_fu_3774_p2 ^ 1'd1);

assign xor_ln312_3_fu_3950_p2 = (or_ln312_3_fu_3944_p2 ^ 1'd1);

assign xor_ln312_4_fu_4120_p2 = (or_ln312_4_fu_4114_p2 ^ 1'd1);

assign xor_ln312_5_fu_4290_p2 = (or_ln312_5_fu_4284_p2 ^ 1'd1);

assign xor_ln312_6_fu_4460_p2 = (or_ln312_6_fu_4454_p2 ^ 1'd1);

assign xor_ln312_7_fu_4630_p2 = (or_ln312_7_fu_4624_p2 ^ 1'd1);

assign xor_ln312_8_fu_4800_p2 = (or_ln312_8_fu_4794_p2 ^ 1'd1);

assign xor_ln312_9_fu_4970_p2 = (or_ln312_9_fu_4964_p2 ^ 1'd1);

assign xor_ln312_fu_3440_p2 = (or_ln312_fu_3434_p2 ^ 1'd1);

assign xor_ln314_10_fu_6705_p2 = (or_ln314_10_fu_6701_p2 ^ 1'd1);

assign xor_ln314_11_fu_6834_p2 = (or_ln314_11_fu_6830_p2 ^ 1'd1);

assign xor_ln314_1_fu_5544_p2 = (or_ln314_1_fu_5540_p2 ^ 1'd1);

assign xor_ln314_2_fu_5673_p2 = (or_ln314_2_fu_5669_p2 ^ 1'd1);

assign xor_ln314_3_fu_5802_p2 = (or_ln314_3_fu_5798_p2 ^ 1'd1);

assign xor_ln314_4_fu_5931_p2 = (or_ln314_4_fu_5927_p2 ^ 1'd1);

assign xor_ln314_5_fu_6060_p2 = (or_ln314_5_fu_6056_p2 ^ 1'd1);

assign xor_ln314_6_fu_6189_p2 = (or_ln314_6_fu_6185_p2 ^ 1'd1);

assign xor_ln314_7_fu_6318_p2 = (or_ln314_7_fu_6314_p2 ^ 1'd1);

assign xor_ln314_8_fu_6447_p2 = (or_ln314_8_fu_6443_p2 ^ 1'd1);

assign xor_ln314_9_fu_6576_p2 = (or_ln314_9_fu_6572_p2 ^ 1'd1);

assign xor_ln314_fu_5415_p2 = (or_ln314_fu_5411_p2 ^ 1'd1);

assign zext_ln1035_10_fu_1881_p1 = icmp_ln1035_15_fu_1875_p2;

assign zext_ln1035_11_fu_1891_p1 = icmp_ln1035_16_fu_1885_p2;

assign zext_ln1035_12_fu_1962_p1 = icmp_ln1035_18_fu_1956_p2;

assign zext_ln1035_13_fu_1972_p1 = icmp_ln1035_19_fu_1966_p2;

assign zext_ln1035_14_fu_2043_p1 = icmp_ln1035_21_fu_2037_p2;

assign zext_ln1035_15_fu_2053_p1 = icmp_ln1035_22_fu_2047_p2;

assign zext_ln1035_16_fu_2124_p1 = icmp_ln1035_24_fu_2118_p2;

assign zext_ln1035_17_fu_2134_p1 = icmp_ln1035_25_fu_2128_p2;

assign zext_ln1035_18_fu_2205_p1 = icmp_ln1035_27_fu_2199_p2;

assign zext_ln1035_19_fu_2215_p1 = icmp_ln1035_28_fu_2209_p2;

assign zext_ln1035_1_fu_1486_p1 = icmp_ln1035_1_fu_1480_p2;

assign zext_ln1035_20_fu_2286_p1 = icmp_ln1035_30_fu_2280_p2;

assign zext_ln1035_21_fu_2296_p1 = icmp_ln1035_31_fu_2290_p2;

assign zext_ln1035_22_fu_2367_p1 = icmp_ln1035_33_fu_2361_p2;

assign zext_ln1035_23_fu_2377_p1 = icmp_ln1035_34_fu_2371_p2;

assign zext_ln1035_2_fu_1557_p1 = icmp_ln1035_3_fu_1551_p2;

assign zext_ln1035_3_fu_1567_p1 = icmp_ln1035_4_fu_1561_p2;

assign zext_ln1035_4_fu_1638_p1 = icmp_ln1035_6_fu_1632_p2;

assign zext_ln1035_5_fu_1648_p1 = icmp_ln1035_7_fu_1642_p2;

assign zext_ln1035_6_fu_1719_p1 = icmp_ln1035_9_fu_1713_p2;

assign zext_ln1035_7_fu_1729_p1 = icmp_ln1035_10_fu_1723_p2;

assign zext_ln1035_8_fu_1800_p1 = icmp_ln1035_12_fu_1794_p2;

assign zext_ln1035_9_fu_1810_p1 = icmp_ln1035_13_fu_1804_p2;

assign zext_ln1035_fu_1476_p1 = icmp_ln1035_fu_1470_p2;

assign zext_ln1496_10_fu_2927_p1 = charge1_V_10_fu_2922_p2;

assign zext_ln1496_11_fu_2944_p1 = charge1_V_11_fu_2937_p3;

assign zext_ln1496_12_fu_2968_p1 = charge1_V_12_fu_2963_p2;

assign zext_ln1496_13_fu_2985_p1 = charge1_V_13_fu_2978_p3;

assign zext_ln1496_14_fu_3009_p1 = charge1_V_14_fu_3004_p2;

assign zext_ln1496_15_fu_3026_p1 = charge1_V_15_fu_3019_p3;

assign zext_ln1496_16_fu_3050_p1 = charge1_V_16_fu_3045_p2;

assign zext_ln1496_17_fu_3067_p1 = charge1_V_17_fu_3060_p3;

assign zext_ln1496_18_fu_3091_p1 = charge1_V_18_fu_3086_p2;

assign zext_ln1496_19_fu_3108_p1 = charge1_V_19_fu_3101_p3;

assign zext_ln1496_1_fu_2739_p1 = charge1_V_1_fu_2732_p3;

assign zext_ln1496_20_fu_3132_p1 = charge1_V_20_fu_3127_p2;

assign zext_ln1496_21_fu_3149_p1 = charge1_V_21_fu_3142_p3;

assign zext_ln1496_22_fu_3173_p1 = charge1_V_22_fu_3168_p2;

assign zext_ln1496_23_fu_3190_p1 = charge1_V_23_fu_3183_p3;

assign zext_ln1496_2_fu_2763_p1 = charge1_V_2_fu_2758_p2;

assign zext_ln1496_3_fu_2780_p1 = charge1_V_3_fu_2773_p3;

assign zext_ln1496_4_fu_2804_p1 = charge1_V_4_fu_2799_p2;

assign zext_ln1496_5_fu_2821_p1 = charge1_V_5_fu_2814_p3;

assign zext_ln1496_6_fu_2845_p1 = charge1_V_6_fu_2840_p2;

assign zext_ln1496_7_fu_2862_p1 = charge1_V_7_fu_2855_p3;

assign zext_ln1496_8_fu_2886_p1 = charge1_V_8_fu_2881_p2;

assign zext_ln1496_9_fu_2903_p1 = charge1_V_9_fu_2896_p3;

assign zext_ln1496_fu_2722_p1 = charge1_V_fu_2717_p2;

assign zext_ln1514_10_fu_2662_p1 = ret_V_58_reg_7221;

assign zext_ln1514_11_fu_2685_p1 = ret_V_59_reg_7241;

assign zext_ln1514_1_fu_2455_p1 = ret_V_49_reg_7041;

assign zext_ln1514_2_fu_2478_p1 = ret_V_50_reg_7061;

assign zext_ln1514_3_fu_2501_p1 = ret_V_51_reg_7081;

assign zext_ln1514_4_fu_2524_p1 = ret_V_52_reg_7101;

assign zext_ln1514_5_fu_2547_p1 = ret_V_53_reg_7121;

assign zext_ln1514_6_fu_2570_p1 = ret_V_54_reg_7141;

assign zext_ln1514_7_fu_2593_p1 = ret_V_55_reg_7161;

assign zext_ln1514_8_fu_2616_p1 = ret_V_56_reg_7181;

assign zext_ln1514_9_fu_2639_p1 = ret_V_57_reg_7201;

assign zext_ln1514_fu_2432_p1 = ret_V_48_reg_7021;

assign zext_ln186_10_fu_3118_p1 = lshr_ln186_9_reg_7486_pp0_iter3_reg;

assign zext_ln186_11_fu_3159_p1 = lshr_ln186_10_reg_7506_pp0_iter3_reg;

assign zext_ln186_1_fu_2749_p1 = lshr_ln186_2_reg_7306_pp0_iter3_reg;

assign zext_ln186_2_fu_2790_p1 = lshr_ln186_4_reg_7326_pp0_iter3_reg;

assign zext_ln186_3_fu_2831_p1 = lshr_ln186_6_reg_7346_pp0_iter3_reg;

assign zext_ln186_4_fu_2872_p1 = lshr_ln186_8_reg_7366_pp0_iter3_reg;

assign zext_ln186_5_fu_2913_p1 = lshr_ln186_s_reg_7386_pp0_iter3_reg;

assign zext_ln186_6_fu_2954_p1 = lshr_ln186_1_reg_7406_pp0_iter3_reg;

assign zext_ln186_7_fu_2995_p1 = lshr_ln186_3_reg_7426_pp0_iter3_reg;

assign zext_ln186_8_fu_3036_p1 = lshr_ln186_5_reg_7446_pp0_iter3_reg;

assign zext_ln186_9_fu_3077_p1 = lshr_ln186_7_reg_7466_pp0_iter3_reg;

assign zext_ln186_fu_2708_p1 = lshr_ln_reg_7286_pp0_iter3_reg;

assign zext_ln214_10_fu_5613_p1 = and_ln105_7_fu_5608_p2;

assign zext_ln214_11_fu_5622_p1 = and_ln105_8_fu_5617_p2;

assign zext_ln214_12_fu_1739_p1 = icmp_ln1035_11_fu_1733_p2;

assign zext_ln214_13_fu_5733_p1 = and_ln105_9_fu_5728_p2;

assign zext_ln214_14_fu_5742_p1 = and_ln105_10_fu_5737_p2;

assign zext_ln214_15_fu_5751_p1 = and_ln105_11_fu_5746_p2;

assign zext_ln214_16_fu_1820_p1 = icmp_ln1035_14_fu_1814_p2;

assign zext_ln214_17_fu_5862_p1 = and_ln105_12_fu_5857_p2;

assign zext_ln214_18_fu_5871_p1 = and_ln105_13_fu_5866_p2;

assign zext_ln214_19_fu_5880_p1 = and_ln105_14_fu_5875_p2;

assign zext_ln214_1_fu_5346_p1 = and_ln105_fu_5341_p2;

assign zext_ln214_20_fu_1901_p1 = icmp_ln1035_17_fu_1895_p2;

assign zext_ln214_21_fu_5991_p1 = and_ln105_15_fu_5986_p2;

assign zext_ln214_22_fu_6000_p1 = and_ln105_16_fu_5995_p2;

assign zext_ln214_23_fu_6009_p1 = and_ln105_17_fu_6004_p2;

assign zext_ln214_24_fu_1982_p1 = icmp_ln1035_20_fu_1976_p2;

assign zext_ln214_25_fu_6120_p1 = and_ln105_18_fu_6115_p2;

assign zext_ln214_26_fu_6129_p1 = and_ln105_19_fu_6124_p2;

assign zext_ln214_27_fu_6138_p1 = and_ln105_20_fu_6133_p2;

assign zext_ln214_28_fu_2063_p1 = icmp_ln1035_23_fu_2057_p2;

assign zext_ln214_29_fu_6249_p1 = and_ln105_21_fu_6244_p2;

assign zext_ln214_2_fu_5355_p1 = and_ln105_1_fu_5350_p2;

assign zext_ln214_30_fu_6258_p1 = and_ln105_22_fu_6253_p2;

assign zext_ln214_31_fu_6267_p1 = and_ln105_23_fu_6262_p2;

assign zext_ln214_32_fu_2144_p1 = icmp_ln1035_26_fu_2138_p2;

assign zext_ln214_33_fu_6378_p1 = and_ln105_24_fu_6373_p2;

assign zext_ln214_34_fu_6387_p1 = and_ln105_25_fu_6382_p2;

assign zext_ln214_35_fu_6396_p1 = and_ln105_26_fu_6391_p2;

assign zext_ln214_36_fu_2225_p1 = icmp_ln1035_29_fu_2219_p2;

assign zext_ln214_37_fu_6507_p1 = and_ln105_27_fu_6502_p2;

assign zext_ln214_38_fu_6516_p1 = and_ln105_28_fu_6511_p2;

assign zext_ln214_39_fu_6525_p1 = and_ln105_29_fu_6520_p2;

assign zext_ln214_3_fu_5364_p1 = and_ln105_2_fu_5359_p2;

assign zext_ln214_40_fu_2306_p1 = icmp_ln1035_32_fu_2300_p2;

assign zext_ln214_41_fu_6636_p1 = and_ln105_30_fu_6631_p2;

assign zext_ln214_42_fu_6645_p1 = and_ln105_31_fu_6640_p2;

assign zext_ln214_43_fu_6654_p1 = and_ln105_32_fu_6649_p2;

assign zext_ln214_44_fu_2387_p1 = icmp_ln1035_35_fu_2381_p2;

assign zext_ln214_45_fu_6765_p1 = and_ln105_33_fu_6760_p2;

assign zext_ln214_46_fu_6774_p1 = and_ln105_34_fu_6769_p2;

assign zext_ln214_47_fu_6783_p1 = and_ln105_35_fu_6778_p2;

assign zext_ln214_4_fu_1577_p1 = icmp_ln1035_5_fu_1571_p2;

assign zext_ln214_5_fu_5475_p1 = and_ln105_3_fu_5470_p2;

assign zext_ln214_6_fu_5484_p1 = and_ln105_4_fu_5479_p2;

assign zext_ln214_7_fu_5493_p1 = and_ln105_5_fu_5488_p2;

assign zext_ln214_8_fu_1658_p1 = icmp_ln1035_8_fu_1652_p2;

assign zext_ln214_9_fu_5604_p1 = and_ln105_6_fu_5599_p2;

assign zext_ln214_fu_1496_p1 = icmp_ln1035_2_fu_1490_p2;

assign zext_ln296_10_fu_5056_p1 = exp_10_fu_5046_p4;

assign zext_ln296_11_fu_5226_p1 = exp_11_fu_5216_p4;

assign zext_ln296_1_fu_3526_p1 = exp_1_fu_3516_p4;

assign zext_ln296_2_fu_3696_p1 = exp_2_fu_3686_p4;

assign zext_ln296_3_fu_3866_p1 = exp_3_fu_3856_p4;

assign zext_ln296_4_fu_4036_p1 = exp_4_fu_4026_p4;

assign zext_ln296_5_fu_4206_p1 = exp_5_fu_4196_p4;

assign zext_ln296_6_fu_4376_p1 = exp_6_fu_4366_p4;

assign zext_ln296_7_fu_4546_p1 = exp_7_fu_4536_p4;

assign zext_ln296_8_fu_4716_p1 = exp_8_fu_4706_p4;

assign zext_ln296_9_fu_4886_p1 = exp_9_fu_4876_p4;

assign zext_ln296_fu_3356_p1 = exp_fu_3346_p4;

assign zext_ln305_10_fu_5076_p1 = p_Result_21_fu_5068_p3;

assign zext_ln305_11_fu_5246_p1 = p_Result_23_fu_5238_p3;

assign zext_ln305_1_fu_3546_p1 = p_Result_3_fu_3538_p3;

assign zext_ln305_2_fu_3716_p1 = p_Result_5_fu_3708_p3;

assign zext_ln305_3_fu_3886_p1 = p_Result_7_fu_3878_p3;

assign zext_ln305_4_fu_4056_p1 = p_Result_9_fu_4048_p3;

assign zext_ln305_5_fu_4226_p1 = p_Result_11_fu_4218_p3;

assign zext_ln305_6_fu_4396_p1 = p_Result_13_fu_4388_p3;

assign zext_ln305_7_fu_4566_p1 = p_Result_15_fu_4558_p3;

assign zext_ln305_8_fu_4736_p1 = p_Result_17_fu_4728_p3;

assign zext_ln305_9_fu_4906_p1 = p_Result_19_fu_4898_p3;

assign zext_ln305_fu_3376_p1 = p_Result_1_fu_3368_p3;

assign zext_ln317_10_fu_5120_p1 = $unsigned(sext_ln317_10_fu_5116_p1);

assign zext_ln317_11_fu_5290_p1 = $unsigned(sext_ln317_11_fu_5286_p1);

assign zext_ln317_1_fu_3590_p1 = $unsigned(sext_ln317_1_fu_3586_p1);

assign zext_ln317_2_fu_3760_p1 = $unsigned(sext_ln317_2_fu_3756_p1);

assign zext_ln317_3_fu_3930_p1 = $unsigned(sext_ln317_3_fu_3926_p1);

assign zext_ln317_4_fu_4100_p1 = $unsigned(sext_ln317_4_fu_4096_p1);

assign zext_ln317_5_fu_4270_p1 = $unsigned(sext_ln317_5_fu_4266_p1);

assign zext_ln317_6_fu_4440_p1 = $unsigned(sext_ln317_6_fu_4436_p1);

assign zext_ln317_7_fu_4610_p1 = $unsigned(sext_ln317_7_fu_4606_p1);

assign zext_ln317_8_fu_4780_p1 = $unsigned(sext_ln317_8_fu_4776_p1);

assign zext_ln317_9_fu_4950_p1 = $unsigned(sext_ln317_9_fu_4946_p1);

assign zext_ln317_fu_3420_p1 = $unsigned(sext_ln317_fu_3416_p1);

assign zext_ln541_10_fu_2346_p1 = ss_V_10_fu_2316_p2;

assign zext_ln541_11_fu_2427_p1 = ss_V_11_fu_2397_p2;

assign zext_ln541_12_fu_1530_p1 = ret_V_fu_1522_p3;

assign zext_ln541_13_fu_1611_p1 = ret_V_4_fu_1603_p3;

assign zext_ln541_14_fu_1692_p1 = ret_V_8_fu_1684_p3;

assign zext_ln541_15_fu_1773_p1 = ret_V_13_fu_1765_p3;

assign zext_ln541_16_fu_1854_p1 = ret_V_17_fu_1846_p3;

assign zext_ln541_17_fu_1935_p1 = ret_V_21_fu_1927_p3;

assign zext_ln541_18_fu_2016_p1 = ret_V_25_fu_2008_p3;

assign zext_ln541_19_fu_2097_p1 = ret_V_29_fu_2089_p3;

assign zext_ln541_1_fu_1617_p1 = ss_V_1_fu_1587_p2;

assign zext_ln541_20_fu_2178_p1 = ret_V_33_fu_2170_p3;

assign zext_ln541_21_fu_2259_p1 = ret_V_37_fu_2251_p3;

assign zext_ln541_22_fu_2340_p1 = ret_V_41_fu_2332_p3;

assign zext_ln541_23_fu_2421_p1 = ret_V_45_fu_2413_p3;

assign zext_ln541_2_fu_1698_p1 = ss_V_2_fu_1668_p2;

assign zext_ln541_3_fu_1779_p1 = ss_V_3_fu_1749_p2;

assign zext_ln541_4_fu_1860_p1 = ss_V_4_fu_1830_p2;

assign zext_ln541_5_fu_1941_p1 = ss_V_5_fu_1911_p2;

assign zext_ln541_6_fu_2022_p1 = ss_V_6_fu_1992_p2;

assign zext_ln541_7_fu_2103_p1 = ss_V_7_fu_2073_p2;

assign zext_ln541_8_fu_2184_p1 = ss_V_8_fu_2154_p2;

assign zext_ln541_9_fu_2265_p1 = ss_V_9_fu_2235_p2;

assign zext_ln541_fu_1536_p1 = ss_V_fu_1506_p2;

endmodule //ts_s30xl_pileupflag_trigger_hw
