/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 320 160)
	(text "sampler" (rect 5 0 36 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "INPUT[bus_width-1..0]" (rect 0 0 88 12)(font "Arial" ))
		(text "INPUT[bus_width-1..0]" (rect 21 27 109 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "TRIG_KIND[bus_width-1..0][1..0]" (rect 0 0 132 12)(font "Arial" ))
		(text "TRIG_KIND[bus_width-1..0][1..0]" (rect 21 43 153 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "RST" (rect 0 0 20 12)(font "Arial" ))
		(text "RST" (rect 21 59 41 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 20 12)(font "Arial" ))
		(text "CLK" (rect 21 75 41 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "CE" (rect 0 0 14 12)(font "Arial" ))
		(text "CE" (rect 21 91 35 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 304 32)
		(output)
		(text "Q[bus_width-1..0]" (rect 0 0 67 12)(font "Arial" ))
		(text "Q[bus_width-1..0]" (rect 216 27 283 39)(font "Arial" ))
		(line (pt 304 32)(pt 288 32)(line_width 3))
	)
	(port
		(pt 304 48)
		(output)
		(text "ADDRQ[10..0]" (rect 0 0 61 12)(font "Arial" ))
		(text "ADDRQ[10..0]" (rect 222 43 283 55)(font "Arial" ))
		(line (pt 304 48)(pt 288 48)(line_width 3))
	)
	(port
		(pt 304 64)
		(output)
		(text "WREN" (rect 0 0 33 12)(font "Arial" ))
		(text "WREN" (rect 250 59 283 71)(font "Arial" ))
		(line (pt 304 64)(pt 288 64)(line_width 1))
	)
	(port
		(pt 304 80)
		(output)
		(text "TRIGGER" (rect 0 0 46 12)(font "Arial" ))
		(text "TRIGGER" (rect 237 75 283 87)(font "Arial" ))
		(line (pt 304 80)(pt 288 80)(line_width 1))
	)
	(parameter
		"BUS_WIDTH"
		"16"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 288 128)(line_width 1))
	)
	(annotation_block (parameter)(rect 320 -64 420 16))
)
