# üîÅ TCL__Tool-Command-Language__Workshop

![Screenshot 2025-05-23 230449](https://github.com/user-attachments/assets/f0003b85-de95-4194-8205-3825a6a9e83f)

## üîç Workshop Overview
This 10-day hands-on workshop focused on advanced TCL scripting for automation in Synthesis, Physical Design, and STA. Topics included TCL basics, constraints<br> parsing, memory module synthesis using Yosys, and QoR analysis. Designed for students and professionals, the workshop offered practical labs and concluded with an<br> industry-grade certification from VSD.<br>

## üìö Modules
<summary> <h3> Day 1: Introduction to TCL and VSDSYNTH Toolbox Usage </h3> </summary>
- Introduction<br>
- Sub-Task One: VSDSYNTH Toolbox usage scenarios<br>
<summary> <h3> Day 2: Variable Creation and Processing Constraints from CSV </h3> </summary>
- Sub-Task Two - From CSV to format[1] and SDC - Variable Creation<br>
- Sub-Task Two - From CSV to format[1] and SDC - Processing constraints, CSV<br>
<summary> <h3> Day 3: Processing Clock and Input Constraints </h3> </summary>
-Sub-Task Two - From CSV to format[1] and SDC - Processing clock constraints<br>
-Sub-Task Two - From CSV to format[1] and SDC - Processing input constraints<br>
<summary> <h3> Day 4: Complete Scripting and Yosys Synthesis Introduction </h3> </summary>
-Full script for download and Conclusion<br>
-Introduction to Yosys synthesis tool usage<br>
-Hierarchy check and error handling script creation for Yosys<br>
<summary> <h3> Day 5: Advanced Scripting Techniques and Quality of Results Generation </h3> </summary>
-Synthesis main file scripting and output file editing<br>
-World of 'Procs'<br>
-read_sdc proc - interpret clock generation constraints<br>
-read_sdc proc - interpret IO delays and transition constraints<br>
-Process bussed ports and configuration file creation<br>
-Quality of results (QOR) generation algorithm<br>

## üì¶ Content
### Day 1 
-Conclusion<br>
