OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X4.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1660.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk_i" has 21510 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 33 placement blockages have been identified.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 21510.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0019]  Total number of sinks after clustering: 795.
[INFO CTS-0024]  Normalized sink region: [(6.44441, 8.325), (194.331, 202.622)].
[INFO CTS-0025]     Width:  187.8863.
[INFO CTS-0026]     Height: 194.2970.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 398
    Sub-region size: 187.8863 X 97.1485
[INFO CTS-0034]     Segment length (rounded): 48.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 349 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 8 delay: 1
    Key: 224 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 13
      location: 1.0 buffer: BUF_X4
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 199
    Sub-region size: 93.9432 X 97.1485
[INFO CTS-0034]     Segment length (rounded): 46.
    Key: 349 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 8 delay: 1
    Key: 224 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 13
      location: 1.0 buffer: BUF_X4
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 349 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 8 delay: 1
    Key: 76 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 6 delay: 13
      location: 0.666667 buffer: BUF_X4
 Level 3
    Direction: Vertical
    Sinks per sub-region: 100
    Sub-region size: 93.9432 X 48.5742
[INFO CTS-0034]     Segment length (rounded): 24.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 349 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 8 delay: 1
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 50
    Sub-region size: 46.9716 X 48.5742
[INFO CTS-0034]     Segment length (rounded): 24.
    Key: 224 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 13
      location: 1.0 buffer: BUF_X4
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
 Out of 89 sinks, 1 sinks closer to other cluster.
 Level 5
    Direction: Vertical
    Sinks per sub-region: 25
    Sub-region size: 46.9716 X 24.2871
[INFO CTS-0034]     Segment length (rounded): 12.
    Key: 349 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 8 delay: 1
    Key: 26 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 4 delay: 13
      location: 0.5 buffer: BUF_X4
 Out of 39 sinks, 2 sinks closer to other cluster.
 Level 6
    Direction: Horizontal
    Sinks per sub-region: 13
    Sub-region size: 23.4858 X 24.2871
[INFO CTS-0034]     Segment length (rounded): 12.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 42 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Out of 23 sinks, 1 sinks closer to other cluster.
 Out of 27 sinks, 1 sinks closer to other cluster.
 Out of 19 sinks, 1 sinks closer to other cluster.
 Out of 16 sinks, 1 sinks closer to other cluster.
 Out of 28 sinks, 1 sinks closer to other cluster.
 Out of 38 sinks, 1 sinks closer to other cluster.
 Out of 28 sinks, 2 sinks closer to other cluster.
 Out of 16 sinks, 2 sinks closer to other cluster.
 Out of 18 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 795.
[INFO CTS-0018]     Created 906 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 7.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 8.
[INFO CTS-0015]     Created 906 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:48, 3:2, 5:2, 6:3, 7:6, 8:4, 9:9, 10:10, 11:8, 12:5, 13:7, 14:5, 15:9, 16:6, 17:6, 18:6, 19:4, 21:5, 22:4, 23:3, 24:1, 25:3, 26:1, 27:1, 29:2, 30:687..
[INFO CTS-0017]     Max level of the clock tree: 6.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 21510
[INFO CTS-0100]  Leaf buffers 783
[INFO CTS-0101]  Average sink wire length 2155.85 um
[INFO CTS-0102]  Path depth 7 - 8

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------
Warning: There are 216 input ports missing set_input_delay.
Warning: There are 278 output ports missing set_output_delay.
Warning: There are 4 unclocked register/latch pins.
Warning: There are 2506 unconstrained endpoints.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -3230.53

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -1.34

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -1.34

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
ex_stage_i/lsu_i/_4900_/GN v
   2.97
ex_stage_i/lsu_i/_4895_/CK ^
   0.46      0.00       2.51


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: i_cache_subsystem/i_icache/_5264_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: i_cache_subsystem/i_icache/sram_block_0__tag_sram.genblk1_0__i_ram.macro_mem_2
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1  108.14    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.07    0.06    0.06 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.70    0.03    0.05    0.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.11 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     2   43.42    0.02    0.04    0.16 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.03    0.01    0.16 ^ clkbuf_2_0_0_clk_i/A (BUF_X4)
     1   30.93    0.02    0.04    0.20 ^ clkbuf_2_0_0_clk_i/Z (BUF_X4)
                                         clknet_2_0_0_clk_i (net)
                  0.02    0.01    0.21 ^ clkbuf_2_0_1_clk_i/A (BUF_X4)
     4   66.81    0.04    0.06    0.27 ^ clkbuf_2_0_1_clk_i/Z (BUF_X4)
                                         clknet_2_0_1_clk_i (net)
                  0.04    0.01    0.27 ^ clkbuf_4_0_0_clk_i/A (BUF_X4)
     2   26.79    0.02    0.04    0.31 ^ clkbuf_4_0_0_clk_i/Z (BUF_X4)
                                         clknet_4_0_0_clk_i (net)
                  0.02    0.00    0.31 ^ clkbuf_5_1_0_clk_i/A (BUF_X4)
     2   23.64    0.02    0.03    0.34 ^ clkbuf_5_1_0_clk_i/Z (BUF_X4)
                                         clknet_5_1_0_clk_i (net)
                  0.02    0.00    0.35 ^ clkbuf_6_2__f_clk_i/A (BUF_X4)
    10   76.92    0.04    0.06    0.41 ^ clkbuf_6_2__f_clk_i/Z (BUF_X4)
                                         clknet_6_2__leaf_clk_i (net)
                  0.04    0.01    0.42 ^ clkbuf_leaf_11_clk_i/A (BUF_X4)
    27   43.66    0.03    0.05    0.47 ^ clkbuf_leaf_11_clk_i/Z (BUF_X4)
                                         clknet_leaf_11_clk_i (net)
                  0.03    0.00    0.47 ^ i_cache_subsystem/i_icache/_5264_/CK (DFFR_X1)
     1    3.07    0.01    0.08    0.54 v i_cache_subsystem/i_icache/_5264_/QN (DFFR_X1)
                                         i_cache_subsystem/i_icache/_0046_ (net)
                  0.01    0.00    0.54 v i_cache_subsystem/i_icache/_3820_/A1 (NAND2_X2)
     2    9.81    0.02    0.02    0.57 ^ i_cache_subsystem/i_icache/_3820_/ZN (NAND2_X2)
                                         i_cache_subsystem/i_icache/_1427_ (net)
                  0.02    0.00    0.57 ^ i_cache_subsystem/i_icache/_4105_/A1 (NAND2_X4)
     3   36.59    0.02    0.02    0.59 v i_cache_subsystem/i_icache/_4105_/ZN (NAND2_X4)
                                         i_cache_subsystem/i_icache/sram_block_0__tag_sram.genblk1_0__i_ram.csel_b (net)
                  0.04    0.02    0.61 v i_cache_subsystem/i_icache/sram_block_0__tag_sram.genblk1_0__i_ram.macro_mem_2/ce_in (fakeram45_256x16)
                                  0.61   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1  108.14    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.07    0.06    0.06 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.70    0.03    0.05    0.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.11 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     2   43.42    0.02    0.04    0.16 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.03    0.01    0.16 ^ clkbuf_2_0_0_clk_i/A (BUF_X4)
     1   30.93    0.02    0.04    0.20 ^ clkbuf_2_0_0_clk_i/Z (BUF_X4)
                                         clknet_2_0_0_clk_i (net)
                  0.02    0.01    0.21 ^ clkbuf_2_0_1_clk_i/A (BUF_X4)
     4   66.81    0.04    0.06    0.27 ^ clkbuf_2_0_1_clk_i/Z (BUF_X4)
                                         clknet_2_0_1_clk_i (net)
                  0.04    0.01    0.27 ^ clkbuf_4_0_0_clk_i/A (BUF_X4)
     2   26.79    0.02    0.04    0.31 ^ clkbuf_4_0_0_clk_i/Z (BUF_X4)
                                         clknet_4_0_0_clk_i (net)
                  0.02    0.00    0.31 ^ clkbuf_5_0_0_clk_i/A (BUF_X4)
     2   22.83    0.02    0.03    0.35 ^ clkbuf_5_0_0_clk_i/Z (BUF_X4)
                                         clknet_5_0_0_clk_i (net)
                  0.02    0.00    0.35 ^ clkbuf_6_0__f_clk_i/A (BUF_X4)
     9  163.08    0.08    0.10    0.44 ^ clkbuf_6_0__f_clk_i/Z (BUF_X4)
                                         clknet_6_0__leaf_clk_i (net)
                  0.09    0.02    0.46 ^ clkbuf_leaf_793_clk_i/A (BUF_X4)
     2   55.46    0.03    0.06    0.52 ^ clkbuf_leaf_793_clk_i/Z (BUF_X4)
                                         clknet_leaf_793_clk_i (net)
                  0.05    0.00    0.52 ^ i_cache_subsystem/i_icache/sram_block_0__tag_sram.genblk1_0__i_ram.macro_mem_2/clk (fakeram45_256x16)
                          0.00    0.52   clock reconvergence pessimism
                          0.05    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: issue_stage_i/i_scoreboard/_57559_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i/i_scoreboard/_60299_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1  108.14    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.07    0.06    0.06 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.70    0.03    0.05    0.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.11 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   43.41    0.02    0.04    0.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    0.16 ^ clkbuf_2_3_0_clk_i/A (BUF_X4)
     1   30.77    0.02    0.04    0.20 ^ clkbuf_2_3_0_clk_i/Z (BUF_X4)
                                         clknet_2_3_0_clk_i (net)
                  0.02    0.01    0.21 ^ clkbuf_2_3_1_clk_i/A (BUF_X4)
     4   71.41    0.04    0.06    0.27 ^ clkbuf_2_3_1_clk_i/Z (BUF_X4)
                                         clknet_2_3_1_clk_i (net)
                  0.04    0.01    0.28 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
     2   24.44    0.02    0.04    0.31 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
                                         clknet_4_12_0_clk_i (net)
                  0.02    0.00    0.32 ^ clkbuf_5_25_0_clk_i/A (BUF_X4)
     2   24.44    0.02    0.03    0.35 ^ clkbuf_5_25_0_clk_i/Z (BUF_X4)
                                         clknet_5_25_0_clk_i (net)
                  0.02    0.00    0.35 ^ clkbuf_6_51__f_clk_i/A (BUF_X4)
    15  103.93    0.06    0.08    0.43 ^ clkbuf_6_51__f_clk_i/Z (BUF_X4)
                                         clknet_6_51__leaf_clk_i (net)
                  0.06    0.00    0.44 ^ clkbuf_leaf_473_clk_i/A (BUF_X4)
    30   47.75    0.03    0.05    0.49 ^ clkbuf_leaf_473_clk_i/Z (BUF_X4)
                                         clknet_leaf_473_clk_i (net)
                  0.03    0.00    0.49 ^ issue_stage_i/i_scoreboard/_57559_/CK (DFFR_X2)
    33  111.47    0.12    0.25    0.74 ^ issue_stage_i/i_scoreboard/_57559_/Q (DFFR_X2)
                                         issue_stage_i/i_scoreboard/commit_pointer_q[2] (net)
                  0.12    0.00    0.75 ^ issue_stage_i/i_scoreboard/_28656_/A1 (NAND2_X4)
    21  102.45    0.06    0.09    0.83 v issue_stage_i/i_scoreboard/_28656_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_24224_ (net)
                  0.06    0.00    0.84 v max_length3832/A (BUF_X32)
    30  125.85    0.01    0.04    0.88 v max_length3832/Z (BUF_X32)
                                         net3832 (net)
                  0.02    0.02    0.90 v max_length3829/A (BUF_X32)
    35  125.71    0.01    0.03    0.93 v max_length3829/Z (BUF_X32)
                                         net3829 (net)
                  0.02    0.02    0.95 v wire3827/A (BUF_X16)
    36  132.07    0.01    0.03    0.98 v wire3827/Z (BUF_X16)
                                         net3827 (net)
                  0.04    0.04    1.02 v max_length3824/A (BUF_X16)
    36  109.56    0.01    0.04    1.06 v max_length3824/Z (BUF_X16)
                                         net3824 (net)
                  0.02    0.02    1.08 v issue_stage_i/i_scoreboard/_29574_/A3 (NAND3_X1)
     1    1.82    0.01    0.03    1.10 ^ issue_stage_i/i_scoreboard/_29574_/ZN (NAND3_X1)
                                         issue_stage_i/i_scoreboard/_25067_ (net)
                  0.01    0.00    1.10 ^ issue_stage_i/i_scoreboard/_29575_/B2 (AOI21_X1)
     1    1.77    0.02    0.02    1.12 v issue_stage_i/i_scoreboard/_29575_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25068_ (net)
                  0.02    0.00    1.12 v issue_stage_i/i_scoreboard/_29576_/A (AOI21_X1)
     1    1.88    0.03    0.05    1.16 ^ issue_stage_i/i_scoreboard/_29576_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25069_ (net)
                  0.03    0.00    1.16 ^ issue_stage_i/i_scoreboard/_29577_/B1 (OAI21_X1)
     1    1.09    0.02    0.02    1.18 v issue_stage_i/i_scoreboard/_29577_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_25070_ (net)
                  0.02    0.00    1.18 v issue_stage_i/i_scoreboard/_29578_/A (MUX2_X1)
     1    1.28    0.01    0.06    1.24 v issue_stage_i/i_scoreboard/_29578_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25071_ (net)
                  0.01    0.00    1.24 v issue_stage_i/i_scoreboard/_29579_/B (MUX2_X1)
     1    1.17    0.01    0.06    1.30 v issue_stage_i/i_scoreboard/_29579_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25072_ (net)
                  0.01    0.00    1.30 v issue_stage_i/i_scoreboard/_29580_/B (MUX2_X1)
     1    2.10    0.01    0.06    1.36 v issue_stage_i/i_scoreboard/_29580_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25073_ (net)
                  0.01    0.00    1.36 v issue_stage_i/i_scoreboard/_29581_/B (MUX2_X2)
     3   19.57    0.02    0.07    1.43 v issue_stage_i/i_scoreboard/_29581_/Z (MUX2_X2)
                                         commit_stage_i.commit_instr_i[286] (net)
                  0.02    0.01    1.43 v _2624_/A (INV_X1)
     4    9.07    0.02    0.04    1.47 ^ _2624_/ZN (INV_X1)
                                         _0356_ (net)
                  0.02    0.00    1.47 ^ _2627_/A2 (NAND3_X1)
     1    3.68    0.02    0.03    1.50 v _2627_/ZN (NAND3_X1)
                                         _0359_ (net)
                  0.02    0.00    1.50 v _2628_/A4 (NOR4_X2)
     1    6.32    0.06    0.10    1.60 ^ _2628_/ZN (NOR4_X2)
                                         _0360_ (net)
                  0.06    0.00    1.60 ^ _2634_/A (AOI21_X4)
     5   18.15    0.02    0.03    1.62 v _2634_/ZN (AOI21_X4)
                                         _0366_ (net)
                  0.02    0.00    1.62 v _2648_/A2 (NOR2_X2)
     3   16.95    0.05    0.07    1.69 ^ _2648_/ZN (NOR2_X2)
                                         _0378_ (net)
                  0.05    0.00    1.69 ^ _2651_/B1 (OAI21_X4)
    10   50.93    0.03    0.05    1.74 v _2651_/ZN (OAI21_X4)
                                         _0381_ (net)
                  0.03    0.01    1.75 v _2966_/A1 (NOR2_X4)
     9   49.90    0.06    0.08    1.83 ^ _2966_/ZN (NOR2_X4)
                                         _0558_ (net)
                  0.06    0.01    1.84 ^ _3189_/A2 (AND2_X2)
     4   22.53    0.03    0.06    1.90 ^ _3189_/ZN (AND2_X2)
                                         commit_stage_i.csr_op_o[5] (net)
                  0.03    0.00    1.90 ^ csr_regfile_i/_07949_/A (INV_X2)
     4   15.49    0.01    0.02    1.93 v csr_regfile_i/_07949_/ZN (INV_X2)
                                         csr_regfile_i/_02834_ (net)
                  0.01    0.00    1.93 v csr_regfile_i/_10506_/A2 (NOR4_X4)
     5   33.48    0.10    0.14    2.06 ^ csr_regfile_i/_10506_/ZN (NOR4_X4)
                                         csr_regfile_i/_05235_ (net)
                  0.10    0.00    2.06 ^ max_cap2230/A (BUF_X8)
     7   36.77    0.01    0.04    2.10 ^ max_cap2230/Z (BUF_X8)
                                         net2230 (net)
                  0.01    0.00    2.10 ^ csr_regfile_i/_10510_/A (AOI21_X4)
    10   53.51    0.03    0.02    2.12 v csr_regfile_i/_10510_/ZN (AOI21_X4)
                                         csr_regfile_i/_05239_ (net)
                  0.04    0.02    2.14 v csr_regfile_i/_13146_/A2 (NOR3_X1)
     2    3.46    0.04    0.07    2.21 ^ csr_regfile_i/_13146_/ZN (NOR3_X1)
                                         csr_regfile_i/_07240_ (net)
                  0.04    0.00    2.21 ^ csr_regfile_i/_13150_/A2 (NAND4_X1)
     1    1.96    0.02    0.04    2.25 v csr_regfile_i/_13150_/ZN (NAND4_X1)
                                         csr_regfile_i/_07244_ (net)
                  0.02    0.00    2.25 v csr_regfile_i/_13152_/A2 (AND3_X2)
     2   12.28    0.01    0.05    2.29 v csr_regfile_i/_13152_/ZN (AND3_X2)
                                         csr_regfile_i/_07246_ (net)
                  0.01    0.00    2.29 v csr_regfile_i/_13153_/A2 (NAND2_X2)
     3   10.40    0.02    0.03    2.32 ^ csr_regfile_i/_13153_/ZN (NAND2_X2)
                                         csr_regfile_i/_07247_ (net)
                  0.02    0.00    2.32 ^ csr_regfile_i/_13154_/A2 (OR2_X1)
     3    6.32    0.02    0.04    2.36 ^ csr_regfile_i/_13154_/ZN (OR2_X1)
                                         csr_regfile_i/_07248_ (net)
                  0.02    0.00    2.36 ^ csr_regfile_i/_13155_/A (INV_X1)
     4   10.40    0.01    0.02    2.38 v csr_regfile_i/_13155_/ZN (INV_X1)
                                         commit_stage_i.csr_exception_i[128] (net)
                  0.01    0.00    2.38 v _2663_/B2 (OAI221_X2)
     4   20.08    0.07    0.09    2.48 ^ _2663_/ZN (OAI221_X2)
                                         _0391_ (net)
                  0.07    0.00    2.48 ^ _2664_/A2 (AND2_X4)
     8   78.32    0.04    0.08    2.56 ^ _2664_/ZN (AND2_X4)
                                         commit_stage_i.N5 (net)
                  0.04    0.00    2.56 ^ max_length1630/A (BUF_X32)
    58  226.97    0.01    0.03    2.59 ^ max_length1630/Z (BUF_X32)
                                         net1630 (net)
                  0.09    0.07    2.66 ^ csr_regfile_i/_10234_/A (INV_X16)
    47  157.26    0.02    0.02    2.68 v csr_regfile_i/_10234_/ZN (INV_X16)
                                         csr_regfile_i/_05054_ (net)
                  0.06    0.04    2.72 v csr_regfile_i/_13343_/A1 (OR4_X1)
     1    3.23    0.02    0.11    2.83 v csr_regfile_i/_13343_/ZN (OR4_X1)
                                         csr_regfile_i/_01641_ (net)
                  0.02    0.00    2.83 v csr_regfile_i/_13350_/A2 (NOR4_X2)
     1    7.31    0.06    0.09    2.92 ^ csr_regfile_i/_13350_/ZN (NOR4_X2)
                                         csr_regfile_i/_01648_ (net)
                  0.06    0.00    2.92 ^ csr_regfile_i/_13351_/A4 (NAND4_X4)
     5   17.46    0.03    0.05    2.97 v csr_regfile_i/_13351_/ZN (NAND4_X4)
                                         csr_regfile_i/_01649_ (net)
                  0.03    0.00    2.97 v csr_regfile_i/_13977_/A1 (OR2_X1)
     1    1.66    0.01    0.05    3.02 v csr_regfile_i/_13977_/ZN (OR2_X1)
                                         csr_regfile_i/_02170_ (net)
                  0.01    0.00    3.02 v csr_regfile_i/_13978_/A3 (NAND3_X1)
     2    3.77    0.02    0.03    3.05 ^ csr_regfile_i/_13978_/ZN (NAND3_X1)
                                         csr_regfile_i/_02171_ (net)
                  0.02    0.00    3.05 ^ csr_regfile_i/_14132_/A2 (NAND2_X1)
     1    5.78    0.03    0.03    3.07 v csr_regfile_i/_14132_/ZN (NAND2_X1)
                                         csr_regfile_i/_02257_ (net)
                  0.03    0.00    3.07 v csr_regfile_i/_14133_/A (OAI21_X4)
    14   66.70    0.08    0.06    3.14 ^ csr_regfile_i/_14133_/ZN (OAI21_X4)
                                         controller_i.set_debug_pc_i (net)
                  0.08    0.00    3.14 ^ _2673_/A2 (NOR3_X1)
     1    5.80    0.02    0.03    3.17 v _2673_/ZN (NOR3_X1)
                                         _0400_ (net)
                  0.02    0.00    3.17 v _2674_/A2 (NAND2_X4)
     2   25.02    0.02    0.04    3.20 ^ _2674_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.02    0.00    3.20 ^ wire875/A (BUF_X16)
    29  125.81    0.01    0.02    3.23 ^ wire875/Z (BUF_X16)
                                         net875 (net)
                  0.14    0.12    3.34 ^ ex_stage_i/i_mult/_5235_/A (INV_X1)
     4   11.49    0.04    0.04    3.39 v ex_stage_i/i_mult/_5235_/ZN (INV_X1)
                                         ex_stage_i/i_mult/_1264_ (net)
                  0.04    0.00    3.39 v ex_stage_i/i_mult/_5243_/A1 (NAND2_X1)
     1    6.45    0.02    0.04    3.43 ^ ex_stage_i/i_mult/_5243_/ZN (NAND2_X1)
                                         ex_stage_i/i_mult/_1271_ (net)
                  0.02    0.00    3.43 ^ ex_stage_i/i_mult/_5244_/A2 (NAND2_X4)
    39   91.27    0.04    0.05    3.48 v ex_stage_i/i_mult/_5244_/ZN (NAND2_X4)
                                         ex_stage_i/mult_valid (net)
                  0.04    0.01    3.49 v ex_stage_i/_6065_/A1 (AND2_X4)
    23   96.01    0.03    0.07    3.56 v ex_stage_i/_6065_/ZN (AND2_X4)
                                         ex_stage_i/_1178_ (net)
                  0.03    0.01    3.57 v ex_stage_i/_7518_/S (MUX2_X2)
    31   88.19    0.10    0.16    3.74 ^ ex_stage_i/_7518_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.10    0.01    3.74 ^ issue_stage_i/i_scoreboard/_54152_/S (MUX2_X1)
     1    1.57    0.01    0.06    3.81 v issue_stage_i/i_scoreboard/_54152_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21756_ (net)
                  0.01    0.00    3.81 v issue_stage_i/i_scoreboard/_54154_/A (MUX2_X1)
     1    3.04    0.01    0.06    3.87 v issue_stage_i/i_scoreboard/_54154_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21758_ (net)
                  0.01    0.00    3.87 v issue_stage_i/i_scoreboard/_54155_/C1 (OAI222_X2)
     1    2.02    0.04    0.05    3.92 ^ issue_stage_i/i_scoreboard/_54155_/ZN (OAI222_X2)
                                         issue_stage_i/i_scoreboard/_21759_ (net)
                  0.04    0.00    3.92 ^ issue_stage_i/i_scoreboard/_54157_/A1 (AND2_X1)
     3    9.91    0.03    0.06    3.98 ^ issue_stage_i/i_scoreboard/_54157_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_21761_ (net)
                  0.03    0.00    3.98 ^ issue_stage_i/i_scoreboard/_54158_/B (XOR2_X1)
     1    1.50    0.03    0.02    4.00 v issue_stage_i/i_scoreboard/_54158_/Z (XOR2_X1)
                                         issue_stage_i/i_scoreboard/_21762_ (net)
                  0.03    0.00    4.00 v issue_stage_i/i_scoreboard/_54169_/A2 (OR4_X2)
     2    8.53    0.02    0.11    4.11 v issue_stage_i/i_scoreboard/_54169_/ZN (OR4_X2)
                                         issue_stage_i/i_scoreboard/_21773_ (net)
                  0.02    0.00    4.11 v issue_stage_i/i_scoreboard/_55473_/A2 (NOR2_X1)
     1    5.00    0.03    0.05    4.16 ^ issue_stage_i/i_scoreboard/_55473_/ZN (NOR2_X1)
                                         issue_stage_i/i_scoreboard/_23013_ (net)
                  0.03    0.00    4.16 ^ issue_stage_i/i_scoreboard/_55474_/A2 (NAND2_X2)
     2   11.53    0.02    0.03    4.18 v issue_stage_i/i_scoreboard/_55474_/ZN (NAND2_X2)
                                         issue_stage_i/i_scoreboard/_23014_ (net)
                  0.02    0.00    4.19 v issue_stage_i/i_scoreboard/_55480_/A4 (NOR4_X4)
     3   13.41    0.06    0.10    4.29 ^ issue_stage_i/i_scoreboard/_55480_/ZN (NOR4_X4)
                                         issue_stage_i/i_scoreboard/_23020_ (net)
                  0.06    0.00    4.29 ^ max_cap819/A (BUF_X4)
     8   41.39    0.02    0.05    4.33 ^ max_cap819/Z (BUF_X4)
                                         net819 (net)
                  0.02    0.00    4.33 ^ issue_stage_i/i_scoreboard/_55849_/B2 (OAI21_X4)
    16   68.90    0.03    0.05    4.38 v issue_stage_i/i_scoreboard/_55849_/ZN (OAI21_X4)
                                         issue_stage_i/i_scoreboard/_23367_ (net)
                  0.03    0.00    4.38 v max_length816/A (BUF_X16)
    20   78.03    0.01    0.04    4.42 v max_length816/Z (BUF_X16)
                                         net816 (net)
                  0.01    0.01    4.43 v issue_stage_i/i_scoreboard/_56520_/B2 (AOI22_X4)
     9   31.02    0.05    0.08    4.51 ^ issue_stage_i/i_scoreboard/_56520_/ZN (AOI22_X4)
                                         issue_stage_i/rs1_valid_sb_iro (net)
                  0.05    0.00    4.51 ^ issue_stage_i/i_issue_read_operands/_4824_/A1 (NOR2_X1)
     2    6.38    0.02    0.02    4.53 v issue_stage_i/i_issue_read_operands/_4824_/ZN (NOR2_X1)
                                         issue_stage_i/i_issue_read_operands/_1979_ (net)
                  0.02    0.00    4.53 v issue_stage_i/i_issue_read_operands/_4825_/C1 (AOI221_X2)
     2   16.78    0.09    0.10    4.63 ^ issue_stage_i/i_issue_read_operands/_4825_/ZN (AOI221_X2)
                                         issue_stage_i/i_issue_read_operands/_1980_ (net)
                  0.09    0.00    4.64 ^ issue_stage_i/i_issue_read_operands/_4826_/A2 (NAND2_X1)
     1    5.92    0.02    0.04    4.67 v issue_stage_i/i_issue_read_operands/_4826_/ZN (NAND2_X1)
                                         issue_stage_i/i_issue_read_operands/_1981_ (net)
                  0.02    0.00    4.67 v issue_stage_i/i_issue_read_operands/_4850_/A2 (NOR3_X4)
     3   15.18    0.04    0.07    4.74 ^ issue_stage_i/i_issue_read_operands/_4850_/ZN (NOR3_X4)
                                         issue_stage_i/issue_ack_iro_sb (net)
                  0.04    0.00    4.75 ^ issue_stage_i/i_scoreboard/_36825_/A1 (AND2_X4)
    11   57.99    0.03    0.07    4.81 ^ issue_stage_i/i_scoreboard/_36825_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_06793_ (net)
                  0.03    0.00    4.82 ^ issue_stage_i/i_scoreboard/_36901_/A4 (AND4_X4)
    26  145.21    0.07    0.13    4.95 ^ issue_stage_i/i_scoreboard/_36901_/ZN (AND4_X4)
                                         issue_stage_i/i_scoreboard/_06844_ (net)
                  0.08    0.01    4.95 ^ max_length643/A (BUF_X32)
    33  124.46    0.01    0.03    4.98 ^ max_length643/Z (BUF_X32)
                                         net643 (net)
                  0.01    0.01    4.99 ^ issue_stage_i/i_scoreboard/_36909_/S (MUX2_X2)
     5   11.55    0.01    0.08    5.07 v issue_stage_i/i_scoreboard/_36909_/Z (MUX2_X2)
                                         issue_stage_i/i_scoreboard/mem_n[2835] (net)
                  0.01    0.00    5.07 v issue_stage_i/i_scoreboard/_38042_/B2 (AOI22_X1)
     1    1.70    0.03    0.05    5.12 ^ issue_stage_i/i_scoreboard/_38042_/ZN (AOI22_X1)
                                         issue_stage_i/i_scoreboard/_07853_ (net)
                  0.03    0.00    5.12 ^ issue_stage_i/i_scoreboard/_38043_/A3 (NAND3_X1)
     1    1.50    0.01    0.02    5.14 v issue_stage_i/i_scoreboard/_38043_/ZN (NAND3_X1)
                                         issue_stage_i/i_scoreboard/_07854_ (net)
                  0.01    0.00    5.14 v issue_stage_i/i_scoreboard/_38047_/A1 (NOR2_X1)
     2    5.14    0.03    0.04    5.18 ^ issue_stage_i/i_scoreboard/_38047_/ZN (NOR2_X1)
                                         issue_stage_i/i_scoreboard/_07858_ (net)
                  0.03    0.00    5.18 ^ issue_stage_i/i_scoreboard/_38048_/A3 (OR3_X1)
     1    7.28    0.02    0.05    5.23 ^ issue_stage_i/i_scoreboard/_38048_/ZN (OR3_X1)
                                         issue_stage_i/i_scoreboard/_07859_ (net)
                  0.02    0.00    5.23 ^ issue_stage_i/i_scoreboard/_38051_/A2 (NAND3_X4)
    10   77.87    0.04    0.04    5.28 v issue_stage_i/i_scoreboard/_38051_/ZN (NAND3_X4)
                                         issue_stage_i/i_scoreboard/_07862_ (net)
                  0.08    0.06    5.33 v issue_stage_i/i_scoreboard/_49331_/A1 (NAND2_X4)
    66  217.26    0.11    0.14    5.48 ^ issue_stage_i/i_scoreboard/_49331_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_17350_ (net)
                  0.11    0.00    5.48 ^ issue_stage_i/i_scoreboard/_49334_/A3 (NAND3_X4)
    64  191.67    0.12    0.14    5.62 v issue_stage_i/i_scoreboard/_49334_/ZN (NAND3_X4)
                                         issue_stage_i/i_scoreboard/_17353_ (net)
                  0.14    0.06    5.69 v issue_stage_i/i_scoreboard/_49835_/B1 (OAI22_X1)
     1    1.80    0.05    0.09    5.77 ^ issue_stage_i/i_scoreboard/_49835_/ZN (OAI22_X1)
                                         issue_stage_i/i_scoreboard/_17792_ (net)
                  0.05    0.00    5.77 ^ issue_stage_i/i_scoreboard/_49841_/A (AOI21_X1)
     1    1.18    0.02    0.02    5.79 v issue_stage_i/i_scoreboard/_49841_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/mem_n[2737] (net)
                  0.02    0.00    5.79 v issue_stage_i/i_scoreboard/_60299_/D (DFFR_X1)
                                  5.79   data arrival time

                          4.00    4.00   clock core_clock (rise edge)
                          0.00    4.00   clock source latency
     1  108.14    0.00    0.00    4.00 ^ clk_i (in)
                                         clk_i (net)
                  0.07    0.06    4.06 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.70    0.03    0.05    4.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    4.11 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   43.41    0.02    0.04    4.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    4.16 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   30.93    0.02    0.04    4.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    4.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     4   69.71    0.04    0.06    4.27 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.04    0.01    4.27 ^ clkbuf_4_8_0_clk_i/A (BUF_X4)
     2   27.31    0.02    0.04    4.31 ^ clkbuf_4_8_0_clk_i/Z (BUF_X4)
                                         clknet_4_8_0_clk_i (net)
                  0.02    0.00    4.32 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   24.50    0.02    0.03    4.35 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    4.35 ^ clkbuf_6_34__f_clk_i/A (BUF_X4)
    14  100.07    0.06    0.08    4.43 ^ clkbuf_6_34__f_clk_i/Z (BUF_X4)
                                         clknet_6_34__leaf_clk_i (net)
                  0.06    0.00    4.43 ^ clkbuf_leaf_250_clk_i/A (BUF_X4)
    30   44.40    0.03    0.05    4.48 ^ clkbuf_leaf_250_clk_i/Z (BUF_X4)
                                         clknet_leaf_250_clk_i (net)
                  0.03    0.00    4.48 ^ issue_stage_i/i_scoreboard/_60299_/CK (DFFR_X1)
                          0.00    4.48   clock reconvergence pessimism
                         -0.03    4.45   library setup time
                                  4.45   data required time
-----------------------------------------------------------------------------
                                  4.45   data required time
                                 -5.79   data arrival time
-----------------------------------------------------------------------------
                                 -1.34   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: issue_stage_i/i_scoreboard/_57559_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i/i_scoreboard/_60299_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1  108.14    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.07    0.06    0.06 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.70    0.03    0.05    0.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.11 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   43.41    0.02    0.04    0.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    0.16 ^ clkbuf_2_3_0_clk_i/A (BUF_X4)
     1   30.77    0.02    0.04    0.20 ^ clkbuf_2_3_0_clk_i/Z (BUF_X4)
                                         clknet_2_3_0_clk_i (net)
                  0.02    0.01    0.21 ^ clkbuf_2_3_1_clk_i/A (BUF_X4)
     4   71.41    0.04    0.06    0.27 ^ clkbuf_2_3_1_clk_i/Z (BUF_X4)
                                         clknet_2_3_1_clk_i (net)
                  0.04    0.01    0.28 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
     2   24.44    0.02    0.04    0.31 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
                                         clknet_4_12_0_clk_i (net)
                  0.02    0.00    0.32 ^ clkbuf_5_25_0_clk_i/A (BUF_X4)
     2   24.44    0.02    0.03    0.35 ^ clkbuf_5_25_0_clk_i/Z (BUF_X4)
                                         clknet_5_25_0_clk_i (net)
                  0.02    0.00    0.35 ^ clkbuf_6_51__f_clk_i/A (BUF_X4)
    15  103.93    0.06    0.08    0.43 ^ clkbuf_6_51__f_clk_i/Z (BUF_X4)
                                         clknet_6_51__leaf_clk_i (net)
                  0.06    0.00    0.44 ^ clkbuf_leaf_473_clk_i/A (BUF_X4)
    30   47.75    0.03    0.05    0.49 ^ clkbuf_leaf_473_clk_i/Z (BUF_X4)
                                         clknet_leaf_473_clk_i (net)
                  0.03    0.00    0.49 ^ issue_stage_i/i_scoreboard/_57559_/CK (DFFR_X2)
    33  111.47    0.12    0.25    0.74 ^ issue_stage_i/i_scoreboard/_57559_/Q (DFFR_X2)
                                         issue_stage_i/i_scoreboard/commit_pointer_q[2] (net)
                  0.12    0.00    0.75 ^ issue_stage_i/i_scoreboard/_28656_/A1 (NAND2_X4)
    21  102.45    0.06    0.09    0.83 v issue_stage_i/i_scoreboard/_28656_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_24224_ (net)
                  0.06    0.00    0.84 v max_length3832/A (BUF_X32)
    30  125.85    0.01    0.04    0.88 v max_length3832/Z (BUF_X32)
                                         net3832 (net)
                  0.02    0.02    0.90 v max_length3829/A (BUF_X32)
    35  125.71    0.01    0.03    0.93 v max_length3829/Z (BUF_X32)
                                         net3829 (net)
                  0.02    0.02    0.95 v wire3827/A (BUF_X16)
    36  132.07    0.01    0.03    0.98 v wire3827/Z (BUF_X16)
                                         net3827 (net)
                  0.04    0.04    1.02 v max_length3824/A (BUF_X16)
    36  109.56    0.01    0.04    1.06 v max_length3824/Z (BUF_X16)
                                         net3824 (net)
                  0.02    0.02    1.08 v issue_stage_i/i_scoreboard/_29574_/A3 (NAND3_X1)
     1    1.82    0.01    0.03    1.10 ^ issue_stage_i/i_scoreboard/_29574_/ZN (NAND3_X1)
                                         issue_stage_i/i_scoreboard/_25067_ (net)
                  0.01    0.00    1.10 ^ issue_stage_i/i_scoreboard/_29575_/B2 (AOI21_X1)
     1    1.77    0.02    0.02    1.12 v issue_stage_i/i_scoreboard/_29575_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25068_ (net)
                  0.02    0.00    1.12 v issue_stage_i/i_scoreboard/_29576_/A (AOI21_X1)
     1    1.88    0.03    0.05    1.16 ^ issue_stage_i/i_scoreboard/_29576_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25069_ (net)
                  0.03    0.00    1.16 ^ issue_stage_i/i_scoreboard/_29577_/B1 (OAI21_X1)
     1    1.09    0.02    0.02    1.18 v issue_stage_i/i_scoreboard/_29577_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_25070_ (net)
                  0.02    0.00    1.18 v issue_stage_i/i_scoreboard/_29578_/A (MUX2_X1)
     1    1.28    0.01    0.06    1.24 v issue_stage_i/i_scoreboard/_29578_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25071_ (net)
                  0.01    0.00    1.24 v issue_stage_i/i_scoreboard/_29579_/B (MUX2_X1)
     1    1.17    0.01    0.06    1.30 v issue_stage_i/i_scoreboard/_29579_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25072_ (net)
                  0.01    0.00    1.30 v issue_stage_i/i_scoreboard/_29580_/B (MUX2_X1)
     1    2.10    0.01    0.06    1.36 v issue_stage_i/i_scoreboard/_29580_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25073_ (net)
                  0.01    0.00    1.36 v issue_stage_i/i_scoreboard/_29581_/B (MUX2_X2)
     3   19.57    0.02    0.07    1.43 v issue_stage_i/i_scoreboard/_29581_/Z (MUX2_X2)
                                         commit_stage_i.commit_instr_i[286] (net)
                  0.02    0.01    1.43 v _2624_/A (INV_X1)
     4    9.07    0.02    0.04    1.47 ^ _2624_/ZN (INV_X1)
                                         _0356_ (net)
                  0.02    0.00    1.47 ^ _2627_/A2 (NAND3_X1)
     1    3.68    0.02    0.03    1.50 v _2627_/ZN (NAND3_X1)
                                         _0359_ (net)
                  0.02    0.00    1.50 v _2628_/A4 (NOR4_X2)
     1    6.32    0.06    0.10    1.60 ^ _2628_/ZN (NOR4_X2)
                                         _0360_ (net)
                  0.06    0.00    1.60 ^ _2634_/A (AOI21_X4)
     5   18.15    0.02    0.03    1.62 v _2634_/ZN (AOI21_X4)
                                         _0366_ (net)
                  0.02    0.00    1.62 v _2648_/A2 (NOR2_X2)
     3   16.95    0.05    0.07    1.69 ^ _2648_/ZN (NOR2_X2)
                                         _0378_ (net)
                  0.05    0.00    1.69 ^ _2651_/B1 (OAI21_X4)
    10   50.93    0.03    0.05    1.74 v _2651_/ZN (OAI21_X4)
                                         _0381_ (net)
                  0.03    0.01    1.75 v _2966_/A1 (NOR2_X4)
     9   49.90    0.06    0.08    1.83 ^ _2966_/ZN (NOR2_X4)
                                         _0558_ (net)
                  0.06    0.01    1.84 ^ _3189_/A2 (AND2_X2)
     4   22.53    0.03    0.06    1.90 ^ _3189_/ZN (AND2_X2)
                                         commit_stage_i.csr_op_o[5] (net)
                  0.03    0.00    1.90 ^ csr_regfile_i/_07949_/A (INV_X2)
     4   15.49    0.01    0.02    1.93 v csr_regfile_i/_07949_/ZN (INV_X2)
                                         csr_regfile_i/_02834_ (net)
                  0.01    0.00    1.93 v csr_regfile_i/_10506_/A2 (NOR4_X4)
     5   33.48    0.10    0.14    2.06 ^ csr_regfile_i/_10506_/ZN (NOR4_X4)
                                         csr_regfile_i/_05235_ (net)
                  0.10    0.00    2.06 ^ max_cap2230/A (BUF_X8)
     7   36.77    0.01    0.04    2.10 ^ max_cap2230/Z (BUF_X8)
                                         net2230 (net)
                  0.01    0.00    2.10 ^ csr_regfile_i/_10510_/A (AOI21_X4)
    10   53.51    0.03    0.02    2.12 v csr_regfile_i/_10510_/ZN (AOI21_X4)
                                         csr_regfile_i/_05239_ (net)
                  0.04    0.02    2.14 v csr_regfile_i/_13146_/A2 (NOR3_X1)
     2    3.46    0.04    0.07    2.21 ^ csr_regfile_i/_13146_/ZN (NOR3_X1)
                                         csr_regfile_i/_07240_ (net)
                  0.04    0.00    2.21 ^ csr_regfile_i/_13150_/A2 (NAND4_X1)
     1    1.96    0.02    0.04    2.25 v csr_regfile_i/_13150_/ZN (NAND4_X1)
                                         csr_regfile_i/_07244_ (net)
                  0.02    0.00    2.25 v csr_regfile_i/_13152_/A2 (AND3_X2)
     2   12.28    0.01    0.05    2.29 v csr_regfile_i/_13152_/ZN (AND3_X2)
                                         csr_regfile_i/_07246_ (net)
                  0.01    0.00    2.29 v csr_regfile_i/_13153_/A2 (NAND2_X2)
     3   10.40    0.02    0.03    2.32 ^ csr_regfile_i/_13153_/ZN (NAND2_X2)
                                         csr_regfile_i/_07247_ (net)
                  0.02    0.00    2.32 ^ csr_regfile_i/_13154_/A2 (OR2_X1)
     3    6.32    0.02    0.04    2.36 ^ csr_regfile_i/_13154_/ZN (OR2_X1)
                                         csr_regfile_i/_07248_ (net)
                  0.02    0.00    2.36 ^ csr_regfile_i/_13155_/A (INV_X1)
     4   10.40    0.01    0.02    2.38 v csr_regfile_i/_13155_/ZN (INV_X1)
                                         commit_stage_i.csr_exception_i[128] (net)
                  0.01    0.00    2.38 v _2663_/B2 (OAI221_X2)
     4   20.08    0.07    0.09    2.48 ^ _2663_/ZN (OAI221_X2)
                                         _0391_ (net)
                  0.07    0.00    2.48 ^ _2664_/A2 (AND2_X4)
     8   78.32    0.04    0.08    2.56 ^ _2664_/ZN (AND2_X4)
                                         commit_stage_i.N5 (net)
                  0.04    0.00    2.56 ^ max_length1630/A (BUF_X32)
    58  226.97    0.01    0.03    2.59 ^ max_length1630/Z (BUF_X32)
                                         net1630 (net)
                  0.09    0.07    2.66 ^ csr_regfile_i/_10234_/A (INV_X16)
    47  157.26    0.02    0.02    2.68 v csr_regfile_i/_10234_/ZN (INV_X16)
                                         csr_regfile_i/_05054_ (net)
                  0.06    0.04    2.72 v csr_regfile_i/_13343_/A1 (OR4_X1)
     1    3.23    0.02    0.11    2.83 v csr_regfile_i/_13343_/ZN (OR4_X1)
                                         csr_regfile_i/_01641_ (net)
                  0.02    0.00    2.83 v csr_regfile_i/_13350_/A2 (NOR4_X2)
     1    7.31    0.06    0.09    2.92 ^ csr_regfile_i/_13350_/ZN (NOR4_X2)
                                         csr_regfile_i/_01648_ (net)
                  0.06    0.00    2.92 ^ csr_regfile_i/_13351_/A4 (NAND4_X4)
     5   17.46    0.03    0.05    2.97 v csr_regfile_i/_13351_/ZN (NAND4_X4)
                                         csr_regfile_i/_01649_ (net)
                  0.03    0.00    2.97 v csr_regfile_i/_13977_/A1 (OR2_X1)
     1    1.66    0.01    0.05    3.02 v csr_regfile_i/_13977_/ZN (OR2_X1)
                                         csr_regfile_i/_02170_ (net)
                  0.01    0.00    3.02 v csr_regfile_i/_13978_/A3 (NAND3_X1)
     2    3.77    0.02    0.03    3.05 ^ csr_regfile_i/_13978_/ZN (NAND3_X1)
                                         csr_regfile_i/_02171_ (net)
                  0.02    0.00    3.05 ^ csr_regfile_i/_14132_/A2 (NAND2_X1)
     1    5.78    0.03    0.03    3.07 v csr_regfile_i/_14132_/ZN (NAND2_X1)
                                         csr_regfile_i/_02257_ (net)
                  0.03    0.00    3.07 v csr_regfile_i/_14133_/A (OAI21_X4)
    14   66.70    0.08    0.06    3.14 ^ csr_regfile_i/_14133_/ZN (OAI21_X4)
                                         controller_i.set_debug_pc_i (net)
                  0.08    0.00    3.14 ^ _2673_/A2 (NOR3_X1)
     1    5.80    0.02    0.03    3.17 v _2673_/ZN (NOR3_X1)
                                         _0400_ (net)
                  0.02    0.00    3.17 v _2674_/A2 (NAND2_X4)
     2   25.02    0.02    0.04    3.20 ^ _2674_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.02    0.00    3.20 ^ wire875/A (BUF_X16)
    29  125.81    0.01    0.02    3.23 ^ wire875/Z (BUF_X16)
                                         net875 (net)
                  0.14    0.12    3.34 ^ ex_stage_i/i_mult/_5235_/A (INV_X1)
     4   11.49    0.04    0.04    3.39 v ex_stage_i/i_mult/_5235_/ZN (INV_X1)
                                         ex_stage_i/i_mult/_1264_ (net)
                  0.04    0.00    3.39 v ex_stage_i/i_mult/_5243_/A1 (NAND2_X1)
     1    6.45    0.02    0.04    3.43 ^ ex_stage_i/i_mult/_5243_/ZN (NAND2_X1)
                                         ex_stage_i/i_mult/_1271_ (net)
                  0.02    0.00    3.43 ^ ex_stage_i/i_mult/_5244_/A2 (NAND2_X4)
    39   91.27    0.04    0.05    3.48 v ex_stage_i/i_mult/_5244_/ZN (NAND2_X4)
                                         ex_stage_i/mult_valid (net)
                  0.04    0.01    3.49 v ex_stage_i/_6065_/A1 (AND2_X4)
    23   96.01    0.03    0.07    3.56 v ex_stage_i/_6065_/ZN (AND2_X4)
                                         ex_stage_i/_1178_ (net)
                  0.03    0.01    3.57 v ex_stage_i/_7518_/S (MUX2_X2)
    31   88.19    0.10    0.16    3.74 ^ ex_stage_i/_7518_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.10    0.01    3.74 ^ issue_stage_i/i_scoreboard/_54152_/S (MUX2_X1)
     1    1.57    0.01    0.06    3.81 v issue_stage_i/i_scoreboard/_54152_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21756_ (net)
                  0.01    0.00    3.81 v issue_stage_i/i_scoreboard/_54154_/A (MUX2_X1)
     1    3.04    0.01    0.06    3.87 v issue_stage_i/i_scoreboard/_54154_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21758_ (net)
                  0.01    0.00    3.87 v issue_stage_i/i_scoreboard/_54155_/C1 (OAI222_X2)
     1    2.02    0.04    0.05    3.92 ^ issue_stage_i/i_scoreboard/_54155_/ZN (OAI222_X2)
                                         issue_stage_i/i_scoreboard/_21759_ (net)
                  0.04    0.00    3.92 ^ issue_stage_i/i_scoreboard/_54157_/A1 (AND2_X1)
     3    9.91    0.03    0.06    3.98 ^ issue_stage_i/i_scoreboard/_54157_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_21761_ (net)
                  0.03    0.00    3.98 ^ issue_stage_i/i_scoreboard/_54158_/B (XOR2_X1)
     1    1.50    0.03    0.02    4.00 v issue_stage_i/i_scoreboard/_54158_/Z (XOR2_X1)
                                         issue_stage_i/i_scoreboard/_21762_ (net)
                  0.03    0.00    4.00 v issue_stage_i/i_scoreboard/_54169_/A2 (OR4_X2)
     2    8.53    0.02    0.11    4.11 v issue_stage_i/i_scoreboard/_54169_/ZN (OR4_X2)
                                         issue_stage_i/i_scoreboard/_21773_ (net)
                  0.02    0.00    4.11 v issue_stage_i/i_scoreboard/_55473_/A2 (NOR2_X1)
     1    5.00    0.03    0.05    4.16 ^ issue_stage_i/i_scoreboard/_55473_/ZN (NOR2_X1)
                                         issue_stage_i/i_scoreboard/_23013_ (net)
                  0.03    0.00    4.16 ^ issue_stage_i/i_scoreboard/_55474_/A2 (NAND2_X2)
     2   11.53    0.02    0.03    4.18 v issue_stage_i/i_scoreboard/_55474_/ZN (NAND2_X2)
                                         issue_stage_i/i_scoreboard/_23014_ (net)
                  0.02    0.00    4.19 v issue_stage_i/i_scoreboard/_55480_/A4 (NOR4_X4)
     3   13.41    0.06    0.10    4.29 ^ issue_stage_i/i_scoreboard/_55480_/ZN (NOR4_X4)
                                         issue_stage_i/i_scoreboard/_23020_ (net)
                  0.06    0.00    4.29 ^ max_cap819/A (BUF_X4)
     8   41.39    0.02    0.05    4.33 ^ max_cap819/Z (BUF_X4)
                                         net819 (net)
                  0.02    0.00    4.33 ^ issue_stage_i/i_scoreboard/_55849_/B2 (OAI21_X4)
    16   68.90    0.03    0.05    4.38 v issue_stage_i/i_scoreboard/_55849_/ZN (OAI21_X4)
                                         issue_stage_i/i_scoreboard/_23367_ (net)
                  0.03    0.00    4.38 v max_length816/A (BUF_X16)
    20   78.03    0.01    0.04    4.42 v max_length816/Z (BUF_X16)
                                         net816 (net)
                  0.01    0.01    4.43 v issue_stage_i/i_scoreboard/_56520_/B2 (AOI22_X4)
     9   31.02    0.05    0.08    4.51 ^ issue_stage_i/i_scoreboard/_56520_/ZN (AOI22_X4)
                                         issue_stage_i/rs1_valid_sb_iro (net)
                  0.05    0.00    4.51 ^ issue_stage_i/i_issue_read_operands/_4824_/A1 (NOR2_X1)
     2    6.38    0.02    0.02    4.53 v issue_stage_i/i_issue_read_operands/_4824_/ZN (NOR2_X1)
                                         issue_stage_i/i_issue_read_operands/_1979_ (net)
                  0.02    0.00    4.53 v issue_stage_i/i_issue_read_operands/_4825_/C1 (AOI221_X2)
     2   16.78    0.09    0.10    4.63 ^ issue_stage_i/i_issue_read_operands/_4825_/ZN (AOI221_X2)
                                         issue_stage_i/i_issue_read_operands/_1980_ (net)
                  0.09    0.00    4.64 ^ issue_stage_i/i_issue_read_operands/_4826_/A2 (NAND2_X1)
     1    5.92    0.02    0.04    4.67 v issue_stage_i/i_issue_read_operands/_4826_/ZN (NAND2_X1)
                                         issue_stage_i/i_issue_read_operands/_1981_ (net)
                  0.02    0.00    4.67 v issue_stage_i/i_issue_read_operands/_4850_/A2 (NOR3_X4)
     3   15.18    0.04    0.07    4.74 ^ issue_stage_i/i_issue_read_operands/_4850_/ZN (NOR3_X4)
                                         issue_stage_i/issue_ack_iro_sb (net)
                  0.04    0.00    4.75 ^ issue_stage_i/i_scoreboard/_36825_/A1 (AND2_X4)
    11   57.99    0.03    0.07    4.81 ^ issue_stage_i/i_scoreboard/_36825_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_06793_ (net)
                  0.03    0.00    4.82 ^ issue_stage_i/i_scoreboard/_36901_/A4 (AND4_X4)
    26  145.21    0.07    0.13    4.95 ^ issue_stage_i/i_scoreboard/_36901_/ZN (AND4_X4)
                                         issue_stage_i/i_scoreboard/_06844_ (net)
                  0.08    0.01    4.95 ^ max_length643/A (BUF_X32)
    33  124.46    0.01    0.03    4.98 ^ max_length643/Z (BUF_X32)
                                         net643 (net)
                  0.01    0.01    4.99 ^ issue_stage_i/i_scoreboard/_36909_/S (MUX2_X2)
     5   11.55    0.01    0.08    5.07 v issue_stage_i/i_scoreboard/_36909_/Z (MUX2_X2)
                                         issue_stage_i/i_scoreboard/mem_n[2835] (net)
                  0.01    0.00    5.07 v issue_stage_i/i_scoreboard/_38042_/B2 (AOI22_X1)
     1    1.70    0.03    0.05    5.12 ^ issue_stage_i/i_scoreboard/_38042_/ZN (AOI22_X1)
                                         issue_stage_i/i_scoreboard/_07853_ (net)
                  0.03    0.00    5.12 ^ issue_stage_i/i_scoreboard/_38043_/A3 (NAND3_X1)
     1    1.50    0.01    0.02    5.14 v issue_stage_i/i_scoreboard/_38043_/ZN (NAND3_X1)
                                         issue_stage_i/i_scoreboard/_07854_ (net)
                  0.01    0.00    5.14 v issue_stage_i/i_scoreboard/_38047_/A1 (NOR2_X1)
     2    5.14    0.03    0.04    5.18 ^ issue_stage_i/i_scoreboard/_38047_/ZN (NOR2_X1)
                                         issue_stage_i/i_scoreboard/_07858_ (net)
                  0.03    0.00    5.18 ^ issue_stage_i/i_scoreboard/_38048_/A3 (OR3_X1)
     1    7.28    0.02    0.05    5.23 ^ issue_stage_i/i_scoreboard/_38048_/ZN (OR3_X1)
                                         issue_stage_i/i_scoreboard/_07859_ (net)
                  0.02    0.00    5.23 ^ issue_stage_i/i_scoreboard/_38051_/A2 (NAND3_X4)
    10   77.87    0.04    0.04    5.28 v issue_stage_i/i_scoreboard/_38051_/ZN (NAND3_X4)
                                         issue_stage_i/i_scoreboard/_07862_ (net)
                  0.08    0.06    5.33 v issue_stage_i/i_scoreboard/_49331_/A1 (NAND2_X4)
    66  217.26    0.11    0.14    5.48 ^ issue_stage_i/i_scoreboard/_49331_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_17350_ (net)
                  0.11    0.00    5.48 ^ issue_stage_i/i_scoreboard/_49334_/A3 (NAND3_X4)
    64  191.67    0.12    0.14    5.62 v issue_stage_i/i_scoreboard/_49334_/ZN (NAND3_X4)
                                         issue_stage_i/i_scoreboard/_17353_ (net)
                  0.14    0.06    5.69 v issue_stage_i/i_scoreboard/_49835_/B1 (OAI22_X1)
     1    1.80    0.05    0.09    5.77 ^ issue_stage_i/i_scoreboard/_49835_/ZN (OAI22_X1)
                                         issue_stage_i/i_scoreboard/_17792_ (net)
                  0.05    0.00    5.77 ^ issue_stage_i/i_scoreboard/_49841_/A (AOI21_X1)
     1    1.18    0.02    0.02    5.79 v issue_stage_i/i_scoreboard/_49841_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/mem_n[2737] (net)
                  0.02    0.00    5.79 v issue_stage_i/i_scoreboard/_60299_/D (DFFR_X1)
                                  5.79   data arrival time

                          4.00    4.00   clock core_clock (rise edge)
                          0.00    4.00   clock source latency
     1  108.14    0.00    0.00    4.00 ^ clk_i (in)
                                         clk_i (net)
                  0.07    0.06    4.06 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.70    0.03    0.05    4.10 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    4.11 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   43.41    0.02    0.04    4.16 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    4.16 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   30.93    0.02    0.04    4.20 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    4.21 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     4   69.71    0.04    0.06    4.27 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.04    0.01    4.27 ^ clkbuf_4_8_0_clk_i/A (BUF_X4)
     2   27.31    0.02    0.04    4.31 ^ clkbuf_4_8_0_clk_i/Z (BUF_X4)
                                         clknet_4_8_0_clk_i (net)
                  0.02    0.00    4.32 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   24.50    0.02    0.03    4.35 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    4.35 ^ clkbuf_6_34__f_clk_i/A (BUF_X4)
    14  100.07    0.06    0.08    4.43 ^ clkbuf_6_34__f_clk_i/Z (BUF_X4)
                                         clknet_6_34__leaf_clk_i (net)
                  0.06    0.00    4.43 ^ clkbuf_leaf_250_clk_i/A (BUF_X4)
    30   44.40    0.03    0.05    4.48 ^ clkbuf_leaf_250_clk_i/Z (BUF_X4)
                                         clknet_leaf_250_clk_i (net)
                  0.03    0.00    4.48 ^ issue_stage_i/i_scoreboard/_60299_/CK (DFFR_X1)
                          0.00    4.48   clock reconvergence pessimism
                         -0.03    4.45   library setup time
                                  4.45   data required time
-----------------------------------------------------------------------------
                                  4.45   data required time
                                 -5.79   data arrival time
-----------------------------------------------------------------------------
                                 -1.34   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
ex_stage_i/lsu_i/i_store_unit/_2093_/Q  120.85  135.57  -14.72 (VIOLATED)
csr_regfile_i/_07978_/ZN               41.50   48.27   -6.76 (VIOLATED)
ex_stage_i/lsu_i/_4883_/CO             60.58   65.81   -5.23 (VIOLATED)
ex_stage_i/lsu_i/_5407_/Q             120.85  125.90   -5.05 (VIOLATED)
i_cache_subsystem/i_nbdcache/i_miss_handler/_12643_/ZN  106.81  111.76   -4.95 (VIOLATED)
i_frontend/_15801_/CO                  60.58   64.98   -4.41 (VIOLATED)
i_frontend/i_btb/_13336_/ZN           106.81  111.13   -4.32 (VIOLATED)
i_cache_subsystem/i_icache/_4291_/ZN   41.50   43.82   -2.31 (VIOLATED)
issue_stage_i/i_scoreboard/_36816_/ZN   41.50   43.60   -2.09 (VIOLATED)
issue_stage_i/i_issue_read_operands/i_ariane_regfile/_18892_/ZN   63.32   65.36   -2.04 (VIOLATED)
issue_stage_i/i_issue_read_operands/i_ariane_regfile/_10887_/ZN  242.31  243.91   -1.60 (VIOLATED)
i_frontend/_10432_/ZN                  27.62   28.04   -0.42 (VIOLATED)
ex_stage_i/_7719_/ZN                  241.70  242.06   -0.37 (VIOLATED)
ex_stage_i/lsu_i/i_mmu/i_dtlb/_07017_/ZN   43.87   44.19   -0.32 (VIOLATED)
ex_stage_i/_9276_/S                    25.25   25.48   -0.23 (VIOLATED)
ex_stage_i/_9285_/S                    25.25   25.47   -0.22 (VIOLATED)
_3191_/ZN                              41.50   41.60   -0.10 (VIOLATED)
csr_regfile_i/_08304_/ZN              106.81  106.85   -0.04 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.039318714290857315

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1980

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-14.723817825317383

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1218

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 18

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 3455

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
5.7920

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-1.3426

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-23.180249

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.69e-02   1.72e-02   1.96e-03   7.60e-02  20.3%
Combinational          7.66e-02   9.51e-02   5.90e-03   1.78e-01  47.5%
Macro                  9.74e-02   8.17e-04   2.24e-02   1.21e-01  32.2%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.31e-01   1.13e-01   3.02e-02   3.74e-01 100.0%
                          61.7%      30.2%       8.1%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 761770 u^2 37% utilization.

[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0047] Found 1 long wires.
[INFO RSZ-0048] Inserted 1 buffers in 1 nets.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------
Warning: There are 216 input ports missing set_input_delay.
Warning: There are 278 output ports missing set_output_delay.
Warning: There are 4 unclocked register/latch pins.
Warning: There are 2506 unconstrained endpoints.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -3230.53

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -1.34

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -1.34

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
ex_stage_i/lsu_i/_4900_/GN v
   2.98
ex_stage_i/lsu_i/_4895_/CK ^
   0.48      0.00       2.51


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: i_cache_subsystem/i_icache/_5264_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: i_cache_subsystem/i_icache/sram_block_0__tag_sram.genblk1_0__i_ram.macro_mem_2
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   42.82    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net11970 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.70    0.03    0.05    0.12 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     2   43.42    0.02    0.04    0.17 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.03    0.01    0.17 ^ clkbuf_2_0_0_clk_i/A (BUF_X4)
     1   30.93    0.02    0.04    0.21 ^ clkbuf_2_0_0_clk_i/Z (BUF_X4)
                                         clknet_2_0_0_clk_i (net)
                  0.02    0.01    0.22 ^ clkbuf_2_0_1_clk_i/A (BUF_X4)
     4   66.81    0.04    0.06    0.28 ^ clkbuf_2_0_1_clk_i/Z (BUF_X4)
                                         clknet_2_0_1_clk_i (net)
                  0.04    0.01    0.28 ^ clkbuf_4_0_0_clk_i/A (BUF_X4)
     2   26.79    0.02    0.04    0.32 ^ clkbuf_4_0_0_clk_i/Z (BUF_X4)
                                         clknet_4_0_0_clk_i (net)
                  0.02    0.00    0.32 ^ clkbuf_5_1_0_clk_i/A (BUF_X4)
     2   23.64    0.02    0.03    0.36 ^ clkbuf_5_1_0_clk_i/Z (BUF_X4)
                                         clknet_5_1_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_2__f_clk_i/A (BUF_X4)
    10   76.92    0.04    0.06    0.42 ^ clkbuf_6_2__f_clk_i/Z (BUF_X4)
                                         clknet_6_2__leaf_clk_i (net)
                  0.04    0.01    0.43 ^ clkbuf_leaf_11_clk_i/A (BUF_X4)
    27   43.66    0.03    0.05    0.48 ^ clkbuf_leaf_11_clk_i/Z (BUF_X4)
                                         clknet_leaf_11_clk_i (net)
                  0.03    0.00    0.48 ^ i_cache_subsystem/i_icache/_5264_/CK (DFFR_X1)
     1    3.07    0.01    0.08    0.55 v i_cache_subsystem/i_icache/_5264_/QN (DFFR_X1)
                                         i_cache_subsystem/i_icache/_0046_ (net)
                  0.01    0.00    0.55 v i_cache_subsystem/i_icache/_3820_/A1 (NAND2_X2)
     2    9.81    0.02    0.02    0.58 ^ i_cache_subsystem/i_icache/_3820_/ZN (NAND2_X2)
                                         i_cache_subsystem/i_icache/_1427_ (net)
                  0.02    0.00    0.58 ^ i_cache_subsystem/i_icache/_4105_/A1 (NAND2_X4)
     3   36.59    0.02    0.02    0.60 v i_cache_subsystem/i_icache/_4105_/ZN (NAND2_X4)
                                         i_cache_subsystem/i_icache/sram_block_0__tag_sram.genblk1_0__i_ram.csel_b (net)
                  0.04    0.02    0.62 v i_cache_subsystem/i_icache/sram_block_0__tag_sram.genblk1_0__i_ram.macro_mem_2/ce_in (fakeram45_256x16)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   42.82    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net11970 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.70    0.03    0.05    0.12 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     2   43.42    0.02    0.04    0.17 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.03    0.01    0.17 ^ clkbuf_2_0_0_clk_i/A (BUF_X4)
     1   30.93    0.02    0.04    0.21 ^ clkbuf_2_0_0_clk_i/Z (BUF_X4)
                                         clknet_2_0_0_clk_i (net)
                  0.02    0.01    0.22 ^ clkbuf_2_0_1_clk_i/A (BUF_X4)
     4   66.81    0.04    0.06    0.28 ^ clkbuf_2_0_1_clk_i/Z (BUF_X4)
                                         clknet_2_0_1_clk_i (net)
                  0.04    0.01    0.28 ^ clkbuf_4_0_0_clk_i/A (BUF_X4)
     2   26.79    0.02    0.04    0.32 ^ clkbuf_4_0_0_clk_i/Z (BUF_X4)
                                         clknet_4_0_0_clk_i (net)
                  0.02    0.00    0.32 ^ clkbuf_5_0_0_clk_i/A (BUF_X4)
     2   22.83    0.02    0.03    0.36 ^ clkbuf_5_0_0_clk_i/Z (BUF_X4)
                                         clknet_5_0_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_0__f_clk_i/A (BUF_X4)
     9  163.08    0.08    0.10    0.46 ^ clkbuf_6_0__f_clk_i/Z (BUF_X4)
                                         clknet_6_0__leaf_clk_i (net)
                  0.09    0.02    0.47 ^ clkbuf_leaf_793_clk_i/A (BUF_X4)
     2   55.46    0.03    0.06    0.53 ^ clkbuf_leaf_793_clk_i/Z (BUF_X4)
                                         clknet_leaf_793_clk_i (net)
                  0.05    0.00    0.54 ^ i_cache_subsystem/i_icache/sram_block_0__tag_sram.genblk1_0__i_ram.macro_mem_2/clk (fakeram45_256x16)
                          0.00    0.54   clock reconvergence pessimism
                          0.05    0.59   library hold time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: issue_stage_i/i_scoreboard/_57559_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i/i_scoreboard/_60299_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   42.82    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net11970 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.70    0.03    0.05    0.12 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   43.41    0.02    0.04    0.17 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    0.17 ^ clkbuf_2_3_0_clk_i/A (BUF_X4)
     1   30.77    0.02    0.04    0.21 ^ clkbuf_2_3_0_clk_i/Z (BUF_X4)
                                         clknet_2_3_0_clk_i (net)
                  0.02    0.01    0.22 ^ clkbuf_2_3_1_clk_i/A (BUF_X4)
     4   71.41    0.04    0.06    0.28 ^ clkbuf_2_3_1_clk_i/Z (BUF_X4)
                                         clknet_2_3_1_clk_i (net)
                  0.04    0.01    0.29 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
     2   24.44    0.02    0.04    0.32 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
                                         clknet_4_12_0_clk_i (net)
                  0.02    0.00    0.33 ^ clkbuf_5_25_0_clk_i/A (BUF_X4)
     2   24.44    0.02    0.03    0.36 ^ clkbuf_5_25_0_clk_i/Z (BUF_X4)
                                         clknet_5_25_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_51__f_clk_i/A (BUF_X4)
    15  103.93    0.06    0.08    0.44 ^ clkbuf_6_51__f_clk_i/Z (BUF_X4)
                                         clknet_6_51__leaf_clk_i (net)
                  0.06    0.00    0.45 ^ clkbuf_leaf_473_clk_i/A (BUF_X4)
    30   47.75    0.03    0.05    0.50 ^ clkbuf_leaf_473_clk_i/Z (BUF_X4)
                                         clknet_leaf_473_clk_i (net)
                  0.03    0.00    0.50 ^ issue_stage_i/i_scoreboard/_57559_/CK (DFFR_X2)
    33  111.47    0.12    0.25    0.76 ^ issue_stage_i/i_scoreboard/_57559_/Q (DFFR_X2)
                                         issue_stage_i/i_scoreboard/commit_pointer_q[2] (net)
                  0.12    0.00    0.76 ^ issue_stage_i/i_scoreboard/_28656_/A1 (NAND2_X4)
    21  102.45    0.06    0.09    0.85 v issue_stage_i/i_scoreboard/_28656_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_24224_ (net)
                  0.06    0.00    0.85 v max_length3832/A (BUF_X32)
    30  125.85    0.01    0.04    0.89 v max_length3832/Z (BUF_X32)
                                         net3832 (net)
                  0.02    0.02    0.91 v max_length3829/A (BUF_X32)
    35  125.71    0.01    0.03    0.94 v max_length3829/Z (BUF_X32)
                                         net3829 (net)
                  0.02    0.02    0.96 v wire3827/A (BUF_X16)
    36  132.07    0.01    0.03    1.00 v wire3827/Z (BUF_X16)
                                         net3827 (net)
                  0.04    0.04    1.03 v max_length3824/A (BUF_X16)
    36  109.56    0.01    0.04    1.07 v max_length3824/Z (BUF_X16)
                                         net3824 (net)
                  0.02    0.02    1.09 v issue_stage_i/i_scoreboard/_29574_/A3 (NAND3_X1)
     1    1.82    0.01    0.03    1.11 ^ issue_stage_i/i_scoreboard/_29574_/ZN (NAND3_X1)
                                         issue_stage_i/i_scoreboard/_25067_ (net)
                  0.01    0.00    1.11 ^ issue_stage_i/i_scoreboard/_29575_/B2 (AOI21_X1)
     1    1.77    0.02    0.02    1.13 v issue_stage_i/i_scoreboard/_29575_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25068_ (net)
                  0.02    0.00    1.13 v issue_stage_i/i_scoreboard/_29576_/A (AOI21_X1)
     1    1.88    0.03    0.05    1.18 ^ issue_stage_i/i_scoreboard/_29576_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25069_ (net)
                  0.03    0.00    1.18 ^ issue_stage_i/i_scoreboard/_29577_/B1 (OAI21_X1)
     1    1.09    0.02    0.02    1.19 v issue_stage_i/i_scoreboard/_29577_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_25070_ (net)
                  0.02    0.00    1.19 v issue_stage_i/i_scoreboard/_29578_/A (MUX2_X1)
     1    1.28    0.01    0.06    1.25 v issue_stage_i/i_scoreboard/_29578_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25071_ (net)
                  0.01    0.00    1.25 v issue_stage_i/i_scoreboard/_29579_/B (MUX2_X1)
     1    1.17    0.01    0.06    1.31 v issue_stage_i/i_scoreboard/_29579_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25072_ (net)
                  0.01    0.00    1.31 v issue_stage_i/i_scoreboard/_29580_/B (MUX2_X1)
     1    2.10    0.01    0.06    1.37 v issue_stage_i/i_scoreboard/_29580_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25073_ (net)
                  0.01    0.00    1.37 v issue_stage_i/i_scoreboard/_29581_/B (MUX2_X2)
     3   19.57    0.02    0.07    1.44 v issue_stage_i/i_scoreboard/_29581_/Z (MUX2_X2)
                                         commit_stage_i.commit_instr_i[286] (net)
                  0.02    0.01    1.44 v _2624_/A (INV_X1)
     4    9.07    0.02    0.04    1.48 ^ _2624_/ZN (INV_X1)
                                         _0356_ (net)
                  0.02    0.00    1.48 ^ _2627_/A2 (NAND3_X1)
     1    3.68    0.02    0.03    1.51 v _2627_/ZN (NAND3_X1)
                                         _0359_ (net)
                  0.02    0.00    1.51 v _2628_/A4 (NOR4_X2)
     1    6.32    0.06    0.10    1.61 ^ _2628_/ZN (NOR4_X2)
                                         _0360_ (net)
                  0.06    0.00    1.61 ^ _2634_/A (AOI21_X4)
     5   18.15    0.02    0.03    1.64 v _2634_/ZN (AOI21_X4)
                                         _0366_ (net)
                  0.02    0.00    1.64 v _2648_/A2 (NOR2_X2)
     3   16.95    0.05    0.07    1.70 ^ _2648_/ZN (NOR2_X2)
                                         _0378_ (net)
                  0.05    0.00    1.70 ^ _2651_/B1 (OAI21_X4)
    10   50.93    0.03    0.05    1.75 v _2651_/ZN (OAI21_X4)
                                         _0381_ (net)
                  0.03    0.01    1.76 v _2966_/A1 (NOR2_X4)
     9   49.90    0.06    0.08    1.84 ^ _2966_/ZN (NOR2_X4)
                                         _0558_ (net)
                  0.06    0.01    1.85 ^ _3189_/A2 (AND2_X2)
     4   22.53    0.03    0.06    1.91 ^ _3189_/ZN (AND2_X2)
                                         commit_stage_i.csr_op_o[5] (net)
                  0.03    0.00    1.91 ^ csr_regfile_i/_07949_/A (INV_X2)
     4   15.49    0.01    0.02    1.94 v csr_regfile_i/_07949_/ZN (INV_X2)
                                         csr_regfile_i/_02834_ (net)
                  0.01    0.00    1.94 v csr_regfile_i/_10506_/A2 (NOR4_X4)
     5   33.48    0.10    0.14    2.07 ^ csr_regfile_i/_10506_/ZN (NOR4_X4)
                                         csr_regfile_i/_05235_ (net)
                  0.10    0.00    2.07 ^ max_cap2230/A (BUF_X8)
     7   36.77    0.01    0.04    2.11 ^ max_cap2230/Z (BUF_X8)
                                         net2230 (net)
                  0.01    0.00    2.11 ^ csr_regfile_i/_10510_/A (AOI21_X4)
    10   53.51    0.03    0.02    2.13 v csr_regfile_i/_10510_/ZN (AOI21_X4)
                                         csr_regfile_i/_05239_ (net)
                  0.04    0.02    2.15 v csr_regfile_i/_13146_/A2 (NOR3_X1)
     2    3.46    0.04    0.07    2.22 ^ csr_regfile_i/_13146_/ZN (NOR3_X1)
                                         csr_regfile_i/_07240_ (net)
                  0.04    0.00    2.22 ^ csr_regfile_i/_13150_/A2 (NAND4_X1)
     1    1.96    0.02    0.04    2.26 v csr_regfile_i/_13150_/ZN (NAND4_X1)
                                         csr_regfile_i/_07244_ (net)
                  0.02    0.00    2.26 v csr_regfile_i/_13152_/A2 (AND3_X2)
     2   12.28    0.01    0.05    2.30 v csr_regfile_i/_13152_/ZN (AND3_X2)
                                         csr_regfile_i/_07246_ (net)
                  0.01    0.00    2.30 v csr_regfile_i/_13153_/A2 (NAND2_X2)
     3   10.40    0.02    0.03    2.33 ^ csr_regfile_i/_13153_/ZN (NAND2_X2)
                                         csr_regfile_i/_07247_ (net)
                  0.02    0.00    2.33 ^ csr_regfile_i/_13154_/A2 (OR2_X1)
     3    6.32    0.02    0.04    2.37 ^ csr_regfile_i/_13154_/ZN (OR2_X1)
                                         csr_regfile_i/_07248_ (net)
                  0.02    0.00    2.37 ^ csr_regfile_i/_13155_/A (INV_X1)
     4   10.40    0.01    0.02    2.39 v csr_regfile_i/_13155_/ZN (INV_X1)
                                         commit_stage_i.csr_exception_i[128] (net)
                  0.01    0.00    2.39 v _2663_/B2 (OAI221_X2)
     4   20.08    0.07    0.09    2.49 ^ _2663_/ZN (OAI221_X2)
                                         _0391_ (net)
                  0.07    0.00    2.49 ^ _2664_/A2 (AND2_X4)
     8   78.32    0.04    0.08    2.57 ^ _2664_/ZN (AND2_X4)
                                         commit_stage_i.N5 (net)
                  0.04    0.00    2.57 ^ max_length1630/A (BUF_X32)
    58  226.97    0.01    0.03    2.60 ^ max_length1630/Z (BUF_X32)
                                         net1630 (net)
                  0.09    0.07    2.67 ^ csr_regfile_i/_10234_/A (INV_X16)
    47  157.26    0.02    0.02    2.69 v csr_regfile_i/_10234_/ZN (INV_X16)
                                         csr_regfile_i/_05054_ (net)
                  0.06    0.04    2.74 v csr_regfile_i/_13343_/A1 (OR4_X1)
     1    3.23    0.02    0.11    2.84 v csr_regfile_i/_13343_/ZN (OR4_X1)
                                         csr_regfile_i/_01641_ (net)
                  0.02    0.00    2.84 v csr_regfile_i/_13350_/A2 (NOR4_X2)
     1    7.31    0.06    0.09    2.93 ^ csr_regfile_i/_13350_/ZN (NOR4_X2)
                                         csr_regfile_i/_01648_ (net)
                  0.06    0.00    2.93 ^ csr_regfile_i/_13351_/A4 (NAND4_X4)
     5   17.46    0.03    0.05    2.98 v csr_regfile_i/_13351_/ZN (NAND4_X4)
                                         csr_regfile_i/_01649_ (net)
                  0.03    0.00    2.98 v csr_regfile_i/_13977_/A1 (OR2_X1)
     1    1.66    0.01    0.05    3.03 v csr_regfile_i/_13977_/ZN (OR2_X1)
                                         csr_regfile_i/_02170_ (net)
                  0.01    0.00    3.03 v csr_regfile_i/_13978_/A3 (NAND3_X1)
     2    3.77    0.02    0.03    3.06 ^ csr_regfile_i/_13978_/ZN (NAND3_X1)
                                         csr_regfile_i/_02171_ (net)
                  0.02    0.00    3.06 ^ csr_regfile_i/_14132_/A2 (NAND2_X1)
     1    5.78    0.03    0.03    3.09 v csr_regfile_i/_14132_/ZN (NAND2_X1)
                                         csr_regfile_i/_02257_ (net)
                  0.03    0.00    3.09 v csr_regfile_i/_14133_/A (OAI21_X4)
    14   66.70    0.08    0.06    3.15 ^ csr_regfile_i/_14133_/ZN (OAI21_X4)
                                         controller_i.set_debug_pc_i (net)
                  0.08    0.00    3.15 ^ _2673_/A2 (NOR3_X1)
     1    5.80    0.02    0.03    3.18 v _2673_/ZN (NOR3_X1)
                                         _0400_ (net)
                  0.02    0.00    3.18 v _2674_/A2 (NAND2_X4)
     2   25.02    0.02    0.04    3.21 ^ _2674_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.02    0.00    3.21 ^ wire875/A (BUF_X16)
    29  125.81    0.01    0.02    3.24 ^ wire875/Z (BUF_X16)
                                         net875 (net)
                  0.14    0.12    3.36 ^ ex_stage_i/i_mult/_5235_/A (INV_X1)
     4   11.49    0.04    0.04    3.40 v ex_stage_i/i_mult/_5235_/ZN (INV_X1)
                                         ex_stage_i/i_mult/_1264_ (net)
                  0.04    0.00    3.40 v ex_stage_i/i_mult/_5243_/A1 (NAND2_X1)
     1    6.45    0.02    0.04    3.44 ^ ex_stage_i/i_mult/_5243_/ZN (NAND2_X1)
                                         ex_stage_i/i_mult/_1271_ (net)
                  0.02    0.00    3.44 ^ ex_stage_i/i_mult/_5244_/A2 (NAND2_X4)
    39   91.27    0.04    0.05    3.49 v ex_stage_i/i_mult/_5244_/ZN (NAND2_X4)
                                         ex_stage_i/mult_valid (net)
                  0.04    0.01    3.51 v ex_stage_i/_6065_/A1 (AND2_X4)
    23   96.01    0.03    0.07    3.58 v ex_stage_i/_6065_/ZN (AND2_X4)
                                         ex_stage_i/_1178_ (net)
                  0.03    0.01    3.58 v ex_stage_i/_7518_/S (MUX2_X2)
    31   88.19    0.10    0.16    3.75 ^ ex_stage_i/_7518_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.10    0.01    3.75 ^ issue_stage_i/i_scoreboard/_54152_/S (MUX2_X1)
     1    1.57    0.01    0.06    3.82 v issue_stage_i/i_scoreboard/_54152_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21756_ (net)
                  0.01    0.00    3.82 v issue_stage_i/i_scoreboard/_54154_/A (MUX2_X1)
     1    3.04    0.01    0.06    3.88 v issue_stage_i/i_scoreboard/_54154_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21758_ (net)
                  0.01    0.00    3.88 v issue_stage_i/i_scoreboard/_54155_/C1 (OAI222_X2)
     1    2.02    0.04    0.05    3.93 ^ issue_stage_i/i_scoreboard/_54155_/ZN (OAI222_X2)
                                         issue_stage_i/i_scoreboard/_21759_ (net)
                  0.04    0.00    3.93 ^ issue_stage_i/i_scoreboard/_54157_/A1 (AND2_X1)
     3    9.91    0.03    0.06    3.99 ^ issue_stage_i/i_scoreboard/_54157_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_21761_ (net)
                  0.03    0.00    3.99 ^ issue_stage_i/i_scoreboard/_54158_/B (XOR2_X1)
     1    1.50    0.03    0.02    4.01 v issue_stage_i/i_scoreboard/_54158_/Z (XOR2_X1)
                                         issue_stage_i/i_scoreboard/_21762_ (net)
                  0.03    0.00    4.01 v issue_stage_i/i_scoreboard/_54169_/A2 (OR4_X2)
     2    8.53    0.02    0.11    4.12 v issue_stage_i/i_scoreboard/_54169_/ZN (OR4_X2)
                                         issue_stage_i/i_scoreboard/_21773_ (net)
                  0.02    0.00    4.12 v issue_stage_i/i_scoreboard/_55473_/A2 (NOR2_X1)
     1    5.00    0.03    0.05    4.17 ^ issue_stage_i/i_scoreboard/_55473_/ZN (NOR2_X1)
                                         issue_stage_i/i_scoreboard/_23013_ (net)
                  0.03    0.00    4.17 ^ issue_stage_i/i_scoreboard/_55474_/A2 (NAND2_X2)
     2   11.53    0.02    0.03    4.20 v issue_stage_i/i_scoreboard/_55474_/ZN (NAND2_X2)
                                         issue_stage_i/i_scoreboard/_23014_ (net)
                  0.02    0.00    4.20 v issue_stage_i/i_scoreboard/_55480_/A4 (NOR4_X4)
     3   13.41    0.06    0.10    4.30 ^ issue_stage_i/i_scoreboard/_55480_/ZN (NOR4_X4)
                                         issue_stage_i/i_scoreboard/_23020_ (net)
                  0.06    0.00    4.30 ^ max_cap819/A (BUF_X4)
     8   41.39    0.02    0.05    4.35 ^ max_cap819/Z (BUF_X4)
                                         net819 (net)
                  0.02    0.00    4.35 ^ issue_stage_i/i_scoreboard/_55849_/B2 (OAI21_X4)
    16   68.90    0.03    0.05    4.39 v issue_stage_i/i_scoreboard/_55849_/ZN (OAI21_X4)
                                         issue_stage_i/i_scoreboard/_23367_ (net)
                  0.03    0.00    4.39 v max_length816/A (BUF_X16)
    20   78.03    0.01    0.04    4.43 v max_length816/Z (BUF_X16)
                                         net816 (net)
                  0.01    0.01    4.44 v issue_stage_i/i_scoreboard/_56520_/B2 (AOI22_X4)
     9   31.02    0.05    0.08    4.52 ^ issue_stage_i/i_scoreboard/_56520_/ZN (AOI22_X4)
                                         issue_stage_i/rs1_valid_sb_iro (net)
                  0.05    0.00    4.52 ^ issue_stage_i/i_issue_read_operands/_4824_/A1 (NOR2_X1)
     2    6.38    0.02    0.02    4.54 v issue_stage_i/i_issue_read_operands/_4824_/ZN (NOR2_X1)
                                         issue_stage_i/i_issue_read_operands/_1979_ (net)
                  0.02    0.00    4.54 v issue_stage_i/i_issue_read_operands/_4825_/C1 (AOI221_X2)
     2   16.78    0.09    0.10    4.65 ^ issue_stage_i/i_issue_read_operands/_4825_/ZN (AOI221_X2)
                                         issue_stage_i/i_issue_read_operands/_1980_ (net)
                  0.09    0.00    4.65 ^ issue_stage_i/i_issue_read_operands/_4826_/A2 (NAND2_X1)
     1    5.92    0.02    0.04    4.69 v issue_stage_i/i_issue_read_operands/_4826_/ZN (NAND2_X1)
                                         issue_stage_i/i_issue_read_operands/_1981_ (net)
                  0.02    0.00    4.69 v issue_stage_i/i_issue_read_operands/_4850_/A2 (NOR3_X4)
     3   15.18    0.04    0.07    4.75 ^ issue_stage_i/i_issue_read_operands/_4850_/ZN (NOR3_X4)
                                         issue_stage_i/issue_ack_iro_sb (net)
                  0.04    0.00    4.76 ^ issue_stage_i/i_scoreboard/_36825_/A1 (AND2_X4)
    11   57.99    0.03    0.07    4.83 ^ issue_stage_i/i_scoreboard/_36825_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_06793_ (net)
                  0.03    0.00    4.83 ^ issue_stage_i/i_scoreboard/_36901_/A4 (AND4_X4)
    26  145.21    0.07    0.13    4.96 ^ issue_stage_i/i_scoreboard/_36901_/ZN (AND4_X4)
                                         issue_stage_i/i_scoreboard/_06844_ (net)
                  0.08    0.01    4.96 ^ max_length643/A (BUF_X32)
    33  124.46    0.01    0.03    4.99 ^ max_length643/Z (BUF_X32)
                                         net643 (net)
                  0.01    0.01    5.00 ^ issue_stage_i/i_scoreboard/_36909_/S (MUX2_X2)
     5   11.55    0.01    0.08    5.08 v issue_stage_i/i_scoreboard/_36909_/Z (MUX2_X2)
                                         issue_stage_i/i_scoreboard/mem_n[2835] (net)
                  0.01    0.00    5.08 v issue_stage_i/i_scoreboard/_38042_/B2 (AOI22_X1)
     1    1.70    0.03    0.05    5.13 ^ issue_stage_i/i_scoreboard/_38042_/ZN (AOI22_X1)
                                         issue_stage_i/i_scoreboard/_07853_ (net)
                  0.03    0.00    5.13 ^ issue_stage_i/i_scoreboard/_38043_/A3 (NAND3_X1)
     1    1.50    0.01    0.02    5.15 v issue_stage_i/i_scoreboard/_38043_/ZN (NAND3_X1)
                                         issue_stage_i/i_scoreboard/_07854_ (net)
                  0.01    0.00    5.15 v issue_stage_i/i_scoreboard/_38047_/A1 (NOR2_X1)
     2    5.14    0.03    0.04    5.19 ^ issue_stage_i/i_scoreboard/_38047_/ZN (NOR2_X1)
                                         issue_stage_i/i_scoreboard/_07858_ (net)
                  0.03    0.00    5.19 ^ issue_stage_i/i_scoreboard/_38048_/A3 (OR3_X1)
     1    7.28    0.02    0.05    5.24 ^ issue_stage_i/i_scoreboard/_38048_/ZN (OR3_X1)
                                         issue_stage_i/i_scoreboard/_07859_ (net)
                  0.02    0.00    5.24 ^ issue_stage_i/i_scoreboard/_38051_/A2 (NAND3_X4)
    10   77.87    0.04    0.04    5.29 v issue_stage_i/i_scoreboard/_38051_/ZN (NAND3_X4)
                                         issue_stage_i/i_scoreboard/_07862_ (net)
                  0.08    0.06    5.34 v issue_stage_i/i_scoreboard/_49331_/A1 (NAND2_X4)
    66  217.26    0.11    0.14    5.49 ^ issue_stage_i/i_scoreboard/_49331_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_17350_ (net)
                  0.11    0.00    5.49 ^ issue_stage_i/i_scoreboard/_49334_/A3 (NAND3_X4)
    64  191.67    0.12    0.14    5.63 v issue_stage_i/i_scoreboard/_49334_/ZN (NAND3_X4)
                                         issue_stage_i/i_scoreboard/_17353_ (net)
                  0.14    0.06    5.70 v issue_stage_i/i_scoreboard/_49835_/B1 (OAI22_X1)
     1    1.80    0.05    0.09    5.78 ^ issue_stage_i/i_scoreboard/_49835_/ZN (OAI22_X1)
                                         issue_stage_i/i_scoreboard/_17792_ (net)
                  0.05    0.00    5.78 ^ issue_stage_i/i_scoreboard/_49841_/A (AOI21_X1)
     1    1.18    0.02    0.02    5.80 v issue_stage_i/i_scoreboard/_49841_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/mem_n[2737] (net)
                  0.02    0.00    5.80 v issue_stage_i/i_scoreboard/_60299_/D (DFFR_X1)
                                  5.80   data arrival time

                          4.00    4.00   clock core_clock (rise edge)
                          0.00    4.00   clock source latency
     1   42.82    0.00    0.00    4.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    4.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    4.04 ^ wire1/Z (BUF_X8)
                                         net11970 (net)
                  0.04    0.03    4.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.70    0.03    0.05    4.12 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    4.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   43.41    0.02    0.04    4.17 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    4.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   30.93    0.02    0.04    4.21 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    4.22 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     4   69.71    0.04    0.06    4.28 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.04    0.01    4.29 ^ clkbuf_4_8_0_clk_i/A (BUF_X4)
     2   27.31    0.02    0.04    4.33 ^ clkbuf_4_8_0_clk_i/Z (BUF_X4)
                                         clknet_4_8_0_clk_i (net)
                  0.02    0.00    4.33 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   24.50    0.02    0.03    4.36 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    4.36 ^ clkbuf_6_34__f_clk_i/A (BUF_X4)
    14  100.07    0.06    0.08    4.44 ^ clkbuf_6_34__f_clk_i/Z (BUF_X4)
                                         clknet_6_34__leaf_clk_i (net)
                  0.06    0.00    4.44 ^ clkbuf_leaf_250_clk_i/A (BUF_X4)
    30   44.40    0.03    0.05    4.50 ^ clkbuf_leaf_250_clk_i/Z (BUF_X4)
                                         clknet_leaf_250_clk_i (net)
                  0.03    0.00    4.50 ^ issue_stage_i/i_scoreboard/_60299_/CK (DFFR_X1)
                          0.00    4.50   clock reconvergence pessimism
                         -0.03    4.46   library setup time
                                  4.46   data required time
-----------------------------------------------------------------------------
                                  4.46   data required time
                                 -5.80   data arrival time
-----------------------------------------------------------------------------
                                 -1.34   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: issue_stage_i/i_scoreboard/_57559_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i/i_scoreboard/_60299_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   42.82    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net11970 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.70    0.03    0.05    0.12 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   43.41    0.02    0.04    0.17 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    0.17 ^ clkbuf_2_3_0_clk_i/A (BUF_X4)
     1   30.77    0.02    0.04    0.21 ^ clkbuf_2_3_0_clk_i/Z (BUF_X4)
                                         clknet_2_3_0_clk_i (net)
                  0.02    0.01    0.22 ^ clkbuf_2_3_1_clk_i/A (BUF_X4)
     4   71.41    0.04    0.06    0.28 ^ clkbuf_2_3_1_clk_i/Z (BUF_X4)
                                         clknet_2_3_1_clk_i (net)
                  0.04    0.01    0.29 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
     2   24.44    0.02    0.04    0.32 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
                                         clknet_4_12_0_clk_i (net)
                  0.02    0.00    0.33 ^ clkbuf_5_25_0_clk_i/A (BUF_X4)
     2   24.44    0.02    0.03    0.36 ^ clkbuf_5_25_0_clk_i/Z (BUF_X4)
                                         clknet_5_25_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_51__f_clk_i/A (BUF_X4)
    15  103.93    0.06    0.08    0.44 ^ clkbuf_6_51__f_clk_i/Z (BUF_X4)
                                         clknet_6_51__leaf_clk_i (net)
                  0.06    0.00    0.45 ^ clkbuf_leaf_473_clk_i/A (BUF_X4)
    30   47.75    0.03    0.05    0.50 ^ clkbuf_leaf_473_clk_i/Z (BUF_X4)
                                         clknet_leaf_473_clk_i (net)
                  0.03    0.00    0.50 ^ issue_stage_i/i_scoreboard/_57559_/CK (DFFR_X2)
    33  111.47    0.12    0.25    0.76 ^ issue_stage_i/i_scoreboard/_57559_/Q (DFFR_X2)
                                         issue_stage_i/i_scoreboard/commit_pointer_q[2] (net)
                  0.12    0.00    0.76 ^ issue_stage_i/i_scoreboard/_28656_/A1 (NAND2_X4)
    21  102.45    0.06    0.09    0.85 v issue_stage_i/i_scoreboard/_28656_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_24224_ (net)
                  0.06    0.00    0.85 v max_length3832/A (BUF_X32)
    30  125.85    0.01    0.04    0.89 v max_length3832/Z (BUF_X32)
                                         net3832 (net)
                  0.02    0.02    0.91 v max_length3829/A (BUF_X32)
    35  125.71    0.01    0.03    0.94 v max_length3829/Z (BUF_X32)
                                         net3829 (net)
                  0.02    0.02    0.96 v wire3827/A (BUF_X16)
    36  132.07    0.01    0.03    1.00 v wire3827/Z (BUF_X16)
                                         net3827 (net)
                  0.04    0.04    1.03 v max_length3824/A (BUF_X16)
    36  109.56    0.01    0.04    1.07 v max_length3824/Z (BUF_X16)
                                         net3824 (net)
                  0.02    0.02    1.09 v issue_stage_i/i_scoreboard/_29574_/A3 (NAND3_X1)
     1    1.82    0.01    0.03    1.11 ^ issue_stage_i/i_scoreboard/_29574_/ZN (NAND3_X1)
                                         issue_stage_i/i_scoreboard/_25067_ (net)
                  0.01    0.00    1.11 ^ issue_stage_i/i_scoreboard/_29575_/B2 (AOI21_X1)
     1    1.77    0.02    0.02    1.13 v issue_stage_i/i_scoreboard/_29575_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25068_ (net)
                  0.02    0.00    1.13 v issue_stage_i/i_scoreboard/_29576_/A (AOI21_X1)
     1    1.88    0.03    0.05    1.18 ^ issue_stage_i/i_scoreboard/_29576_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/_25069_ (net)
                  0.03    0.00    1.18 ^ issue_stage_i/i_scoreboard/_29577_/B1 (OAI21_X1)
     1    1.09    0.02    0.02    1.19 v issue_stage_i/i_scoreboard/_29577_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_25070_ (net)
                  0.02    0.00    1.19 v issue_stage_i/i_scoreboard/_29578_/A (MUX2_X1)
     1    1.28    0.01    0.06    1.25 v issue_stage_i/i_scoreboard/_29578_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25071_ (net)
                  0.01    0.00    1.25 v issue_stage_i/i_scoreboard/_29579_/B (MUX2_X1)
     1    1.17    0.01    0.06    1.31 v issue_stage_i/i_scoreboard/_29579_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25072_ (net)
                  0.01    0.00    1.31 v issue_stage_i/i_scoreboard/_29580_/B (MUX2_X1)
     1    2.10    0.01    0.06    1.37 v issue_stage_i/i_scoreboard/_29580_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25073_ (net)
                  0.01    0.00    1.37 v issue_stage_i/i_scoreboard/_29581_/B (MUX2_X2)
     3   19.57    0.02    0.07    1.44 v issue_stage_i/i_scoreboard/_29581_/Z (MUX2_X2)
                                         commit_stage_i.commit_instr_i[286] (net)
                  0.02    0.01    1.44 v _2624_/A (INV_X1)
     4    9.07    0.02    0.04    1.48 ^ _2624_/ZN (INV_X1)
                                         _0356_ (net)
                  0.02    0.00    1.48 ^ _2627_/A2 (NAND3_X1)
     1    3.68    0.02    0.03    1.51 v _2627_/ZN (NAND3_X1)
                                         _0359_ (net)
                  0.02    0.00    1.51 v _2628_/A4 (NOR4_X2)
     1    6.32    0.06    0.10    1.61 ^ _2628_/ZN (NOR4_X2)
                                         _0360_ (net)
                  0.06    0.00    1.61 ^ _2634_/A (AOI21_X4)
     5   18.15    0.02    0.03    1.64 v _2634_/ZN (AOI21_X4)
                                         _0366_ (net)
                  0.02    0.00    1.64 v _2648_/A2 (NOR2_X2)
     3   16.95    0.05    0.07    1.70 ^ _2648_/ZN (NOR2_X2)
                                         _0378_ (net)
                  0.05    0.00    1.70 ^ _2651_/B1 (OAI21_X4)
    10   50.93    0.03    0.05    1.75 v _2651_/ZN (OAI21_X4)
                                         _0381_ (net)
                  0.03    0.01    1.76 v _2966_/A1 (NOR2_X4)
     9   49.90    0.06    0.08    1.84 ^ _2966_/ZN (NOR2_X4)
                                         _0558_ (net)
                  0.06    0.01    1.85 ^ _3189_/A2 (AND2_X2)
     4   22.53    0.03    0.06    1.91 ^ _3189_/ZN (AND2_X2)
                                         commit_stage_i.csr_op_o[5] (net)
                  0.03    0.00    1.91 ^ csr_regfile_i/_07949_/A (INV_X2)
     4   15.49    0.01    0.02    1.94 v csr_regfile_i/_07949_/ZN (INV_X2)
                                         csr_regfile_i/_02834_ (net)
                  0.01    0.00    1.94 v csr_regfile_i/_10506_/A2 (NOR4_X4)
     5   33.48    0.10    0.14    2.07 ^ csr_regfile_i/_10506_/ZN (NOR4_X4)
                                         csr_regfile_i/_05235_ (net)
                  0.10    0.00    2.07 ^ max_cap2230/A (BUF_X8)
     7   36.77    0.01    0.04    2.11 ^ max_cap2230/Z (BUF_X8)
                                         net2230 (net)
                  0.01    0.00    2.11 ^ csr_regfile_i/_10510_/A (AOI21_X4)
    10   53.51    0.03    0.02    2.13 v csr_regfile_i/_10510_/ZN (AOI21_X4)
                                         csr_regfile_i/_05239_ (net)
                  0.04    0.02    2.15 v csr_regfile_i/_13146_/A2 (NOR3_X1)
     2    3.46    0.04    0.07    2.22 ^ csr_regfile_i/_13146_/ZN (NOR3_X1)
                                         csr_regfile_i/_07240_ (net)
                  0.04    0.00    2.22 ^ csr_regfile_i/_13150_/A2 (NAND4_X1)
     1    1.96    0.02    0.04    2.26 v csr_regfile_i/_13150_/ZN (NAND4_X1)
                                         csr_regfile_i/_07244_ (net)
                  0.02    0.00    2.26 v csr_regfile_i/_13152_/A2 (AND3_X2)
     2   12.28    0.01    0.05    2.30 v csr_regfile_i/_13152_/ZN (AND3_X2)
                                         csr_regfile_i/_07246_ (net)
                  0.01    0.00    2.30 v csr_regfile_i/_13153_/A2 (NAND2_X2)
     3   10.40    0.02    0.03    2.33 ^ csr_regfile_i/_13153_/ZN (NAND2_X2)
                                         csr_regfile_i/_07247_ (net)
                  0.02    0.00    2.33 ^ csr_regfile_i/_13154_/A2 (OR2_X1)
     3    6.32    0.02    0.04    2.37 ^ csr_regfile_i/_13154_/ZN (OR2_X1)
                                         csr_regfile_i/_07248_ (net)
                  0.02    0.00    2.37 ^ csr_regfile_i/_13155_/A (INV_X1)
     4   10.40    0.01    0.02    2.39 v csr_regfile_i/_13155_/ZN (INV_X1)
                                         commit_stage_i.csr_exception_i[128] (net)
                  0.01    0.00    2.39 v _2663_/B2 (OAI221_X2)
     4   20.08    0.07    0.09    2.49 ^ _2663_/ZN (OAI221_X2)
                                         _0391_ (net)
                  0.07    0.00    2.49 ^ _2664_/A2 (AND2_X4)
     8   78.32    0.04    0.08    2.57 ^ _2664_/ZN (AND2_X4)
                                         commit_stage_i.N5 (net)
                  0.04    0.00    2.57 ^ max_length1630/A (BUF_X32)
    58  226.97    0.01    0.03    2.60 ^ max_length1630/Z (BUF_X32)
                                         net1630 (net)
                  0.09    0.07    2.67 ^ csr_regfile_i/_10234_/A (INV_X16)
    47  157.26    0.02    0.02    2.69 v csr_regfile_i/_10234_/ZN (INV_X16)
                                         csr_regfile_i/_05054_ (net)
                  0.06    0.04    2.74 v csr_regfile_i/_13343_/A1 (OR4_X1)
     1    3.23    0.02    0.11    2.84 v csr_regfile_i/_13343_/ZN (OR4_X1)
                                         csr_regfile_i/_01641_ (net)
                  0.02    0.00    2.84 v csr_regfile_i/_13350_/A2 (NOR4_X2)
     1    7.31    0.06    0.09    2.93 ^ csr_regfile_i/_13350_/ZN (NOR4_X2)
                                         csr_regfile_i/_01648_ (net)
                  0.06    0.00    2.93 ^ csr_regfile_i/_13351_/A4 (NAND4_X4)
     5   17.46    0.03    0.05    2.98 v csr_regfile_i/_13351_/ZN (NAND4_X4)
                                         csr_regfile_i/_01649_ (net)
                  0.03    0.00    2.98 v csr_regfile_i/_13977_/A1 (OR2_X1)
     1    1.66    0.01    0.05    3.03 v csr_regfile_i/_13977_/ZN (OR2_X1)
                                         csr_regfile_i/_02170_ (net)
                  0.01    0.00    3.03 v csr_regfile_i/_13978_/A3 (NAND3_X1)
     2    3.77    0.02    0.03    3.06 ^ csr_regfile_i/_13978_/ZN (NAND3_X1)
                                         csr_regfile_i/_02171_ (net)
                  0.02    0.00    3.06 ^ csr_regfile_i/_14132_/A2 (NAND2_X1)
     1    5.78    0.03    0.03    3.09 v csr_regfile_i/_14132_/ZN (NAND2_X1)
                                         csr_regfile_i/_02257_ (net)
                  0.03    0.00    3.09 v csr_regfile_i/_14133_/A (OAI21_X4)
    14   66.70    0.08    0.06    3.15 ^ csr_regfile_i/_14133_/ZN (OAI21_X4)
                                         controller_i.set_debug_pc_i (net)
                  0.08    0.00    3.15 ^ _2673_/A2 (NOR3_X1)
     1    5.80    0.02    0.03    3.18 v _2673_/ZN (NOR3_X1)
                                         _0400_ (net)
                  0.02    0.00    3.18 v _2674_/A2 (NAND2_X4)
     2   25.02    0.02    0.04    3.21 ^ _2674_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.02    0.00    3.21 ^ wire875/A (BUF_X16)
    29  125.81    0.01    0.02    3.24 ^ wire875/Z (BUF_X16)
                                         net875 (net)
                  0.14    0.12    3.36 ^ ex_stage_i/i_mult/_5235_/A (INV_X1)
     4   11.49    0.04    0.04    3.40 v ex_stage_i/i_mult/_5235_/ZN (INV_X1)
                                         ex_stage_i/i_mult/_1264_ (net)
                  0.04    0.00    3.40 v ex_stage_i/i_mult/_5243_/A1 (NAND2_X1)
     1    6.45    0.02    0.04    3.44 ^ ex_stage_i/i_mult/_5243_/ZN (NAND2_X1)
                                         ex_stage_i/i_mult/_1271_ (net)
                  0.02    0.00    3.44 ^ ex_stage_i/i_mult/_5244_/A2 (NAND2_X4)
    39   91.27    0.04    0.05    3.49 v ex_stage_i/i_mult/_5244_/ZN (NAND2_X4)
                                         ex_stage_i/mult_valid (net)
                  0.04    0.01    3.51 v ex_stage_i/_6065_/A1 (AND2_X4)
    23   96.01    0.03    0.07    3.58 v ex_stage_i/_6065_/ZN (AND2_X4)
                                         ex_stage_i/_1178_ (net)
                  0.03    0.01    3.58 v ex_stage_i/_7518_/S (MUX2_X2)
    31   88.19    0.10    0.16    3.75 ^ ex_stage_i/_7518_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.10    0.01    3.75 ^ issue_stage_i/i_scoreboard/_54152_/S (MUX2_X1)
     1    1.57    0.01    0.06    3.82 v issue_stage_i/i_scoreboard/_54152_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21756_ (net)
                  0.01    0.00    3.82 v issue_stage_i/i_scoreboard/_54154_/A (MUX2_X1)
     1    3.04    0.01    0.06    3.88 v issue_stage_i/i_scoreboard/_54154_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21758_ (net)
                  0.01    0.00    3.88 v issue_stage_i/i_scoreboard/_54155_/C1 (OAI222_X2)
     1    2.02    0.04    0.05    3.93 ^ issue_stage_i/i_scoreboard/_54155_/ZN (OAI222_X2)
                                         issue_stage_i/i_scoreboard/_21759_ (net)
                  0.04    0.00    3.93 ^ issue_stage_i/i_scoreboard/_54157_/A1 (AND2_X1)
     3    9.91    0.03    0.06    3.99 ^ issue_stage_i/i_scoreboard/_54157_/ZN (AND2_X1)
                                         issue_stage_i/i_scoreboard/_21761_ (net)
                  0.03    0.00    3.99 ^ issue_stage_i/i_scoreboard/_54158_/B (XOR2_X1)
     1    1.50    0.03    0.02    4.01 v issue_stage_i/i_scoreboard/_54158_/Z (XOR2_X1)
                                         issue_stage_i/i_scoreboard/_21762_ (net)
                  0.03    0.00    4.01 v issue_stage_i/i_scoreboard/_54169_/A2 (OR4_X2)
     2    8.53    0.02    0.11    4.12 v issue_stage_i/i_scoreboard/_54169_/ZN (OR4_X2)
                                         issue_stage_i/i_scoreboard/_21773_ (net)
                  0.02    0.00    4.12 v issue_stage_i/i_scoreboard/_55473_/A2 (NOR2_X1)
     1    5.00    0.03    0.05    4.17 ^ issue_stage_i/i_scoreboard/_55473_/ZN (NOR2_X1)
                                         issue_stage_i/i_scoreboard/_23013_ (net)
                  0.03    0.00    4.17 ^ issue_stage_i/i_scoreboard/_55474_/A2 (NAND2_X2)
     2   11.53    0.02    0.03    4.20 v issue_stage_i/i_scoreboard/_55474_/ZN (NAND2_X2)
                                         issue_stage_i/i_scoreboard/_23014_ (net)
                  0.02    0.00    4.20 v issue_stage_i/i_scoreboard/_55480_/A4 (NOR4_X4)
     3   13.41    0.06    0.10    4.30 ^ issue_stage_i/i_scoreboard/_55480_/ZN (NOR4_X4)
                                         issue_stage_i/i_scoreboard/_23020_ (net)
                  0.06    0.00    4.30 ^ max_cap819/A (BUF_X4)
     8   41.39    0.02    0.05    4.35 ^ max_cap819/Z (BUF_X4)
                                         net819 (net)
                  0.02    0.00    4.35 ^ issue_stage_i/i_scoreboard/_55849_/B2 (OAI21_X4)
    16   68.90    0.03    0.05    4.39 v issue_stage_i/i_scoreboard/_55849_/ZN (OAI21_X4)
                                         issue_stage_i/i_scoreboard/_23367_ (net)
                  0.03    0.00    4.39 v max_length816/A (BUF_X16)
    20   78.03    0.01    0.04    4.43 v max_length816/Z (BUF_X16)
                                         net816 (net)
                  0.01    0.01    4.44 v issue_stage_i/i_scoreboard/_56520_/B2 (AOI22_X4)
     9   31.02    0.05    0.08    4.52 ^ issue_stage_i/i_scoreboard/_56520_/ZN (AOI22_X4)
                                         issue_stage_i/rs1_valid_sb_iro (net)
                  0.05    0.00    4.52 ^ issue_stage_i/i_issue_read_operands/_4824_/A1 (NOR2_X1)
     2    6.38    0.02    0.02    4.54 v issue_stage_i/i_issue_read_operands/_4824_/ZN (NOR2_X1)
                                         issue_stage_i/i_issue_read_operands/_1979_ (net)
                  0.02    0.00    4.54 v issue_stage_i/i_issue_read_operands/_4825_/C1 (AOI221_X2)
     2   16.78    0.09    0.10    4.65 ^ issue_stage_i/i_issue_read_operands/_4825_/ZN (AOI221_X2)
                                         issue_stage_i/i_issue_read_operands/_1980_ (net)
                  0.09    0.00    4.65 ^ issue_stage_i/i_issue_read_operands/_4826_/A2 (NAND2_X1)
     1    5.92    0.02    0.04    4.69 v issue_stage_i/i_issue_read_operands/_4826_/ZN (NAND2_X1)
                                         issue_stage_i/i_issue_read_operands/_1981_ (net)
                  0.02    0.00    4.69 v issue_stage_i/i_issue_read_operands/_4850_/A2 (NOR3_X4)
     3   15.18    0.04    0.07    4.75 ^ issue_stage_i/i_issue_read_operands/_4850_/ZN (NOR3_X4)
                                         issue_stage_i/issue_ack_iro_sb (net)
                  0.04    0.00    4.76 ^ issue_stage_i/i_scoreboard/_36825_/A1 (AND2_X4)
    11   57.99    0.03    0.07    4.83 ^ issue_stage_i/i_scoreboard/_36825_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_06793_ (net)
                  0.03    0.00    4.83 ^ issue_stage_i/i_scoreboard/_36901_/A4 (AND4_X4)
    26  145.21    0.07    0.13    4.96 ^ issue_stage_i/i_scoreboard/_36901_/ZN (AND4_X4)
                                         issue_stage_i/i_scoreboard/_06844_ (net)
                  0.08    0.01    4.96 ^ max_length643/A (BUF_X32)
    33  124.46    0.01    0.03    4.99 ^ max_length643/Z (BUF_X32)
                                         net643 (net)
                  0.01    0.01    5.00 ^ issue_stage_i/i_scoreboard/_36909_/S (MUX2_X2)
     5   11.55    0.01    0.08    5.08 v issue_stage_i/i_scoreboard/_36909_/Z (MUX2_X2)
                                         issue_stage_i/i_scoreboard/mem_n[2835] (net)
                  0.01    0.00    5.08 v issue_stage_i/i_scoreboard/_38042_/B2 (AOI22_X1)
     1    1.70    0.03    0.05    5.13 ^ issue_stage_i/i_scoreboard/_38042_/ZN (AOI22_X1)
                                         issue_stage_i/i_scoreboard/_07853_ (net)
                  0.03    0.00    5.13 ^ issue_stage_i/i_scoreboard/_38043_/A3 (NAND3_X1)
     1    1.50    0.01    0.02    5.15 v issue_stage_i/i_scoreboard/_38043_/ZN (NAND3_X1)
                                         issue_stage_i/i_scoreboard/_07854_ (net)
                  0.01    0.00    5.15 v issue_stage_i/i_scoreboard/_38047_/A1 (NOR2_X1)
     2    5.14    0.03    0.04    5.19 ^ issue_stage_i/i_scoreboard/_38047_/ZN (NOR2_X1)
                                         issue_stage_i/i_scoreboard/_07858_ (net)
                  0.03    0.00    5.19 ^ issue_stage_i/i_scoreboard/_38048_/A3 (OR3_X1)
     1    7.28    0.02    0.05    5.24 ^ issue_stage_i/i_scoreboard/_38048_/ZN (OR3_X1)
                                         issue_stage_i/i_scoreboard/_07859_ (net)
                  0.02    0.00    5.24 ^ issue_stage_i/i_scoreboard/_38051_/A2 (NAND3_X4)
    10   77.87    0.04    0.04    5.29 v issue_stage_i/i_scoreboard/_38051_/ZN (NAND3_X4)
                                         issue_stage_i/i_scoreboard/_07862_ (net)
                  0.08    0.06    5.34 v issue_stage_i/i_scoreboard/_49331_/A1 (NAND2_X4)
    66  217.26    0.11    0.14    5.49 ^ issue_stage_i/i_scoreboard/_49331_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_17350_ (net)
                  0.11    0.00    5.49 ^ issue_stage_i/i_scoreboard/_49334_/A3 (NAND3_X4)
    64  191.67    0.12    0.14    5.63 v issue_stage_i/i_scoreboard/_49334_/ZN (NAND3_X4)
                                         issue_stage_i/i_scoreboard/_17353_ (net)
                  0.14    0.06    5.70 v issue_stage_i/i_scoreboard/_49835_/B1 (OAI22_X1)
     1    1.80    0.05    0.09    5.78 ^ issue_stage_i/i_scoreboard/_49835_/ZN (OAI22_X1)
                                         issue_stage_i/i_scoreboard/_17792_ (net)
                  0.05    0.00    5.78 ^ issue_stage_i/i_scoreboard/_49841_/A (AOI21_X1)
     1    1.18    0.02    0.02    5.80 v issue_stage_i/i_scoreboard/_49841_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/mem_n[2737] (net)
                  0.02    0.00    5.80 v issue_stage_i/i_scoreboard/_60299_/D (DFFR_X1)
                                  5.80   data arrival time

                          4.00    4.00   clock core_clock (rise edge)
                          0.00    4.00   clock source latency
     1   42.82    0.00    0.00    4.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    4.01 ^ wire1/A (BUF_X8)
     1   71.75    0.02    0.03    4.04 ^ wire1/Z (BUF_X8)
                                         net11970 (net)
                  0.04    0.03    4.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.70    0.03    0.05    4.12 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    4.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   43.41    0.02    0.04    4.17 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    4.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   30.93    0.02    0.04    4.21 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    4.22 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     4   69.71    0.04    0.06    4.28 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.04    0.01    4.29 ^ clkbuf_4_8_0_clk_i/A (BUF_X4)
     2   27.31    0.02    0.04    4.33 ^ clkbuf_4_8_0_clk_i/Z (BUF_X4)
                                         clknet_4_8_0_clk_i (net)
                  0.02    0.00    4.33 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   24.50    0.02    0.03    4.36 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    4.36 ^ clkbuf_6_34__f_clk_i/A (BUF_X4)
    14  100.07    0.06    0.08    4.44 ^ clkbuf_6_34__f_clk_i/Z (BUF_X4)
                                         clknet_6_34__leaf_clk_i (net)
                  0.06    0.00    4.44 ^ clkbuf_leaf_250_clk_i/A (BUF_X4)
    30   44.40    0.03    0.05    4.50 ^ clkbuf_leaf_250_clk_i/Z (BUF_X4)
                                         clknet_leaf_250_clk_i (net)
                  0.03    0.00    4.50 ^ issue_stage_i/i_scoreboard/_60299_/CK (DFFR_X1)
                          0.00    4.50   clock reconvergence pessimism
                         -0.03    4.46   library setup time
                                  4.46   data required time
-----------------------------------------------------------------------------
                                  4.46   data required time
                                 -5.80   data arrival time
-----------------------------------------------------------------------------
                                 -1.34   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
ex_stage_i/lsu_i/i_store_unit/_2093_/Q  120.85  135.57  -14.72 (VIOLATED)
csr_regfile_i/_07978_/ZN               41.50   48.27   -6.76 (VIOLATED)
ex_stage_i/lsu_i/_4883_/CO             60.58   65.81   -5.23 (VIOLATED)
ex_stage_i/lsu_i/_5407_/Q             120.85  125.90   -5.05 (VIOLATED)
i_cache_subsystem/i_nbdcache/i_miss_handler/_12643_/ZN  106.81  111.76   -4.95 (VIOLATED)
i_frontend/_15801_/CO                  60.58   64.98   -4.41 (VIOLATED)
i_frontend/i_btb/_13336_/ZN           106.81  111.13   -4.32 (VIOLATED)
i_cache_subsystem/i_icache/_4291_/ZN   41.50   43.82   -2.31 (VIOLATED)
issue_stage_i/i_scoreboard/_36816_/ZN   41.50   43.60   -2.09 (VIOLATED)
issue_stage_i/i_issue_read_operands/i_ariane_regfile/_18892_/ZN   63.32   65.36   -2.04 (VIOLATED)
issue_stage_i/i_issue_read_operands/i_ariane_regfile/_10887_/ZN  242.31  243.91   -1.60 (VIOLATED)
i_frontend/_10432_/ZN                  27.62   28.04   -0.42 (VIOLATED)
ex_stage_i/_7719_/ZN                  241.70  242.06   -0.37 (VIOLATED)
ex_stage_i/lsu_i/i_mmu/i_dtlb/_07017_/ZN   43.87   44.19   -0.32 (VIOLATED)
ex_stage_i/_9276_/S                    25.25   25.48   -0.23 (VIOLATED)
ex_stage_i/_9285_/S                    25.25   25.47   -0.22 (VIOLATED)
_3191_/ZN                              41.50   41.60   -0.10 (VIOLATED)
csr_regfile_i/_08304_/ZN              106.81  106.85   -0.04 (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.039318714290857315

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1980

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-14.723817825317383

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1218

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 18

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 3455

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
5.8034

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-1.3426

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-23.134714

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.69e-02   1.72e-02   1.96e-03   7.60e-02  20.3%
Combinational          7.66e-02   9.51e-02   5.90e-03   1.78e-01  47.5%
Macro                  9.74e-02   8.17e-04   2.24e-02   1.21e-01  32.2%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.31e-01   1.13e-01   3.02e-02   3.74e-01 100.0%
                          61.7%      30.2%       8.1%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 761774 u^2 37% utilization.

Placement Analysis
---------------------------------
total displacement       1284.4 u
average displacement        0.0 u
max displacement           17.5 u
original HPWL         5129890.7 u
legalized HPWL        5172096.8 u
delta HPWL                    1 %

Repair setup and hold violations...
TNS end percent 100
Skipping gate cloning during optimization
[INFO RSZ-0094] Found 3456 endpoints with setup violations.
[INFO RSZ-0045] Inserted 564 buffers, 1 to split loads.
[INFO RSZ-0041] Resized 3301 instances.
[INFO RSZ-0043] Swapped pins on 243 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement       6957.8 u
average displacement        0.0 u
max displacement           11.9 u
original HPWL         5272117.2 u
legalized HPWL        5277272.4 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------
Warning: There are 216 input ports missing set_input_delay.
Warning: There are 278 output ports missing set_output_delay.
Warning: There are 4 unclocked register/latch pins.
Warning: There are 2506 unconstrained endpoints.

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -138.76

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.24

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.24

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
ex_stage_i/lsu_i/_4900_/GN v
   2.98
ex_stage_i/lsu_i/_4895_/CK ^
   0.48      0.00       2.51


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: i_cache_subsystem/i_icache/_5264_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: i_cache_subsystem/i_icache/sram_block_0__tag_sram.genblk1_0__i_ram.macro_mem_2
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   43.05    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.57    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net11970 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.64    0.03    0.05    0.12 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     2   43.41    0.02    0.04    0.17 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.03    0.01    0.17 ^ clkbuf_2_0_0_clk_i/A (BUF_X4)
     1   31.05    0.02    0.04    0.21 ^ clkbuf_2_0_0_clk_i/Z (BUF_X4)
                                         clknet_2_0_0_clk_i (net)
                  0.02    0.01    0.22 ^ clkbuf_2_0_1_clk_i/A (BUF_X4)
     4   66.82    0.04    0.06    0.28 ^ clkbuf_2_0_1_clk_i/Z (BUF_X4)
                                         clknet_2_0_1_clk_i (net)
                  0.04    0.01    0.28 ^ clkbuf_4_0_0_clk_i/A (BUF_X4)
     2   27.82    0.02    0.04    0.32 ^ clkbuf_4_0_0_clk_i/Z (BUF_X4)
                                         clknet_4_0_0_clk_i (net)
                  0.02    0.00    0.32 ^ clkbuf_5_1_0_clk_i/A (BUF_X4)
     2   23.69    0.02    0.03    0.36 ^ clkbuf_5_1_0_clk_i/Z (BUF_X4)
                                         clknet_5_1_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_2__f_clk_i/A (BUF_X4)
    10   75.92    0.04    0.06    0.42 ^ clkbuf_6_2__f_clk_i/Z (BUF_X4)
                                         clknet_6_2__leaf_clk_i (net)
                  0.04    0.00    0.43 ^ clkbuf_leaf_11_clk_i/A (BUF_X4)
    27   45.42    0.03    0.05    0.48 ^ clkbuf_leaf_11_clk_i/Z (BUF_X4)
                                         clknet_leaf_11_clk_i (net)
                  0.03    0.00    0.48 ^ i_cache_subsystem/i_icache/_5264_/CK (DFFR_X1)
     1    3.29    0.01    0.08    0.56 v i_cache_subsystem/i_icache/_5264_/QN (DFFR_X1)
                                         i_cache_subsystem/i_icache/_0046_ (net)
                  0.01    0.00    0.56 v i_cache_subsystem/i_icache/_3820_/A1 (NAND2_X2)
     2    9.77    0.02    0.02    0.58 ^ i_cache_subsystem/i_icache/_3820_/ZN (NAND2_X2)
                                         i_cache_subsystem/i_icache/_1427_ (net)
                  0.02    0.00    0.58 ^ i_cache_subsystem/i_icache/_4105_/A1 (NAND2_X4)
     3   36.62    0.02    0.02    0.60 v i_cache_subsystem/i_icache/_4105_/ZN (NAND2_X4)
                                         i_cache_subsystem/i_icache/sram_block_0__tag_sram.genblk1_0__i_ram.csel_b (net)
                  0.04    0.02    0.62 v i_cache_subsystem/i_icache/sram_block_0__tag_sram.genblk1_0__i_ram.macro_mem_2/ce_in (fakeram45_256x16)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   43.05    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.57    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net11970 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.64    0.03    0.05    0.12 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_0_0_clk_i/A (BUF_X4)
     2   43.41    0.02    0.04    0.17 ^ clkbuf_1_0_0_clk_i/Z (BUF_X4)
                                         clknet_1_0_0_clk_i (net)
                  0.03    0.01    0.17 ^ clkbuf_2_0_0_clk_i/A (BUF_X4)
     1   31.05    0.02    0.04    0.21 ^ clkbuf_2_0_0_clk_i/Z (BUF_X4)
                                         clknet_2_0_0_clk_i (net)
                  0.02    0.01    0.22 ^ clkbuf_2_0_1_clk_i/A (BUF_X4)
     4   66.82    0.04    0.06    0.28 ^ clkbuf_2_0_1_clk_i/Z (BUF_X4)
                                         clknet_2_0_1_clk_i (net)
                  0.04    0.01    0.28 ^ clkbuf_4_0_0_clk_i/A (BUF_X4)
     2   27.82    0.02    0.04    0.32 ^ clkbuf_4_0_0_clk_i/Z (BUF_X4)
                                         clknet_4_0_0_clk_i (net)
                  0.02    0.00    0.33 ^ clkbuf_5_0_0_clk_i/A (BUF_X4)
     2   22.17    0.01    0.03    0.36 ^ clkbuf_5_0_0_clk_i/Z (BUF_X4)
                                         clknet_5_0_0_clk_i (net)
                  0.01    0.00    0.36 ^ clkbuf_6_0__f_clk_i/A (BUF_X4)
     9  163.11    0.09    0.10    0.46 ^ clkbuf_6_0__f_clk_i/Z (BUF_X4)
                                         clknet_6_0__leaf_clk_i (net)
                  0.09    0.02    0.47 ^ clkbuf_leaf_793_clk_i/A (BUF_X4)
     2   55.67    0.03    0.06    0.53 ^ clkbuf_leaf_793_clk_i/Z (BUF_X4)
                                         clknet_leaf_793_clk_i (net)
                  0.05    0.00    0.54 ^ i_cache_subsystem/i_icache/sram_block_0__tag_sram.genblk1_0__i_ram.macro_mem_2/clk (fakeram45_256x16)
                          0.00    0.54   clock reconvergence pessimism
                          0.05    0.59   library hold time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: issue_stage_i/i_scoreboard/_57558_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i/i_scoreboard/_58433_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   43.05    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.57    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net11970 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.64    0.03    0.05    0.12 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   43.37    0.02    0.04    0.17 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    0.17 ^ clkbuf_2_3_0_clk_i/A (BUF_X4)
     1   30.74    0.02    0.04    0.21 ^ clkbuf_2_3_0_clk_i/Z (BUF_X4)
                                         clknet_2_3_0_clk_i (net)
                  0.02    0.01    0.22 ^ clkbuf_2_3_1_clk_i/A (BUF_X4)
     4   71.34    0.04    0.06    0.28 ^ clkbuf_2_3_1_clk_i/Z (BUF_X4)
                                         clknet_2_3_1_clk_i (net)
                  0.04    0.01    0.29 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
     2   24.49    0.02    0.04    0.32 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
                                         clknet_4_12_0_clk_i (net)
                  0.02    0.00    0.33 ^ clkbuf_5_25_0_clk_i/A (BUF_X4)
     2   24.57    0.02    0.03    0.36 ^ clkbuf_5_25_0_clk_i/Z (BUF_X4)
                                         clknet_5_25_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_51__f_clk_i/A (BUF_X4)
    15  103.65    0.06    0.08    0.44 ^ clkbuf_6_51__f_clk_i/Z (BUF_X4)
                                         clknet_6_51__leaf_clk_i (net)
                  0.06    0.00    0.45 ^ clkbuf_leaf_473_clk_i/A (BUF_X4)
    30   46.99    0.03    0.05    0.50 ^ clkbuf_leaf_473_clk_i/Z (BUF_X4)
                                         clknet_leaf_473_clk_i (net)
                  0.03    0.00    0.50 ^ issue_stage_i/i_scoreboard/_57558_/CK (DFFR_X2)
     4    9.27    0.02    0.14    0.65 ^ issue_stage_i/i_scoreboard/_57558_/Q (DFFR_X2)
                                         issue_stage_i/i_scoreboard/commit_pointer_q[1] (net)
                  0.02    0.00    0.65 ^ rebuffer110/A (BUF_X4)
     1    3.75    0.01    0.02    0.67 ^ rebuffer110/Z (BUF_X4)
                                         net12079 (net)
                  0.01    0.00    0.67 ^ issue_stage_i/i_scoreboard/_57548_/B (HA_X1)
     2    5.39    0.02    0.04    0.71 ^ issue_stage_i/i_scoreboard/_57548_/CO (HA_X1)
                                         issue_stage_i/i_scoreboard/_28613_ (net)
                  0.02    0.00    0.71 ^ rebuffer89/A (BUF_X2)
     1    3.44    0.01    0.02    0.73 ^ rebuffer89/Z (BUF_X2)
                                         net12058 (net)
                  0.01    0.00    0.73 ^ rebuffer73/A (BUF_X4)
     1    6.15    0.01    0.02    0.75 ^ rebuffer73/Z (BUF_X4)
                                         net12042 (net)
                  0.01    0.00    0.75 ^ issue_stage_i/i_scoreboard/_28656_/A1 (NAND2_X4)
     3   25.18    0.02    0.02    0.77 v issue_stage_i/i_scoreboard/_28656_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_24224_ (net)
                  0.02    0.00    0.77 v max_length3832/A (BUF_X32)
     6   72.62    0.00    0.03    0.80 v max_length3832/Z (BUF_X32)
                                         net3832 (net)
                  0.01    0.01    0.81 v max_length3829/A (BUF_X32)
     7   67.16    0.00    0.03    0.84 v max_length3829/Z (BUF_X32)
                                         net3829 (net)
                  0.01    0.01    0.85 v wire3827/A (BUF_X32)
     7   50.49    0.00    0.03    0.87 v wire3827/Z (BUF_X32)
                                         net3827 (net)
                  0.02    0.01    0.89 v max_length3824/A (BUF_X32)
     7   49.49    0.00    0.03    0.92 v max_length3824/Z (BUF_X32)
                                         net3824 (net)
                  0.01    0.01    0.92 v issue_stage_i/i_scoreboard/_29574_/A3 (NAND3_X4)
     1    6.92    0.01    0.02    0.94 ^ issue_stage_i/i_scoreboard/_29574_/ZN (NAND3_X4)
                                         issue_stage_i/i_scoreboard/_25067_ (net)
                  0.01    0.00    0.94 ^ issue_stage_i/i_scoreboard/_29575_/B2 (AOI21_X4)
     1    3.09    0.02    0.01    0.96 v issue_stage_i/i_scoreboard/_29575_/ZN (AOI21_X4)
                                         issue_stage_i/i_scoreboard/_25068_ (net)
                  0.02    0.00    0.96 v issue_stage_i/i_scoreboard/_29576_/A (AOI21_X2)
     1    1.87    0.03    0.04    1.00 ^ issue_stage_i/i_scoreboard/_29576_/ZN (AOI21_X2)
                                         issue_stage_i/i_scoreboard/_25069_ (net)
                  0.03    0.00    1.00 ^ issue_stage_i/i_scoreboard/_29577_/B1 (OAI21_X1)
     1    1.09    0.02    0.02    1.01 v issue_stage_i/i_scoreboard/_29577_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_25070_ (net)
                  0.02    0.00    1.01 v issue_stage_i/i_scoreboard/_29578_/A (MUX2_X1)
     1    1.28    0.01    0.06    1.07 v issue_stage_i/i_scoreboard/_29578_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25071_ (net)
                  0.01    0.00    1.07 v issue_stage_i/i_scoreboard/_29579_/B (MUX2_X1)
     1    1.17    0.01    0.06    1.13 v issue_stage_i/i_scoreboard/_29579_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25072_ (net)
                  0.01    0.00    1.13 v issue_stage_i/i_scoreboard/_29580_/B (MUX2_X1)
     1    2.14    0.01    0.06    1.19 v issue_stage_i/i_scoreboard/_29580_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25073_ (net)
                  0.01    0.00    1.19 v issue_stage_i/i_scoreboard/_29581_/B (MUX2_X2)
     3   23.79    0.02    0.07    1.26 v issue_stage_i/i_scoreboard/_29581_/Z (MUX2_X2)
                                         commit_stage_i.commit_instr_i[286] (net)
                  0.02    0.01    1.27 v _2624_/A (INV_X4)
     4   17.61    0.01    0.03    1.29 ^ _2624_/ZN (INV_X4)
                                         _0356_ (net)
                  0.01    0.00    1.30 ^ _2627_/A2 (NAND3_X4)
     1    6.14    0.02    0.02    1.32 v _2627_/ZN (NAND3_X4)
                                         _0359_ (net)
                  0.02    0.00    1.32 v _2628_/A4 (NOR4_X4)
     1    6.44    0.04    0.08    1.40 ^ _2628_/ZN (NOR4_X4)
                                         _0360_ (net)
                  0.04    0.00    1.40 ^ _2634_/A (AOI21_X4)
     5   20.58    0.02    0.03    1.43 v _2634_/ZN (AOI21_X4)
                                         _0366_ (net)
                  0.02    0.00    1.43 v _2648_/A1 (NOR2_X4)
     2    7.41    0.02    0.03    1.46 ^ _2648_/ZN (NOR2_X4)
                                         _0378_ (net)
                  0.02    0.00    1.46 ^ _2651_/B1 (OAI21_X4)
     6   31.96    0.02    0.03    1.49 v _2651_/ZN (OAI21_X4)
                                         _0381_ (net)
                  0.02    0.00    1.49 v _3185_/A2 (NOR3_X4)
     5   18.45    0.05    0.07    1.56 ^ _3185_/ZN (NOR3_X4)
                                         commit_stage_i.csr_op_o[1] (net)
                  0.05    0.00    1.56 ^ csr_regfile_i/_07955_/A1 (NAND2_X4)
     2   12.25    0.02    0.02    1.59 v csr_regfile_i/_07955_/ZN (NAND2_X4)
                                         csr_regfile_i/_02840_ (net)
                  0.02    0.00    1.59 v csr_regfile_i/_07956_/A4 (NOR4_X4)
     3   20.88    0.07    0.12    1.71 ^ csr_regfile_i/_07956_/ZN (NOR4_X4)
                                         csr_regfile_i/_02841_ (net)
                  0.07    0.01    1.71 ^ csr_regfile_i/_13089_/B2 (OAI21_X2)
     1    5.14    0.02    0.03    1.75 v csr_regfile_i/_13089_/ZN (OAI21_X2)
                                         csr_regfile_i/_07184_ (net)
                  0.02    0.00    1.75 v csr_regfile_i/_13092_/A1 (NOR3_X2)
     1    1.87    0.02    0.03    1.78 ^ csr_regfile_i/_13092_/ZN (NOR3_X2)
                                         csr_regfile_i/_07187_ (net)
                  0.02    0.00    1.78 ^ csr_regfile_i/_13093_/A2 (AND2_X2)
     1    5.91    0.01    0.04    1.82 ^ csr_regfile_i/_13093_/ZN (AND2_X2)
                                         csr_regfile_i/_07188_ (net)
                  0.01    0.00    1.82 ^ csr_regfile_i/_13140_/A (OAI221_X2)
     2   17.39    0.03    0.05    1.87 v csr_regfile_i/_13140_/ZN (OAI221_X2)
                                         csr_regfile_i/_07235_ (net)
                  0.03    0.00    1.87 v csr_regfile_i/_13153_/A2 (NAND2_X4)
     3   15.25    0.02    0.03    1.91 ^ csr_regfile_i/_13153_/ZN (NAND2_X4)
                                         csr_regfile_i/_07247_ (net)
                  0.02    0.00    1.91 ^ csr_regfile_i/_13154_/A1 (OR2_X4)
     3   16.37    0.01    0.03    1.94 ^ csr_regfile_i/_13154_/ZN (OR2_X4)
                                         csr_regfile_i/_07248_ (net)
                  0.01    0.00    1.94 ^ csr_regfile_i/_13155_/A (INV_X8)
     4   13.76    0.00    0.01    1.95 v csr_regfile_i/_13155_/ZN (INV_X8)
                                         commit_stage_i.csr_exception_i[128] (net)
                  0.00    0.00    1.95 v _2663_/B2 (OAI221_X2)
     3   10.50    0.05    0.07    2.02 ^ _2663_/ZN (OAI221_X2)
                                         _0391_ (net)
                  0.05    0.00    2.02 ^ _2664_/A2 (AND2_X4)
     8   78.32    0.04    0.08    2.10 ^ _2664_/ZN (AND2_X4)
                                         commit_stage_i.N5 (net)
                  0.04    0.00    2.10 ^ max_length1630/A (BUF_X32)
     6   95.93    0.01    0.03    2.13 ^ max_length1630/Z (BUF_X32)
                                         net1630 (net)
                  0.05    0.04    2.16 ^ csr_regfile_i/_10234_/A (INV_X32)
     8   59.44    0.01    0.01    2.17 v csr_regfile_i/_10234_/ZN (INV_X32)
                                         csr_regfile_i/_05054_ (net)
                  0.02    0.01    2.18 v csr_regfile_i/_13343_/A1 (OR4_X4)
     1    5.70    0.02    0.08    2.26 v csr_regfile_i/_13343_/ZN (OR4_X4)
                                         csr_regfile_i/_01641_ (net)
                  0.02    0.00    2.26 v csr_regfile_i/_13350_/A2 (NOR4_X4)
     1    7.36    0.04    0.07    2.33 ^ csr_regfile_i/_13350_/ZN (NOR4_X4)
                                         csr_regfile_i/_01648_ (net)
                  0.04    0.00    2.33 ^ csr_regfile_i/_13351_/A4 (NAND4_X4)
     5   19.93    0.03    0.05    2.38 v csr_regfile_i/_13351_/ZN (NAND4_X4)
                                         csr_regfile_i/_01649_ (net)
                  0.03    0.00    2.38 v csr_regfile_i/_13977_/A2 (OR2_X4)
     1    6.75    0.01    0.05    2.43 v csr_regfile_i/_13977_/ZN (OR2_X4)
                                         csr_regfile_i/_02170_ (net)
                  0.01    0.00    2.43 v csr_regfile_i/_13978_/A3 (NAND3_X4)
     2    8.02    0.02    0.02    2.46 ^ csr_regfile_i/_13978_/ZN (NAND3_X4)
                                         csr_regfile_i/_02171_ (net)
                  0.02    0.00    2.46 ^ csr_regfile_i/_14132_/A1 (NAND2_X4)
     1    5.88    0.02    0.01    2.47 v csr_regfile_i/_14132_/ZN (NAND2_X4)
                                         csr_regfile_i/_02257_ (net)
                  0.02    0.00    2.47 v csr_regfile_i/_14133_/A (OAI21_X4)
     8   56.47    0.07    0.05    2.52 ^ csr_regfile_i/_14133_/ZN (OAI21_X4)
                                         controller_i.set_debug_pc_i (net)
                  0.07    0.00    2.52 ^ _2673_/A2 (NOR3_X4)
     1    5.88    0.02    0.02    2.54 v _2673_/ZN (NOR3_X4)
                                         _0400_ (net)
                  0.02    0.00    2.54 v _2674_/A1 (NAND2_X4)
     2   39.42    0.03    0.04    2.58 ^ _2674_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.03    0.00    2.58 ^ wire875/A (BUF_X32)
     6  101.20    0.01    0.02    2.60 ^ wire875/Z (BUF_X32)
                                         net875 (net)
                  0.12    0.10    2.70 ^ ex_stage_i/i_mult/_5235_/A (INV_X16)
     4   15.74    0.02    0.00    2.70 v ex_stage_i/i_mult/_5235_/ZN (INV_X16)
                                         ex_stage_i/i_mult/_1264_ (net)
                  0.02    0.00    2.70 v ex_stage_i/i_mult/_5243_/A1 (NAND2_X4)
     1    6.28    0.01    0.02    2.72 ^ ex_stage_i/i_mult/_5243_/ZN (NAND2_X4)
                                         ex_stage_i/i_mult/_1271_ (net)
                  0.01    0.00    2.72 ^ ex_stage_i/i_mult/_5244_/A1 (NAND2_X4)
     7   29.69    0.02    0.02    2.75 v ex_stage_i/i_mult/_5244_/ZN (NAND2_X4)
                                         ex_stage_i/mult_valid (net)
                  0.02    0.00    2.75 v ex_stage_i/_6065_/A2 (AND2_X4)
     8   39.64    0.01    0.04    2.79 v ex_stage_i/_6065_/ZN (AND2_X4)
                                         ex_stage_i/_1178_ (net)
                  0.02    0.01    2.80 v ex_stage_i/_7518_/S (MUX2_X2)
     7   21.47    0.03    0.08    2.89 ^ ex_stage_i/_7518_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.03    0.00    2.89 ^ issue_stage_i/i_scoreboard/_54152_/S (MUX2_X1)
     1    1.67    0.01    0.06    2.95 v issue_stage_i/i_scoreboard/_54152_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21756_ (net)
                  0.01    0.00    2.95 v issue_stage_i/i_scoreboard/_54154_/A (MUX2_X1)
     1    3.04    0.01    0.06    3.01 v issue_stage_i/i_scoreboard/_54154_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21758_ (net)
                  0.01    0.00    3.01 v issue_stage_i/i_scoreboard/_54155_/C1 (OAI222_X2)
     1    4.65    0.05    0.06    3.07 ^ issue_stage_i/i_scoreboard/_54155_/ZN (OAI222_X2)
                                         issue_stage_i/i_scoreboard/_21759_ (net)
                  0.05    0.00    3.07 ^ issue_stage_i/i_scoreboard/_54157_/A2 (AND2_X4)
     3   12.01    0.01    0.04    3.11 ^ issue_stage_i/i_scoreboard/_54157_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_21761_ (net)
                  0.01    0.00    3.11 ^ issue_stage_i/i_scoreboard/_54158_/A (XOR2_X2)
     1    2.99    0.02    0.01    3.12 v issue_stage_i/i_scoreboard/_54158_/Z (XOR2_X2)
                                         issue_stage_i/i_scoreboard/_21762_ (net)
                  0.02    0.00    3.12 v issue_stage_i/i_scoreboard/_54169_/A2 (OR4_X4)
     2   12.47    0.02    0.10    3.22 v issue_stage_i/i_scoreboard/_54169_/ZN (OR4_X4)
                                         issue_stage_i/i_scoreboard/_21773_ (net)
                  0.02    0.00    3.23 v issue_stage_i/i_scoreboard/_55473_/A1 (NOR2_X4)
     1    7.55    0.02    0.03    3.25 ^ issue_stage_i/i_scoreboard/_55473_/ZN (NOR2_X4)
                                         issue_stage_i/i_scoreboard/_23013_ (net)
                  0.02    0.00    3.25 ^ issue_stage_i/i_scoreboard/_55474_/A1 (NAND2_X4)
     2   11.53    0.01    0.02    3.27 v issue_stage_i/i_scoreboard/_55474_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_23014_ (net)
                  0.01    0.00    3.27 v issue_stage_i/i_scoreboard/_55480_/A4 (NOR4_X4)
     3   16.75    0.07    0.11    3.38 ^ issue_stage_i/i_scoreboard/_55480_/ZN (NOR4_X4)
                                         issue_stage_i/i_scoreboard/_23020_ (net)
                  0.07    0.00    3.38 ^ max_cap819/A (BUF_X8)
     8   41.47    0.01    0.04    3.42 ^ max_cap819/Z (BUF_X8)
                                         net819 (net)
                  0.01    0.00    3.42 ^ issue_stage_i/i_scoreboard/_55849_/B2 (OAI21_X4)
     2   12.75    0.01    0.02    3.44 v issue_stage_i/i_scoreboard/_55849_/ZN (OAI21_X4)
                                         issue_stage_i/i_scoreboard/_23367_ (net)
                  0.01    0.00    3.44 v max_length816/A (BUF_X16)
     7   42.20    0.01    0.03    3.47 v max_length816/Z (BUF_X16)
                                         net816 (net)
                  0.01    0.00    3.47 v issue_stage_i/i_scoreboard/_56520_/B2 (AOI22_X4)
     6   32.09    0.05    0.08    3.55 ^ issue_stage_i/i_scoreboard/_56520_/ZN (AOI22_X4)
                                         issue_stage_i/rs1_valid_sb_iro (net)
                  0.05    0.01    3.55 ^ issue_stage_i/i_issue_read_operands/_4824_/A2 (NOR2_X4)
     2    6.47    0.01    0.01    3.57 v issue_stage_i/i_issue_read_operands/_4824_/ZN (NOR2_X4)
                                         issue_stage_i/i_issue_read_operands/_1979_ (net)
                  0.01    0.00    3.57 v issue_stage_i/i_issue_read_operands/_4825_/C1 (AOI221_X2)
     2   18.20    0.09    0.10    3.67 ^ issue_stage_i/i_issue_read_operands/_4825_/ZN (AOI221_X2)
                                         issue_stage_i/i_issue_read_operands/_1980_ (net)
                  0.09    0.00    3.68 ^ issue_stage_i/i_issue_read_operands/_4826_/A1 (NAND2_X2)
     1    5.94    0.02    0.03    3.70 v issue_stage_i/i_issue_read_operands/_4826_/ZN (NAND2_X2)
                                         issue_stage_i/i_issue_read_operands/_1981_ (net)
                  0.02    0.00    3.70 v issue_stage_i/i_issue_read_operands/_4850_/A2 (NOR3_X4)
     3   15.87    0.04    0.07    3.77 ^ issue_stage_i/i_issue_read_operands/_4850_/ZN (NOR3_X4)
                                         issue_stage_i/issue_ack_iro_sb (net)
                  0.04    0.00    3.78 ^ issue_stage_i/i_scoreboard/_36813_/A2 (NAND2_X4)
     7   33.47    0.02    0.04    3.81 v issue_stage_i/i_scoreboard/_36813_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_06784_ (net)
                  0.02    0.00    3.82 v issue_stage_i/i_scoreboard/_36822_/A3 (NOR4_X4)
     6   22.85    0.08    0.12    3.94 ^ issue_stage_i/i_scoreboard/_36822_/ZN (NOR4_X4)
                                         issue_stage_i/i_scoreboard/_06791_ (net)
                  0.08    0.00    3.94 ^ max_cap734/A (BUF_X4)
     7   32.26    0.02    0.04    3.98 ^ max_cap734/Z (BUF_X4)
                                         net734 (net)
                  0.02    0.00    3.99 ^ max_cap733/A (BUF_X8)
     8   34.15    0.01    0.03    4.01 ^ max_cap733/Z (BUF_X8)
                                         net733 (net)
                  0.01    0.00    4.02 ^ issue_stage_i/i_scoreboard/_36823_/S (MUX2_X1)
     3    6.96    0.02    0.07    4.09 v issue_stage_i/i_scoreboard/_36823_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/mem_n[1746] (net)
                  0.02    0.00    4.09 v issue_stage_i/i_scoreboard/_38131_/B2 (AOI222_X2)
     1    3.34    0.05    0.09    4.17 ^ issue_stage_i/i_scoreboard/_38131_/ZN (AOI222_X2)
                                         issue_stage_i/i_scoreboard/_07942_ (net)
                  0.05    0.00    4.17 ^ issue_stage_i/i_scoreboard/_38136_/A1 (NAND3_X2)
     2   10.21    0.02    0.04    4.22 v issue_stage_i/i_scoreboard/_38136_/ZN (NAND3_X2)
                                         issue_stage_i/i_scoreboard/_07947_ (net)
                  0.02    0.00    4.22 v issue_stage_i/i_scoreboard/_38151_/A2 (AND4_X4)
     1    7.13    0.01    0.04    4.26 v issue_stage_i/i_scoreboard/_38151_/ZN (AND4_X4)
                                         issue_stage_i/i_scoreboard/_07962_ (net)
                  0.01    0.00    4.26 v issue_stage_i/i_scoreboard/_38152_/A3 (NOR3_X4)
     3   36.85    0.09    0.10    4.36 ^ issue_stage_i/i_scoreboard/_38152_/ZN (NOR3_X4)
                                         issue_stage_i/i_scoreboard/_07963_ (net)
                  0.09    0.02    4.38 ^ max_cap540/A (BUF_X8)
     7   65.99    0.02    0.05    4.42 ^ max_cap540/Z (BUF_X8)
                                         net540 (net)
                  0.02    0.00    4.43 ^ max_cap539/A (BUF_X16)
     7   39.80    0.01    0.03    4.45 ^ max_cap539/Z (BUF_X16)
                                         net539 (net)
                  0.01    0.00    4.46 ^ issue_stage_i/i_scoreboard/_41786_/A2 (NOR2_X4)
     8   38.94    0.02    0.02    4.47 v issue_stage_i/i_scoreboard/_41786_/ZN (NOR2_X4)
                                         issue_stage_i/i_scoreboard/_11085_ (net)
                  0.02    0.00    4.48 v max_cap486/A (BUF_X16)
     6   85.07    0.01    0.03    4.51 v max_cap486/Z (BUF_X16)
                                         net486 (net)
                  0.01    0.00    4.52 v max_cap485/A (BUF_X32)
     7   77.67    0.01    0.03    4.54 v max_cap485/Z (BUF_X32)
                                         net485 (net)
                  0.01    0.01    4.55 v max_cap484/A (BUF_X32)
     7  100.01    0.01    0.03    4.57 v max_cap484/Z (BUF_X32)
                                         net484 (net)
                  0.01    0.00    4.57 v split123/A (BUF_X32)
     6   67.81    0.01    0.02    4.60 v split123/Z (BUF_X32)
                                         net12092 (net)
                  0.01    0.00    4.60 v split196/A (BUF_X32)
     4   34.32    0.00    0.02    4.62 v split196/Z (BUF_X32)
                                         net12165 (net)
                  0.01    0.01    4.63 v issue_stage_i/i_scoreboard/_41879_/A (AOI21_X4)
     1    3.51    0.01    0.03    4.66 ^ issue_stage_i/i_scoreboard/_41879_/ZN (AOI21_X4)
                                         issue_stage_i/i_scoreboard/_11167_ (net)
                  0.01    0.00    4.66 ^ issue_stage_i/i_scoreboard/_41882_/A (OAI21_X2)
     1    1.89    0.01    0.02    4.67 v issue_stage_i/i_scoreboard/_41882_/ZN (OAI21_X2)
                                         issue_stage_i/i_scoreboard/_11170_ (net)
                  0.01    0.00    4.67 v issue_stage_i/i_scoreboard/_41883_/B2 (AOI21_X1)
     1    1.29    0.02    0.03    4.70 ^ issue_stage_i/i_scoreboard/_41883_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/mem_n[871] (net)
                  0.02    0.00    4.70 ^ issue_stage_i/i_scoreboard/_58433_/D (DFFR_X1)
                                  4.70   data arrival time

                          4.00    4.00   clock core_clock (rise edge)
                          0.00    4.00   clock source latency
     1   43.05    0.00    0.00    4.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    4.01 ^ wire1/A (BUF_X8)
     1   71.57    0.02    0.03    4.04 ^ wire1/Z (BUF_X8)
                                         net11970 (net)
                  0.04    0.03    4.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.64    0.03    0.05    4.12 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    4.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   43.37    0.02    0.04    4.17 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    4.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   30.94    0.02    0.04    4.21 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    4.22 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     4   69.92    0.04    0.06    4.28 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.04    0.01    4.29 ^ clkbuf_4_8_0_clk_i/A (BUF_X4)
     2   27.37    0.02    0.04    4.33 ^ clkbuf_4_8_0_clk_i/Z (BUF_X4)
                                         clknet_4_8_0_clk_i (net)
                  0.02    0.00    4.33 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   24.29    0.02    0.03    4.36 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    4.36 ^ clkbuf_6_35__f_clk_i/A (BUF_X4)
    15  104.92    0.06    0.08    4.44 ^ clkbuf_6_35__f_clk_i/Z (BUF_X4)
                                         clknet_6_35__leaf_clk_i (net)
                  0.06    0.00    4.44 ^ clkbuf_leaf_188_clk_i/A (BUF_X4)
    30   46.04    0.03    0.05    4.50 ^ clkbuf_leaf_188_clk_i/Z (BUF_X4)
                                         clknet_leaf_188_clk_i (net)
                  0.03    0.00    4.50 ^ issue_stage_i/i_scoreboard/_58433_/CK (DFFR_X1)
                          0.00    4.50   clock reconvergence pessimism
                         -0.03    4.46   library setup time
                                  4.46   data required time
-----------------------------------------------------------------------------
                                  4.46   data required time
                                 -4.70   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: issue_stage_i/i_scoreboard/_57558_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: issue_stage_i/i_scoreboard/_58433_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   43.05    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ wire1/A (BUF_X8)
     1   71.57    0.02    0.03    0.04 ^ wire1/Z (BUF_X8)
                                         net11970 (net)
                  0.04    0.03    0.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.64    0.03    0.05    0.12 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    0.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   43.37    0.02    0.04    0.17 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    0.17 ^ clkbuf_2_3_0_clk_i/A (BUF_X4)
     1   30.74    0.02    0.04    0.21 ^ clkbuf_2_3_0_clk_i/Z (BUF_X4)
                                         clknet_2_3_0_clk_i (net)
                  0.02    0.01    0.22 ^ clkbuf_2_3_1_clk_i/A (BUF_X4)
     4   71.34    0.04    0.06    0.28 ^ clkbuf_2_3_1_clk_i/Z (BUF_X4)
                                         clknet_2_3_1_clk_i (net)
                  0.04    0.01    0.29 ^ clkbuf_4_12_0_clk_i/A (BUF_X4)
     2   24.49    0.02    0.04    0.32 ^ clkbuf_4_12_0_clk_i/Z (BUF_X4)
                                         clknet_4_12_0_clk_i (net)
                  0.02    0.00    0.33 ^ clkbuf_5_25_0_clk_i/A (BUF_X4)
     2   24.57    0.02    0.03    0.36 ^ clkbuf_5_25_0_clk_i/Z (BUF_X4)
                                         clknet_5_25_0_clk_i (net)
                  0.02    0.00    0.36 ^ clkbuf_6_51__f_clk_i/A (BUF_X4)
    15  103.65    0.06    0.08    0.44 ^ clkbuf_6_51__f_clk_i/Z (BUF_X4)
                                         clknet_6_51__leaf_clk_i (net)
                  0.06    0.00    0.45 ^ clkbuf_leaf_473_clk_i/A (BUF_X4)
    30   46.99    0.03    0.05    0.50 ^ clkbuf_leaf_473_clk_i/Z (BUF_X4)
                                         clknet_leaf_473_clk_i (net)
                  0.03    0.00    0.50 ^ issue_stage_i/i_scoreboard/_57558_/CK (DFFR_X2)
     4    9.27    0.02    0.14    0.65 ^ issue_stage_i/i_scoreboard/_57558_/Q (DFFR_X2)
                                         issue_stage_i/i_scoreboard/commit_pointer_q[1] (net)
                  0.02    0.00    0.65 ^ rebuffer110/A (BUF_X4)
     1    3.75    0.01    0.02    0.67 ^ rebuffer110/Z (BUF_X4)
                                         net12079 (net)
                  0.01    0.00    0.67 ^ issue_stage_i/i_scoreboard/_57548_/B (HA_X1)
     2    5.39    0.02    0.04    0.71 ^ issue_stage_i/i_scoreboard/_57548_/CO (HA_X1)
                                         issue_stage_i/i_scoreboard/_28613_ (net)
                  0.02    0.00    0.71 ^ rebuffer89/A (BUF_X2)
     1    3.44    0.01    0.02    0.73 ^ rebuffer89/Z (BUF_X2)
                                         net12058 (net)
                  0.01    0.00    0.73 ^ rebuffer73/A (BUF_X4)
     1    6.15    0.01    0.02    0.75 ^ rebuffer73/Z (BUF_X4)
                                         net12042 (net)
                  0.01    0.00    0.75 ^ issue_stage_i/i_scoreboard/_28656_/A1 (NAND2_X4)
     3   25.18    0.02    0.02    0.77 v issue_stage_i/i_scoreboard/_28656_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_24224_ (net)
                  0.02    0.00    0.77 v max_length3832/A (BUF_X32)
     6   72.62    0.00    0.03    0.80 v max_length3832/Z (BUF_X32)
                                         net3832 (net)
                  0.01    0.01    0.81 v max_length3829/A (BUF_X32)
     7   67.16    0.00    0.03    0.84 v max_length3829/Z (BUF_X32)
                                         net3829 (net)
                  0.01    0.01    0.85 v wire3827/A (BUF_X32)
     7   50.49    0.00    0.03    0.87 v wire3827/Z (BUF_X32)
                                         net3827 (net)
                  0.02    0.01    0.89 v max_length3824/A (BUF_X32)
     7   49.49    0.00    0.03    0.92 v max_length3824/Z (BUF_X32)
                                         net3824 (net)
                  0.01    0.01    0.92 v issue_stage_i/i_scoreboard/_29574_/A3 (NAND3_X4)
     1    6.92    0.01    0.02    0.94 ^ issue_stage_i/i_scoreboard/_29574_/ZN (NAND3_X4)
                                         issue_stage_i/i_scoreboard/_25067_ (net)
                  0.01    0.00    0.94 ^ issue_stage_i/i_scoreboard/_29575_/B2 (AOI21_X4)
     1    3.09    0.02    0.01    0.96 v issue_stage_i/i_scoreboard/_29575_/ZN (AOI21_X4)
                                         issue_stage_i/i_scoreboard/_25068_ (net)
                  0.02    0.00    0.96 v issue_stage_i/i_scoreboard/_29576_/A (AOI21_X2)
     1    1.87    0.03    0.04    1.00 ^ issue_stage_i/i_scoreboard/_29576_/ZN (AOI21_X2)
                                         issue_stage_i/i_scoreboard/_25069_ (net)
                  0.03    0.00    1.00 ^ issue_stage_i/i_scoreboard/_29577_/B1 (OAI21_X1)
     1    1.09    0.02    0.02    1.01 v issue_stage_i/i_scoreboard/_29577_/ZN (OAI21_X1)
                                         issue_stage_i/i_scoreboard/_25070_ (net)
                  0.02    0.00    1.01 v issue_stage_i/i_scoreboard/_29578_/A (MUX2_X1)
     1    1.28    0.01    0.06    1.07 v issue_stage_i/i_scoreboard/_29578_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25071_ (net)
                  0.01    0.00    1.07 v issue_stage_i/i_scoreboard/_29579_/B (MUX2_X1)
     1    1.17    0.01    0.06    1.13 v issue_stage_i/i_scoreboard/_29579_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25072_ (net)
                  0.01    0.00    1.13 v issue_stage_i/i_scoreboard/_29580_/B (MUX2_X1)
     1    2.14    0.01    0.06    1.19 v issue_stage_i/i_scoreboard/_29580_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_25073_ (net)
                  0.01    0.00    1.19 v issue_stage_i/i_scoreboard/_29581_/B (MUX2_X2)
     3   23.79    0.02    0.07    1.26 v issue_stage_i/i_scoreboard/_29581_/Z (MUX2_X2)
                                         commit_stage_i.commit_instr_i[286] (net)
                  0.02    0.01    1.27 v _2624_/A (INV_X4)
     4   17.61    0.01    0.03    1.29 ^ _2624_/ZN (INV_X4)
                                         _0356_ (net)
                  0.01    0.00    1.30 ^ _2627_/A2 (NAND3_X4)
     1    6.14    0.02    0.02    1.32 v _2627_/ZN (NAND3_X4)
                                         _0359_ (net)
                  0.02    0.00    1.32 v _2628_/A4 (NOR4_X4)
     1    6.44    0.04    0.08    1.40 ^ _2628_/ZN (NOR4_X4)
                                         _0360_ (net)
                  0.04    0.00    1.40 ^ _2634_/A (AOI21_X4)
     5   20.58    0.02    0.03    1.43 v _2634_/ZN (AOI21_X4)
                                         _0366_ (net)
                  0.02    0.00    1.43 v _2648_/A1 (NOR2_X4)
     2    7.41    0.02    0.03    1.46 ^ _2648_/ZN (NOR2_X4)
                                         _0378_ (net)
                  0.02    0.00    1.46 ^ _2651_/B1 (OAI21_X4)
     6   31.96    0.02    0.03    1.49 v _2651_/ZN (OAI21_X4)
                                         _0381_ (net)
                  0.02    0.00    1.49 v _3185_/A2 (NOR3_X4)
     5   18.45    0.05    0.07    1.56 ^ _3185_/ZN (NOR3_X4)
                                         commit_stage_i.csr_op_o[1] (net)
                  0.05    0.00    1.56 ^ csr_regfile_i/_07955_/A1 (NAND2_X4)
     2   12.25    0.02    0.02    1.59 v csr_regfile_i/_07955_/ZN (NAND2_X4)
                                         csr_regfile_i/_02840_ (net)
                  0.02    0.00    1.59 v csr_regfile_i/_07956_/A4 (NOR4_X4)
     3   20.88    0.07    0.12    1.71 ^ csr_regfile_i/_07956_/ZN (NOR4_X4)
                                         csr_regfile_i/_02841_ (net)
                  0.07    0.01    1.71 ^ csr_regfile_i/_13089_/B2 (OAI21_X2)
     1    5.14    0.02    0.03    1.75 v csr_regfile_i/_13089_/ZN (OAI21_X2)
                                         csr_regfile_i/_07184_ (net)
                  0.02    0.00    1.75 v csr_regfile_i/_13092_/A1 (NOR3_X2)
     1    1.87    0.02    0.03    1.78 ^ csr_regfile_i/_13092_/ZN (NOR3_X2)
                                         csr_regfile_i/_07187_ (net)
                  0.02    0.00    1.78 ^ csr_regfile_i/_13093_/A2 (AND2_X2)
     1    5.91    0.01    0.04    1.82 ^ csr_regfile_i/_13093_/ZN (AND2_X2)
                                         csr_regfile_i/_07188_ (net)
                  0.01    0.00    1.82 ^ csr_regfile_i/_13140_/A (OAI221_X2)
     2   17.39    0.03    0.05    1.87 v csr_regfile_i/_13140_/ZN (OAI221_X2)
                                         csr_regfile_i/_07235_ (net)
                  0.03    0.00    1.87 v csr_regfile_i/_13153_/A2 (NAND2_X4)
     3   15.25    0.02    0.03    1.91 ^ csr_regfile_i/_13153_/ZN (NAND2_X4)
                                         csr_regfile_i/_07247_ (net)
                  0.02    0.00    1.91 ^ csr_regfile_i/_13154_/A1 (OR2_X4)
     3   16.37    0.01    0.03    1.94 ^ csr_regfile_i/_13154_/ZN (OR2_X4)
                                         csr_regfile_i/_07248_ (net)
                  0.01    0.00    1.94 ^ csr_regfile_i/_13155_/A (INV_X8)
     4   13.76    0.00    0.01    1.95 v csr_regfile_i/_13155_/ZN (INV_X8)
                                         commit_stage_i.csr_exception_i[128] (net)
                  0.00    0.00    1.95 v _2663_/B2 (OAI221_X2)
     3   10.50    0.05    0.07    2.02 ^ _2663_/ZN (OAI221_X2)
                                         _0391_ (net)
                  0.05    0.00    2.02 ^ _2664_/A2 (AND2_X4)
     8   78.32    0.04    0.08    2.10 ^ _2664_/ZN (AND2_X4)
                                         commit_stage_i.N5 (net)
                  0.04    0.00    2.10 ^ max_length1630/A (BUF_X32)
     6   95.93    0.01    0.03    2.13 ^ max_length1630/Z (BUF_X32)
                                         net1630 (net)
                  0.05    0.04    2.16 ^ csr_regfile_i/_10234_/A (INV_X32)
     8   59.44    0.01    0.01    2.17 v csr_regfile_i/_10234_/ZN (INV_X32)
                                         csr_regfile_i/_05054_ (net)
                  0.02    0.01    2.18 v csr_regfile_i/_13343_/A1 (OR4_X4)
     1    5.70    0.02    0.08    2.26 v csr_regfile_i/_13343_/ZN (OR4_X4)
                                         csr_regfile_i/_01641_ (net)
                  0.02    0.00    2.26 v csr_regfile_i/_13350_/A2 (NOR4_X4)
     1    7.36    0.04    0.07    2.33 ^ csr_regfile_i/_13350_/ZN (NOR4_X4)
                                         csr_regfile_i/_01648_ (net)
                  0.04    0.00    2.33 ^ csr_regfile_i/_13351_/A4 (NAND4_X4)
     5   19.93    0.03    0.05    2.38 v csr_regfile_i/_13351_/ZN (NAND4_X4)
                                         csr_regfile_i/_01649_ (net)
                  0.03    0.00    2.38 v csr_regfile_i/_13977_/A2 (OR2_X4)
     1    6.75    0.01    0.05    2.43 v csr_regfile_i/_13977_/ZN (OR2_X4)
                                         csr_regfile_i/_02170_ (net)
                  0.01    0.00    2.43 v csr_regfile_i/_13978_/A3 (NAND3_X4)
     2    8.02    0.02    0.02    2.46 ^ csr_regfile_i/_13978_/ZN (NAND3_X4)
                                         csr_regfile_i/_02171_ (net)
                  0.02    0.00    2.46 ^ csr_regfile_i/_14132_/A1 (NAND2_X4)
     1    5.88    0.02    0.01    2.47 v csr_regfile_i/_14132_/ZN (NAND2_X4)
                                         csr_regfile_i/_02257_ (net)
                  0.02    0.00    2.47 v csr_regfile_i/_14133_/A (OAI21_X4)
     8   56.47    0.07    0.05    2.52 ^ csr_regfile_i/_14133_/ZN (OAI21_X4)
                                         controller_i.set_debug_pc_i (net)
                  0.07    0.00    2.52 ^ _2673_/A2 (NOR3_X4)
     1    5.88    0.02    0.02    2.54 v _2673_/ZN (NOR3_X4)
                                         _0400_ (net)
                  0.02    0.00    2.54 v _2674_/A1 (NAND2_X4)
     2   39.42    0.03    0.04    2.58 ^ _2674_/ZN (NAND2_X4)
                                         controller_i.flush_ex_o (net)
                  0.03    0.00    2.58 ^ wire875/A (BUF_X32)
     6  101.20    0.01    0.02    2.60 ^ wire875/Z (BUF_X32)
                                         net875 (net)
                  0.12    0.10    2.70 ^ ex_stage_i/i_mult/_5235_/A (INV_X16)
     4   15.74    0.02    0.00    2.70 v ex_stage_i/i_mult/_5235_/ZN (INV_X16)
                                         ex_stage_i/i_mult/_1264_ (net)
                  0.02    0.00    2.70 v ex_stage_i/i_mult/_5243_/A1 (NAND2_X4)
     1    6.28    0.01    0.02    2.72 ^ ex_stage_i/i_mult/_5243_/ZN (NAND2_X4)
                                         ex_stage_i/i_mult/_1271_ (net)
                  0.01    0.00    2.72 ^ ex_stage_i/i_mult/_5244_/A1 (NAND2_X4)
     7   29.69    0.02    0.02    2.75 v ex_stage_i/i_mult/_5244_/ZN (NAND2_X4)
                                         ex_stage_i/mult_valid (net)
                  0.02    0.00    2.75 v ex_stage_i/_6065_/A2 (AND2_X4)
     8   39.64    0.01    0.04    2.79 v ex_stage_i/_6065_/ZN (AND2_X4)
                                         ex_stage_i/_1178_ (net)
                  0.02    0.01    2.80 v ex_stage_i/_7518_/S (MUX2_X2)
     7   21.47    0.03    0.08    2.89 ^ ex_stage_i/_7518_/Z (MUX2_X2)
                                         flu_trans_id_ex_id[0] (net)
                  0.03    0.00    2.89 ^ issue_stage_i/i_scoreboard/_54152_/S (MUX2_X1)
     1    1.67    0.01    0.06    2.95 v issue_stage_i/i_scoreboard/_54152_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21756_ (net)
                  0.01    0.00    2.95 v issue_stage_i/i_scoreboard/_54154_/A (MUX2_X1)
     1    3.04    0.01    0.06    3.01 v issue_stage_i/i_scoreboard/_54154_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/_21758_ (net)
                  0.01    0.00    3.01 v issue_stage_i/i_scoreboard/_54155_/C1 (OAI222_X2)
     1    4.65    0.05    0.06    3.07 ^ issue_stage_i/i_scoreboard/_54155_/ZN (OAI222_X2)
                                         issue_stage_i/i_scoreboard/_21759_ (net)
                  0.05    0.00    3.07 ^ issue_stage_i/i_scoreboard/_54157_/A2 (AND2_X4)
     3   12.01    0.01    0.04    3.11 ^ issue_stage_i/i_scoreboard/_54157_/ZN (AND2_X4)
                                         issue_stage_i/i_scoreboard/_21761_ (net)
                  0.01    0.00    3.11 ^ issue_stage_i/i_scoreboard/_54158_/A (XOR2_X2)
     1    2.99    0.02    0.01    3.12 v issue_stage_i/i_scoreboard/_54158_/Z (XOR2_X2)
                                         issue_stage_i/i_scoreboard/_21762_ (net)
                  0.02    0.00    3.12 v issue_stage_i/i_scoreboard/_54169_/A2 (OR4_X4)
     2   12.47    0.02    0.10    3.22 v issue_stage_i/i_scoreboard/_54169_/ZN (OR4_X4)
                                         issue_stage_i/i_scoreboard/_21773_ (net)
                  0.02    0.00    3.23 v issue_stage_i/i_scoreboard/_55473_/A1 (NOR2_X4)
     1    7.55    0.02    0.03    3.25 ^ issue_stage_i/i_scoreboard/_55473_/ZN (NOR2_X4)
                                         issue_stage_i/i_scoreboard/_23013_ (net)
                  0.02    0.00    3.25 ^ issue_stage_i/i_scoreboard/_55474_/A1 (NAND2_X4)
     2   11.53    0.01    0.02    3.27 v issue_stage_i/i_scoreboard/_55474_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_23014_ (net)
                  0.01    0.00    3.27 v issue_stage_i/i_scoreboard/_55480_/A4 (NOR4_X4)
     3   16.75    0.07    0.11    3.38 ^ issue_stage_i/i_scoreboard/_55480_/ZN (NOR4_X4)
                                         issue_stage_i/i_scoreboard/_23020_ (net)
                  0.07    0.00    3.38 ^ max_cap819/A (BUF_X8)
     8   41.47    0.01    0.04    3.42 ^ max_cap819/Z (BUF_X8)
                                         net819 (net)
                  0.01    0.00    3.42 ^ issue_stage_i/i_scoreboard/_55849_/B2 (OAI21_X4)
     2   12.75    0.01    0.02    3.44 v issue_stage_i/i_scoreboard/_55849_/ZN (OAI21_X4)
                                         issue_stage_i/i_scoreboard/_23367_ (net)
                  0.01    0.00    3.44 v max_length816/A (BUF_X16)
     7   42.20    0.01    0.03    3.47 v max_length816/Z (BUF_X16)
                                         net816 (net)
                  0.01    0.00    3.47 v issue_stage_i/i_scoreboard/_56520_/B2 (AOI22_X4)
     6   32.09    0.05    0.08    3.55 ^ issue_stage_i/i_scoreboard/_56520_/ZN (AOI22_X4)
                                         issue_stage_i/rs1_valid_sb_iro (net)
                  0.05    0.01    3.55 ^ issue_stage_i/i_issue_read_operands/_4824_/A2 (NOR2_X4)
     2    6.47    0.01    0.01    3.57 v issue_stage_i/i_issue_read_operands/_4824_/ZN (NOR2_X4)
                                         issue_stage_i/i_issue_read_operands/_1979_ (net)
                  0.01    0.00    3.57 v issue_stage_i/i_issue_read_operands/_4825_/C1 (AOI221_X2)
     2   18.20    0.09    0.10    3.67 ^ issue_stage_i/i_issue_read_operands/_4825_/ZN (AOI221_X2)
                                         issue_stage_i/i_issue_read_operands/_1980_ (net)
                  0.09    0.00    3.68 ^ issue_stage_i/i_issue_read_operands/_4826_/A1 (NAND2_X2)
     1    5.94    0.02    0.03    3.70 v issue_stage_i/i_issue_read_operands/_4826_/ZN (NAND2_X2)
                                         issue_stage_i/i_issue_read_operands/_1981_ (net)
                  0.02    0.00    3.70 v issue_stage_i/i_issue_read_operands/_4850_/A2 (NOR3_X4)
     3   15.87    0.04    0.07    3.77 ^ issue_stage_i/i_issue_read_operands/_4850_/ZN (NOR3_X4)
                                         issue_stage_i/issue_ack_iro_sb (net)
                  0.04    0.00    3.78 ^ issue_stage_i/i_scoreboard/_36813_/A2 (NAND2_X4)
     7   33.47    0.02    0.04    3.81 v issue_stage_i/i_scoreboard/_36813_/ZN (NAND2_X4)
                                         issue_stage_i/i_scoreboard/_06784_ (net)
                  0.02    0.00    3.82 v issue_stage_i/i_scoreboard/_36822_/A3 (NOR4_X4)
     6   22.85    0.08    0.12    3.94 ^ issue_stage_i/i_scoreboard/_36822_/ZN (NOR4_X4)
                                         issue_stage_i/i_scoreboard/_06791_ (net)
                  0.08    0.00    3.94 ^ max_cap734/A (BUF_X4)
     7   32.26    0.02    0.04    3.98 ^ max_cap734/Z (BUF_X4)
                                         net734 (net)
                  0.02    0.00    3.99 ^ max_cap733/A (BUF_X8)
     8   34.15    0.01    0.03    4.01 ^ max_cap733/Z (BUF_X8)
                                         net733 (net)
                  0.01    0.00    4.02 ^ issue_stage_i/i_scoreboard/_36823_/S (MUX2_X1)
     3    6.96    0.02    0.07    4.09 v issue_stage_i/i_scoreboard/_36823_/Z (MUX2_X1)
                                         issue_stage_i/i_scoreboard/mem_n[1746] (net)
                  0.02    0.00    4.09 v issue_stage_i/i_scoreboard/_38131_/B2 (AOI222_X2)
     1    3.34    0.05    0.09    4.17 ^ issue_stage_i/i_scoreboard/_38131_/ZN (AOI222_X2)
                                         issue_stage_i/i_scoreboard/_07942_ (net)
                  0.05    0.00    4.17 ^ issue_stage_i/i_scoreboard/_38136_/A1 (NAND3_X2)
     2   10.21    0.02    0.04    4.22 v issue_stage_i/i_scoreboard/_38136_/ZN (NAND3_X2)
                                         issue_stage_i/i_scoreboard/_07947_ (net)
                  0.02    0.00    4.22 v issue_stage_i/i_scoreboard/_38151_/A2 (AND4_X4)
     1    7.13    0.01    0.04    4.26 v issue_stage_i/i_scoreboard/_38151_/ZN (AND4_X4)
                                         issue_stage_i/i_scoreboard/_07962_ (net)
                  0.01    0.00    4.26 v issue_stage_i/i_scoreboard/_38152_/A3 (NOR3_X4)
     3   36.85    0.09    0.10    4.36 ^ issue_stage_i/i_scoreboard/_38152_/ZN (NOR3_X4)
                                         issue_stage_i/i_scoreboard/_07963_ (net)
                  0.09    0.02    4.38 ^ max_cap540/A (BUF_X8)
     7   65.99    0.02    0.05    4.42 ^ max_cap540/Z (BUF_X8)
                                         net540 (net)
                  0.02    0.00    4.43 ^ max_cap539/A (BUF_X16)
     7   39.80    0.01    0.03    4.45 ^ max_cap539/Z (BUF_X16)
                                         net539 (net)
                  0.01    0.00    4.46 ^ issue_stage_i/i_scoreboard/_41786_/A2 (NOR2_X4)
     8   38.94    0.02    0.02    4.47 v issue_stage_i/i_scoreboard/_41786_/ZN (NOR2_X4)
                                         issue_stage_i/i_scoreboard/_11085_ (net)
                  0.02    0.00    4.48 v max_cap486/A (BUF_X16)
     6   85.07    0.01    0.03    4.51 v max_cap486/Z (BUF_X16)
                                         net486 (net)
                  0.01    0.00    4.52 v max_cap485/A (BUF_X32)
     7   77.67    0.01    0.03    4.54 v max_cap485/Z (BUF_X32)
                                         net485 (net)
                  0.01    0.01    4.55 v max_cap484/A (BUF_X32)
     7  100.01    0.01    0.03    4.57 v max_cap484/Z (BUF_X32)
                                         net484 (net)
                  0.01    0.00    4.57 v split123/A (BUF_X32)
     6   67.81    0.01    0.02    4.60 v split123/Z (BUF_X32)
                                         net12092 (net)
                  0.01    0.00    4.60 v split196/A (BUF_X32)
     4   34.32    0.00    0.02    4.62 v split196/Z (BUF_X32)
                                         net12165 (net)
                  0.01    0.01    4.63 v issue_stage_i/i_scoreboard/_41879_/A (AOI21_X4)
     1    3.51    0.01    0.03    4.66 ^ issue_stage_i/i_scoreboard/_41879_/ZN (AOI21_X4)
                                         issue_stage_i/i_scoreboard/_11167_ (net)
                  0.01    0.00    4.66 ^ issue_stage_i/i_scoreboard/_41882_/A (OAI21_X2)
     1    1.89    0.01    0.02    4.67 v issue_stage_i/i_scoreboard/_41882_/ZN (OAI21_X2)
                                         issue_stage_i/i_scoreboard/_11170_ (net)
                  0.01    0.00    4.67 v issue_stage_i/i_scoreboard/_41883_/B2 (AOI21_X1)
     1    1.29    0.02    0.03    4.70 ^ issue_stage_i/i_scoreboard/_41883_/ZN (AOI21_X1)
                                         issue_stage_i/i_scoreboard/mem_n[871] (net)
                  0.02    0.00    4.70 ^ issue_stage_i/i_scoreboard/_58433_/D (DFFR_X1)
                                  4.70   data arrival time

                          4.00    4.00   clock core_clock (rise edge)
                          0.00    4.00   clock source latency
     1   43.05    0.00    0.00    4.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    4.01 ^ wire1/A (BUF_X8)
     1   71.57    0.02    0.03    4.04 ^ wire1/Z (BUF_X8)
                                         net11970 (net)
                  0.04    0.03    4.07 ^ clkbuf_0_clk_i/A (BUF_X4)
     2   43.64    0.03    0.05    4.12 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.03    0.01    4.12 ^ clkbuf_1_1_0_clk_i/A (BUF_X4)
     2   43.37    0.02    0.04    4.17 ^ clkbuf_1_1_0_clk_i/Z (BUF_X4)
                                         clknet_1_1_0_clk_i (net)
                  0.03    0.01    4.17 ^ clkbuf_2_2_0_clk_i/A (BUF_X4)
     1   30.94    0.02    0.04    4.21 ^ clkbuf_2_2_0_clk_i/Z (BUF_X4)
                                         clknet_2_2_0_clk_i (net)
                  0.02    0.01    4.22 ^ clkbuf_2_2_1_clk_i/A (BUF_X4)
     4   69.92    0.04    0.06    4.28 ^ clkbuf_2_2_1_clk_i/Z (BUF_X4)
                                         clknet_2_2_1_clk_i (net)
                  0.04    0.01    4.29 ^ clkbuf_4_8_0_clk_i/A (BUF_X4)
     2   27.37    0.02    0.04    4.33 ^ clkbuf_4_8_0_clk_i/Z (BUF_X4)
                                         clknet_4_8_0_clk_i (net)
                  0.02    0.00    4.33 ^ clkbuf_5_17_0_clk_i/A (BUF_X4)
     2   24.29    0.02    0.03    4.36 ^ clkbuf_5_17_0_clk_i/Z (BUF_X4)
                                         clknet_5_17_0_clk_i (net)
                  0.02    0.00    4.36 ^ clkbuf_6_35__f_clk_i/A (BUF_X4)
    15  104.92    0.06    0.08    4.44 ^ clkbuf_6_35__f_clk_i/Z (BUF_X4)
                                         clknet_6_35__leaf_clk_i (net)
                  0.06    0.00    4.44 ^ clkbuf_leaf_188_clk_i/A (BUF_X4)
    30   46.04    0.03    0.05    4.50 ^ clkbuf_leaf_188_clk_i/Z (BUF_X4)
                                         clknet_leaf_188_clk_i (net)
                  0.03    0.00    4.50 ^ issue_stage_i/i_scoreboard/_58433_/CK (DFFR_X1)
                          0.00    4.50   clock reconvergence pessimism
                         -0.03    4.46   library setup time
                                  4.46   data required time
-----------------------------------------------------------------------------
                                  4.46   data required time
                                 -4.70   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
issue_stage_i/i_scoreboard/_47768_/ZN  237.43  254.24  -16.81 (VIOLATED)
ex_stage_i/lsu_i/i_store_unit/_2093_/Q  120.85  135.57  -14.72 (VIOLATED)
csr_regfile_i/_07978_/ZN               41.50   48.70   -7.19 (VIOLATED)
ex_stage_i/lsu_i/_5407_/Q             120.85  125.97   -5.12 (VIOLATED)
i_cache_subsystem/i_nbdcache/i_miss_handler/_12643_/ZN  106.81  111.72   -4.91 (VIOLATED)
i_frontend/_15801_/CO                  60.58   64.78   -4.21 (VIOLATED)
i_frontend/i_btb/_13336_/ZN           106.81  110.99   -4.18 (VIOLATED)
ex_stage_i/lsu_i/_4883_/CO             60.58   64.60   -4.03 (VIOLATED)
issue_stage_i/i_issue_read_operands/i_ariane_regfile/_10887_/ZN  242.31  244.79   -2.48 (VIOLATED)
i_cache_subsystem/i_icache/_4291_/ZN   41.50   43.82   -2.31 (VIOLATED)
issue_stage_i/i_issue_read_operands/i_ariane_regfile/_18892_/ZN   63.32   65.34   -2.02 (VIOLATED)
ex_stage_i/lsu_i/_5102_/Q             120.85  122.15   -1.30 (VIOLATED)
i_frontend/_10432_/ZN                  27.62   28.06   -0.44 (VIOLATED)
ex_stage_i/lsu_i/i_mmu/i_dtlb/_07017_/ZN   43.87   44.21   -0.34 (VIOLATED)
rebuffer36/Z                           60.65   60.93   -0.27 (VIOLATED)
ex_stage_i/_9276_/S                    25.25   25.49   -0.24 (VIOLATED)
ex_stage_i/_9285_/S                    25.25   25.47   -0.22 (VIOLATED)
csr_regfile_i/_08304_/ZN              106.81  107.01   -0.20 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.03948436304926872

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1989

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-16.814159393310547

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
237.42698669433594

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0708

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 18

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 1255

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.7006

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.2360

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-5.020636

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.69e-02   1.73e-02   1.96e-03   7.62e-02  20.3%
Combinational          7.73e-02   9.58e-02   6.15e-03   1.79e-01  47.7%
Macro                  9.74e-02   8.18e-04   2.24e-02   1.21e-01  32.1%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.32e-01   1.14e-01   3.05e-02   3.76e-01 100.0%
                          61.6%      30.3%       8.1%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 767412 u^2 37% utilization.

Elapsed time: 21:44.53[h:]min:sec. CPU time: user 1304.16 sys 0.33 (99%). Peak memory: 1278716KB.
