
*** Running vivado
    with args -log soc_div_gen_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_div_gen_0_3.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_div_gen_0_3.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 406.602 ; gain = 99.543
INFO: [Synth 8-638] synthesizing module 'soc_div_gen_0_3' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_3/synth/soc_div_gen_0_3.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'soc_div_gen_0_3' (12#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_3/synth/soc_div_gen_0_3.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 504.855 ; gain = 197.797
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 504.855 ; gain = 197.797
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.194 . Memory (MB): peak = 889.746 ; gain = 5.008
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:13 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:13 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:17 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:18 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:40 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 889.746 ; gain = 582.688
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 889.746 ; gain = 582.688

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    64|
|2     |LUT1   |   130|
|3     |LUT2   |   381|
|4     |LUT3   |  4160|
|5     |MUXCY  |  4225|
|6     |XORCY  |  4225|
|7     |FDRE   |  4355|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 889.746 ; gain = 582.688
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:20 . Memory (MB): peak = 928.973 ; gain = 630.871
