\hypertarget{alt__generalpurpose__io_8c}{}\section{bsps/arm/altera-\/cyclone-\/v/contrib/hwlib/src/hwmgr/alt\+\_\+generalpurpose\+\_\+io.c File Reference}
\label{alt__generalpurpose__io_8c}\index{bsps/arm/altera-\/cyclone-\/v/contrib/hwlib/src/hwmgr/alt\_generalpurpose\_io.c@{bsps/arm/altera-\/cyclone-\/v/contrib/hwlib/src/hwmgr/alt\_generalpurpose\_io.c}}
{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$stdlib.\+h$>$}\newline
{\ttfamily \#include $<$stdbool.\+h$>$}\newline
{\ttfamily \#include $<$bsp/socal/hps.\+h$>$}\newline
{\ttfamily \#include $<$bsp/socal/socal.\+h$>$}\newline
{\ttfamily \#include $<$bsp/socal/alt\+\_\+gpio.\+h$>$}\newline
{\ttfamily \#include $<$bsp/socal/alt\+\_\+rstmgr.\+h$>$}\newline
{\ttfamily \#include $<$bsp/hwlib.\+h$>$}\newline
{\ttfamily \#include $<$bsp/alt\+\_\+generalpurpose\+\_\+io.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{alt__generalpurpose__io_8c_a1107a9a0bbceafd40e53f95e778811ec}\label{alt__generalpurpose__io_8c_a1107a9a0bbceafd40e53f95e778811ec}} 
\#define {\bfseries A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+E\+O\+PA}~\mbox{\hyperlink{group__ALT__GPIO__BITVIEW_gga59d65695b346291e584e1a3590520802a5d9717adf7286037aaa0fa6928ff2ef0}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+1\+B\+I\+T\+\_\+28}}
\item 
\mbox{\Hypertarget{alt__generalpurpose__io_8c_af5c02ea5ba63c57ee2a75865785234e6}\label{alt__generalpurpose__io_8c_af5c02ea5ba63c57ee2a75865785234e6}} 
\#define {\bfseries A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+E\+O\+PB}~\mbox{\hyperlink{group__ALT__GPIO__BITVIEW_gga59d65695b346291e584e1a3590520802a2b85539bce6b7c08de8c9b331d321eb3}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+1\+B\+I\+T\+\_\+57}}
\item 
\mbox{\Hypertarget{alt__generalpurpose__io_8c_a84694b1ecbdcbff5f64b8901a843f5f2}\label{alt__generalpurpose__io_8c_a84694b1ecbdcbff5f64b8901a843f5f2}} 
\#define {\bfseries A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+E\+O\+PC}~A\+L\+T\+\_\+\+H\+L\+G\+P\+I\+\_\+15
\item 
\mbox{\Hypertarget{alt__generalpurpose__io_8c_a14de3efb60b0c3e9c47d7291c11759b5}\label{alt__generalpurpose__io_8c_a14de3efb60b0c3e9c47d7291c11759b5}} 
\#define {\bfseries A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T\+M\+A\+SK}~0x1\+F\+F\+F\+F\+F\+FF
\item 
\mbox{\Hypertarget{alt__generalpurpose__io_8c_a4a6d30732df92f1b7296cafb4cc1e596}\label{alt__generalpurpose__io_8c_a4a6d30732df92f1b7296cafb4cc1e596}} 
\#define {\bfseries A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+A\+L\+L\+O\+R\+N\+O\+NE}(tst)~((uint32\+\_\+t) ((tst == 0) ? 0 \+: A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T\+M\+A\+SK))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga73f3803528b84ab1993572562614b3ed}{alt\+\_\+gpio\+\_\+init}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gab11a905441c80c990100c33b4dac01a5}{alt\+\_\+gpio\+\_\+uninit}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gae7ff5fe93b46ea71b6983b1cc15177f8}{alt\+\_\+gpio\+\_\+port\+\_\+datadir\+\_\+set}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask, uint32\+\_\+t \mbox{\hyperlink{structconfig__s}{config}})
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga9e13616f27e42a4befa4faf31fcba910}{alt\+\_\+gpio\+\_\+port\+\_\+datadir\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga17555010b17db660fe66b97f8ab7d097}{alt\+\_\+gpio\+\_\+port\+\_\+data\+\_\+write}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask, uint32\+\_\+t val)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaedba1cb550b10857f2d69adea7f5e181}{alt\+\_\+gpio\+\_\+port\+\_\+data\+\_\+read}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__INT_ga4d56fea036eb7f0f7d803bfe1659ecc4}{alt\+\_\+gpio\+\_\+port\+\_\+int\+\_\+type\+\_\+set}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask, uint32\+\_\+t \mbox{\hyperlink{structconfig__s}{config}})
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__INT_ga865bcf59622842a164eb2110a63e3fa5}{alt\+\_\+gpio\+\_\+port\+\_\+int\+\_\+type\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__INT_gaf4f0c4014e0ffd8dae1a565cb3e90ccc}{alt\+\_\+gpio\+\_\+port\+\_\+int\+\_\+pol\+\_\+set}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask, uint32\+\_\+t \mbox{\hyperlink{structconfig__s}{config}})
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__INT_ga1d81a2952a442d8fa37e7f53ac445633}{alt\+\_\+gpio\+\_\+port\+\_\+int\+\_\+pol\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga7464ad71bf31ecc59943be3df4f58c1f}{alt\+\_\+gpio\+\_\+port\+\_\+debounce\+\_\+set}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask, uint32\+\_\+t \mbox{\hyperlink{structconfig__s}{config}})
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga371b473428c4fe83d72d71d3fac76d6a}{alt\+\_\+gpio\+\_\+port\+\_\+debounce\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga65d15bcd67c5c4388fbeff6e015a5296}{alt\+\_\+gpio\+\_\+port\+\_\+sync\+\_\+set}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t \mbox{\hyperlink{structconfig__s}{config}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaa829b835ee178d689b7259483947f979}{alt\+\_\+gpio\+\_\+port\+\_\+sync\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaad9e73235f34f2e08f07f8cca9d10afb}{alt\+\_\+gpio\+\_\+port\+\_\+config}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga96132f0cfe4bb0ffc0f9ec8a392a45f3}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+t}} dir, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gafa3659cf3d59e915a16c591a73258eef}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+T\+Y\+P\+E\+\_\+t}} type, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac97da06ff658611bcd2b12753dfc4a10}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+P\+O\+L\+\_\+t}} pol, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac48653c26697d3fd17d9029252655ac2}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+E\+B\+O\+U\+N\+C\+E\+\_\+t}} debounc, uint32\+\_\+t data)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__INT_gab9d4a058575409c93806276f9445b49f}{alt\+\_\+gpio\+\_\+port\+\_\+int\+\_\+enable}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t \mbox{\hyperlink{structconfig__s}{config}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__INT_gabbd80365343c40e1044a75796badea1e}{alt\+\_\+gpio\+\_\+port\+\_\+int\+\_\+disable}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t \mbox{\hyperlink{structconfig__s}{config}})
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__INT_ga67799a7bdd437cec9199142faea4a756}{alt\+\_\+gpio\+\_\+port\+\_\+int\+\_\+enable\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__INT_ga1badd0295d3246014e8f4f36ad2fcf8b}{alt\+\_\+gpio\+\_\+port\+\_\+int\+\_\+mask\+\_\+set}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t mask, uint32\+\_\+t val)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__INT_ga288661ea6e456980652610131cd0ad53}{alt\+\_\+gpio\+\_\+port\+\_\+int\+\_\+mask\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__INT_gafda3ed77fc6f80ccc98865f45ea3c05f}{alt\+\_\+gpio\+\_\+port\+\_\+int\+\_\+status\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__INT_ga92d21264409553dffbfbbdde5381abbd}{alt\+\_\+gpio\+\_\+port\+\_\+int\+\_\+status\+\_\+clear}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid, uint32\+\_\+t clrmask)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__UTILITY_gaa3196e9d9d2efee9f473e654f2ca3f8b}{alt\+\_\+gpio\+\_\+port\+\_\+idcode\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__GPIO__UTILITY_ga2a5551eef99ee5b725a4776dbc84097a}{alt\+\_\+gpio\+\_\+port\+\_\+ver\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} gpio\+\_\+pid)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga0cd38a49d1333e3d9fea4d617918fd91}{alt\+\_\+gpio\+\_\+bit\+\_\+config}} (\mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga6d149a5961bef8b91b8108e3838b1e09}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+1\+B\+I\+T\+\_\+t}} signal\+\_\+num, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga96132f0cfe4bb0ffc0f9ec8a392a45f3}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+t}} dir, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gafa3659cf3d59e915a16c591a73258eef}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+T\+Y\+P\+E\+\_\+t}} type, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac97da06ff658611bcd2b12753dfc4a10}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+P\+O\+L\+\_\+t}} pol, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gac48653c26697d3fd17d9029252655ac2}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+E\+B\+O\+U\+N\+C\+E\+\_\+t}} debounce, \mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_ga757cd8797c8bb2ed86d75d961ce9041b}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+D\+A\+T\+A\+\_\+t}} data)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga464c591831627234b6b9af12f326c830}{alt\+\_\+gpio\+\_\+bitconfig\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga6d149a5961bef8b91b8108e3838b1e09}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+1\+B\+I\+T\+\_\+t}} signal\+\_\+num, \mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga4f9ae2a8f2479be9005d07d74e1c91fd}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+R\+E\+C\+O\+R\+D\+\_\+t}} $\ast$\mbox{\hyperlink{structconfig__s}{config}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__BITVIEW_gaa60fc3a860c9c0861ba945b656956aa9}{alt\+\_\+gpio\+\_\+group\+\_\+config}} (\mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga4f9ae2a8f2479be9005d07d74e1c91fd}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+R\+E\+C\+O\+R\+D\+\_\+t}} $\ast$config\+\_\+array, uint32\+\_\+t len)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga9fa743774626ba7013991bf9cce4782f}{alt\+\_\+gpio\+\_\+group\+\_\+config\+\_\+get}} (\mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga4f9ae2a8f2479be9005d07d74e1c91fd}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+R\+E\+C\+O\+R\+D\+\_\+t}} $\ast$config\+\_\+array, uint32\+\_\+t len)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga513a2e1d2733a5ba1ea0369f6af1a845}{alt\+\_\+gpio\+\_\+group\+\_\+config\+\_\+get2}} (\mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga6d149a5961bef8b91b8108e3838b1e09}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+1\+B\+I\+T\+\_\+t}} $\ast$pinid\+\_\+array, \mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga4f9ae2a8f2479be9005d07d74e1c91fd}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+R\+E\+C\+O\+R\+D\+\_\+t}} $\ast$config\+\_\+array, uint32\+\_\+t len)
\item 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} \mbox{\hyperlink{group__ALT__GPIO__UTILITY_gab9f4dc7b353a6152d22205dcc1b62e4c}{alt\+\_\+gpio\+\_\+bit\+\_\+to\+\_\+pid}} (\mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga6d149a5961bef8b91b8108e3838b1e09}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+1\+B\+I\+T\+\_\+t}} pin\+\_\+num)
\item 
\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gae4215fdba724cf1aa2ddefdcadabe622}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+B\+I\+T\+\_\+t}} \mbox{\hyperlink{group__ALT__GPIO__UTILITY_gabb884ac27ac7812efe6286a5162f6241}{alt\+\_\+gpio\+\_\+bit\+\_\+to\+\_\+port\+\_\+pin}} (\mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga6d149a5961bef8b91b8108e3838b1e09}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+1\+B\+I\+T\+\_\+t}} pin\+\_\+num)
\item 
\mbox{\hyperlink{group__ALT__GPIO__BITVIEW_ga6d149a5961bef8b91b8108e3838b1e09}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+1\+B\+I\+T\+\_\+t}} \mbox{\hyperlink{group__ALT__GPIO__UTILITY_gaceec1bfadaad84d3a382dba9c8a78934}{alt\+\_\+gpio\+\_\+port\+\_\+pin\+\_\+to\+\_\+bit}} (\mbox{\hyperlink{group__ALT__GPIO__API__CONFIG_gaaf1cf0e2a720d20cd883810f2b59097e}{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+R\+T\+\_\+t}} pid, uint32\+\_\+t bitmask)
\end{DoxyCompactItemize}
