;redcode
;assert 1
	SPL 0, <802
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -702
	DJN -1, @-20
	SLT 30, 9
	SUB 0, 7
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SLT 30, 9
	SUB 30, 9
	ADD 210, 30
	SUB 31, 501
	SUB @121, 103
	SUB <0, @2
	SPL 0, <801
	SUB <0, @2
	SLT -1, 0
	MOV #72, @906
	DAT #0, #0
	ADD 30, 9
	JMZ <121, -353
	SPL 0, <802
	SPL 0, <802
	DJN <121, -353
	JMZ <121, -353
	JMZ <121, -353
	JMZ <121, -353
	JMZ <121, -353
	ADD 30, 9
	CMP 30, 9
	DJN <10, 4
	ADD 270, 60
	SLT 30, 9
	ADD 210, 60
	DAT <277, #1
	SPL <300, 90
	ADD 3, 21
	ADD 3, 21
	SPL 0, <802
	SPL 0, <802
	SLT 30, 9
	CMP -277, <-126
	CMP -277, <-126
	SLT 30, 9
	SPL 0, <802
	CMP -277, <-126
	SPL 0, <802
	SLT 30, 9
	CMP -277, <-126
