###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID srv02749)
#  Generated on:      Sun Apr 30 22:39:15 2023
#  Design:            computer
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   SegD                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3113_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 17.977
= Slack Time                  2973.523
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   |  Delay | Arrival | Required | 
     |                             |       |                      |          |        |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+--------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |        |   0.125 | 2973.649 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     |  0.000 |   0.125 | 2973.649 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     |  0.800 |   0.925 | 2974.448 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  |  0.014 |   0.939 | 2974.463 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  |  0.162 |   1.102 | 2974.625 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  |  0.003 |   1.104 | 2974.627 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  |  0.182 |   1.286 | 2974.809 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  |  0.011 |   1.297 | 2974.821 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  |  0.418 |   1.716 | 2975.239 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  |  0.007 |   1.722 | 2975.246 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  |  0.416 |   2.138 | 2975.662 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  |  0.004 |   2.143 | 2975.666 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  |  0.254 |   2.397 | 2975.920 | 
     | CORE_Clock__L6_I7/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  |  0.026 |   2.423 | 2975.946 | 
     | CORE_Clock__L6_I7/Q         |   ^   | CORE_Clock__L6_N7    | CLKIN15  |  0.245 |   2.668 | 2976.191 | 
     | CORE_Clock__L7_I16/A        |   ^   | CORE_Clock__L6_N7    | CLKIN15  |  0.012 |   2.680 | 2976.203 | 
     | CORE_Clock__L7_I16/Q        |   v   | CORE_Clock__L7_N16   | CLKIN15  |  0.211 |   2.891 | 2976.415 | 
     | CORE_Clock__L8_I31/A        |   v   | CORE_Clock__L7_N16   | CLKIN15  |  0.005 |   2.896 | 2976.419 | 
     | CORE_Clock__L8_I31/Q        |   ^   | CORE_Clock__L8_N31   | CLKIN15  |  0.209 |   3.105 | 2976.629 | 
     | CORE_Clock__L9_I61/A        |   ^   | CORE_Clock__L8_N31   | CLKIN15  |  0.003 |   3.108 | 2976.631 | 
     | CORE_Clock__L9_I61/Q        |   v   | CORE_Clock__L9_N61   | CLKIN15  |  0.191 |   3.299 | 2976.822 | 
     | CORE_Clock__L10_I117/A      |   v   | CORE_Clock__L9_N61   | CLKIN15  |  0.002 |   3.302 | 2976.825 | 
     | CORE_Clock__L10_I117/Q      |   ^   | CORE_Clock__L10_N117 | CLKIN15  |  0.202 |   3.504 | 2977.027 | 
     | master_clock_r_REG3113_S1/C |   ^   | CORE_Clock__L10_N117 | DFSEP1   |  0.005 |   3.509 | 2977.032 | 
     | master_clock_r_REG3113_S1/Q |   v   | n25833               | DFSEP1   |  1.374 |   4.883 | 2978.406 | 
     | FE_OFC77_n25833/A           |   v   | n25833               | BUF2     |  0.000 |   4.883 | 2978.406 | 
     | FE_OFC77_n25833/Q           |   v   | FE_OFN77_n25833      | BUF2     |  1.262 |   6.144 | 2979.667 | 
     | U14714/D                    |   v   | FE_OFN77_n25833      | NOR40    |  0.001 |   6.145 | 2979.668 | 
     | U14714/Q                    |   ^   | n17903               | NOR40    |  0.492 |   6.637 | 2980.161 | 
     | FE_OFC240_n17903/A          |   ^   | n17903               | BUF2     |  0.000 |   6.637 | 2980.161 | 
     | FE_OFC240_n17903/Q          |   ^   | FE_OFN240_n17903     | BUF2     |  1.806 |   8.444 | 2981.967 | 
     | U16606/A                    |   ^   | FE_OFN240_n17903     | CLKIN1   |  0.035 |   8.478 | 2982.001 | 
     | U16606/Q                    |   v   | n17345               | CLKIN1   |  1.353 |   9.831 | 2983.354 | 
     | U16640/D                    |   v   | n17345               | AOI2110  |  0.001 |   9.832 | 2983.355 | 
     | U16640/Q                    |   ^   | n13217               | AOI2110  |  0.926 |  10.757 | 2984.281 | 
     | U16641/D                    |   ^   | n13217               | AOI310   |  0.000 |  10.757 | 2984.281 | 
     | U16641/Q                    |   v   | n13219               | AOI310   |  0.705 |  11.462 | 2984.985 | 
     | U16642/D                    |   v   | n13219               | OAI310   |  0.001 |  11.463 | 2984.986 | 
     | U16642/Q                    |   ^   | n17335               | OAI310   |  1.140 |  12.603 | 2986.126 | 
     | U16643/D                    |   ^   | n17335               | AOI2110  |  0.000 |  12.603 | 2986.126 | 
     | U16643/Q                    |   v   | n13233               | AOI2110  |  1.310 |  13.914 | 2987.437 | 
     | U16650/B                    |   v   | n13233               | NAND31   |  0.001 |  13.915 | 2987.438 | 
     | U16650/Q                    |   ^   | CORE_SegD            | NAND31   |  2.038 |  15.953 | 2989.476 | 
     | PAD_SegD/A                  |   ^   | CORE_SegD            | BU8P     | -0.006 |  15.948 | 2989.471 | 
     | PAD_SegD/PAD                |   ^   | SegD                 | BU8P     |  2.029 |  17.977 | 2991.500 | 
     | SegD                        |   ^   | SegD                 | computer |  0.000 |  17.977 | 2991.500 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   SegA                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3113_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 17.169
= Slack Time                  2974.331
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.126 | 2974.457 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.126 | 2974.457 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.800 |   0.925 | 2975.257 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.014 |   0.940 | 2975.271 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.162 |   1.102 | 2975.433 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.104 | 2975.436 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.182 |   1.286 | 2975.618 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.011 |   1.298 | 2975.629 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.418 |   1.716 | 2976.047 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.723 | 2976.054 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.416 |   2.139 | 2976.470 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.004 |   2.143 | 2976.474 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.254 |   2.397 | 2976.729 | 
     | CORE_Clock__L6_I7/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.423 | 2976.754 | 
     | CORE_Clock__L6_I7/Q         |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.245 |   2.668 | 2977.000 | 
     | CORE_Clock__L7_I16/A        |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.012 |   2.680 | 2977.011 | 
     | CORE_Clock__L7_I16/Q        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.211 |   2.892 | 2977.223 | 
     | CORE_Clock__L8_I31/A        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.005 |   2.896 | 2977.228 | 
     | CORE_Clock__L8_I31/Q        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.209 |   3.106 | 2977.437 | 
     | CORE_Clock__L9_I61/A        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.003 |   3.108 | 2977.440 | 
     | CORE_Clock__L9_I61/Q        |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.191 |   3.299 | 2977.631 | 
     | CORE_Clock__L10_I117/A      |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.002 |   3.302 | 2977.633 | 
     | CORE_Clock__L10_I117/Q      |   ^   | CORE_Clock__L10_N117 | CLKIN15  | 0.202 |   3.504 | 2977.835 | 
     | master_clock_r_REG3113_S1/C |   ^   | CORE_Clock__L10_N117 | DFSEP1   | 0.005 |   3.509 | 2977.841 | 
     | master_clock_r_REG3113_S1/Q |   v   | n25833               | DFSEP1   | 1.374 |   4.883 | 2979.214 | 
     | FE_OFC77_n25833/A           |   v   | n25833               | BUF2     | 0.000 |   4.883 | 2979.214 | 
     | FE_OFC77_n25833/Q           |   v   | FE_OFN77_n25833      | BUF2     | 1.262 |   6.145 | 2980.476 | 
     | U14714/D                    |   v   | FE_OFN77_n25833      | NOR40    | 0.001 |   6.146 | 2980.477 | 
     | U14714/Q                    |   ^   | n17903               | NOR40    | 0.492 |   6.638 | 2980.969 | 
     | FE_OFC240_n17903/A          |   ^   | n17903               | BUF2     | 0.000 |   6.638 | 2980.969 | 
     | FE_OFC240_n17903/Q          |   ^   | FE_OFN240_n17903     | BUF2     | 1.806 |   8.444 | 2982.775 | 
     | U16606/A                    |   ^   | FE_OFN240_n17903     | CLKIN1   | 0.035 |   8.479 | 2982.810 | 
     | U16606/Q                    |   v   | n17345               | CLKIN1   | 1.353 |   9.831 | 2984.163 | 
     | U16640/D                    |   v   | n17345               | AOI2110  | 0.001 |   9.832 | 2984.163 | 
     | U16640/Q                    |   ^   | n13217               | AOI2110  | 0.926 |  10.758 | 2985.089 | 
     | U16641/D                    |   ^   | n13217               | AOI310   | 0.000 |  10.758 | 2985.089 | 
     | U16641/Q                    |   v   | n13219               | AOI310   | 0.705 |  11.462 | 2985.794 | 
     | U16642/D                    |   v   | n13219               | OAI310   | 0.001 |  11.463 | 2985.794 | 
     | U16642/Q                    |   ^   | n17335               | OAI310   | 1.140 |  12.603 | 2986.934 | 
     | U16643/D                    |   ^   | n17335               | AOI2110  | 0.000 |  12.604 | 2986.935 | 
     | U16643/Q                    |   v   | n13233               | AOI2110  | 1.310 |  13.914 | 2988.245 | 
     | U9763/A                     |   v   | n13233               | NAND33   | 0.001 |  13.915 | 2988.246 | 
     | U9763/Q                     |   ^   | CORE_SegA            | NAND33   | 1.384 |  15.299 | 2989.630 | 
     | PAD_SegA/A                  |   ^   | CORE_SegA            | BU8P     | 0.040 |  15.339 | 2989.670 | 
     | PAD_SegA/PAD                |   ^   | SegA                 | BU8P     | 1.830 |  17.169 | 2991.500 | 
     | SegA                        |   ^   | SegA                 | computer | 0.000 |  17.169 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   SegE                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3113_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 17.085
= Slack Time                  2974.415
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.126 | 2974.541 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.126 | 2974.541 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.800 |   0.925 | 2975.340 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.014 |   0.940 | 2975.354 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.162 |   1.102 | 2975.517 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.104 | 2975.519 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.182 |   1.286 | 2975.701 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.011 |   1.298 | 2975.712 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.418 |   1.716 | 2976.131 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.723 | 2976.137 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.416 |   2.139 | 2976.553 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.004 |   2.143 | 2976.558 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.254 |   2.397 | 2976.812 | 
     | CORE_Clock__L6_I7/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.423 | 2976.838 | 
     | CORE_Clock__L6_I7/Q         |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.245 |   2.668 | 2977.083 | 
     | CORE_Clock__L7_I16/A        |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.012 |   2.680 | 2977.095 | 
     | CORE_Clock__L7_I16/Q        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.211 |   2.892 | 2977.306 | 
     | CORE_Clock__L8_I31/A        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.005 |   2.896 | 2977.311 | 
     | CORE_Clock__L8_I31/Q        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.209 |   3.106 | 2977.521 | 
     | CORE_Clock__L9_I61/A        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.003 |   3.108 | 2977.523 | 
     | CORE_Clock__L9_I61/Q        |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.191 |   3.299 | 2977.714 | 
     | CORE_Clock__L10_I117/A      |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.002 |   3.302 | 2977.717 | 
     | CORE_Clock__L10_I117/Q      |   ^   | CORE_Clock__L10_N117 | CLKIN15  | 0.202 |   3.504 | 2977.919 | 
     | master_clock_r_REG3113_S1/C |   ^   | CORE_Clock__L10_N117 | DFSEP1   | 0.005 |   3.509 | 2977.924 | 
     | master_clock_r_REG3113_S1/Q |   v   | n25833               | DFSEP1   | 1.374 |   4.883 | 2979.298 | 
     | FE_OFC77_n25833/A           |   v   | n25833               | BUF2     | 0.000 |   4.883 | 2979.298 | 
     | FE_OFC77_n25833/Q           |   v   | FE_OFN77_n25833      | BUF2     | 1.262 |   6.145 | 2980.559 | 
     | U14714/D                    |   v   | FE_OFN77_n25833      | NOR40    | 0.001 |   6.146 | 2980.560 | 
     | U14714/Q                    |   ^   | n17903               | NOR40    | 0.492 |   6.638 | 2981.052 | 
     | FE_OFC240_n17903/A          |   ^   | n17903               | BUF2     | 0.000 |   6.638 | 2981.052 | 
     | FE_OFC240_n17903/Q          |   ^   | FE_OFN240_n17903     | BUF2     | 1.806 |   8.444 | 2982.859 | 
     | U16606/A                    |   ^   | FE_OFN240_n17903     | CLKIN1   | 0.035 |   8.479 | 2982.893 | 
     | U16606/Q                    |   v   | n17345               | CLKIN1   | 1.353 |   9.831 | 2984.246 | 
     | U16640/D                    |   v   | n17345               | AOI2110  | 0.001 |   9.832 | 2984.247 | 
     | U16640/Q                    |   ^   | n13217               | AOI2110  | 0.926 |  10.758 | 2985.172 | 
     | U16641/D                    |   ^   | n13217               | AOI310   | 0.000 |  10.758 | 2985.172 | 
     | U16641/Q                    |   v   | n13219               | AOI310   | 0.705 |  11.462 | 2985.877 | 
     | U16642/D                    |   v   | n13219               | OAI310   | 0.001 |  11.463 | 2985.878 | 
     | U16642/Q                    |   ^   | n17335               | OAI310   | 1.140 |  12.603 | 2987.018 | 
     | U19742/D                    |   ^   | n17335               | NOR40    | 0.000 |  12.604 | 2987.018 | 
     | U19742/Q                    |   v   | n17340               | NOR40    | 0.931 |  13.535 | 2987.950 | 
     | U19744/C                    |   v   | n17340               | OAI2112  | 0.000 |  13.535 | 2987.950 | 
     | U19744/Q                    |   ^   | CORE_SegE            | OAI2112  | 1.621 |  15.156 | 2989.571 | 
     | PAD_SegE/A                  |   ^   | CORE_SegE            | BU8P     | 0.014 |  15.170 | 2989.585 | 
     | PAD_SegE/PAD                |   ^   | SegE                 | BU8P     | 1.915 |  17.085 | 2991.500 | 
     | SegE                        |   ^   | SegE                 | computer | 0.000 |  17.085 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   SegB                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3112_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 17.031
= Slack Time                  2974.469
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.126 | 2974.595 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.126 | 2974.595 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.800 |   0.925 | 2975.395 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.014 |   0.940 | 2975.409 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.162 |   1.102 | 2975.571 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.104 | 2975.574 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.182 |   1.286 | 2975.756 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.011 |   1.298 | 2975.767 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.418 |   1.716 | 2976.186 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.723 | 2976.192 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.416 |   2.139 | 2976.608 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.004 |   2.143 | 2976.613 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.254 |   2.397 | 2976.867 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.423 | 2976.893 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.224 |   2.647 | 2977.117 | 
     | CORE_Clock__L7_I14/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.004 |   2.651 | 2977.121 | 
     | CORE_Clock__L7_I14/Q        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.234 |   2.885 | 2977.354 | 
     | CORE_Clock__L8_I27/A        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.011 |   2.896 | 2977.366 | 
     | CORE_Clock__L8_I27/Q        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.224 |   3.120 | 2977.589 | 
     | CORE_Clock__L9_I53/A        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.004 |   3.124 | 2977.593 | 
     | CORE_Clock__L9_I53/Q        |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.208 |   3.331 | 2977.801 | 
     | CORE_Clock__L10_I103/A      |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.003 |   3.335 | 2977.804 | 
     | CORE_Clock__L10_I103/Q      |   ^   | CORE_Clock__L10_N103 | CLKIN15  | 0.213 |   3.548 | 2978.018 | 
     | master_clock_r_REG3112_S1/C |   ^   | CORE_Clock__L10_N103 | DFSC1    | 0.004 |   3.552 | 2978.021 | 
     | master_clock_r_REG3112_S1/Q |   v   | n26424               | DFSC1    | 1.425 |   4.977 | 2979.446 | 
     | FE_OFC88_n26424/A           |   v   | n26424               | BUF2     | 0.000 |   4.977 | 2979.446 | 
     | FE_OFC88_n26424/Q           |   v   | FE_OFN88_n26424      | BUF2     | 1.320 |   6.296 | 2980.766 | 
     | U14713/C                    |   v   | FE_OFN88_n26424      | NAND30   | 0.001 |   6.298 | 2980.767 | 
     | U14713/Q                    |   ^   | n17904               | NAND30   | 1.618 |   7.916 | 2982.385 | 
     | U9266/B                     |   ^   | n17904               | NOR23    | 0.000 |   7.916 | 2982.385 | 
     | U9266/Q                     |   v   | n17901               | NOR23    | 1.224 |   9.140 | 2983.610 | 
     | U16609/B                    |   v   | n17901               | NOR40    | 0.035 |   9.176 | 2983.645 | 
     | U16609/Q                    |   ^   | n17332               | NOR40    | 0.877 |  10.053 | 2984.522 | 
     | U19740/A                    |   ^   | n17332               | CLKIN0   | 0.000 |  10.053 | 2984.522 | 
     | U19740/Q                    |   v   | n17357               | CLKIN0   | 0.910 |  10.963 | 2985.433 | 
     | U9682/A                     |   v   | n17357               | NAND20   | 0.000 |  10.964 | 2985.433 | 
     | U9682/Q                     |   ^   | n17348               | NAND20   | 1.332 |  12.296 | 2986.766 | 
     | U9729/C                     |   ^   | n17348               | NOR30    | 0.000 |  12.296 | 2986.766 | 
     | U9729/Q                     |   v   | n17354               | NOR30    | 1.007 |  13.303 | 2987.773 | 
     | U19750/C                    |   v   | n17354               | OAI2112  | 0.000 |  13.303 | 2987.773 | 
     | U19750/Q                    |   ^   | CORE_SegB            | OAI2112  | 1.741 |  15.044 | 2989.514 | 
     | PAD_SegB/A                  |   ^   | CORE_SegB            | BU8P     | 0.023 |  15.067 | 2989.537 | 
     | PAD_SegB/PAD                |   ^   | SegB                 | BU8P     | 1.963 |  17.031 | 2991.500 | 
     | SegB                        |   ^   | SegB                 | computer | 0.000 |  17.031 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   SegF                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3113_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 16.626
= Slack Time                  2974.874
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2975.000 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2975.000 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.800 |   0.925 | 2975.799 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.014 |   0.939 | 2975.813 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.162 |   1.102 | 2975.976 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.104 | 2975.978 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.182 |   1.286 | 2976.160 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.011 |   1.297 | 2976.171 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.418 |   1.716 | 2976.590 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.722 | 2976.596 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.416 |   2.138 | 2977.012 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.004 |   2.143 | 2977.017 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.254 |   2.397 | 2977.271 | 
     | CORE_Clock__L6_I7/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.423 | 2977.297 | 
     | CORE_Clock__L6_I7/Q         |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.245 |   2.668 | 2977.542 | 
     | CORE_Clock__L7_I16/A        |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.012 |   2.680 | 2977.554 | 
     | CORE_Clock__L7_I16/Q        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.211 |   2.891 | 2977.765 | 
     | CORE_Clock__L8_I31/A        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.005 |   2.896 | 2977.770 | 
     | CORE_Clock__L8_I31/Q        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.209 |   3.105 | 2977.979 | 
     | CORE_Clock__L9_I61/A        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.003 |   3.108 | 2977.982 | 
     | CORE_Clock__L9_I61/Q        |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.191 |   3.299 | 2978.173 | 
     | CORE_Clock__L10_I117/A      |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.002 |   3.302 | 2978.176 | 
     | CORE_Clock__L10_I117/Q      |   ^   | CORE_Clock__L10_N117 | CLKIN15  | 0.202 |   3.504 | 2978.378 | 
     | master_clock_r_REG3113_S1/C |   ^   | CORE_Clock__L10_N117 | DFSEP1   | 0.005 |   3.509 | 2978.383 | 
     | master_clock_r_REG3113_S1/Q |   v   | n25833               | DFSEP1   | 1.374 |   4.883 | 2979.757 | 
     | FE_OFC77_n25833/A           |   v   | n25833               | BUF2     | 0.000 |   4.883 | 2979.757 | 
     | FE_OFC77_n25833/Q           |   v   | FE_OFN77_n25833      | BUF2     | 1.262 |   6.144 | 2981.018 | 
     | U14714/D                    |   v   | FE_OFN77_n25833      | NOR40    | 0.001 |   6.145 | 2981.019 | 
     | U14714/Q                    |   ^   | n17903               | NOR40    | 0.492 |   6.637 | 2981.511 | 
     | FE_OFC240_n17903/A          |   ^   | n17903               | BUF2     | 0.000 |   6.637 | 2981.511 | 
     | FE_OFC240_n17903/Q          |   ^   | FE_OFN240_n17903     | BUF2     | 1.806 |   8.444 | 2983.318 | 
     | U16606/A                    |   ^   | FE_OFN240_n17903     | CLKIN1   | 0.035 |   8.478 | 2983.352 | 
     | U16606/Q                    |   v   | n17345               | CLKIN1   | 1.353 |   9.831 | 2984.705 | 
     | U16621/C                    |   v   | n17345               | AOI210   | 0.001 |   9.832 | 2984.706 | 
     | U16621/Q                    |   ^   | n17338               | AOI210   | 1.163 |  10.994 | 2985.868 | 
     | U19731/C                    |   ^   | n17338               | OAI210   | 0.000 |  10.995 | 2985.869 | 
     | U19731/Q                    |   v   | n17321               | OAI210   | 0.313 |  11.308 | 2986.182 | 
     | U19732/A                    |   v   | n17321               | CLKIN0   | 0.000 |  11.308 | 2986.182 | 
     | U19732/Q                    |   ^   | n17322               | CLKIN0   | 1.098 |  12.405 | 2987.279 | 
     | U19733/D                    |   ^   | n17322               | NOR41    | 0.001 |  12.406 | 2987.281 | 
     | U19733/Q                    |   v   | n17326               | NOR41    | 0.826 |  13.233 | 2988.107 | 
     | U19734/D                    |   v   | n17326               | OAI2112  | 0.000 |  13.233 | 2988.107 | 
     | U19734/Q                    |   ^   | CORE_SegF            | OAI2112  | 1.508 |  14.741 | 2989.615 | 
     | PAD_SegF/A                  |   ^   | CORE_SegF            | BU8P     | 0.013 |  14.755 | 2989.629 | 
     | PAD_SegF/PAD                |   ^   | SegF                 | BU8P     | 1.871 |  16.626 | 2991.500 | 
     | SegF                        |   ^   | SegF                 | computer | 0.000 |  16.626 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   SegC                        (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3114_S1/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 16.575
= Slack Time                  2974.925
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2975.050 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2975.050 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.800 |   0.925 | 2975.850 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.014 |   0.939 | 2975.864 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.162 |   1.101 | 2976.026 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.104 | 2976.029 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.182 |   1.286 | 2976.211 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.011 |   1.297 | 2976.222 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.418 |   1.715 | 2976.641 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.722 | 2976.647 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.416 |   2.138 | 2977.063 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.004 |   2.142 | 2977.068 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.254 |   2.396 | 2977.322 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.422 | 2977.348 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.224 |   2.647 | 2977.572 | 
     | CORE_Clock__L7_I15/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.003 |   2.650 | 2977.575 | 
     | CORE_Clock__L7_I15/Q        |   v   | CORE_Clock__L7_N15   | CLKIN15  | 0.159 |   2.810 | 2977.735 | 
     | CORE_Clock__L8_I29/A        |   v   | CORE_Clock__L7_N15   | CLKIN15  | 0.009 |   2.819 | 2977.744 | 
     | CORE_Clock__L8_I29/Q        |   ^   | CORE_Clock__L8_N29   | CLKIN15  | 0.203 |   3.022 | 2977.947 | 
     | CORE_Clock__L9_I56/A        |   ^   | CORE_Clock__L8_N29   | CLKIN15  | 0.004 |   3.026 | 2977.951 | 
     | CORE_Clock__L9_I56/Q        |   v   | CORE_Clock__L9_N56   | CLKIN15  | 0.193 |   3.218 | 2978.144 | 
     | CORE_Clock__L10_I109/A      |   v   | CORE_Clock__L9_N56   | CLKIN15  | 0.003 |   3.221 | 2978.147 | 
     | CORE_Clock__L10_I109/Q      |   ^   | CORE_Clock__L10_N109 | CLKIN15  | 0.228 |   3.449 | 2978.375 | 
     | master_clock_r_REG3114_S1/C |   ^   | CORE_Clock__L10_N109 | DFSP1    | 0.007 |   3.457 | 2978.382 | 
     | master_clock_r_REG3114_S1/Q |   ^   | n25739               | DFSP1    | 1.246 |   4.703 | 2979.628 | 
     | FE_OFC71_n25739/A           |   ^   | n25739               | BUF2     | 0.000 |   4.703 | 2979.628 | 
     | FE_OFC71_n25739/Q           |   ^   | FE_OFN71_n25739      | BUF2     | 1.565 |   6.268 | 2981.193 | 
     | U14712/D                    |   ^   | FE_OFN71_n25739      | NOR40    | 0.002 |   6.270 | 2981.196 | 
     | U14712/Q                    |   v   | n13201               | NOR40    | 0.947 |   7.217 | 2982.143 | 
     | FE_OFC233_n13201/A          |   v   | n13201               | BUF2     | 0.000 |   7.218 | 2982.143 | 
     | FE_OFC233_n13201/Q          |   v   | FE_OFN233_n13201     | BUF2     | 1.564 |   8.781 | 2983.707 | 
     | U16599/B                    |   v   | FE_OFN233_n13201     | NAND20   | 0.028 |   8.810 | 2983.735 | 
     | U16599/Q                    |   ^   | n17328               | NAND20   | 1.627 |  10.437 | 2985.362 | 
     | U16600/A                    |   ^   | n17328               | CLKIN0   | 0.001 |  10.438 | 2985.364 | 
     | U16600/Q                    |   v   | n13204               | CLKIN0   | 0.840 |  11.278 | 2986.204 | 
     | U16624/B                    |   v   | n13204               | NAND20   | 0.000 |  11.279 | 2986.204 | 
     | U16624/Q                    |   ^   | n13205               | NAND20   | 0.687 |  11.965 | 2986.890 | 
     | U16625/A                    |   ^   | n13205               | CLKIN0   | 0.000 |  11.965 | 2986.890 | 
     | U16625/Q                    |   v   | n13225               | CLKIN0   | 0.618 |  12.583 | 2987.508 | 
     | U16632/B                    |   v   | n13225               | NOR40    | 0.000 |  12.583 | 2987.509 | 
     | U16632/Q                    |   ^   | n13213               | NOR40    | 1.560 |  14.143 | 2989.068 | 
     | U16635/A                    |   ^   | n13213               | NAND33   | 0.002 |  14.145 | 2989.071 | 
     | U16635/Q                    |   v   | CORE_SegC            | NAND33   | 0.698 |  14.843 | 2989.768 | 
     | PAD_SegC/A                  |   v   | CORE_SegC            | BU8P     | 0.026 |  14.869 | 2989.795 | 
     | PAD_SegC/PAD                |   v   | SegC                 | BU8P     | 1.705 |  16.575 | 2991.500 | 
     | SegC                        |   v   | SegC                 | computer | 0.000 |  16.575 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   SegG                        (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3112_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 15.664
= Slack Time                  2975.836
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2975.961 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2975.961 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.800 |   0.925 | 2976.761 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.014 |   0.939 | 2976.775 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.162 |   1.101 | 2976.937 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.104 | 2976.940 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.182 |   1.286 | 2977.122 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.011 |   1.297 | 2977.133 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.418 |   1.716 | 2977.552 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.722 | 2977.558 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.416 |   2.138 | 2977.974 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.004 |   2.143 | 2977.979 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.254 |   2.397 | 2978.233 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.423 | 2978.259 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.224 |   2.647 | 2978.483 | 
     | CORE_Clock__L7_I14/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.004 |   2.651 | 2978.487 | 
     | CORE_Clock__L7_I14/Q        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.234 |   2.884 | 2978.720 | 
     | CORE_Clock__L8_I27/A        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.011 |   2.896 | 2978.732 | 
     | CORE_Clock__L8_I27/Q        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.224 |   3.119 | 2978.955 | 
     | CORE_Clock__L9_I53/A        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.004 |   3.123 | 2978.959 | 
     | CORE_Clock__L9_I53/Q        |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.208 |   3.331 | 2979.167 | 
     | CORE_Clock__L10_I103/A      |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.003 |   3.334 | 2979.170 | 
     | CORE_Clock__L10_I103/Q      |   ^   | CORE_Clock__L10_N103 | CLKIN15  | 0.213 |   3.548 | 2979.384 | 
     | master_clock_r_REG3112_S1/C |   ^   | CORE_Clock__L10_N103 | DFSC1    | 0.004 |   3.551 | 2979.387 | 
     | master_clock_r_REG3112_S1/Q |   v   | n26424               | DFSC1    | 1.425 |   4.976 | 2980.812 | 
     | FE_OFC88_n26424/A           |   v   | n26424               | BUF2     | 0.000 |   4.976 | 2980.812 | 
     | FE_OFC88_n26424/Q           |   v   | FE_OFN88_n26424      | BUF2     | 1.320 |   6.296 | 2982.132 | 
     | U9034/A                     |   v   | FE_OFN88_n26424      | NOR40    | 0.002 |   6.298 | 2982.134 | 
     | U9034/Q                     |   ^   | n17351               | NOR40    | 0.614 |   6.912 | 2982.748 | 
     | FE_OFC237_n17351/A          |   ^   | n17351               | BUF2     | 0.000 |   6.912 | 2982.748 | 
     | FE_OFC237_n17351/Q          |   ^   | FE_OFN237_n17351     | BUF2     | 1.664 |   8.576 | 2984.412 | 
     | U16613/A                    |   ^   | FE_OFN237_n17351     | CLKIN1   | 0.031 |   8.606 | 2984.442 | 
     | U16613/Q                    |   v   | n17359               | CLKIN1   | 1.246 |   9.852 | 2985.688 | 
     | U16614/C                    |   v   | n17359               | NOR30    | 0.000 |   9.853 | 2985.688 | 
     | U16614/Q                    |   ^   | n13215               | NOR30    | 0.888 |  10.740 | 2986.576 | 
     | U16617/C                    |   ^   | n13215               | NOR40    | 0.000 |  10.740 | 2986.576 | 
     | U16617/Q                    |   v   | n17327               | NOR40    | 1.464 |  12.204 | 2988.040 | 
     | U9762/B                     |   v   | n17327               | NAND42   | 0.001 |  12.206 | 2988.042 | 
     | U9762/Q                     |   ^   | CORE_SegG            | NAND42   | 1.613 |  13.818 | 2989.654 | 
     | PAD_SegG/A                  |   ^   | CORE_SegG            | BU8P     | 0.006 |  13.825 | 2989.661 | 
     | PAD_SegG/PAD                |   ^   | SegG                 | BU8P     | 1.839 |  15.664 | 2991.500 | 
     | SegG                        |   ^   | SegG                 | computer | 0.000 |  15.664 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   DP                          (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3112_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                 14.333
= Slack Time                  2977.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.126 | 2977.293 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.126 | 2977.293 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.800 |   0.925 | 2978.092 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.014 |   0.940 | 2978.107 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.162 |   1.102 | 2978.269 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.104 | 2978.271 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.182 |   1.286 | 2978.453 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.011 |   1.298 | 2978.465 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.418 |   1.716 | 2978.883 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.723 | 2978.890 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.416 |   2.139 | 2979.306 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.004 |   2.143 | 2979.310 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.254 |   2.397 | 2979.564 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.423 | 2979.590 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.224 |   2.647 | 2979.814 | 
     | CORE_Clock__L7_I14/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.004 |   2.651 | 2979.818 | 
     | CORE_Clock__L7_I14/Q        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.234 |   2.885 | 2980.052 | 
     | CORE_Clock__L8_I27/A        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.011 |   2.896 | 2980.063 | 
     | CORE_Clock__L8_I27/Q        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.224 |   3.120 | 2980.287 | 
     | CORE_Clock__L9_I53/A        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.004 |   3.124 | 2980.291 | 
     | CORE_Clock__L9_I53/Q        |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.208 |   3.331 | 2980.498 | 
     | CORE_Clock__L10_I103/A      |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.003 |   3.335 | 2980.502 | 
     | CORE_Clock__L10_I103/Q      |   ^   | CORE_Clock__L10_N103 | CLKIN15  | 0.213 |   3.548 | 2980.715 | 
     | master_clock_r_REG3112_S1/C |   ^   | CORE_Clock__L10_N103 | DFSC1    | 0.004 |   3.552 | 2980.719 | 
     | master_clock_r_REG3112_S1/Q |   v   | n26424               | DFSC1    | 1.425 |   4.977 | 2982.144 | 
     | FE_OFC88_n26424/A           |   v   | n26424               | BUF2     | 0.000 |   4.977 | 2982.144 | 
     | FE_OFC88_n26424/Q           |   v   | FE_OFN88_n26424      | BUF2     | 1.320 |   6.296 | 2983.463 | 
     | U14713/C                    |   v   | FE_OFN88_n26424      | NAND30   | 0.001 |   6.298 | 2983.465 | 
     | U14713/Q                    |   ^   | n17904               | NAND30   | 1.618 |   7.916 | 2985.083 | 
     | U9266/B                     |   ^   | n17904               | NOR23    | 0.000 |   7.916 | 2985.083 | 
     | U9266/Q                     |   v   | n17901               | NOR23    | 1.224 |   9.140 | 2986.307 | 
     | U16609/B                    |   v   | n17901               | NOR40    | 0.035 |   9.176 | 2986.343 | 
     | U16609/Q                    |   ^   | n17332               | NOR40    | 0.877 |  10.053 | 2987.220 | 
     | U19740/A                    |   ^   | n17332               | CLKIN0   | 0.000 |  10.053 | 2987.220 | 
     | U19740/Q                    |   v   | n17357               | CLKIN0   | 0.910 |  10.963 | 2988.130 | 
     | U19752/D                    |   v   | n17357               | OAI2112  | 0.000 |  10.964 | 2988.131 | 
     | U19752/Q                    |   ^   | CORE_DP              | OAI2112  | 1.484 |  12.448 | 2989.615 | 
     | PAD_DP/A                    |   ^   | CORE_DP              | BU8P     | 0.014 |  12.462 | 2989.629 | 
     | PAD_DP/PAD                  |   ^   | DP                   | BU8P     | 1.871 |  14.333 | 2991.500 | 
     | DP                          |   ^   | DP                   | computer | 0.000 |  14.333 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   nDigit[3]                   (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3114_S1/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                  8.167
= Slack Time                  2983.333
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2983.459 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2983.459 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.800 |   0.925 | 2984.259 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.014 |   0.939 | 2984.273 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.162 |   1.102 | 2984.435 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.104 | 2984.438 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.182 |   1.286 | 2984.620 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.011 |   1.297 | 2984.631 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.418 |   1.716 | 2985.049 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.722 | 2985.056 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.416 |   2.138 | 2985.472 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.004 |   2.143 | 2985.476 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.254 |   2.397 | 2985.730 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.423 | 2985.756 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.224 |   2.647 | 2985.981 | 
     | CORE_Clock__L7_I15/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.003 |   2.651 | 2985.984 | 
     | CORE_Clock__L7_I15/Q        |   v   | CORE_Clock__L7_N15   | CLKIN15  | 0.159 |   2.810 | 2986.144 | 
     | CORE_Clock__L8_I29/A        |   v   | CORE_Clock__L7_N15   | CLKIN15  | 0.009 |   2.819 | 2986.153 | 
     | CORE_Clock__L8_I29/Q        |   ^   | CORE_Clock__L8_N29   | CLKIN15  | 0.203 |   3.022 | 2986.356 | 
     | CORE_Clock__L9_I56/A        |   ^   | CORE_Clock__L8_N29   | CLKIN15  | 0.004 |   3.026 | 2986.360 | 
     | CORE_Clock__L9_I56/Q        |   v   | CORE_Clock__L9_N56   | CLKIN15  | 0.193 |   3.219 | 2986.552 | 
     | CORE_Clock__L10_I109/A      |   v   | CORE_Clock__L9_N56   | CLKIN15  | 0.003 |   3.222 | 2986.555 | 
     | CORE_Clock__L10_I109/Q      |   ^   | CORE_Clock__L10_N109 | CLKIN15  | 0.228 |   3.450 | 2986.783 | 
     | master_clock_r_REG3114_S1/C |   ^   | CORE_Clock__L10_N109 | DFSP1    | 0.007 |   3.457 | 2986.791 | 
     | master_clock_r_REG3114_S1/Q |   ^   | n25739               | DFSP1    | 1.246 |   4.703 | 2988.037 | 
     | FE_OFC71_n25739/A           |   ^   | n25739               | BUF2     | 0.000 |   4.703 | 2988.037 | 
     | FE_OFC71_n25739/Q           |   ^   | FE_OFN71_n25739      | BUF2     | 1.565 |   6.269 | 2989.602 | 
     | PAD_nDigit_3/A              |   ^   | FE_OFN71_n25739      | BU8P     | 0.012 |   6.281 | 2989.614 | 
     | PAD_nDigit_3/PAD            |   ^   | nDigit[3]            | BU8P     | 1.886 |   8.167 | 2991.500 | 
     | nDigit[3]                   |   ^   | nDigit[3]            | computer | 0.000 |   8.167 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   nDigit[0]                   (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3112_S1/Q (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                  8.078
= Slack Time                  2983.422
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2983.548 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2983.548 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.800 |   0.925 | 2984.347 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.014 |   0.939 | 2984.362 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.162 |   1.102 | 2984.524 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.104 | 2984.526 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.182 |   1.286 | 2984.708 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.011 |   1.297 | 2984.719 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.418 |   1.716 | 2985.138 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.722 | 2985.145 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.416 |   2.138 | 2985.561 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.004 |   2.143 | 2985.565 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.254 |   2.397 | 2985.819 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.423 | 2985.845 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.224 |   2.647 | 2986.069 | 
     | CORE_Clock__L7_I14/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.004 |   2.651 | 2986.073 | 
     | CORE_Clock__L7_I14/Q        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.234 |   2.885 | 2986.307 | 
     | CORE_Clock__L8_I27/A        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.011 |   2.896 | 2986.318 | 
     | CORE_Clock__L8_I27/Q        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.224 |   3.120 | 2986.542 | 
     | CORE_Clock__L9_I53/A        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.004 |   3.123 | 2986.545 | 
     | CORE_Clock__L9_I53/Q        |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.208 |   3.331 | 2986.753 | 
     | CORE_Clock__L10_I103/A      |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.003 |   3.334 | 2986.757 | 
     | CORE_Clock__L10_I103/Q      |   ^   | CORE_Clock__L10_N103 | CLKIN15  | 0.213 |   3.548 | 2986.970 | 
     | master_clock_r_REG3112_S1/C |   ^   | CORE_Clock__L10_N103 | DFSC1    | 0.004 |   3.551 | 2986.973 | 
     | master_clock_r_REG3112_S1/Q |   v   | n26424               | DFSC1    | 1.425 |   4.976 | 2988.398 | 
     | FE_OFC88_n26424/A           |   v   | n26424               | BUF2     | 0.000 |   4.976 | 2988.398 | 
     | FE_OFC88_n26424/Q           |   v   | FE_OFN88_n26424      | BUF2     | 1.320 |   6.296 | 2989.718 | 
     | PAD_nDigit_0/A              |   v   | FE_OFN88_n26424      | BU8P     | 0.032 |   6.329 | 2989.751 | 
     | PAD_nDigit_0/PAD            |   v   | nDigit[0]            | BU8P     | 1.749 |   8.078 | 2991.500 | 
     | nDigit[0]                   |   v   | nDigit[0]            | computer | 0.000 |   8.078 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   SDO                         (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3115_S1/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                  8.073
= Slack Time                  2983.427
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2983.552 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2983.552 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.800 |   0.925 | 2984.352 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.014 |   0.939 | 2984.366 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.162 |   1.102 | 2984.529 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.104 | 2984.531 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.182 |   1.286 | 2984.713 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.011 |   1.297 | 2984.724 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.418 |   1.716 | 2985.143 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.722 | 2985.149 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.416 |   2.138 | 2985.565 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.004 |   2.143 | 2985.570 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.254 |   2.397 | 2985.824 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.423 | 2985.850 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.224 |   2.647 | 2986.074 | 
     | CORE_Clock__L7_I14/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.004 |   2.651 | 2986.078 | 
     | CORE_Clock__L7_I14/Q        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.234 |   2.885 | 2986.312 | 
     | CORE_Clock__L8_I27/A        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.011 |   2.896 | 2986.323 | 
     | CORE_Clock__L8_I27/Q        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.224 |   3.120 | 2986.547 | 
     | CORE_Clock__L9_I53/A        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.004 |   3.123 | 2986.550 | 
     | CORE_Clock__L9_I53/Q        |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.208 |   3.331 | 2986.758 | 
     | CORE_Clock__L10_I103/A      |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.003 |   3.334 | 2986.761 | 
     | CORE_Clock__L10_I103/Q      |   ^   | CORE_Clock__L10_N103 | CLKIN15  | 0.213 |   3.548 | 2986.975 | 
     | master_clock_r_REG3115_S1/C |   ^   | CORE_Clock__L10_N103 | DFSP1    | 0.003 |   3.551 | 2986.978 | 
     | master_clock_r_REG3115_S1/Q |   ^   | n25738               | DFSP1    | 1.277 |   4.828 | 2988.255 | 
     | FE_OFC70_n25738/A           |   ^   | n25738               | BUF6     | 0.000 |   4.828 | 2988.255 | 
     | FE_OFC70_n25738/Q           |   ^   | FE_OFN70_n25738      | BUF6     | 1.282 |   6.110 | 2989.537 | 
     | PAD_SDO/A                   |   ^   | FE_OFN70_n25738      | BU8P     | 0.140 |   6.250 | 2989.677 | 
     | PAD_SDO/PAD                 |   ^   | SDO                  | BU8P     | 1.824 |   8.073 | 2991.500 | 
     | SDO                         |   ^   | SDO                  | computer | 0.000 |   8.073 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   nDigit[2]                   (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3115_S1/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                  8.001
= Slack Time                  2983.499
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2983.624 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2983.624 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.800 |   0.925 | 2984.424 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.014 |   0.939 | 2984.438 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.162 |   1.102 | 2984.600 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.104 | 2984.603 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.182 |   1.286 | 2984.785 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.011 |   1.297 | 2984.796 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.418 |   1.716 | 2985.215 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.722 | 2985.221 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.416 |   2.138 | 2985.637 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.004 |   2.143 | 2985.642 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.254 |   2.397 | 2985.896 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.423 | 2985.922 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.224 |   2.647 | 2986.146 | 
     | CORE_Clock__L7_I14/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15  | 0.004 |   2.651 | 2986.150 | 
     | CORE_Clock__L7_I14/Q        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.234 |   2.885 | 2986.383 | 
     | CORE_Clock__L8_I27/A        |   v   | CORE_Clock__L7_N14   | CLKIN15  | 0.011 |   2.896 | 2986.395 | 
     | CORE_Clock__L8_I27/Q        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.224 |   3.120 | 2986.618 | 
     | CORE_Clock__L9_I53/A        |   ^   | CORE_Clock__L8_N27   | CLKIN15  | 0.004 |   3.123 | 2986.622 | 
     | CORE_Clock__L9_I53/Q        |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.208 |   3.331 | 2986.830 | 
     | CORE_Clock__L10_I103/A      |   v   | CORE_Clock__L9_N53   | CLKIN15  | 0.003 |   3.334 | 2986.833 | 
     | CORE_Clock__L10_I103/Q      |   ^   | CORE_Clock__L10_N103 | CLKIN15  | 0.213 |   3.548 | 2987.047 | 
     | master_clock_r_REG3115_S1/C |   ^   | CORE_Clock__L10_N103 | DFSP1    | 0.003 |   3.551 | 2987.049 | 
     | master_clock_r_REG3115_S1/Q |   ^   | n25738               | DFSP1    | 1.277 |   4.828 | 2988.326 | 
     | FE_OFC70_n25738/A           |   ^   | n25738               | BUF6     | 0.000 |   4.828 | 2988.327 | 
     | FE_OFC70_n25738/Q           |   ^   | FE_OFN70_n25738      | BUF6     | 1.282 |   6.110 | 2989.608 | 
     | PAD_nDigit_2/A              |   ^   | FE_OFN70_n25738      | BU8P     | 0.069 |   6.178 | 2989.677 | 
     | PAD_nDigit_2/PAD            |   ^   | nDigit[2]            | BU8P     | 1.823 |   8.001 | 2991.500 | 
     | nDigit[2]                   |   ^   | nDigit[2]            | computer | 0.000 |   8.001 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   nDigit[1]                   (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3113_S1/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          0.000
- External Delay                8.000
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               2991.500
- Arrival Time                  7.971
= Slack Time                  2983.529
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.125
     = Beginpoint Arrival Time            0.125
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |   Cell   | Delay | Arrival | Required | 
     |                             |       |                      |          |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+----------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |          |       |   0.125 | 2983.654 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP     | 0.000 |   0.125 | 2983.654 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP     | 0.800 |   0.925 | 2984.454 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12  | 0.014 |   0.939 | 2984.468 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12  | 0.162 |   1.101 | 2984.630 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15  | 0.003 |   1.104 | 2984.633 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15  | 0.182 |   1.286 | 2984.815 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15  | 0.011 |   1.297 | 2984.826 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.418 |   1.716 | 2985.244 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15  | 0.007 |   1.722 | 2985.251 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15  | 0.416 |   2.138 | 2985.667 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15  | 0.004 |   2.143 | 2985.671 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.254 |   2.397 | 2985.926 | 
     | CORE_Clock__L6_I7/A         |   v   | CORE_Clock__L5_N3    | CLKIN15  | 0.026 |   2.422 | 2985.951 | 
     | CORE_Clock__L6_I7/Q         |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.245 |   2.668 | 2986.197 | 
     | CORE_Clock__L7_I16/A        |   ^   | CORE_Clock__L6_N7    | CLKIN15  | 0.012 |   2.680 | 2986.208 | 
     | CORE_Clock__L7_I16/Q        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.211 |   2.891 | 2986.420 | 
     | CORE_Clock__L8_I31/A        |   v   | CORE_Clock__L7_N16   | CLKIN15  | 0.005 |   2.896 | 2986.425 | 
     | CORE_Clock__L8_I31/Q        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.209 |   3.105 | 2986.634 | 
     | CORE_Clock__L9_I61/A        |   ^   | CORE_Clock__L8_N31   | CLKIN15  | 0.003 |   3.108 | 2986.637 | 
     | CORE_Clock__L9_I61/Q        |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.191 |   3.299 | 2986.828 | 
     | CORE_Clock__L10_I117/A      |   v   | CORE_Clock__L9_N61   | CLKIN15  | 0.002 |   3.301 | 2986.830 | 
     | CORE_Clock__L10_I117/Q      |   ^   | CORE_Clock__L10_N117 | CLKIN15  | 0.202 |   3.504 | 2987.032 | 
     | master_clock_r_REG3113_S1/C |   ^   | CORE_Clock__L10_N117 | DFSEP1   | 0.005 |   3.509 | 2987.038 | 
     | master_clock_r_REG3113_S1/Q |   ^   | n25833               | DFSEP1   | 1.271 |   4.780 | 2988.309 | 
     | FE_OFC77_n25833/A           |   ^   | n25833               | BUF2     | 0.000 |   4.780 | 2988.309 | 
     | FE_OFC77_n25833/Q           |   ^   | FE_OFN77_n25833      | BUF2     | 1.360 |   6.140 | 2989.669 | 
     | PAD_nDigit_1/A              |   ^   | FE_OFN77_n25833      | BU8P     | 0.013 |   6.153 | 2989.682 | 
     | PAD_nDigit_1/PAD            |   ^   | nDigit[1]            | BU8P     | 1.818 |   7.971 | 2991.500 | 
     | nDigit[1]                   |   ^   | nDigit[1]            | computer | 0.000 |   7.971 | 2991.500 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin master_clock_r_REG950_S13_IP/C 
Endpoint:   master_clock_r_REG950_S13_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.435
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.934
- Arrival Time                 21.950
= Slack Time                  2983.984
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.137 | 2996.121 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.121 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.790 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.789 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.341 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.341 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.857 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.870 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.520 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.534 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.037 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.430 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.876 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.970 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.860 | 
     | master_clock_r_REG950_S13_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.074 |  21.950 | 3005.934 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   1.707 | -2982.277 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   1.707 | -2982.277 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.833 | -2980.150 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.135 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.944 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.042 | -2979.941 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.754 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.241 | -2979.742 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.324 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.667 | -2979.317 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.876 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.119 | -2978.865 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.712 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.706 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.559 | -2978.425 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.559 | -2978.425 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.806 | -2978.177 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.160 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.051 | -2977.933 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.054 | -2977.929 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.736 | 
     | CORE_Clock__L10_I65/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.250 | -2977.733 | 
     | CORE_Clock__L10_I65/Q          |   ^   | CORE_Clock__L10_N65 | CLKIN15 | 0.185 |   6.435 | -2977.549 | 
     | master_clock_r_REG950_S13_IP/C |   ^   | CORE_Clock__L10_N65 | DFSEC1  | 0.000 |   6.435 | -2977.549 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin master_clock_r_REG1286_S8_IP/C 
Endpoint:   master_clock_r_REG1286_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.441
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.940
- Arrival Time                 21.950
= Slack Time                  2983.990
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2996.128 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.128 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.796 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.795 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.347 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.347 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.864 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.876 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.526 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.540 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.044 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.436 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.883 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.976 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.867 | 
     | master_clock_r_REG1286_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.073 |  21.950 | 3005.940 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   1.708 | -2982.282 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   1.708 | -2982.282 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.834 | -2980.156 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.141 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.950 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.043 | -2979.947 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.760 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.242 | -2979.748 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.330 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.667 | -2979.323 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.882 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.119 | -2978.871 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.718 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.712 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.559 | -2978.431 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.559 | -2978.431 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.807 | -2978.183 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.166 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.051 | -2977.939 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.055 | -2977.935 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.742 | 
     | CORE_Clock__L10_I64/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.251 | -2977.739 | 
     | CORE_Clock__L10_I64/Q          |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.186 |   6.437 | -2977.553 | 
     | master_clock_r_REG1286_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.004 |   6.441 | -2977.549 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin master_clock_r_REG1344_S8_IP/C 
Endpoint:   master_clock_r_REG1344_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.440
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.939
- Arrival Time                 21.949
= Slack Time                  2983.990
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2996.128 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.128 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.796 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.795 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.347 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.348 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.864 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.877 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.526 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.541 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.044 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.437 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.883 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.977 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.867 | 
     | master_clock_r_REG1344_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.072 |  21.949 | 3005.939 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   1.708 | -2982.283 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   1.708 | -2982.283 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.834 | -2980.156 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.141 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.950 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.043 | -2979.948 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.760 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.242 | -2979.749 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.330 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.667 | -2979.323 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.882 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.119 | -2978.871 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.718 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.712 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.559 | -2978.431 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.559 | -2978.431 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.807 | -2978.184 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.166 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.051 | -2977.939 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.055 | -2977.936 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.742 | 
     | CORE_Clock__L10_I64/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.251 | -2977.739 | 
     | CORE_Clock__L10_I64/Q          |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.186 |   6.437 | -2977.553 | 
     | master_clock_r_REG1344_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   6.440 | -2977.550 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin master_clock_r_REG1400_S8_IP/C 
Endpoint:   master_clock_r_REG1400_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.440
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.939
- Arrival Time                 21.949
= Slack Time                  2983.990
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.137 | 2996.128 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.128 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.796 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.795 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.347 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.347 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.864 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.876 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.526 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.540 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.044 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.436 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.883 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.976 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.867 | 
     | master_clock_r_REG1400_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.072 |  21.949 | 3005.939 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   1.707 | -2982.283 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   1.707 | -2982.283 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.833 | -2980.157 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.141 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.950 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.042 | -2979.948 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.760 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.241 | -2979.749 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.330 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.667 | -2979.324 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.882 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.119 | -2978.872 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.718 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.712 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.559 | -2978.432 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.559 | -2978.432 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.806 | -2978.184 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.166 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.051 | -2977.940 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.054 | -2977.936 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.742 | 
     | CORE_Clock__L10_I64/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.251 | -2977.740 | 
     | CORE_Clock__L10_I64/Q          |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.186 |   6.437 | -2977.553 | 
     | master_clock_r_REG1400_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   6.440 | -2977.550 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin master_clock_r_REG944_S8_IP/C 
Endpoint:   master_clock_r_REG944_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.439
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.938
- Arrival Time                 21.948
= Slack Time                  2983.991
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                |       |                  |         |        |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                           |   v   | Test             |         |        |  12.138 | 2996.129 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.129 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.797 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.796 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.348 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.348 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.865 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.877 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.527 | 
     | FE_OFC191_n31537/A             |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.541 | 
     | FE_OFC191_n31537/Q             |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.045 | 
     | FE_OFC194_n31537/A             |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.437 | 
     | FE_OFC194_n31537/Q             |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.884 | 
     | FE_OFC206_n31537/A             |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.977 | 
     | FE_OFC206_n31537/Q             |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.868 | 
     | master_clock_r_REG944_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.071 |  21.948 | 3005.938 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                               |       |                     |         |       |  Time   |   Time    | 
     |-------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                         |   ^   | Clock               |         |       |   1.708 | -2982.283 | 
     | PAD_Clock/PAD                 |   ^   | Clock               | ICUP    | 0.000 |   1.708 | -2982.283 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.834 | -2980.157 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.142 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.951 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.043 | -2979.948 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.760 | 
     | CORE_Clock__L3_I1/A           |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.242 | -2979.749 | 
     | CORE_Clock__L3_I1/Q           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.331 | 
     | CORE_Clock__L4_I2/A           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.667 | -2979.324 | 
     | CORE_Clock__L4_I2/Q           |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.883 | 
     | CORE_Clock__L5_I2/A           |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.119 | -2978.872 | 
     | CORE_Clock__L5_I2/Q           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.719 | 
     | CORE_Clock__L6_I4/A           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.713 | 
     | CORE_Clock__L6_I4/Q           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.559 | -2978.432 | 
     | CORE_Clock__L7_I9/A           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.559 | -2978.432 | 
     | CORE_Clock__L7_I9/Q           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.807 | -2978.184 | 
     | CORE_Clock__L8_I18/A          |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.167 | 
     | CORE_Clock__L8_I18/Q          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.051 | -2977.940 | 
     | CORE_Clock__L9_I33/A          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.055 | -2977.936 | 
     | CORE_Clock__L9_I33/Q          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.743 | 
     | CORE_Clock__L10_I64/A         |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.251 | -2977.740 | 
     | CORE_Clock__L10_I64/Q         |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.186 |   6.437 | -2977.554 | 
     | master_clock_r_REG944_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.002 |   6.439 | -2977.552 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin master_clock_r_REG945_S8_IP/C 
Endpoint:   master_clock_r_REG945_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.439
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.938
- Arrival Time                 21.948
= Slack Time                  2983.991
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                |       |                  |         |        |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                           |   v   | Test             |         |        |  12.138 | 2996.129 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.129 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.797 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.796 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.348 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.348 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.865 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.877 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.527 | 
     | FE_OFC191_n31537/A             |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.541 | 
     | FE_OFC191_n31537/Q             |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.045 | 
     | FE_OFC194_n31537/A             |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.437 | 
     | FE_OFC194_n31537/Q             |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.884 | 
     | FE_OFC206_n31537/A             |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.977 | 
     | FE_OFC206_n31537/Q             |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.868 | 
     | master_clock_r_REG945_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.071 |  21.948 | 3005.938 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                               |       |                     |         |       |  Time   |   Time    | 
     |-------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                         |   ^   | Clock               |         |       |   1.708 | -2982.283 | 
     | PAD_Clock/PAD                 |   ^   | Clock               | ICUP    | 0.000 |   1.708 | -2982.283 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.834 | -2980.157 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.142 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.951 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.043 | -2979.948 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.760 | 
     | CORE_Clock__L3_I1/A           |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.242 | -2979.749 | 
     | CORE_Clock__L3_I1/Q           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.331 | 
     | CORE_Clock__L4_I2/A           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.667 | -2979.324 | 
     | CORE_Clock__L4_I2/Q           |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.883 | 
     | CORE_Clock__L5_I2/A           |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.119 | -2978.872 | 
     | CORE_Clock__L5_I2/Q           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.719 | 
     | CORE_Clock__L6_I4/A           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.713 | 
     | CORE_Clock__L6_I4/Q           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.559 | -2978.432 | 
     | CORE_Clock__L7_I9/A           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.559 | -2978.432 | 
     | CORE_Clock__L7_I9/Q           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.807 | -2978.184 | 
     | CORE_Clock__L8_I18/A          |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.167 | 
     | CORE_Clock__L8_I18/Q          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.051 | -2977.940 | 
     | CORE_Clock__L9_I33/A          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.055 | -2977.936 | 
     | CORE_Clock__L9_I33/Q          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.743 | 
     | CORE_Clock__L10_I64/A         |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.251 | -2977.740 | 
     | CORE_Clock__L10_I64/Q         |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.186 |   6.437 | -2977.554 | 
     | master_clock_r_REG945_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.002 |   6.439 | -2977.552 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin master_clock_r_REG943_S8_IP/C 
Endpoint:   master_clock_r_REG943_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.440
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.939
- Arrival Time                 21.947
= Slack Time                  2983.992
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                |       |                  |         |        |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                           |   v   | Test             |         |        |  12.138 | 2996.130 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.130 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.798 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.797 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.349 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.349 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.866 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.878 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.528 | 
     | FE_OFC191_n31537/A             |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.542 | 
     | FE_OFC191_n31537/Q             |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.046 | 
     | FE_OFC194_n31537/A             |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.438 | 
     | FE_OFC194_n31537/Q             |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.885 | 
     | FE_OFC206_n31537/A             |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.978 | 
     | FE_OFC206_n31537/Q             |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.869 | 
     | master_clock_r_REG943_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.070 |  21.947 | 3005.939 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                               |       |                     |         |       |  Time   |   Time    | 
     |-------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                         |   ^   | Clock               |         |       |   1.708 | -2982.284 | 
     | PAD_Clock/PAD                 |   ^   | Clock               | ICUP    | 0.000 |   1.708 | -2982.284 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.834 | -2980.158 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.143 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.952 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.043 | -2979.949 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.761 | 
     | CORE_Clock__L3_I1/A           |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.242 | -2979.750 | 
     | CORE_Clock__L3_I1/Q           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.332 | 
     | CORE_Clock__L4_I2/A           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.667 | -2979.325 | 
     | CORE_Clock__L4_I2/Q           |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.884 | 
     | CORE_Clock__L5_I2/A           |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.119 | -2978.873 | 
     | CORE_Clock__L5_I2/Q           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.719 | 
     | CORE_Clock__L6_I4/A           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.714 | 
     | CORE_Clock__L6_I4/Q           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.559 | -2978.433 | 
     | CORE_Clock__L7_I9/A           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.559 | -2978.433 | 
     | CORE_Clock__L7_I9/Q           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.807 | -2978.185 | 
     | CORE_Clock__L8_I18/A          |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.167 | 
     | CORE_Clock__L8_I18/Q          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.051 | -2977.941 | 
     | CORE_Clock__L9_I33/A          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.055 | -2977.937 | 
     | CORE_Clock__L9_I33/Q          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.744 | 
     | CORE_Clock__L10_I64/A         |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.251 | -2977.741 | 
     | CORE_Clock__L10_I64/Q         |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.186 |   6.437 | -2977.555 | 
     | master_clock_r_REG943_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   6.440 | -2977.552 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin master_clock_r_REG951_S7_IP/C 
Endpoint:   master_clock_r_REG951_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.438
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.937
- Arrival Time                 21.944
= Slack Time                  2983.993
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                |       |                  |         |        |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                           |   v   | Test             |         |        |  12.138 | 2996.131 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.131 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.799 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.798 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.350 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.351 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.867 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.880 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.529 | 
     | FE_OFC191_n31537/A             |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.543 | 
     | FE_OFC191_n31537/Q             |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.047 | 
     | FE_OFC194_n31537/A             |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.439 | 
     | FE_OFC194_n31537/Q             |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.886 | 
     | FE_OFC206_n31537/A             |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.979 | 
     | FE_OFC206_n31537/Q             |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.870 | 
     | master_clock_r_REG951_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.067 |  21.944 | 3005.937 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                               |       |                     |         |       |  Time   |   Time    | 
     |-------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                         |   ^   | Clock               |         |       |   1.707 | -2982.286 | 
     | PAD_Clock/PAD                 |   ^   | Clock               | ICUP    | 0.000 |   1.707 | -2982.286 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.833 | -2980.160 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.144 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.953 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.042 | -2979.951 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.763 | 
     | CORE_Clock__L3_I1/A           |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.241 | -2979.752 | 
     | CORE_Clock__L3_I1/Q           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.333 | 
     | CORE_Clock__L4_I2/A           |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.666 | -2979.327 | 
     | CORE_Clock__L4_I2/Q           |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.885 | 
     | CORE_Clock__L5_I2/A           |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.118 | -2978.875 | 
     | CORE_Clock__L5_I2/Q           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.721 | 
     | CORE_Clock__L6_I4/A           |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.716 | 
     | CORE_Clock__L6_I4/Q           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.558 | -2978.435 | 
     | CORE_Clock__L7_I9/A           |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.558 | -2978.435 | 
     | CORE_Clock__L7_I9/Q           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.806 | -2978.187 | 
     | CORE_Clock__L8_I18/A          |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.169 | 
     | CORE_Clock__L8_I18/Q          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.050 | -2977.943 | 
     | CORE_Clock__L9_I33/A          |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.054 | -2977.939 | 
     | CORE_Clock__L9_I33/Q          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.746 | 
     | CORE_Clock__L10_I65/A         |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.250 | -2977.743 | 
     | CORE_Clock__L10_I65/Q         |   ^   | CORE_Clock__L10_N65 | CLKIN15 | 0.185 |   6.435 | -2977.558 | 
     | master_clock_r_REG951_S7_IP/C |   ^   | CORE_Clock__L10_N65 | DFSEC1  | 0.003 |   6.438 | -2977.555 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin master_clock_r_REG1293_S7_IP/C 
Endpoint:   master_clock_r_REG1293_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.438
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.937
- Arrival Time                 21.944
= Slack Time                  2983.994
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.137 | 2996.131 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.131 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.799 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.799 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.351 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.351 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.867 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.880 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.529 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.544 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.047 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.440 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.886 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.980 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.870 | 
     | master_clock_r_REG1293_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.067 |  21.944 | 3005.937 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   1.707 | -2982.287 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   1.707 | -2982.287 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.833 | -2980.160 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.145 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.954 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.042 | -2979.951 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.764 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.241 | -2979.752 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.334 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.666 | -2979.327 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.886 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.118 | -2978.875 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.722 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.716 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.558 | -2978.435 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.558 | -2978.435 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.806 | -2978.188 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.170 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.050 | -2977.943 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.054 | -2977.939 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.746 | 
     | CORE_Clock__L10_I65/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.250 | -2977.743 | 
     | CORE_Clock__L10_I65/Q          |   ^   | CORE_Clock__L10_N65 | CLKIN15 | 0.185 |   6.435 | -2977.559 | 
     | master_clock_r_REG1293_S7_IP/C |   ^   | CORE_Clock__L10_N65 | DFSEC1  | 0.003 |   6.438 | -2977.555 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin master_clock_r_REG1285_S14_IP/C 
Endpoint:   master_clock_r_REG1285_S14_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.440
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.939
- Arrival Time                 21.943
= Slack Time                  2983.996
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2996.134 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.134 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.802 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.801 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.353 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.353 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.870 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.882 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.532 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.546 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.050 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.442 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.888 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.982 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.873 | 
     | master_clock_r_REG1285_S14_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.067 |  21.943 | 3005.939 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                     |         |       |  Time   |   Time    | 
     |---------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock               |         |       |   1.708 | -2982.288 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   1.708 | -2982.288 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.834 | -2980.162 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.146 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.956 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.043 | -2979.953 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.765 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.242 | -2979.754 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.335 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.667 | -2979.329 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.887 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.119 | -2978.877 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.723 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.718 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.559 | -2978.437 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.559 | -2978.437 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.807 | -2978.189 | 
     | CORE_Clock__L8_I18/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.171 | 
     | CORE_Clock__L8_I18/Q            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.051 | -2977.945 | 
     | CORE_Clock__L9_I33/A            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.055 | -2977.941 | 
     | CORE_Clock__L9_I33/Q            |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.748 | 
     | CORE_Clock__L10_I64/A           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.251 | -2977.745 | 
     | CORE_Clock__L10_I64/Q           |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.186 |   6.437 | -2977.559 | 
     | master_clock_r_REG1285_S14_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   6.440 | -2977.556 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin master_clock_r_REG1430_S20_IP/C 
Endpoint:   master_clock_r_REG1430_S20_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.440
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.939
- Arrival Time                 21.943
= Slack Time                  2983.996
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2996.134 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.134 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.802 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.801 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.353 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.353 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.870 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.882 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.532 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.546 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.050 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.442 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.888 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.982 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.873 | 
     | master_clock_r_REG1430_S20_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.066 |  21.943 | 3005.939 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                     |         |       |  Time   |   Time    | 
     |---------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock               |         |       |   1.708 | -2982.288 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   1.708 | -2982.288 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.834 | -2980.162 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.146 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.956 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.043 | -2979.953 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.765 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.242 | -2979.754 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.335 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.667 | -2979.329 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.887 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.119 | -2978.877 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.723 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.718 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.559 | -2978.437 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.559 | -2978.437 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.807 | -2978.189 | 
     | CORE_Clock__L8_I18/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.171 | 
     | CORE_Clock__L8_I18/Q            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.051 | -2977.945 | 
     | CORE_Clock__L9_I33/A            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.055 | -2977.941 | 
     | CORE_Clock__L9_I33/Q            |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.748 | 
     | CORE_Clock__L10_I64/A           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.251 | -2977.745 | 
     | CORE_Clock__L10_I64/Q           |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.186 |   6.437 | -2977.559 | 
     | master_clock_r_REG1430_S20_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   6.440 | -2977.556 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin master_clock_r_REG1375_S8_IP/C 
Endpoint:   master_clock_r_REG1375_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.440
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.939
- Arrival Time                 21.943
= Slack Time                  2983.996
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.137 | 2996.134 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.134 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.802 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.801 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.353 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.353 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.870 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.882 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.532 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.546 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.050 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.442 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.888 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.982 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.873 | 
     | master_clock_r_REG1375_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.066 |  21.943 | 3005.939 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   1.707 | -2982.289 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   1.707 | -2982.289 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.833 | -2980.163 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.147 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.956 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.042 | -2979.954 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.766 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.241 | -2979.755 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.336 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.667 | -2979.330 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.888 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.119 | -2978.877 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.724 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.718 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.559 | -2978.438 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.559 | -2978.438 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.806 | -2978.190 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.172 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.051 | -2977.946 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.054 | -2977.942 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.748 | 
     | CORE_Clock__L10_I64/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.251 | -2977.745 | 
     | CORE_Clock__L10_I64/Q          |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.186 |   6.437 | -2977.559 | 
     | master_clock_r_REG1375_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   6.440 | -2977.556 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin master_clock_r_REG1431_S8_IP/C 
Endpoint:   master_clock_r_REG1431_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.440
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.939
- Arrival Time                 21.943
= Slack Time                  2983.996
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.137 | 2996.134 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.134 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.802 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.801 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.353 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.354 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.870 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.883 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.532 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.546 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.050 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.442 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.889 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.982 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.873 | 
     | master_clock_r_REG1431_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.066 |  21.943 | 3005.939 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   1.708 | -2982.289 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   1.708 | -2982.289 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.834 | -2980.163 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.147 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.956 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.043 | -2979.954 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.766 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.242 | -2979.755 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.336 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.667 | -2979.330 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.888 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.119 | -2978.877 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.724 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.718 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.559 | -2978.438 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.559 | -2978.438 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.807 | -2978.190 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.172 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.051 | -2977.946 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.055 | -2977.942 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.748 | 
     | CORE_Clock__L10_I64/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.251 | -2977.745 | 
     | CORE_Clock__L10_I64/Q          |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.186 |   6.437 | -2977.559 | 
     | master_clock_r_REG1431_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   6.440 | -2977.556 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin master_clock_r_REG1283_S7_IP/C 
Endpoint:   master_clock_r_REG1283_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.438
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.937
- Arrival Time                 21.936
= Slack Time                  2984.001
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2996.139 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.139 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.807 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.807 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.359 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.359 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.875 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.888 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.537 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.552 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.055 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.448 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.894 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.988 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.878 | 
     | master_clock_r_REG1283_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.059 |  21.936 | 3005.937 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                     |         |       |  Time   |   Time    | 
     |--------------------------------+-------+---------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock               |         |       |   1.707 | -2982.294 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   1.707 | -2982.294 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 2.126 |   3.833 | -2980.168 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.016 |   3.849 | -2980.153 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.191 |   4.040 | -2979.962 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   4.042 | -2979.959 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.188 |   4.230 | -2979.771 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.011 |   4.241 | -2979.760 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.419 |   4.660 | -2979.342 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   4.666 | -2979.335 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.442 |   5.108 | -2978.894 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.010 |   5.118 | -2978.883 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.154 |   5.272 | -2978.729 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   5.278 | -2978.724 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.281 |   5.558 | -2978.443 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   5.558 | -2978.443 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.248 |   5.806 | -2978.195 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.018 |   5.824 | -2978.177 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.226 |   6.050 | -2977.951 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.004 |   6.054 | -2977.947 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.193 |   6.248 | -2977.754 | 
     | CORE_Clock__L10_I65/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   6.250 | -2977.751 | 
     | CORE_Clock__L10_I65/Q          |   ^   | CORE_Clock__L10_N65 | CLKIN15 | 0.185 |   6.435 | -2977.566 | 
     | master_clock_r_REG1283_S7_IP/C |   ^   | CORE_Clock__L10_N65 | DFSEC1  | 0.003 |   6.438 | -2977.563 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin master_clock_r_REG1372_S8_IP/C 
Endpoint:   master_clock_r_REG1372_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.450
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.948
- Arrival Time                 21.945
= Slack Time                  2984.004
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2996.141 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.141 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.810 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.809 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.361 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.361 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.877 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.890 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.540 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.554 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.057 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.450 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.896 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.990 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.880 | 
     | master_clock_r_REG1372_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.068 |  21.945 | 3005.948 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   1.708 | -2982.296 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.296 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.170 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.154 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.963 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.961 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.773 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.762 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.349 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.346 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.890 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.876 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.716 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.710 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.471 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.467 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.215 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.197 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.966 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.963 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.764 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.760 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.446 | -2977.558 | 
     | master_clock_r_REG1372_S8_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.004 |   6.449 | -2977.554 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin master_clock_r_REG1343_S14_IP/C 
Endpoint:   master_clock_r_REG1343_S14_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.450
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.948
- Arrival Time                 21.945
= Slack Time                  2984.004
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.137 | 2996.141 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.141 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.810 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.809 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.361 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.361 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.877 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.890 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.540 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.554 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.057 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.450 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.896 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.990 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.880 | 
     | master_clock_r_REG1343_S14_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.068 |  21.945 | 3005.948 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.296 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.296 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.170 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.154 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.963 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.961 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.773 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.762 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.350 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.346 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.891 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.876 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.716 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.710 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.471 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.467 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.216 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.197 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.966 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.963 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.764 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.760 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.446 | -2977.558 | 
     | master_clock_r_REG1343_S14_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.004 |   6.449 | -2977.554 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin master_clock_r_REG1373_S8_IP/C 
Endpoint:   master_clock_r_REG1373_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.449
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.948
- Arrival Time                 21.944
= Slack Time                  2984.004
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2996.142 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.142 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.810 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.809 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.361 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.362 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.878 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.891 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.540 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.554 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.058 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.450 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.897 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.990 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.881 | 
     | master_clock_r_REG1373_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.067 |  21.944 | 3005.948 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   1.708 | -2982.296 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.296 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.170 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.155 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.964 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.961 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.773 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.762 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.350 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.346 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.891 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.876 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.716 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.710 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.472 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.467 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.216 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.197 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.966 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.964 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.764 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.760 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.446 | -2977.559 | 
     | master_clock_r_REG1373_S8_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.004 |   6.449 | -2977.555 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin master_clock_r_REG1374_S20_IP/C 
Endpoint:   master_clock_r_REG1374_S20_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.449
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.948
- Arrival Time                 21.943
= Slack Time                  2984.005
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2996.142 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.142 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.811 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.810 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.362 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.362 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.878 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.891 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.541 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.555 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.058 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.451 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.897 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.991 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.881 | 
     | master_clock_r_REG1374_S20_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.067 |  21.943 | 3005.948 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.297 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.297 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.171 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.155 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.964 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.962 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.774 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.763 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.350 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.347 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.891 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.877 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.717 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.711 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.472 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.468 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.216 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.198 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.967 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.964 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.765 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.761 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.446 | -2977.559 | 
     | master_clock_r_REG1374_S20_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.004 |   6.449 | -2977.556 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin master_clock_r_REG1429_S8_IP/C 
Endpoint:   master_clock_r_REG1429_S8_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.448
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.947
- Arrival Time                 21.940
= Slack Time                  2984.007
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2996.145 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.145 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.813 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.812 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.364 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.364 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.881 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.893 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.543 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.557 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.061 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.453 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.899 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.993 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.884 | 
     | master_clock_r_REG1429_S8_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.063 |  21.940 | 3005.947 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   1.708 | -2982.299 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.299 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.173 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.849 | -2980.157 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.040 | -2979.967 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.964 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.230 | -2979.776 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.765 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.353 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.349 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.894 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.127 | -2978.879 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.719 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.293 | -2978.713 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.475 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.470 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.219 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.200 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.969 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.040 | -2977.967 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.767 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.763 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.445 | -2977.562 | 
     | master_clock_r_REG1429_S8_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.003 |   6.448 | -2977.559 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin master_clock_r_REG942_S23_IP/C 
Endpoint:   master_clock_r_REG942_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.447
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.946
- Arrival Time                 21.935
= Slack Time                  2984.010
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.137 | 2996.148 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.148 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.816 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.815 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.367 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.368 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.884 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.897 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.546 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.561 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.064 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.457 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.903 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.997 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.887 | 
     | master_clock_r_REG942_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.059 |  21.935 | 3005.946 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   1.708 | -2982.303 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.303 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.177 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.849 | -2980.161 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.040 | -2979.970 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.968 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.230 | -2979.780 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.769 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.356 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.353 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.897 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.127 | -2978.883 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.723 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.293 | -2978.717 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.478 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.474 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.222 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.204 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.973 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.040 | -2977.970 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.771 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.767 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.445 | -2977.565 | 
     | master_clock_r_REG942_S23_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.001 |   6.447 | -2977.564 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin master_clock_r_REG1284_S23_IP/C 
Endpoint:   master_clock_r_REG1284_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.448
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.947
- Arrival Time                 21.936
= Slack Time                  2984.011
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.137 | 2996.149 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.149 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.817 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.816 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.368 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.369 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.885 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.898 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.547 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.562 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.065 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.458 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.904 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3003.998 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.888 | 
     | master_clock_r_REG1284_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.059 |  21.936 | 3005.947 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.304 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.304 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.177 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.162 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.971 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.969 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.781 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.770 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.357 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.354 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.898 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.884 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.724 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.718 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.479 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.475 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.223 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.204 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.974 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.971 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.771 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.768 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.446 | -2977.566 | 
     | master_clock_r_REG1284_S23_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.002 |   6.448 | -2977.563 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin master_clock_r_REG1312_S23_IP/C 
Endpoint:   master_clock_r_REG1312_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.448
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.947
- Arrival Time                 21.931
= Slack Time                  2984.016
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.137 | 2996.153 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.153 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.822 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.821 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.373 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.373 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.889 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.902 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.552 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.566 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.069 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.462 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.908 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.002 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.892 | 
     | master_clock_r_REG1312_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.055 |  21.931 | 3005.947 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.308 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.308 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.182 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.849 | -2980.167 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.040 | -2979.976 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.973 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.230 | -2979.785 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.774 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.362 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.358 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.903 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.127 | -2978.888 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.728 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.293 | -2978.722 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.484 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.479 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.228 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.209 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.978 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.040 | -2977.976 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.776 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.772 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.445 | -2977.571 | 
     | master_clock_r_REG1312_S23_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.003 |   6.448 | -2977.568 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin master_clock_r_REG1311_S7_IP/C 
Endpoint:   master_clock_r_REG1311_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.448
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.947
- Arrival Time                 21.931
= Slack Time                  2984.016
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2996.154 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.154 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.822 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.821 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.373 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.373 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.890 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.902 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.552 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.566 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.070 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.462 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.908 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.002 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.893 | 
     | master_clock_r_REG1311_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.055 |  21.931 | 3005.947 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   1.708 | -2982.308 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.308 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.182 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.166 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.975 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.973 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.785 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.774 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.362 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.358 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.903 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.888 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.728 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.722 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.483 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.479 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.228 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.209 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.978 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.975 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.776 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.772 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.446 | -2977.570 | 
     | master_clock_r_REG1311_S7_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.002 |   6.448 | -2977.568 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin master_clock_r_REG323_S7_IP/C 
Endpoint:   master_clock_r_REG323_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.453
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.952
- Arrival Time                 21.936
= Slack Time                  2984.016
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                |       |                  |         |        |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                           |   v   | Test             |         |        |  12.138 | 2996.154 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.154 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.822 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.821 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.373 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.374 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.890 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.903 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.552 | 
     | FE_OFC191_n31537/A             |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.566 | 
     | FE_OFC191_n31537/Q             |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.070 | 
     | FE_OFC194_n31537/A             |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.462 | 
     | FE_OFC194_n31537/Q             |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.909 | 
     | FE_OFC206_n31537/A             |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.002 | 
     | FE_OFC206_n31537/Q             |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.893 | 
     | master_clock_r_REG323_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.059 |  21.936 | 3005.952 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                               |       |                      |         |       |  Time   |   Time    | 
     |-------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                         |   ^   | Clock                |         |       |   1.708 | -2982.308 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.308 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.182 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.167 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.976 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.973 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.785 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.774 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.362 | 
     | CORE_Clock__L4_I7/A           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.358 | 
     | CORE_Clock__L4_I7/Q           |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.903 | 
     | CORE_Clock__L5_I8/A           |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.888 | 
     | CORE_Clock__L5_I8/Q           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.728 | 
     | CORE_Clock__L6_I14/A          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.722 | 
     | CORE_Clock__L6_I14/Q          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.484 | 
     | CORE_Clock__L7_I26/A          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.479 | 
     | CORE_Clock__L7_I26/Q          |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.228 | 
     | CORE_Clock__L8_I51/A          |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.209 | 
     | CORE_Clock__L8_I51/Q          |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.978 | 
     | CORE_Clock__L9_I85/A          |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.975 | 
     | CORE_Clock__L9_I85/Q          |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.196 |   6.238 | -2977.779 | 
     | CORE_Clock__L10_I164/A        |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.003 |   6.240 | -2977.776 | 
     | CORE_Clock__L10_I164/Q        |   ^   | CORE_Clock__L10_N164 | CLKIN15 | 0.209 |   6.449 | -2977.567 | 
     | master_clock_r_REG323_S7_IP/C |   ^   | CORE_Clock__L10_N164 | DFSEC1  | 0.004 |   6.453 | -2977.563 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin master_clock_r_REG1342_S23_IP/C 
Endpoint:   master_clock_r_REG1342_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.450
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.949
- Arrival Time                 21.933
= Slack Time                  2984.016
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2996.154 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.154 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.822 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.822 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.374 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.374 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.890 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.903 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.552 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.567 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.070 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.463 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.909 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.003 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.893 | 
     | master_clock_r_REG1342_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.056 |  21.933 | 3005.949 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.309 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.309 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.182 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.167 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.976 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.973 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.786 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.774 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.362 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.358 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.903 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.889 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.729 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.723 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.484 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.479 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.228 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.209 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.979 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.976 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.776 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.772 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.446 | -2977.571 | 
     | master_clock_r_REG1342_S23_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.004 |   6.450 | -2977.566 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin master_clock_r_REG1398_S14_IP/C 
Endpoint:   master_clock_r_REG1398_S14_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.451
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.950
- Arrival Time                 21.932
= Slack Time                  2984.017
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.137 | 2996.155 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.155 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.823 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.822 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.374 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.375 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.891 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.904 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.553 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.567 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.071 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.463 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.910 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.003 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.894 | 
     | master_clock_r_REG1398_S14_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.056 |  21.932 | 3005.950 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.310 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.310 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.183 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.168 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.977 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.974 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.787 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.775 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.363 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.359 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.904 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.890 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.729 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.724 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.485 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.480 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.229 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.210 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.979 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.977 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.777 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.773 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.446 | -2977.572 | 
     | master_clock_r_REG1398_S14_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.005 |   6.451 | -2977.567 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin master_clock_r_REG1396_S7_IP/C 
Endpoint:   master_clock_r_REG1396_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.451
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.950
- Arrival Time                 21.930
= Slack Time                  2984.020
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2996.157 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.157 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.826 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.825 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.377 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.377 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.894 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.906 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.556 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.570 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.073 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.466 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.912 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.006 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.896 | 
     | master_clock_r_REG1396_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.053 |  21.930 | 3005.950 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   1.708 | -2982.312 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.312 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.186 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.170 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.979 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.977 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.789 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.778 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.365 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.362 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.906 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.892 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.732 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.726 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.487 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.483 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.231 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.213 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.982 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.979 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.780 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.776 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.446 | -2977.574 | 
     | master_clock_r_REG1396_S7_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.005 |   6.451 | -2977.569 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin master_clock_r_REG1409_S14_IP/C 
Endpoint:   master_clock_r_REG1409_S14_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.453
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.952
- Arrival Time                 21.931
= Slack Time                  2984.021
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2996.158 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.158 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.827 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.826 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.378 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.378 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.895 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.907 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.557 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.571 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.074 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.467 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.913 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.007 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.897 | 
     | master_clock_r_REG1409_S14_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.055 |  21.931 | 3005.952 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.313 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.313 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.187 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.849 | -2980.171 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.040 | -2979.980 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.978 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.230 | -2979.790 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.779 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.367 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.363 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.908 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.127 | -2978.893 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.733 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.293 | -2978.727 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.489 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.484 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.233 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.214 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.983 | 
     | CORE_Clock__L9_I85/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.980 | 
     | CORE_Clock__L9_I85/Q            |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.196 |   6.237 | -2977.783 | 
     | CORE_Clock__L10_I164/A          |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.003 |   6.240 | -2977.781 | 
     | CORE_Clock__L10_I164/Q          |   ^   | CORE_Clock__L10_N164 | CLKIN15 | 0.209 |   6.449 | -2977.572 | 
     | master_clock_r_REG1409_S14_IP/C |   ^   | CORE_Clock__L10_N164 | DFSEC1  | 0.004 |   6.453 | -2977.568 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin master_clock_r_REG941_S7_IP/C 
Endpoint:   master_clock_r_REG941_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                           (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.451
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.950
- Arrival Time                 21.924
= Slack Time                  2984.026
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                |       |                  |         |        |  Time   |   Time   | 
     |--------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                           |   v   | Test             |         |        |  12.138 | 2996.163 | 
     | PAD_Test/PAD                   |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.163 | 
     | PAD_Test/Y                     |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.832 | 
     | FE_PHC583_n31540/A             |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.831 | 
     | FE_PHC583_n31540/Q             |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.383 | 
     | FE_PHC576_n31540/A             |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.383 | 
     | FE_PHC576_n31540/Q             |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.899 | 
     | U15913/S                       |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.912 | 
     | U15913/Q                       |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.562 | 
     | FE_OFC191_n31537/A             |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.576 | 
     | FE_OFC191_n31537/Q             |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.079 | 
     | FE_OFC194_n31537/A             |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.472 | 
     | FE_OFC194_n31537/Q             |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.918 | 
     | FE_OFC206_n31537/A             |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.012 | 
     | FE_OFC206_n31537/Q             |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.902 | 
     | master_clock_r_REG941_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.048 |  21.924 | 3005.950 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                               |       |                      |         |       |  Time   |   Time    | 
     |-------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                         |   ^   | Clock                |         |       |   1.708 | -2982.318 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.318 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.192 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.176 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.985 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.983 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.795 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.784 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.371 | 
     | CORE_Clock__L4_I7/A           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.368 | 
     | CORE_Clock__L4_I7/Q           |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.912 | 
     | CORE_Clock__L5_I8/A           |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.898 | 
     | CORE_Clock__L5_I8/Q           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.738 | 
     | CORE_Clock__L6_I14/A          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.732 | 
     | CORE_Clock__L6_I14/Q          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.493 | 
     | CORE_Clock__L7_I26/A          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.489 | 
     | CORE_Clock__L7_I26/Q          |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.237 | 
     | CORE_Clock__L8_I51/A          |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.219 | 
     | CORE_Clock__L8_I51/Q          |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.988 | 
     | CORE_Clock__L9_I86/A          |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.985 | 
     | CORE_Clock__L9_I86/Q          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.786 | 
     | CORE_Clock__L10_I166/A        |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.782 | 
     | CORE_Clock__L10_I166/Q        |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.446 | -2977.580 | 
     | master_clock_r_REG941_S7_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.005 |   6.451 | -2977.575 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin master_clock_r_REG1368_S23_IP/C 
Endpoint:   master_clock_r_REG1368_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.448
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.947
- Arrival Time                 21.921
= Slack Time                  2984.027
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.137 | 2996.164 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.164 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.832 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.832 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.384 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.384 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.900 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.913 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.562 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.577 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.080 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.473 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.919 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.013 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.903 | 
     | master_clock_r_REG1368_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.044 |  21.921 | 3005.947 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.319 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.319 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.193 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.849 | -2980.177 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.040 | -2979.986 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.984 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.230 | -2979.796 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.785 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.373 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.369 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.914 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.127 | -2978.899 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.739 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.293 | -2978.733 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.494 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.490 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.239 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.220 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.989 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.040 | -2977.986 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.787 | 
     | CORE_Clock__L10_I167/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.782 | 
     | CORE_Clock__L10_I167/Q          |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.200 |   6.444 | -2977.583 | 
     | master_clock_r_REG1368_S23_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.004 |   6.448 | -2977.578 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin master_clock_r_REG1341_S7_IP/C 
Endpoint:   master_clock_r_REG1341_S7_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.450
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.949
- Arrival Time                 21.921
= Slack Time                  2984.028
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.138 | 2996.166 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.166 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.834 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.833 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.385 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.386 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.902 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.915 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.564 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.579 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.082 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.475 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.921 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.015 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.905 | 
     | master_clock_r_REG1341_S7_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.044 |  21.921 | 3005.949 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   1.708 | -2982.321 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.321 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.195 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.849 | -2980.179 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.040 | -2979.988 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.986 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.230 | -2979.798 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.787 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.374 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.371 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.915 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.127 | -2978.901 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.741 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.293 | -2978.735 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.496 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.492 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.240 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.221 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.991 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.040 | -2977.988 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.789 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.785 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.445 | -2977.583 | 
     | master_clock_r_REG1341_S7_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.005 |   6.450 | -2977.578 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin master_clock_r_REG1397_S23_IP/C 
Endpoint:   master_clock_r_REG1397_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.451
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.950
- Arrival Time                 21.921
= Slack Time                  2984.029
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2996.167 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.167 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.835 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.834 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.386 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.386 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.903 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.916 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.565 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.579 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.083 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.475 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.922 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.015 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.906 | 
     | master_clock_r_REG1397_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.044 |  21.921 | 3005.950 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.322 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.322 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.195 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.849 | -2980.180 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.040 | -2979.989 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.986 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.230 | -2979.799 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.787 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.375 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.371 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.916 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.127 | -2978.902 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.741 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.293 | -2978.736 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.497 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.492 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.241 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.222 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.991 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.040 | -2977.989 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.789 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.785 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.445 | -2977.584 | 
     | master_clock_r_REG1397_S23_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.005 |   6.451 | -2977.578 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin master_clock_r_REG1425_S23_IP/C 
Endpoint:   master_clock_r_REG1425_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.451
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.950
- Arrival Time                 21.920
= Slack Time                  2984.030
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2996.167 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.167 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.835 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.835 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.387 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.387 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.903 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.916 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.565 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.580 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.083 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.476 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.922 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.016 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.906 | 
     | master_clock_r_REG1425_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.044 |  21.920 | 3005.950 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.322 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.322 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.196 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.180 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.989 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.987 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.799 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.788 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.375 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.372 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.916 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.902 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.742 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.736 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.497 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.493 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.241 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.222 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.992 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.989 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.790 | 
     | CORE_Clock__L10_I166/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.786 | 
     | CORE_Clock__L10_I166/Q          |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.202 |   6.446 | -2977.584 | 
     | master_clock_r_REG1425_S23_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.005 |   6.451 | -2977.579 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin master_clock_r_REG972_S23_IP/C 
Endpoint:   master_clock_r_REG972_S23_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                            (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.445
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.944
- Arrival Time                 21.913
= Slack Time                  2984.031
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                 |       |                  |         |        |  Time   |   Time   | 
     |---------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                            |   v   | Test             |         |        |  12.137 | 2996.168 | 
     | PAD_Test/PAD                    |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.168 | 
     | PAD_Test/Y                      |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.836 | 
     | FE_PHC583_n31540/A              |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.835 | 
     | FE_PHC583_n31540/Q              |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.387 | 
     | FE_PHC576_n31540/A              |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.388 | 
     | FE_PHC576_n31540/Q              |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.904 | 
     | U15913/S                        |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.917 | 
     | U15913/Q                        |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.566 | 
     | FE_OFC191_n31537/A              |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.581 | 
     | FE_OFC191_n31537/Q              |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.084 | 
     | FE_OFC194_n31537/A              |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.477 | 
     | FE_OFC194_n31537/Q              |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.923 | 
     | FE_OFC206_n31537/A              |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.017 | 
     | FE_OFC206_n31537/Q              |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.907 | 
     | master_clock_r_REG972_S23_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.037 |  21.913 | 3005.944 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                |       |                      |         |       |  Time   |   Time    | 
     |--------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                          |   ^   | Clock                |         |       |   1.708 | -2982.323 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.323 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.197 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.181 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2979.990 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.988 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.800 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.789 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.376 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.373 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.917 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.903 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.743 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.737 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.498 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.494 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.242 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.223 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2977.993 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2977.990 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.791 | 
     | CORE_Clock__L10_I167/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.786 | 
     | CORE_Clock__L10_I167/Q         |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.200 |   6.444 | -2977.586 | 
     | master_clock_r_REG972_S23_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.001 |   6.445 | -2977.586 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin master_clock_r_REG1428_S21_IP/C 
Endpoint:   master_clock_r_REG1428_S21_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.448
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.947
- Arrival Time                 21.906
= Slack Time                  2984.040
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2996.178 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.178 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.846 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.845 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.397 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.397 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.914 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.927 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.576 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.590 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.094 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.486 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.933 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.026 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.917 | 
     | master_clock_r_REG1428_S21_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.030 |  21.906 | 3005.947 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.332 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.332 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.206 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.190 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2980.000 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.997 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.809 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.798 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.386 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.382 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.927 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.912 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.752 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.746 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.508 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.503 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.252 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.233 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2978.002 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2978.000 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.800 | 
     | CORE_Clock__L10_I167/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.796 | 
     | CORE_Clock__L10_I167/Q          |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.200 |   6.444 | -2977.596 | 
     | master_clock_r_REG1428_S21_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.004 |   6.448 | -2977.593 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin master_clock_r_REG1370_S12_IP/C 
Endpoint:   master_clock_r_REG1370_S12_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.448
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.947
- Arrival Time                 21.906
= Slack Time                  2984.040
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.138 | 2996.178 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.138 | 2996.178 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.846 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.845 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.397 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.398 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.914 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.927 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.576 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.591 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.054 | 3002.094 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.487 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.893 | 3003.933 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.027 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.877 | 3005.917 | 
     | master_clock_r_REG1370_S12_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.030 |  21.906 | 3005.947 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.333 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.333 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.207 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.849 | -2980.191 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.040 | -2980.000 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.998 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.230 | -2979.810 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.799 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.386 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.383 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.927 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.127 | -2978.913 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.753 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.293 | -2978.747 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.508 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.504 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.252 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.233 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2978.003 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.040 | -2978.000 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.801 | 
     | CORE_Clock__L10_I167/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.796 | 
     | CORE_Clock__L10_I167/Q          |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.200 |   6.444 | -2977.596 | 
     | master_clock_r_REG1370_S12_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.004 |   6.448 | -2977.593 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin master_clock_r_REG1371_S21_IP/C 
Endpoint:   master_clock_r_REG1371_S21_IP/RN (^) checked with  leading edge of 
'master_clock'
Beginpoint: Test                             (v) triggered by  leading edge of 
'master_clock'
Path Groups: {default}
Analysis View: func_max
Other End Arrival Time          6.448
- Recovery                      0.001
+ Phase Shift                 3000.000
- Uncertainty                   0.500
= Required Time               3005.947
- Arrival Time                 21.906
= Slack Time                  2984.041
     Clock Rise Edge                      0.000
     + Input Delay                       12.000
     + Drive Adjustment                   0.138
     = Beginpoint Arrival Time           12.138
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net        |  Cell   |  Delay | Arrival | Required | 
     |                                  |       |                  |         |        |  Time   |   Time   | 
     |----------------------------------+-------+------------------+---------+--------+---------+----------| 
     | Test                             |   v   | Test             |         |        |  12.137 | 2996.178 | 
     | PAD_Test/PAD                     |   v   | Test             | ICUP    |  0.000 |  12.137 | 2996.178 | 
     | PAD_Test/Y                       |   v   | n31540           | ICUP    |  0.668 |  12.806 | 2996.846 | 
     | FE_PHC583_n31540/A               |   v   | n31540           | BUF2    | -0.001 |  12.805 | 2996.845 | 
     | FE_PHC583_n31540/Q               |   v   | FE_PHN583_n31540 | BUF2    |  0.552 |  13.357 | 2997.397 | 
     | FE_PHC576_n31540/A               |   v   | FE_PHN583_n31540 | CLKBU2  |  0.000 |  13.357 | 2997.398 | 
     | FE_PHC576_n31540/Q               |   v   | FE_PHN576_n31540 | CLKBU2  |  1.516 |  14.874 | 2998.914 | 
     | U15913/S                         |   v   | FE_PHN576_n31540 | IMUX24  |  0.013 |  14.886 | 2998.927 | 
     | U15913/Q                         |   ^   | n31537           | IMUX24  |  1.649 |  16.536 | 3000.576 | 
     | FE_OFC191_n31537/A               |   ^   | n31537           | CLKIN15 |  0.014 |  16.550 | 3000.591 | 
     | FE_OFC191_n31537/Q               |   v   | FE_OFN191_n31537 | CLKIN15 |  1.503 |  18.053 | 3002.094 | 
     | FE_OFC194_n31537/A               |   v   | FE_OFN191_n31537 | CLKIN12 |  0.392 |  18.446 | 3002.487 | 
     | FE_OFC194_n31537/Q               |   ^   | FE_OFN194_n31537 | CLKIN12 |  1.446 |  19.892 | 3003.933 | 
     | FE_OFC206_n31537/A               |   ^   | FE_OFN194_n31537 | BUF6    |  0.094 |  19.986 | 3004.027 | 
     | FE_OFC206_n31537/Q               |   ^   | FE_OFN206_n31537 | BUF6    |  1.890 |  21.876 | 3005.917 | 
     | master_clock_r_REG1371_S21_IP/RN |   ^   | FE_OFN206_n31537 | DFSEC1  |  0.030 |  21.906 | 3005.947 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   1.708
     = Beginpoint Arrival Time            1.708
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival |  Required | 
     |                                 |       |                      |         |       |  Time   |   Time    | 
     |---------------------------------+-------+----------------------+---------+-------+---------+-----------| 
     | Clock                           |   ^   | Clock                |         |       |   1.708 | -2982.333 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   1.708 | -2982.333 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 2.126 |   3.834 | -2980.207 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.016 |   3.850 | -2980.191 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.191 |   4.041 | -2980.000 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   4.043 | -2979.998 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.188 |   4.231 | -2979.810 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.011 |   4.242 | -2979.799 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.412 |   4.654 | -2979.386 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.004 |   4.658 | -2979.383 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.455 |   5.113 | -2978.927 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.014 |   5.128 | -2978.913 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.160 |   5.288 | -2978.753 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.006 |   5.294 | -2978.747 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.239 |   5.532 | -2978.508 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   5.537 | -2978.504 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.252 |   5.788 | -2978.252 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   5.807 | -2978.233 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.231 |   6.038 | -2978.003 | 
     | CORE_Clock__L9_I86/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   6.041 | -2978.000 | 
     | CORE_Clock__L9_I86/Q            |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.200 |   6.240 | -2977.801 | 
     | CORE_Clock__L10_I167/A          |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.004 |   6.244 | -2977.796 | 
     | CORE_Clock__L10_I167/Q          |   ^   | CORE_Clock__L10_N167 | CLKIN15 | 0.200 |   6.444 | -2977.596 | 
     | master_clock_r_REG1371_S21_IP/C |   ^   | CORE_Clock__L10_N167 | DFSEC1  | 0.004 |   6.448 | -2977.593 | 
     +--------------------------------------------------------------------------------------------------------+ 

