
motor_driver_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010214  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000016b0  080103e8  080103e8  000203e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011a98  08011a98  00030220  2**0
                  CONTENTS
  4 .ARM          00000008  08011a98  08011a98  00021a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011aa0  08011aa0  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011aa0  08011aa0  00021aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011aa4  08011aa4  00021aa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08011aa8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009410  20000220  08011cc8  00030220  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20009630  08011cc8  00039630  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ea0a  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048f1  00000000  00000000  0004ec5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017d0  00000000  00000000  00053550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001608  00000000  00000000  00054d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002906b  00000000  00000000  00056328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021d76  00000000  00000000  0007f393  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e75f9  00000000  00000000  000a1109  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00188702  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a60  00000000  00000000  00188754  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080103cc 	.word	0x080103cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	080103cc 	.word	0x080103cc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001056:	4b2a      	ldr	r3, [pc, #168]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001058:	4a2a      	ldr	r2, [pc, #168]	; (8001104 <MX_ADC1_Init+0xcc>)
 800105a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800105c:	4b28      	ldr	r3, [pc, #160]	; (8001100 <MX_ADC1_Init+0xc8>)
 800105e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001062:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001064:	4b26      	ldr	r3, [pc, #152]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800106a:	4b25      	ldr	r3, [pc, #148]	; (8001100 <MX_ADC1_Init+0xc8>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001070:	4b23      	ldr	r3, [pc, #140]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001072:	2200      	movs	r2, #0
 8001074:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001076:	4b22      	ldr	r3, [pc, #136]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001078:	2200      	movs	r2, #0
 800107a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800107e:	4b20      	ldr	r3, [pc, #128]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001080:	2200      	movs	r2, #0
 8001082:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001084:	4b1e      	ldr	r3, [pc, #120]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001086:	4a20      	ldr	r2, [pc, #128]	; (8001108 <MX_ADC1_Init+0xd0>)
 8001088:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800108a:	4b1d      	ldr	r3, [pc, #116]	; (8001100 <MX_ADC1_Init+0xc8>)
 800108c:	2200      	movs	r2, #0
 800108e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001090:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001092:	2201      	movs	r2, #1
 8001094:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001096:	4b1a      	ldr	r3, [pc, #104]	; (8001100 <MX_ADC1_Init+0xc8>)
 8001098:	2200      	movs	r2, #0
 800109a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800109e:	4b18      	ldr	r3, [pc, #96]	; (8001100 <MX_ADC1_Init+0xc8>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010a4:	4816      	ldr	r0, [pc, #88]	; (8001100 <MX_ADC1_Init+0xc8>)
 80010a6:	f005 fc6d 	bl	8006984 <HAL_ADC_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 80010b0:	f003 fea2 	bl	8004df8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_TRIPLEMODE_REGSIMULT;
 80010b4:	2316      	movs	r3, #22
 80010b6:	617b      	str	r3, [r7, #20]
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61bb      	str	r3, [r7, #24]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 80010bc:	2300      	movs	r3, #0
 80010be:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	4619      	mov	r1, r3
 80010c6:	480e      	ldr	r0, [pc, #56]	; (8001100 <MX_ADC1_Init+0xc8>)
 80010c8:	f006 f838 	bl	800713c <HAL_ADCEx_MultiModeConfigChannel>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80010d2:	f003 fe91 	bl	8004df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80010d6:	230a      	movs	r3, #10
 80010d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 80010da:	2301      	movs	r3, #1
 80010dc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	4619      	mov	r1, r3
 80010e6:	4806      	ldr	r0, [pc, #24]	; (8001100 <MX_ADC1_Init+0xc8>)
 80010e8:	f005 fdfa 	bl	8006ce0 <HAL_ADC_ConfigChannel>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 80010f2:	f003 fe81 	bl	8004df8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010f6:	bf00      	nop
 80010f8:	3720      	adds	r7, #32
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	2000023c 	.word	0x2000023c
 8001104:	40012000 	.word	0x40012000
 8001108:	0f000001 	.word	0x0f000001

0800110c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001112:	463b      	mov	r3, r7
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800111e:	4b1e      	ldr	r3, [pc, #120]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001120:	4a1e      	ldr	r2, [pc, #120]	; (800119c <MX_ADC2_Init+0x90>)
 8001122:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001126:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800112a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800112c:	4b1a      	ldr	r3, [pc, #104]	; (8001198 <MX_ADC2_Init+0x8c>)
 800112e:	2200      	movs	r2, #0
 8001130:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001138:	4b17      	ldr	r3, [pc, #92]	; (8001198 <MX_ADC2_Init+0x8c>)
 800113a:	2200      	movs	r2, #0
 800113c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800113e:	4b16      	ldr	r3, [pc, #88]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001140:	2200      	movs	r2, #0
 8001142:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001146:	4b14      	ldr	r3, [pc, #80]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001148:	2200      	movs	r2, #0
 800114a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800114c:	4b12      	ldr	r3, [pc, #72]	; (8001198 <MX_ADC2_Init+0x8c>)
 800114e:	2201      	movs	r2, #1
 8001150:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001152:	4b11      	ldr	r3, [pc, #68]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001154:	2200      	movs	r2, #0
 8001156:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <MX_ADC2_Init+0x8c>)
 800115c:	2201      	movs	r2, #1
 800115e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001160:	480d      	ldr	r0, [pc, #52]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001162:	f005 fc0f 	bl	8006984 <HAL_ADC_Init>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_ADC2_Init+0x64>
  {
    Error_Handler();
 800116c:	f003 fe44 	bl	8004df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001170:	230b      	movs	r3, #11
 8001172:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001174:	2301      	movs	r3, #1
 8001176:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001178:	2300      	movs	r3, #0
 800117a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800117c:	463b      	mov	r3, r7
 800117e:	4619      	mov	r1, r3
 8001180:	4805      	ldr	r0, [pc, #20]	; (8001198 <MX_ADC2_Init+0x8c>)
 8001182:	f005 fdad 	bl	8006ce0 <HAL_ADC_ConfigChannel>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 800118c:	f003 fe34 	bl	8004df8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000284 	.word	0x20000284
 800119c:	40012100 	.word	0x40012100

080011a0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011a6:	463b      	mov	r3, r7
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80011b2:	4b1e      	ldr	r3, [pc, #120]	; (800122c <MX_ADC3_Init+0x8c>)
 80011b4:	4a1e      	ldr	r2, [pc, #120]	; (8001230 <MX_ADC3_Init+0x90>)
 80011b6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011b8:	4b1c      	ldr	r3, [pc, #112]	; (800122c <MX_ADC3_Init+0x8c>)
 80011ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011be:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80011c0:	4b1a      	ldr	r3, [pc, #104]	; (800122c <MX_ADC3_Init+0x8c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80011c6:	4b19      	ldr	r3, [pc, #100]	; (800122c <MX_ADC3_Init+0x8c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80011cc:	4b17      	ldr	r3, [pc, #92]	; (800122c <MX_ADC3_Init+0x8c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80011d2:	4b16      	ldr	r3, [pc, #88]	; (800122c <MX_ADC3_Init+0x8c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011da:	4b14      	ldr	r3, [pc, #80]	; (800122c <MX_ADC3_Init+0x8c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80011e0:	4b12      	ldr	r3, [pc, #72]	; (800122c <MX_ADC3_Init+0x8c>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <MX_ADC3_Init+0x8c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ee:	4b0f      	ldr	r3, [pc, #60]	; (800122c <MX_ADC3_Init+0x8c>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80011f4:	480d      	ldr	r0, [pc, #52]	; (800122c <MX_ADC3_Init+0x8c>)
 80011f6:	f005 fbc5 	bl	8006984 <HAL_ADC_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_ADC3_Init+0x64>
  {
    Error_Handler();
 8001200:	f003 fdfa 	bl	8004df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001204:	2300      	movs	r3, #0
 8001206:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001208:	2301      	movs	r3, #1
 800120a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800120c:	2300      	movs	r3, #0
 800120e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001210:	463b      	mov	r3, r7
 8001212:	4619      	mov	r1, r3
 8001214:	4805      	ldr	r0, [pc, #20]	; (800122c <MX_ADC3_Init+0x8c>)
 8001216:	f005 fd63 	bl	8006ce0 <HAL_ADC_ConfigChannel>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 8001220:	f003 fdea 	bl	8004df8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001224:	bf00      	nop
 8001226:	3710      	adds	r7, #16
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	200002cc 	.word	0x200002cc
 8001230:	40012200 	.word	0x40012200

08001234 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08e      	sub	sp, #56	; 0x38
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a45      	ldr	r2, [pc, #276]	; (8001368 <HAL_ADC_MspInit+0x134>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d128      	bne.n	80012a8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	623b      	str	r3, [r7, #32]
 800125a:	4b44      	ldr	r3, [pc, #272]	; (800136c <HAL_ADC_MspInit+0x138>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125e:	4a43      	ldr	r2, [pc, #268]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001264:	6453      	str	r3, [r2, #68]	; 0x44
 8001266:	4b41      	ldr	r3, [pc, #260]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800126a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800126e:	623b      	str	r3, [r7, #32]
 8001270:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	61fb      	str	r3, [r7, #28]
 8001276:	4b3d      	ldr	r3, [pc, #244]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	4a3c      	ldr	r2, [pc, #240]	; (800136c <HAL_ADC_MspInit+0x138>)
 800127c:	f043 0304 	orr.w	r3, r3, #4
 8001280:	6313      	str	r3, [r2, #48]	; 0x30
 8001282:	4b3a      	ldr	r3, [pc, #232]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	61fb      	str	r3, [r7, #28]
 800128c:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800128e:	2301      	movs	r3, #1
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001292:	2303      	movs	r3, #3
 8001294:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800129a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800129e:	4619      	mov	r1, r3
 80012a0:	4833      	ldr	r0, [pc, #204]	; (8001370 <HAL_ADC_MspInit+0x13c>)
 80012a2:	f006 ff7b 	bl	800819c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80012a6:	e05a      	b.n	800135e <HAL_ADC_MspInit+0x12a>
  else if(adcHandle->Instance==ADC2)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a31      	ldr	r2, [pc, #196]	; (8001374 <HAL_ADC_MspInit+0x140>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d128      	bne.n	8001304 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	61bb      	str	r3, [r7, #24]
 80012b6:	4b2d      	ldr	r3, [pc, #180]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ba:	4a2c      	ldr	r2, [pc, #176]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012c0:	6453      	str	r3, [r2, #68]	; 0x44
 80012c2:	4b2a      	ldr	r3, [pc, #168]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012ca:	61bb      	str	r3, [r7, #24]
 80012cc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	4b26      	ldr	r3, [pc, #152]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a25      	ldr	r2, [pc, #148]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012d8:	f043 0304 	orr.w	r3, r3, #4
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
 80012de:	4b23      	ldr	r3, [pc, #140]	; (800136c <HAL_ADC_MspInit+0x138>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	f003 0304 	and.w	r3, r3, #4
 80012e6:	617b      	str	r3, [r7, #20]
 80012e8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012ea:	2302      	movs	r3, #2
 80012ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ee:	2303      	movs	r3, #3
 80012f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fa:	4619      	mov	r1, r3
 80012fc:	481c      	ldr	r0, [pc, #112]	; (8001370 <HAL_ADC_MspInit+0x13c>)
 80012fe:	f006 ff4d 	bl	800819c <HAL_GPIO_Init>
}
 8001302:	e02c      	b.n	800135e <HAL_ADC_MspInit+0x12a>
  else if(adcHandle->Instance==ADC3)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a1b      	ldr	r2, [pc, #108]	; (8001378 <HAL_ADC_MspInit+0x144>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d127      	bne.n	800135e <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	613b      	str	r3, [r7, #16]
 8001312:	4b16      	ldr	r3, [pc, #88]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001316:	4a15      	ldr	r2, [pc, #84]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001318:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800131c:	6453      	str	r3, [r2, #68]	; 0x44
 800131e:	4b13      	ldr	r3, [pc, #76]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001322:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001326:	613b      	str	r3, [r7, #16]
 8001328:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	60fb      	str	r3, [r7, #12]
 800132e:	4b0f      	ldr	r3, [pc, #60]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	4a0e      	ldr	r2, [pc, #56]	; (800136c <HAL_ADC_MspInit+0x138>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6313      	str	r3, [r2, #48]	; 0x30
 800133a:	4b0c      	ldr	r3, [pc, #48]	; (800136c <HAL_ADC_MspInit+0x138>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001346:	2301      	movs	r3, #1
 8001348:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800134a:	2303      	movs	r3, #3
 800134c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134e:	2300      	movs	r3, #0
 8001350:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001356:	4619      	mov	r1, r3
 8001358:	4808      	ldr	r0, [pc, #32]	; (800137c <HAL_ADC_MspInit+0x148>)
 800135a:	f006 ff1f 	bl	800819c <HAL_GPIO_Init>
}
 800135e:	bf00      	nop
 8001360:	3738      	adds	r7, #56	; 0x38
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40012000 	.word	0x40012000
 800136c:	40023800 	.word	0x40023800
 8001370:	40020800 	.word	0x40020800
 8001374:	40012100 	.word	0x40012100
 8001378:	40012200 	.word	0x40012200
 800137c:	40020000 	.word	0x40020000

08001380 <order_phases>:
#include <stdio.h>
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001380:	b5b0      	push	{r4, r5, r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af02      	add	r7, sp, #8
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
 800138c:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 800138e:	4b76      	ldr	r3, [pc, #472]	; (8001568 <order_phases+0x1e8>)
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]

	if(!cal->started){
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	7c1b      	ldrb	r3, [r3, #16]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d108      	bne.n	80013ae <order_phases+0x2e>
		printf("Checking phase sign, pole pairs\r\n");
 800139c:	4873      	ldr	r0, [pc, #460]	; (800156c <order_phases+0x1ec>)
 800139e:	f00b f889 	bl	800c4b4 <puts>
		cal->started = 1;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2201      	movs	r2, #1
 80013a6:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	683a      	ldr	r2, [r7, #0]
 80013ac:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	68db      	ldr	r3, [r3, #12]
 80013b2:	683a      	ldr	r2, [r7, #0]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	ee07 3a90 	vmov	s15, r3
 80013ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013be:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8001570 <order_phases+0x1f0>
 80013c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	edd3 7a05 	vldr	s15, [r3, #20]
 80013d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013de:	d529      	bpl.n	8001434 <order_phases+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 80013f2:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
        cal->cal_position.elec_velocity = 0;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80013fc:	461a      	mov	r2, r3
 80013fe:	f04f 0300 	mov.w	r3, #0
 8001402:	f8c2 3298 	str.w	r3, [r2, #664]	; 0x298
        controller->i_d_des = I_CAL;
 8001406:	4b5b      	ldr	r3, [pc, #364]	; (8001574 <order_phases+0x1f4>)
 8001408:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        controller->i_q_des = 0.0f;
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        commutate(controller, &cal->cal_position);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001420:	332c      	adds	r3, #44	; 0x2c
 8001422:	4619      	mov	r1, r3
 8001424:	68b8      	ldr	r0, [r7, #8]
 8001426:	f001 fe39 	bl	800309c <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	695a      	ldr	r2, [r3, #20]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	619a      	str	r2, [r3, #24]
    	return;
 8001432:	e096      	b.n	8001562 <order_phases+0x1e2>
    }

    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	edd3 7a05 	vldr	s15, [r3, #20]
 800143a:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8001578 <order_phases+0x1f8>
 800143e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001446:	d51d      	bpl.n	8001484 <order_phases+0x104>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	edd3 7a05 	vldr	s15, [r3, #20]
 800144e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001452:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001456:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800145a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	edc3 7a02 	vstr	s15, [r3, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 800146e:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		commutate(controller, &cal->cal_position);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001478:	332c      	adds	r3, #44	; 0x2c
 800147a:	4619      	mov	r1, r3
 800147c:	68b8      	ldr	r0, [r7, #8]
 800147e:	f001 fe0d 	bl	800309c <commutate>
    	return;
 8001482:	e06e      	b.n	8001562 <order_phases+0x1e2>
    }

	reset_foc(controller);
 8001484:	68b8      	ldr	r0, [r7, #8]
 8001486:	f001 fd21 	bl	8002ecc <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	617b      	str	r3, [r7, #20]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	edd3 7a06 	vldr	s15, [r3, #24]
 8001496:	ed97 7a05 	vldr	s14, [r7, #20]
 800149a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800149e:	eef0 7ae7 	vabs.f32	s15, s15
 80014a2:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800157c <order_phases+0x1fc>
 80014a6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014aa:	ee16 0a90 	vmov	r0, s13
 80014ae:	f7ff f86b 	bl	8000588 <__aeabi_f2d>
 80014b2:	4602      	mov	r2, r0
 80014b4:	460b      	mov	r3, r1
 80014b6:	ec43 2b10 	vmov	d0, r2, r3
 80014ba:	f00e fc25 	bl	800fd08 <round>
 80014be:	ec53 2b10 	vmov	r2, r3, d0
 80014c2:	4610      	mov	r0, r2
 80014c4:	4619      	mov	r1, r3
 80014c6:	f7ff fb8f 	bl	8000be8 <__aeabi_d2uiz>
 80014ca:	4603      	mov	r3, r0
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	edd3 7a06 	vldr	s15, [r3, #24]
 80014d8:	ed97 7a05 	vldr	s14, [r7, #20]
 80014dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e4:	dd07      	ble.n	80014f6 <order_phases+0x176>
		cal->phase_order = 0;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2200      	movs	r2, #0
 80014ea:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 80014ee:	4824      	ldr	r0, [pc, #144]	; (8001580 <order_phases+0x200>)
 80014f0:	f00a ffe0 	bl	800c4b4 <puts>
 80014f4:	e006      	b.n	8001504 <order_phases+0x184>
	}
	else{
		cal->phase_order = 1;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2201      	movs	r2, #1
 80014fa:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Swapping phase sign\r\n");
 80014fe:	4821      	ldr	r0, [pc, #132]	; (8001584 <order_phases+0x204>)
 8001500:	f00a ffd8 	bl	800c4b4 <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	4619      	mov	r1, r3
 800150a:	481f      	ldr	r0, [pc, #124]	; (8001588 <order_phases+0x208>)
 800150c:	f00a ff4c 	bl	800c3a8 <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff f837 	bl	8000588 <__aeabi_f2d>
 800151a:	4604      	mov	r4, r0
 800151c:	460d      	mov	r5, r1
 800151e:	6978      	ldr	r0, [r7, #20]
 8001520:	f7ff f832 	bl	8000588 <__aeabi_f2d>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	e9cd 2300 	strd	r2, r3, [sp]
 800152c:	4622      	mov	r2, r4
 800152e:	462b      	mov	r3, r5
 8001530:	4816      	ldr	r0, [pc, #88]	; (800158c <order_phases+0x20c>)
 8001532:	f00a ff39 	bl	800c3a8 <iprintf>
    PHASE_ORDER = cal->phase_order;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	f893 3020 	ldrb.w	r3, [r3, #32]
 800153c:	461a      	mov	r2, r3
 800153e:	4b0a      	ldr	r3, [pc, #40]	; (8001568 <order_phases+0x1e8>)
 8001540:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	ee07 3a90 	vmov	s15, r3
 800154a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <order_phases+0x1f4>)
 8001550:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    cal->started = 0;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2201      	movs	r2, #1
 800155e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8001562:	3718      	adds	r7, #24
 8001564:	46bd      	mov	sp, r7
 8001566:	bdb0      	pop	{r4, r5, r7, pc}
 8001568:	2000043c 	.word	0x2000043c
 800156c:	080103e8 	.word	0x080103e8
 8001570:	37d1b717 	.word	0x37d1b717
 8001574:	2000033c 	.word	0x2000033c
 8001578:	3fd06cbe 	.word	0x3fd06cbe
 800157c:	40c90fdb 	.word	0x40c90fdb
 8001580:	0801040c 	.word	0x0801040c
 8001584:	08010424 	.word	0x08010424
 8001588:	0801043c 	.word	0x0801043c
 800158c:	08010450 	.word	0x08010450

08001590 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001590:	b5b0      	push	{r4, r5, r7, lr}
 8001592:	b094      	sub	sp, #80	; 0x50
 8001594:	af02      	add	r7, sp, #8
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	60b9      	str	r1, [r7, #8]
 800159a:	607a      	str	r2, [r7, #4]
 800159c:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonliearity */

	if(!cal->started){
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	7c1b      	ldrb	r3, [r3, #16]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d10f      	bne.n	80015c6 <calibrate_encoder+0x36>
			printf("Starting offset cal and linearization\r\n");
 80015a6:	489e      	ldr	r0, [pc, #632]	; (8001820 <calibrate_encoder+0x290>)
 80015a8:	f00a ff84 	bl	800c4b4 <puts>
			cal->started = 1;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2201      	movs	r2, #1
 80015b0:	741a      	strb	r2, [r3, #16]
			cal->start_count = loop_count;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	683a      	ldr	r2, [r7, #0]
 80015b6:	60da      	str	r2, [r3, #12]
			cal->next_sample_time = T1;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80015be:	629a      	str	r2, [r3, #40]	; 0x28
			cal->sample_count = 0;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2200      	movs	r2, #0
 80015c4:	849a      	strh	r2, [r3, #36]	; 0x24
		}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68db      	ldr	r3, [r3, #12]
 80015ca:	683a      	ldr	r2, [r7, #0]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	ee07 3a90 	vmov	s15, r3
 80015d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015d6:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8001824 <calibrate_encoder+0x294>
 80015da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	edd3 7a05 	vldr	s15, [r3, #20]
 80015ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80015ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f6:	d525      	bpl.n	8001644 <calibrate_encoder+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 800160a:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
        controller->i_d_des = I_CAL;
 800160e:	4b86      	ldr	r3, [pc, #536]	; (8001828 <calibrate_encoder+0x298>)
 8001610:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        controller->i_q_des = 0.0f;
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        commutate(controller, &cal->cal_position);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001628:	332c      	adds	r3, #44	; 0x2c
 800162a:	4619      	mov	r1, r3
 800162c:	68b8      	ldr	r0, [r7, #8]
 800162e:	f001 fd35 	bl	800309c <commutate>

    	cal->theta_start = encoder->angle_multiturn[0];
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	695a      	ldr	r2, [r3, #20]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	695a      	ldr	r2, [r3, #20]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 8001642:	e259      	b.n	8001af8 <calibrate_encoder+0x568>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	ed93 7a05 	vldr	s14, [r3, #20]
 800164a:	4b77      	ldr	r3, [pc, #476]	; (8001828 <calibrate_encoder+0x298>)
 800164c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001650:	eddf 6a76 	vldr	s13, [pc, #472]	; 800182c <calibrate_encoder+0x29c>
 8001654:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001658:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 800165c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001660:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001664:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001668:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800166c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001670:	f140 808f 	bpl.w	8001792 <calibrate_encoder+0x202>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	edd3 7a02 	vldr	s15, [r3, #8]
 800167a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8001830 <calibrate_encoder+0x2a0>
 800167e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	edc3 7a02 	vstr	s15, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001692:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		commutate(controller, &cal->cal_position);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800169c:	332c      	adds	r3, #44	; 0x2c
 800169e:	4619      	mov	r1, r3
 80016a0:	68b8      	ldr	r0, [r7, #8]
 80016a2:	f001 fcfb 	bl	800309c <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	ed93 7a05 	vldr	s14, [r3, #20]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80016b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ba:	dc00      	bgt.n	80016be <calibrate_encoder+0x12e>
				return;
			}
			cal->sample_count++;

		}
		return;
 80016bc:	e21c      	b.n	8001af8 <calibrate_encoder+0x568>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80016c4:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001844 <calibrate_encoder+0x2b4>
 80016c8:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016cc:	4b56      	ldr	r3, [pc, #344]	; (8001828 <calibrate_encoder+0x298>)
 80016ce:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80016d2:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800182c <calibrate_encoder+0x29c>
 80016d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016e2:	ee17 3a90 	vmov	r3, s15
 80016e6:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	689a      	ldr	r2, [r3, #8]
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	131b      	asrs	r3, r3, #12
 80016f6:	f403 2200 	and.w	r2, r3, #524288	; 0x80000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80016fe:	4618      	mov	r0, r3
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	441a      	add	r2, r3
 8001704:	6879      	ldr	r1, [r7, #4]
 8001706:	f100 030a 	add.w	r3, r0, #10
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	440b      	add	r3, r1
 800170e:	605a      	str	r2, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001714:	461d      	mov	r5, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	330a      	adds	r3, #10
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	4413      	add	r3, r2
 8001722:	685c      	ldr	r4, [r3, #4]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	4618      	mov	r0, r3
 800172a:	f7fe ff2d 	bl	8000588 <__aeabi_f2d>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	e9cd 2300 	strd	r2, r3, [sp]
 8001736:	4623      	mov	r3, r4
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	4629      	mov	r1, r5
 800173c:	483d      	ldr	r0, [pc, #244]	; (8001834 <calibrate_encoder+0x2a4>)
 800173e:	f00a fe33 	bl	800c3a8 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001748:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001838 <calibrate_encoder+0x2a8>
 800174c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800175a:	ee07 3a90 	vmov	s15, r3
 800175e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001762:	4b31      	ldr	r3, [pc, #196]	; (8001828 <calibrate_encoder+0x298>)
 8001764:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001768:	eddf 6a34 	vldr	s13, [pc, #208]	; 800183c <calibrate_encoder+0x2ac>
 800176c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001770:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001774:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001778:	eeb4 7a67 	vcmp.f32	s14, s15
 800177c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001780:	f000 81b7 	beq.w	8001af2 <calibrate_encoder+0x562>
			cal->sample_count++;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001788:	3301      	adds	r3, #1
 800178a:	b29a      	uxth	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	849a      	strh	r2, [r3, #36]	; 0x24
		return;
 8001790:	e1b2      	b.n	8001af8 <calibrate_encoder+0x568>
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	ed93 7a05 	vldr	s14, [r3, #20]
 8001798:	4b23      	ldr	r3, [pc, #140]	; (8001828 <calibrate_encoder+0x298>)
 800179a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800179e:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001840 <calibrate_encoder+0x2b0>
 80017a2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80017a6:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 80017aa:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80017ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80017b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80017b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017be:	f140 80a9 	bpl.w	8001914 <calibrate_encoder+0x384>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	edd3 7a02 	vldr	s15, [r3, #8]
 80017c8:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001830 <calibrate_encoder+0x2a0>
 80017cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	edc3 7a02 	vstr	s15, [r3, #8]
		controller->i_d_des = I_CAL;
 80017d6:	4b14      	ldr	r3, [pc, #80]	; (8001828 <calibrate_encoder+0x298>)
 80017d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		controller->i_q_des = 0.0f;
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	f04f 0200 	mov.w	r2, #0
 80017e6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		cal->cal_position.elec_angle = cal->theta_ref;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 80017f4:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		commutate(controller, &cal->cal_position);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80017fe:	332c      	adds	r3, #44	; 0x2c
 8001800:	4619      	mov	r1, r3
 8001802:	68b8      	ldr	r0, [r7, #8]
 8001804:	f001 fc4a 	bl	800309c <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	ed93 7a05 	vldr	s14, [r3, #20]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001814:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181c:	dc14      	bgt.n	8001848 <calibrate_encoder+0x2b8>
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 800181e:	e16a      	b.n	8001af6 <calibrate_encoder+0x566>
 8001820:	0801046c 	.word	0x0801046c
 8001824:	37d1b717 	.word	0x37d1b717
 8001828:	2000033c 	.word	0x2000033c
 800182c:	40c90fdb 	.word	0x40c90fdb
 8001830:	3983126e 	.word	0x3983126e
 8001834:	08010494 	.word	0x08010494
 8001838:	3ba0d97c 	.word	0x3ba0d97c
 800183c:	43000000 	.word	0x43000000
 8001840:	41490fdb 	.word	0x41490fdb
 8001844:	49000000 	.word	0x49000000
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 8152 	beq.w	8001af6 <calibrate_encoder+0x566>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	edd3 7a02 	vldr	s15, [r3, #8]
 8001858:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8001844 <calibrate_encoder+0x2b4>
 800185c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001860:	4ba7      	ldr	r3, [pc, #668]	; (8001b00 <calibrate_encoder+0x570>)
 8001862:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001866:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8001b04 <calibrate_encoder+0x574>
 800186a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800186e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001872:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001876:	ee17 3a90 	vmov	r3, s15
 800187a:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	689a      	ldr	r2, [r3, #8]
 8001880:	6a3b      	ldr	r3, [r7, #32]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	131b      	asrs	r3, r3, #12
 800188a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800188e:	69fa      	ldr	r2, [r7, #28]
 8001890:	4413      	add	r3, r2
 8001892:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	330a      	adds	r3, #10
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	685a      	ldr	r2, [r3, #4]
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	4413      	add	r3, r2
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80018aa:	4610      	mov	r0, r2
 80018ac:	0fda      	lsrs	r2, r3, #31
 80018ae:	4413      	add	r3, r2
 80018b0:	105b      	asrs	r3, r3, #1
 80018b2:	4619      	mov	r1, r3
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	f100 030a 	add.w	r3, r0, #10
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	6059      	str	r1, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018c4:	461d      	mov	r5, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	330a      	adds	r3, #10
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	4413      	add	r3, r2
 80018d2:	685c      	ldr	r4, [r3, #4]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7fe fe55 	bl	8000588 <__aeabi_f2d>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	e9cd 2300 	strd	r2, r3, [sp]
 80018e6:	4623      	mov	r3, r4
 80018e8:	6a3a      	ldr	r2, [r7, #32]
 80018ea:	4629      	mov	r1, r5
 80018ec:	4886      	ldr	r0, [pc, #536]	; (8001b08 <calibrate_encoder+0x578>)
 80018ee:	f00a fd5b 	bl	800c3a8 <iprintf>
			cal->sample_count--;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018f6:	3b01      	subs	r3, #1
 80018f8:	b29a      	uxth	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	849a      	strh	r2, [r3, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001904:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8001b0c <calibrate_encoder+0x57c>
 8001908:	ee77 7a87 	vadd.f32	s15, s15, s14
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 8001912:	e0f0      	b.n	8001af6 <calibrate_encoder+0x566>
    }

    reset_foc(controller);
 8001914:	68b8      	ldr	r0, [r7, #8]
 8001916:	f001 fad9 	bl	8002ecc <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
 800191a:	2300      	movs	r3, #0
 800191c:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 800191e:	2300      	movs	r3, #0
 8001920:	643b      	str	r3, [r7, #64]	; 0x40
 8001922:	e00b      	b.n	800193c <calibrate_encoder+0x3ac>
		ezero_mean += cal->error_arr[i];
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001928:	330a      	adds	r3, #10
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	4413      	add	r3, r2
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001932:	4413      	add	r3, r2
 8001934:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001936:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001938:	3301      	adds	r3, #1
 800193a:	643b      	str	r3, [r7, #64]	; 0x40
 800193c:	4b70      	ldr	r3, [pc, #448]	; (8001b00 <calibrate_encoder+0x570>)
 800193e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001942:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001946:	ee17 3a90 	vmov	r3, s15
 800194a:	01db      	lsls	r3, r3, #7
 800194c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800194e:	429a      	cmp	r2, r3
 8001950:	dbe8      	blt.n	8001924 <calibrate_encoder+0x394>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001952:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001954:	ee07 3a90 	vmov	s15, r3
 8001958:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800195c:	4b68      	ldr	r3, [pc, #416]	; (8001b00 <calibrate_encoder+0x570>)
 800195e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001962:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001b10 <calibrate_encoder+0x580>
 8001966:	ee27 7a87 	vmul.f32	s14, s15, s14
 800196a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800196e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001972:	ee17 2a90 	vmov	r2, s15
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	61da      	str	r2, [r3, #28]

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
 800197a:	2380      	movs	r3, #128	; 0x80
 800197c:	62bb      	str	r3, [r7, #40]	; 0x28
	int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001982:	f5c3 2300 	rsb	r3, r3, #524288	; 0x80000
 8001986:	2b00      	cmp	r3, #0
 8001988:	da01      	bge.n	800198e <calibrate_encoder+0x3fe>
 800198a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800198e:	131b      	asrs	r3, r3, #12
 8001990:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<N_LUT; i++){
 8001992:	2300      	movs	r3, #0
 8001994:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001996:	e0a0      	b.n	8001ada <calibrate_encoder+0x54a>
			int moving_avg = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 800199c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800199e:	0fda      	lsrs	r2, r3, #31
 80019a0:	4413      	add	r3, r2
 80019a2:	105b      	asrs	r3, r3, #1
 80019a4:	425b      	negs	r3, r3
 80019a6:	637b      	str	r3, [r7, #52]	; 0x34
 80019a8:	e068      	b.n	8001a7c <calibrate_encoder+0x4ec>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 80019aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019ac:	ee07 3a90 	vmov	s15, r3
 80019b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019b4:	4b52      	ldr	r3, [pc, #328]	; (8001b00 <calibrate_encoder+0x570>)
 80019b6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019be:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001b10 <calibrate_encoder+0x580>
 80019c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019c6:	eddf 6a52 	vldr	s13, [pc, #328]	; 8001b10 <calibrate_encoder+0x580>
 80019ca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80019ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019d0:	ee07 3a90 	vmov	s15, r3
 80019d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019e0:	ee17 3a90 	vmov	r3, s15
 80019e4:	633b      	str	r3, [r7, #48]	; 0x30
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 80019e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	da13      	bge.n	8001a14 <calibrate_encoder+0x484>
 80019ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019ee:	ee07 3a90 	vmov	s15, r3
 80019f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019f6:	4b42      	ldr	r3, [pc, #264]	; (8001b00 <calibrate_encoder+0x570>)
 80019f8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019fc:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001b10 <calibrate_encoder+0x580>
 8001a00:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a0c:	ee17 3a90 	vmov	r3, s15
 8001a10:	633b      	str	r3, [r7, #48]	; 0x30
 8001a12:	e027      	b.n	8001a64 <calibrate_encoder+0x4d4>
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a16:	ee07 3a90 	vmov	s15, r3
 8001a1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a1e:	4b38      	ldr	r3, [pc, #224]	; (8001b00 <calibrate_encoder+0x570>)
 8001a20:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a24:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001b10 <calibrate_encoder+0x580>
 8001a28:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a2c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001a30:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001a34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a3c:	dd12      	ble.n	8001a64 <calibrate_encoder+0x4d4>
 8001a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a40:	ee07 3a90 	vmov	s15, r3
 8001a44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a48:	4b2d      	ldr	r3, [pc, #180]	; (8001b00 <calibrate_encoder+0x570>)
 8001a4a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a4e:	eddf 6a30 	vldr	s13, [pc, #192]	; 8001b10 <calibrate_encoder+0x580>
 8001a52:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a5e:	ee17 3a90 	vmov	r3, s15
 8001a62:	633b      	str	r3, [r7, #48]	; 0x30
				moving_avg += cal->error_arr[index];
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a68:	330a      	adds	r3, #10
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	4413      	add	r3, r2
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a72:	4413      	add	r3, r2
 8001a74:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a78:	3301      	adds	r3, #1
 8001a7a:	637b      	str	r3, [r7, #52]	; 0x34
 8001a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a7e:	0fda      	lsrs	r2, r3, #31
 8001a80:	4413      	add	r3, r2
 8001a82:	105b      	asrs	r3, r3, #1
 8001a84:	461a      	mov	r2, r3
 8001a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	db8e      	blt.n	80019aa <calibrate_encoder+0x41a>
			}
			moving_avg = moving_avg/window;
 8001a8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a90:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a94:	63bb      	str	r3, [r7, #56]	; 0x38
			int lut_index = lut_offset + i;
 8001a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a9a:	4413      	add	r3, r2
 8001a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa0:	2b7f      	cmp	r3, #127	; 0x7f
 8001aa2:	dd02      	ble.n	8001aaa <calibrate_encoder+0x51a>
 8001aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa6:	3b80      	subs	r3, #128	; 0x80
 8001aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ab0:	1ad2      	subs	r2, r2, r3
 8001ab2:	6879      	ldr	r1, [r7, #4]
 8001ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ab6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001aba:	330a      	adds	r3, #10
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	440b      	add	r3, r1
 8001ac0:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	461a      	mov	r2, r3
 8001acc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ace:	4811      	ldr	r0, [pc, #68]	; (8001b14 <calibrate_encoder+0x584>)
 8001ad0:	f00a fc6a 	bl	800c3a8 <iprintf>
	for(int i = 0; i<N_LUT; i++){
 8001ad4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001adc:	2b7f      	cmp	r3, #127	; 0x7f
 8001ade:	f77f af5b 	ble.w	8001998 <calibrate_encoder+0x408>

		}

	cal->started = 0;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2201      	movs	r2, #1
 8001aec:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001af0:	e002      	b.n	8001af8 <calibrate_encoder+0x568>
				return;
 8001af2:	bf00      	nop
 8001af4:	e000      	b.n	8001af8 <calibrate_encoder+0x568>
		return;
 8001af6:	bf00      	nop
}
 8001af8:	3748      	adds	r7, #72	; 0x48
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bdb0      	pop	{r4, r5, r7, pc}
 8001afe:	bf00      	nop
 8001b00:	2000033c 	.word	0x2000033c
 8001b04:	40c90fdb 	.word	0x40c90fdb
 8001b08:	08010494 	.word	0x08010494
 8001b0c:	3ba0d97c 	.word	0x3ba0d97c
 8001b10:	43000000 	.word	0x43000000
 8001b14:	080104a4 	.word	0x080104a4

08001b18 <check_encoder_init>:
void measure_lr(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
	// TODO: implement this?
}


int check_encoder_init(EncoderStruct *encoder, ControllerStruct *controller, CalStruct *cal){
 8001b18:	b5b0      	push	{r4, r5, r7, lr}
 8001b1a:	b08c      	sub	sp, #48	; 0x30
 8001b1c:	af02      	add	r7, sp, #8
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]

	printf("\n\r Checking encoder initialization\n\r");
 8001b24:	486a      	ldr	r0, [pc, #424]	; (8001cd0 <check_encoder_init+0x1b8>)
 8001b26:	f00a fc3f 	bl	800c3a8 <iprintf>

	float theta_elec_read = 0.0f;
 8001b2a:	f04f 0300 	mov.w	r3, #0
 8001b2e:	627b      	str	r3, [r7, #36]	; 0x24
	float theta_elec_calc = 0.0f;
 8001b30:	f04f 0300 	mov.w	r3, #0
 8001b34:	623b      	str	r3, [r7, #32]
	float theta_elec_err = 0.0f;
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
	int theta_elec_counts = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61bb      	str	r3, [r7, #24]

	for(int i = 0; i<10000; i++){		// Set voltage angle to zero, wait for rotor position to settle
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]
 8001b44:	e026      	b.n	8001b94 <check_encoder_init+0x7c>
		cal->theta_ref = PI_F/2.0f;//W_CAL*cal->time;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a62      	ldr	r2, [pc, #392]	; (8001cd4 <check_encoder_init+0x1bc>)
 8001b4a:	609a      	str	r2, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001b56:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		cal->cal_position.elec_velocity = 0;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001b60:	461a      	mov	r2, r3
 8001b62:	f04f 0300 	mov.w	r3, #0
 8001b66:	f8c2 3298 	str.w	r3, [r2, #664]	; 0x298
		controller->i_d_des = I_CAL;
 8001b6a:	4b5b      	ldr	r3, [pc, #364]	; (8001cd8 <check_encoder_init+0x1c0>)
 8001b6c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		controller->i_q_des = 0.0f;
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	f04f 0200 	mov.w	r2, #0
 8001b7a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		commutate(controller, &cal->cal_position);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001b84:	332c      	adds	r3, #44	; 0x2c
 8001b86:	4619      	mov	r1, r3
 8001b88:	68b8      	ldr	r0, [r7, #8]
 8001b8a:	f001 fa87 	bl	800309c <commutate>
	for(int i = 0; i<10000; i++){		// Set voltage angle to zero, wait for rotor position to settle
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	3301      	adds	r3, #1
 8001b92:	617b      	str	r3, [r7, #20]
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	f242 720f 	movw	r2, #9999	; 0x270f
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	ddd3      	ble.n	8001b46 <check_encoder_init+0x2e>
	}

	for(int i = 0; i<20000; i++){		// Set voltage angle to zero, wait for rotor position to settle
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	613b      	str	r3, [r7, #16]
 8001ba2:	e033      	b.n	8001c0c <check_encoder_init+0xf4>
		cal->theta_ref = 0.0f;//W_CAL*cal->time;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f04f 0200 	mov.w	r2, #0
 8001baa:	609a      	str	r2, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 8001bb6:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
		cal->cal_position.elec_velocity = 0;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	f04f 0300 	mov.w	r3, #0
 8001bc6:	f8c2 3298 	str.w	r3, [r2, #664]	; 0x298
		controller->i_d_des = I_CAL;
 8001bca:	4b43      	ldr	r3, [pc, #268]	; (8001cd8 <check_encoder_init+0x1c0>)
 8001bcc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		controller->i_q_des = 0.0f;
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	f04f 0200 	mov.w	r2, #0
 8001bda:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		commutate(controller, &cal->cal_position);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001be4:	332c      	adds	r3, #44	; 0x2c
 8001be6:	4619      	mov	r1, r3
 8001be8:	68b8      	ldr	r0, [r7, #8]
 8001bea:	f001 fa57 	bl	800309c <commutate>
		if (i==15000) {
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	f643 2298 	movw	r2, #15000	; 0x3a98
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d106      	bne.n	8001c06 <check_encoder_init+0xee>
			theta_elec_read = encoder->elec_angle;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
			theta_elec_counts = encoder->count;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c04:	61bb      	str	r3, [r7, #24]
	for(int i = 0; i<20000; i++){		// Set voltage angle to zero, wait for rotor position to settle
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	613b      	str	r3, [r7, #16]
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001c12:	4293      	cmp	r3, r2
 8001c14:	ddc6      	ble.n	8001ba4 <check_encoder_init+0x8c>
		}
	}

	// Print difference and status of initialization
	if (theta_elec_read > PI_F) { theta_elec_calc = theta_elec_read - 2.0f*PI_F; } // wrap from -PI to PI instead of 0 to 2*PI
 8001c16:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001c1a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8001cdc <check_encoder_init+0x1c4>
 8001c1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c26:	dd08      	ble.n	8001c3a <check_encoder_init+0x122>
 8001c28:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001c2c:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001ce0 <check_encoder_init+0x1c8>
 8001c30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c34:	edc7 7a08 	vstr	s15, [r7, #32]
 8001c38:	e001      	b.n	8001c3e <check_encoder_init+0x126>
	else { theta_elec_calc = theta_elec_read; };
 8001c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3c:	623b      	str	r3, [r7, #32]
	if (theta_elec_calc >= 0.0f) { theta_elec_err = theta_elec_calc; }
 8001c3e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001c42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4a:	db02      	blt.n	8001c52 <check_encoder_init+0x13a>
 8001c4c:	6a3b      	ldr	r3, [r7, #32]
 8001c4e:	61fb      	str	r3, [r7, #28]
 8001c50:	e005      	b.n	8001c5e <check_encoder_init+0x146>
	else { theta_elec_err = -theta_elec_calc; }
 8001c52:	edd7 7a08 	vldr	s15, [r7, #32]
 8001c56:	eef1 7a67 	vneg.f32	s15, s15
 8001c5a:	edc7 7a07 	vstr	s15, [r7, #28]
//    theta_elec_err = abs(theta_elec_calc);

	if (theta_elec_err < (PI_F/2.0f)) { // initialization is good
 8001c5e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c62:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001ce4 <check_encoder_init+0x1cc>
 8001c66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6e:	d515      	bpl.n	8001c9c <check_encoder_init+0x184>
		printf(" Good initialization! theta_elec = %.2f, theta_elec_calc = %.2f\r\n", theta_elec_read, theta_elec_calc);
 8001c70:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c72:	f7fe fc89 	bl	8000588 <__aeabi_f2d>
 8001c76:	4604      	mov	r4, r0
 8001c78:	460d      	mov	r5, r1
 8001c7a:	6a38      	ldr	r0, [r7, #32]
 8001c7c:	f7fe fc84 	bl	8000588 <__aeabi_f2d>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	e9cd 2300 	strd	r2, r3, [sp]
 8001c88:	4622      	mov	r2, r4
 8001c8a:	462b      	mov	r3, r5
 8001c8c:	4816      	ldr	r0, [pc, #88]	; (8001ce8 <check_encoder_init+0x1d0>)
 8001c8e:	f00a fb8b 	bl	800c3a8 <iprintf>
		encoder->init_status = 1;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2201      	movs	r2, #1
 8001c96:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8001c9a:	e014      	b.n	8001cc6 <check_encoder_init+0x1ae>
	} else { // electrical angle error is larger than 90deg
		printf(" BAD initialization, theta_elec = %.2f, theta_elec_calc = %.2f\r\n", theta_elec_read, theta_elec_calc);
 8001c9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c9e:	f7fe fc73 	bl	8000588 <__aeabi_f2d>
 8001ca2:	4604      	mov	r4, r0
 8001ca4:	460d      	mov	r5, r1
 8001ca6:	6a38      	ldr	r0, [r7, #32]
 8001ca8:	f7fe fc6e 	bl	8000588 <__aeabi_f2d>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	e9cd 2300 	strd	r2, r3, [sp]
 8001cb4:	4622      	mov	r2, r4
 8001cb6:	462b      	mov	r3, r5
 8001cb8:	480c      	ldr	r0, [pc, #48]	; (8001cec <check_encoder_init+0x1d4>)
 8001cba:	f00a fb75 	bl	800c3a8 <iprintf>
		encoder->init_status = 0;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	}

	// return encoder->elec_angle? encoder->count?
	return theta_elec_counts; //theta_elec_read;
 8001cc6:	69bb      	ldr	r3, [r7, #24]

} // end check_encoder_init function
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3728      	adds	r7, #40	; 0x28
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bdb0      	pop	{r4, r5, r7, pc}
 8001cd0:	080104b0 	.word	0x080104b0
 8001cd4:	3fc90fdb 	.word	0x3fc90fdb
 8001cd8:	2000033c 	.word	0x2000033c
 8001cdc:	40490fdb 	.word	0x40490fdb
 8001ce0:	40c90fdb 	.word	0x40c90fdb
 8001ce4:	3fc90fdb 	.word	0x3fc90fdb
 8001ce8:	080104d8 	.word	0x080104d8
 8001cec:	0801051c 	.word	0x0801051c

08001cf0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001cf4:	4b17      	ldr	r3, [pc, #92]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001cf6:	4a18      	ldr	r2, [pc, #96]	; (8001d58 <MX_CAN1_Init+0x68>)
 8001cf8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8001cfa:	4b16      	ldr	r3, [pc, #88]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001cfc:	2203      	movs	r2, #3
 8001cfe:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001d00:	4b14      	ldr	r3, [pc, #80]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001d06:	4b13      	ldr	r3, [pc, #76]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8001d0c:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001d0e:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8001d12:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001d14:	4b0f      	ldr	r3, [pc, #60]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001d16:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d1a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001d1c:	4b0d      	ldr	r3, [pc, #52]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001d22:	4b0c      	ldr	r3, [pc, #48]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001d28:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001d2e:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001d34:	4b07      	ldr	r3, [pc, #28]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001d3a:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001d40:	4804      	ldr	r0, [pc, #16]	; (8001d54 <MX_CAN1_Init+0x64>)
 8001d42:	f005 fa41 	bl	80071c8 <HAL_CAN_Init>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001d4c:	f003 f854 	bl	8004df8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001d50:	bf00      	nop
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	20000314 	.word	0x20000314
 8001d58:	40006400 	.word	0x40006400

08001d5c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08a      	sub	sp, #40	; 0x28
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a1d      	ldr	r2, [pc, #116]	; (8001df0 <HAL_CAN_MspInit+0x94>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d134      	bne.n	8001de8 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	613b      	str	r3, [r7, #16]
 8001d82:	4b1c      	ldr	r3, [pc, #112]	; (8001df4 <HAL_CAN_MspInit+0x98>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	4a1b      	ldr	r2, [pc, #108]	; (8001df4 <HAL_CAN_MspInit+0x98>)
 8001d88:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d8e:	4b19      	ldr	r3, [pc, #100]	; (8001df4 <HAL_CAN_MspInit+0x98>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d96:	613b      	str	r3, [r7, #16]
 8001d98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <HAL_CAN_MspInit+0x98>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	4a14      	ldr	r2, [pc, #80]	; (8001df4 <HAL_CAN_MspInit+0x98>)
 8001da4:	f043 0302 	orr.w	r3, r3, #2
 8001da8:	6313      	str	r3, [r2, #48]	; 0x30
 8001daa:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <HAL_CAN_MspInit+0x98>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001db6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001dba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001dc8:	2309      	movs	r3, #9
 8001dca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dcc:	f107 0314 	add.w	r3, r7, #20
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4809      	ldr	r0, [pc, #36]	; (8001df8 <HAL_CAN_MspInit+0x9c>)
 8001dd4:	f006 f9e2 	bl	800819c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001dd8:	2200      	movs	r2, #0
 8001dda:	2100      	movs	r1, #0
 8001ddc:	2014      	movs	r0, #20
 8001dde:	f006 f914 	bl	800800a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001de2:	2014      	movs	r0, #20
 8001de4:	f006 f92d 	bl	8008042 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001de8:	bf00      	nop
 8001dea:	3728      	adds	r7, #40	; 0x28
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40006400 	.word	0x40006400
 8001df4:	40023800 	.word	0x40023800
 8001df8:	40020400 	.word	0x40020400

08001dfc <can_rx_init>:
  }
}

/* USER CODE BEGIN 1 */

void can_rx_init(CANRxMessage *msg){
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
	msg->filter.FilterFIFOAssignment=CAN_FILTER_FIFO0; 	// set fifo assignment
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	639a      	str	r2, [r3, #56]	; 0x38
	msg->filter.FilterIdHigh=CAN_ID<<5; 				// CAN ID
 8001e0a:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <can_rx_init+0x54>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	015b      	lsls	r3, r3, #5
 8001e10:	461a      	mov	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	629a      	str	r2, [r3, #40]	; 0x28
	msg->filter.FilterIdLow=0x0;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	62da      	str	r2, [r3, #44]	; 0x2c
	msg->filter.FilterMaskIdHigh=0xFFF;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001e22:	631a      	str	r2, [r3, #48]	; 0x30
	msg->filter.FilterMaskIdLow=0;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2200      	movs	r2, #0
 8001e28:	635a      	str	r2, [r3, #52]	; 0x34
	msg->filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	641a      	str	r2, [r3, #64]	; 0x40
	msg->filter.FilterScale=CAN_FILTERSCALE_32BIT;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	645a      	str	r2, [r3, #68]	; 0x44
	msg->filter.FilterActivation=ENABLE;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	649a      	str	r2, [r3, #72]	; 0x48
	HAL_CAN_ConfigFilter(&CAN_H, &msg->filter);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	3328      	adds	r3, #40	; 0x28
 8001e40:	4619      	mov	r1, r3
 8001e42:	4804      	ldr	r0, [pc, #16]	; (8001e54 <can_rx_init+0x58>)
 8001e44:	f005 fabc 	bl	80073c0 <HAL_CAN_ConfigFilter>
}
 8001e48:	bf00      	nop
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	2000043c 	.word	0x2000043c
 8001e54:	20000314 	.word	0x20000314

08001e58 <can_tx_init>:

void can_tx_init(CANTxMessage *msg){
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	msg->tx_header.DLC = 6; 			// message size of 8 byte
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2206      	movs	r2, #6
 8001e64:	619a      	str	r2, [r3, #24]
	msg->tx_header.IDE=CAN_ID_STD; 		// set identifier to standard
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	611a      	str	r2, [r3, #16]
	msg->tx_header.RTR=CAN_RTR_DATA; 	// set data type to remote transmission request?
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	615a      	str	r2, [r3, #20]
	msg->tx_header.StdId = CAN_MASTER;  // recipient CAN ID
 8001e72:	4b05      	ldr	r3, [pc, #20]	; (8001e88 <can_tx_init+0x30>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	461a      	mov	r2, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	2000043c 	.word	0x2000043c

08001e8c <pack_reply>:
/// 0: [position[15-8]]
/// 1: [position[7-0]]
/// 2: [velocity[11-4]]
/// 3: [velocity[3-0], current[11-8]]
/// 4: [current[7-0]]
void pack_reply(CANTxMessage *msg, uint8_t id, float p, float v, float t){
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b08a      	sub	sp, #40	; 0x28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6178      	str	r0, [r7, #20]
 8001e94:	460b      	mov	r3, r1
 8001e96:	ed87 0a03 	vstr	s0, [r7, #12]
 8001e9a:	edc7 0a02 	vstr	s1, [r7, #8]
 8001e9e:	ed87 1a01 	vstr	s2, [r7, #4]
 8001ea2:	74fb      	strb	r3, [r7, #19]
    int p_int = float_to_uint(p, P_MIN, P_MAX, 16);
 8001ea4:	4b34      	ldr	r3, [pc, #208]	; (8001f78 <pack_reply+0xec>)
 8001ea6:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001eaa:	4b33      	ldr	r3, [pc, #204]	; (8001f78 <pack_reply+0xec>)
 8001eac:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8001eb0:	2010      	movs	r0, #16
 8001eb2:	eeb0 1a47 	vmov.f32	s2, s14
 8001eb6:	eef0 0a67 	vmov.f32	s1, s15
 8001eba:	ed97 0a03 	vldr	s0, [r7, #12]
 8001ebe:	f003 f88b 	bl	8004fd8 <float_to_uint>
 8001ec2:	6278      	str	r0, [r7, #36]	; 0x24
    int v_int = float_to_uint(v, V_MIN, V_MAX, 12);
 8001ec4:	4b2c      	ldr	r3, [pc, #176]	; (8001f78 <pack_reply+0xec>)
 8001ec6:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001eca:	4b2b      	ldr	r3, [pc, #172]	; (8001f78 <pack_reply+0xec>)
 8001ecc:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001ed0:	200c      	movs	r0, #12
 8001ed2:	eeb0 1a47 	vmov.f32	s2, s14
 8001ed6:	eef0 0a67 	vmov.f32	s1, s15
 8001eda:	ed97 0a02 	vldr	s0, [r7, #8]
 8001ede:	f003 f87b 	bl	8004fd8 <float_to_uint>
 8001ee2:	6238      	str	r0, [r7, #32]
    int t_int = float_to_uint(t, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8001ee4:	4b24      	ldr	r3, [pc, #144]	; (8001f78 <pack_reply+0xec>)
 8001ee6:	edd3 7a03 	vldr	s15, [r3, #12]
 8001eea:	eeb1 7a67 	vneg.f32	s14, s15
 8001eee:	4b22      	ldr	r3, [pc, #136]	; (8001f78 <pack_reply+0xec>)
 8001ef0:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001ef4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ef8:	4b1f      	ldr	r3, [pc, #124]	; (8001f78 <pack_reply+0xec>)
 8001efa:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001efe:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001f02:	4b1d      	ldr	r3, [pc, #116]	; (8001f78 <pack_reply+0xec>)
 8001f04:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f08:	4b1b      	ldr	r3, [pc, #108]	; (8001f78 <pack_reply+0xec>)
 8001f0a:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001f0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f12:	4b19      	ldr	r3, [pc, #100]	; (8001f78 <pack_reply+0xec>)
 8001f14:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001f18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f1c:	200c      	movs	r0, #12
 8001f1e:	eeb0 1a67 	vmov.f32	s2, s15
 8001f22:	eef0 0a66 	vmov.f32	s1, s13
 8001f26:	ed97 0a01 	vldr	s0, [r7, #4]
 8001f2a:	f003 f855 	bl	8004fd8 <float_to_uint>
 8001f2e:	61f8      	str	r0, [r7, #28]
    msg->data[0] = id;
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	7cfa      	ldrb	r2, [r7, #19]
 8001f34:	705a      	strb	r2, [r3, #1]
    msg->data[1] = p_int>>8;
 8001f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f38:	121b      	asrs	r3, r3, #8
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	709a      	strb	r2, [r3, #2]
    msg->data[2] = p_int&0xFF;
 8001f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	70da      	strb	r2, [r3, #3]
    msg->data[3] = v_int>>4;
 8001f48:	6a3b      	ldr	r3, [r7, #32]
 8001f4a:	111b      	asrs	r3, r3, #4
 8001f4c:	b2da      	uxtb	r2, r3
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	711a      	strb	r2, [r3, #4]
    msg->data[4] = ((v_int&0xF)<<4) + (t_int>>8);
 8001f52:	6a3b      	ldr	r3, [r7, #32]
 8001f54:	011b      	lsls	r3, r3, #4
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	121b      	asrs	r3, r3, #8
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	4413      	add	r3, r2
 8001f60:	b2da      	uxtb	r2, r3
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	715a      	strb	r2, [r3, #5]
    msg->data[5] = t_int&0xFF;
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	b2da      	uxtb	r2, r3
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	719a      	strb	r2, [r3, #6]
    }
 8001f6e:	bf00      	nop
 8001f70:	3728      	adds	r7, #40	; 0x28
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	2000033c 	.word	0x2000033c

08001f7c <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 8001f7c:	b084      	sub	sp, #16
 8001f7e:	b590      	push	{r4, r7, lr}
 8001f80:	b087      	sub	sp, #28
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001f88:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        int p_int = (msg.data[0]<<8)|msg.data[1];
 8001f8c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001f90:	021b      	lsls	r3, r3, #8
 8001f92:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8001f96:	4313      	orrs	r3, r2
 8001f98:	617b      	str	r3, [r7, #20]
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 8001f9a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001f9e:	011b      	lsls	r3, r3, #4
 8001fa0:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001fa4:	0912      	lsrs	r2, r2, #4
 8001fa6:	b2d2      	uxtb	r2, r2
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	613b      	str	r3, [r7, #16]
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8001fac:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fb0:	021b      	lsls	r3, r3, #8
 8001fb2:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001fb6:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8001fbe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001fc2:	011b      	lsls	r3, r3, #4
 8001fc4:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001fc8:	0912      	lsrs	r2, r2, #4
 8001fca:	b2d2      	uxtb	r2, r2
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	60bb      	str	r3, [r7, #8]
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8001fd0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001fd4:	021b      	lsls	r3, r3, #8
 8001fd6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001fda:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	607b      	str	r3, [r7, #4]

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001fe2:	4b3e      	ldr	r3, [pc, #248]	; (80020dc <unpack_cmd+0x160>)
 8001fe4:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001fe8:	4b3c      	ldr	r3, [pc, #240]	; (80020dc <unpack_cmd+0x160>)
 8001fea:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8001fee:	2110      	movs	r1, #16
 8001ff0:	eef0 0a47 	vmov.f32	s1, s14
 8001ff4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ff8:	6978      	ldr	r0, [r7, #20]
 8001ffa:	f003 f820 	bl	800503e <uint_to_float>
 8001ffe:	eef0 7a40 	vmov.f32	s15, s0
 8002002:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002004:	edc3 7a00 	vstr	s15, [r3]
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
 8002008:	4b34      	ldr	r3, [pc, #208]	; (80020dc <unpack_cmd+0x160>)
 800200a:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800200e:	4b33      	ldr	r3, [pc, #204]	; (80020dc <unpack_cmd+0x160>)
 8002010:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8002014:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002016:	1d1c      	adds	r4, r3, #4
 8002018:	210c      	movs	r1, #12
 800201a:	eef0 0a47 	vmov.f32	s1, s14
 800201e:	eeb0 0a67 	vmov.f32	s0, s15
 8002022:	6938      	ldr	r0, [r7, #16]
 8002024:	f003 f80b 	bl	800503e <uint_to_float>
 8002028:	eef0 7a40 	vmov.f32	s15, s0
 800202c:	edc4 7a00 	vstr	s15, [r4]
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 8002030:	4b2a      	ldr	r3, [pc, #168]	; (80020dc <unpack_cmd+0x160>)
 8002032:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002036:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002038:	f103 0408 	add.w	r4, r3, #8
 800203c:	210c      	movs	r1, #12
 800203e:	eef0 0a67 	vmov.f32	s1, s15
 8002042:	ed9f 0a27 	vldr	s0, [pc, #156]	; 80020e0 <unpack_cmd+0x164>
 8002046:	68f8      	ldr	r0, [r7, #12]
 8002048:	f002 fff9 	bl	800503e <uint_to_float>
 800204c:	eef0 7a40 	vmov.f32	s15, s0
 8002050:	edc4 7a00 	vstr	s15, [r4]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 8002054:	4b21      	ldr	r3, [pc, #132]	; (80020dc <unpack_cmd+0x160>)
 8002056:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800205a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800205c:	f103 040c 	add.w	r4, r3, #12
 8002060:	210c      	movs	r1, #12
 8002062:	eef0 0a67 	vmov.f32	s1, s15
 8002066:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 80020e0 <unpack_cmd+0x164>
 800206a:	68b8      	ldr	r0, [r7, #8]
 800206c:	f002 ffe7 	bl	800503e <uint_to_float>
 8002070:	eef0 7a40 	vmov.f32	s15, s0
 8002074:	edc4 7a00 	vstr	s15, [r4]
        commands[4] = uint_to_float(t_int, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8002078:	4b18      	ldr	r3, [pc, #96]	; (80020dc <unpack_cmd+0x160>)
 800207a:	edd3 7a03 	vldr	s15, [r3, #12]
 800207e:	eeb1 7a67 	vneg.f32	s14, s15
 8002082:	4b16      	ldr	r3, [pc, #88]	; (80020dc <unpack_cmd+0x160>)
 8002084:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002088:	ee27 7a27 	vmul.f32	s14, s14, s15
 800208c:	4b13      	ldr	r3, [pc, #76]	; (80020dc <unpack_cmd+0x160>)
 800208e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002092:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002096:	4b11      	ldr	r3, [pc, #68]	; (80020dc <unpack_cmd+0x160>)
 8002098:	ed93 7a03 	vldr	s14, [r3, #12]
 800209c:	4b0f      	ldr	r3, [pc, #60]	; (80020dc <unpack_cmd+0x160>)
 800209e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80020a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020a6:	4b0d      	ldr	r3, [pc, #52]	; (80020dc <unpack_cmd+0x160>)
 80020a8:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80020ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80020b2:	f103 0410 	add.w	r4, r3, #16
 80020b6:	210c      	movs	r1, #12
 80020b8:	eef0 0a67 	vmov.f32	s1, s15
 80020bc:	eeb0 0a66 	vmov.f32	s0, s13
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f002 ffbc 	bl	800503e <uint_to_float>
 80020c6:	eef0 7a40 	vmov.f32	s15, s0
 80020ca:	edc4 7a00 	vstr	s15, [r4]
    //printf("Received   ");
    //printf("%.3f  %.3f  %.3f  %.3f  %.3f   %.3f", controller->p_des, controller->v_des, controller->kp, controller->kd, controller->t_ff, controller->i_q_ref);
    //printf("\n\r");
    }
 80020ce:	bf00      	nop
 80020d0:	371c      	adds	r7, #28
 80020d2:	46bd      	mov	sp, r7
 80020d4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80020d8:	b004      	add	sp, #16
 80020da:	4770      	bx	lr
 80020dc:	2000033c 	.word	0x2000033c
 80020e0:	00000000 	.word	0x00000000

080020e4 <drv_spi_write>:
#include "drv8323.h"
#include <stdio.h>
#include "usart.h"
#include "hw_config.h"

uint16_t drv_spi_write(DRVStruct * drv, uint16_t val){
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af02      	add	r7, sp, #8
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	460b      	mov	r3, r1
 80020ee:	807b      	strh	r3, [r7, #2]
	drv->spi_tx_word = val;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	887a      	ldrh	r2, [r7, #2]
 80020f4:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 80020f6:	2200      	movs	r2, #0
 80020f8:	2110      	movs	r1, #16
 80020fa:	480f      	ldr	r0, [pc, #60]	; (8002138 <drv_spi_write+0x54>)
 80020fc:	f006 f9e2 	bl	80084c4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8002100:	6879      	ldr	r1, [r7, #4]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	1c9a      	adds	r2, r3, #2
 8002106:	2364      	movs	r3, #100	; 0x64
 8002108:	9300      	str	r3, [sp, #0]
 800210a:	2301      	movs	r3, #1
 800210c:	480b      	ldr	r0, [pc, #44]	; (800213c <drv_spi_write+0x58>)
 800210e:	f007 f8b4 	bl	800927a <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8002112:	bf00      	nop
 8002114:	4b09      	ldr	r3, [pc, #36]	; (800213c <drv_spi_write+0x58>)
 8002116:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d0f9      	beq.n	8002114 <drv_spi_write+0x30>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8002120:	2201      	movs	r2, #1
 8002122:	2110      	movs	r1, #16
 8002124:	4804      	ldr	r0, [pc, #16]	; (8002138 <drv_spi_write+0x54>)
 8002126:	f006 f9cd 	bl	80084c4 <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	885b      	ldrh	r3, [r3, #2]
}
 800212e:	4618      	mov	r0, r3
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	40020000 	.word	0x40020000
 800213c:	20009494 	.word	0x20009494

08002140 <drv_read_FSR1>:
uint16_t drv_read_FSR1(DRVStruct drv){
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	463b      	mov	r3, r7
 8002148:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR1);
 800214c:	463b      	mov	r3, r7
 800214e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002152:	4618      	mov	r0, r3
 8002154:	f7ff ffc6 	bl	80020e4 <drv_spi_write>
 8002158:	4603      	mov	r3, r0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <drv_read_FSR2>:

uint16_t drv_read_FSR2(DRVStruct drv){
 8002162:	b580      	push	{r7, lr}
 8002164:	b082      	sub	sp, #8
 8002166:	af00      	add	r7, sp, #0
 8002168:	463b      	mov	r3, r7
 800216a:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR2);
 800216e:	463b      	mov	r3, r7
 8002170:	f248 0101 	movw	r1, #32769	; 0x8001
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff ffb5 	bl	80020e4 <drv_spi_write>
 800217a:	4603      	mov	r3, r0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <drv_read_register>:

uint16_t drv_read_register(DRVStruct drv, int reg){
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	f107 0308 	add.w	r3, r7, #8
 800218e:	e883 0003 	stmia.w	r3, {r0, r1}
 8002192:	607a      	str	r2, [r7, #4]
	return drv_spi_write(&drv, (1<<15)|(reg<<11));
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	02db      	lsls	r3, r3, #11
 8002198:	b21b      	sxth	r3, r3
 800219a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800219e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021a2:	b21b      	sxth	r3, r3
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	f107 0308 	add.w	r3, r7, #8
 80021aa:	4611      	mov	r1, r2
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff ff99 	bl	80020e4 <drv_spi_write>
 80021b2:	4603      	mov	r3, r0
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3710      	adds	r7, #16
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <drv_write_register>:
void drv_write_register(DRVStruct drv, int reg, int val){
 80021bc:	b590      	push	{r4, r7, lr}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	f107 0408 	add.w	r4, r7, #8
 80021c6:	e884 0003 	stmia.w	r4, {r0, r1}
 80021ca:	607a      	str	r2, [r7, #4]
 80021cc:	603b      	str	r3, [r7, #0]
	drv_spi_write(&drv, (reg<<11)|val);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	02db      	lsls	r3, r3, #11
 80021d2:	b21a      	sxth	r2, r3
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	b21b      	sxth	r3, r3
 80021d8:	4313      	orrs	r3, r2
 80021da:	b21b      	sxth	r3, r3
 80021dc:	b29a      	uxth	r2, r3
 80021de:	f107 0308 	add.w	r3, r7, #8
 80021e2:	4611      	mov	r1, r2
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff ff7d 	bl	80020e4 <drv_spi_write>
}
 80021ea:	bf00      	nop
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd90      	pop	{r4, r7, pc}

080021f2 <drv_write_DCR>:
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 80021f2:	b590      	push	{r4, r7, lr}
 80021f4:	b087      	sub	sp, #28
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	f107 0408 	add.w	r4, r7, #8
 80021fc:	e884 0003 	stmia.w	r4, {r0, r1}
 8002200:	607a      	str	r2, [r7, #4]
 8002202:	603b      	str	r3, [r7, #0]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	025b      	lsls	r3, r3, #9
 8002208:	b21b      	sxth	r3, r3
 800220a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800220e:	b21a      	sxth	r2, r3
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	021b      	lsls	r3, r3, #8
 8002214:	b21b      	sxth	r3, r3
 8002216:	4313      	orrs	r3, r2
 8002218:	b21a      	sxth	r2, r3
 800221a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800221c:	01db      	lsls	r3, r3, #7
 800221e:	b21b      	sxth	r3, r3
 8002220:	4313      	orrs	r3, r2
 8002222:	b21a      	sxth	r2, r3
 8002224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002226:	015b      	lsls	r3, r3, #5
 8002228:	b21b      	sxth	r3, r3
 800222a:	4313      	orrs	r3, r2
 800222c:	b21a      	sxth	r2, r3
 800222e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002230:	011b      	lsls	r3, r3, #4
 8002232:	b21b      	sxth	r3, r3
 8002234:	4313      	orrs	r3, r2
 8002236:	b21a      	sxth	r2, r3
 8002238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800223a:	00db      	lsls	r3, r3, #3
 800223c:	b21b      	sxth	r3, r3
 800223e:	4313      	orrs	r3, r2
 8002240:	b21a      	sxth	r2, r3
 8002242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	b21b      	sxth	r3, r3
 8002248:	4313      	orrs	r3, r2
 800224a:	b21a      	sxth	r2, r3
 800224c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	b21b      	sxth	r3, r3
 8002252:	4313      	orrs	r3, r2
 8002254:	b21a      	sxth	r2, r3
 8002256:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002258:	b21b      	sxth	r3, r3
 800225a:	4313      	orrs	r3, r2
 800225c:	b21b      	sxth	r3, r3
 800225e:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 8002260:	8afa      	ldrh	r2, [r7, #22]
 8002262:	f107 0308 	add.w	r3, r7, #8
 8002266:	4611      	mov	r1, r2
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff ff3b 	bl	80020e4 <drv_spi_write>
}
 800226e:	bf00      	nop
 8002270:	371c      	adds	r7, #28
 8002272:	46bd      	mov	sp, r7
 8002274:	bd90      	pop	{r4, r7, pc}

08002276 <drv_write_OCPCR>:
}
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 8002276:	b590      	push	{r4, r7, lr}
 8002278:	b087      	sub	sp, #28
 800227a:	af00      	add	r7, sp, #0
 800227c:	f107 0408 	add.w	r4, r7, #8
 8002280:	e884 0003 	stmia.w	r4, {r0, r1}
 8002284:	607a      	str	r2, [r7, #4]
 8002286:	603b      	str	r3, [r7, #0]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	029b      	lsls	r3, r3, #10
 800228c:	b21b      	sxth	r3, r3
 800228e:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002292:	b21a      	sxth	r2, r3
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	021b      	lsls	r3, r3, #8
 8002298:	b21b      	sxth	r3, r3
 800229a:	4313      	orrs	r3, r2
 800229c:	b21a      	sxth	r2, r3
 800229e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022a0:	019b      	lsls	r3, r3, #6
 80022a2:	b21b      	sxth	r3, r3
 80022a4:	4313      	orrs	r3, r2
 80022a6:	b21a      	sxth	r2, r3
 80022a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022aa:	011b      	lsls	r3, r3, #4
 80022ac:	b21b      	sxth	r3, r3
 80022ae:	4313      	orrs	r3, r2
 80022b0:	b21a      	sxth	r2, r3
 80022b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022b4:	b21b      	sxth	r3, r3
 80022b6:	4313      	orrs	r3, r2
 80022b8:	b21b      	sxth	r3, r3
 80022ba:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 80022bc:	8afa      	ldrh	r2, [r7, #22]
 80022be:	f107 0308 	add.w	r3, r7, #8
 80022c2:	4611      	mov	r1, r2
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7ff ff0d 	bl	80020e4 <drv_spi_write>
}
 80022ca:	bf00      	nop
 80022cc:	371c      	adds	r7, #28
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd90      	pop	{r4, r7, pc}

080022d2 <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 80022d2:	b590      	push	{r4, r7, lr}
 80022d4:	b087      	sub	sp, #28
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	f107 0408 	add.w	r4, r7, #8
 80022dc:	e884 0003 	stmia.w	r4, {r0, r1}
 80022e0:	607a      	str	r2, [r7, #4]
 80022e2:	603b      	str	r3, [r7, #0]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	029b      	lsls	r3, r3, #10
 80022e8:	b21b      	sxth	r3, r3
 80022ea:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80022ee:	b21a      	sxth	r2, r3
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	025b      	lsls	r3, r3, #9
 80022f4:	b21b      	sxth	r3, r3
 80022f6:	4313      	orrs	r3, r2
 80022f8:	b21a      	sxth	r2, r3
 80022fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022fc:	021b      	lsls	r3, r3, #8
 80022fe:	b21b      	sxth	r3, r3
 8002300:	4313      	orrs	r3, r2
 8002302:	b21a      	sxth	r2, r3
 8002304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002306:	019b      	lsls	r3, r3, #6
 8002308:	b21b      	sxth	r3, r3
 800230a:	4313      	orrs	r3, r2
 800230c:	b21a      	sxth	r2, r3
 800230e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002310:	015b      	lsls	r3, r3, #5
 8002312:	b21b      	sxth	r3, r3
 8002314:	4313      	orrs	r3, r2
 8002316:	b21a      	sxth	r2, r3
 8002318:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800231a:	011b      	lsls	r3, r3, #4
 800231c:	b21b      	sxth	r3, r3
 800231e:	4313      	orrs	r3, r2
 8002320:	b21a      	sxth	r2, r3
 8002322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	b21b      	sxth	r3, r3
 8002328:	4313      	orrs	r3, r2
 800232a:	b21a      	sxth	r2, r3
 800232c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	b21b      	sxth	r3, r3
 8002332:	4313      	orrs	r3, r2
 8002334:	b21a      	sxth	r2, r3
 8002336:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002338:	b21b      	sxth	r3, r3
 800233a:	4313      	orrs	r3, r2
 800233c:	b21b      	sxth	r3, r3
 800233e:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 8002340:	8afa      	ldrh	r2, [r7, #22]
 8002342:	f107 0308 	add.w	r3, r7, #8
 8002346:	4611      	mov	r1, r2
 8002348:	4618      	mov	r0, r3
 800234a:	f7ff fecb 	bl	80020e4 <drv_spi_write>
}
 800234e:	bf00      	nop
 8002350:	371c      	adds	r7, #28
 8002352:	46bd      	mov	sp, r7
 8002354:	bd90      	pop	{r4, r7, pc}

08002356 <drv_enable_gd>:
void drv_enable_gd(DRVStruct drv){
 8002356:	b580      	push	{r7, lr}
 8002358:	b084      	sub	sp, #16
 800235a:	af00      	add	r7, sp, #0
 800235c:	463b      	mov	r3, r7
 800235e:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
 8002362:	2202      	movs	r2, #2
 8002364:	463b      	mov	r3, r7
 8002366:	e893 0003 	ldmia.w	r3, {r0, r1}
 800236a:	f7ff ff0b 	bl	8002184 <drv_read_register>
 800236e:	4603      	mov	r3, r0
 8002370:	f023 0304 	bic.w	r3, r3, #4
 8002374:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 8002376:	89fb      	ldrh	r3, [r7, #14]
 8002378:	2202      	movs	r2, #2
 800237a:	4639      	mov	r1, r7
 800237c:	c903      	ldmia	r1, {r0, r1}
 800237e:	f7ff ff1d 	bl	80021bc <drv_write_register>
}
 8002382:	bf00      	nop
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <drv_disable_gd>:
void drv_disable_gd(DRVStruct drv){
 800238a:	b580      	push	{r7, lr}
 800238c:	b084      	sub	sp, #16
 800238e:	af00      	add	r7, sp, #0
 8002390:	463b      	mov	r3, r7
 8002392:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
 8002396:	2202      	movs	r2, #2
 8002398:	463b      	mov	r3, r7
 800239a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800239e:	f7ff fef1 	bl	8002184 <drv_read_register>
 80023a2:	4603      	mov	r3, r0
 80023a4:	f043 0304 	orr.w	r3, r3, #4
 80023a8:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 80023aa:	89fb      	ldrh	r3, [r7, #14]
 80023ac:	2202      	movs	r2, #2
 80023ae:	4639      	mov	r1, r7
 80023b0:	c903      	ldmia	r1, {r0, r1}
 80023b2:	f7ff ff03 	bl	80021bc <drv_write_register>
}
 80023b6:	bf00      	nop
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <drv_print_faults>:
void drv_calibrate(DRVStruct drv){
	uint16_t val = (0x1<<4) + (0x1<<3) + (0x1<<2);
	drv_write_register(drv, CSACR, val);
}
void drv_print_faults(DRVStruct drv){
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	463b      	mov	r3, r7
 80023c8:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t val1 = drv_read_FSR1(drv);
 80023cc:	463b      	mov	r3, r7
 80023ce:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023d2:	f7ff feb5 	bl	8002140 <drv_read_FSR1>
 80023d6:	4603      	mov	r3, r0
 80023d8:	81fb      	strh	r3, [r7, #14]
    uint16_t val2 = drv_read_FSR2(drv);
 80023da:	463b      	mov	r3, r7
 80023dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023e0:	f7ff febf 	bl	8002162 <drv_read_FSR2>
 80023e4:	4603      	mov	r3, r0
 80023e6:	81bb      	strh	r3, [r7, #12]

    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 80023e8:	89fb      	ldrh	r3, [r7, #14]
 80023ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d002      	beq.n	80023f8 <drv_print_faults+0x38>
 80023f2:	4857      	ldr	r0, [pc, #348]	; (8002550 <drv_print_faults+0x190>)
 80023f4:	f009 ffd8 	bl	800c3a8 <iprintf>

    if(val1 & (1<<9)){printf("VDS_OCP\n\r");}
 80023f8:	89fb      	ldrh	r3, [r7, #14]
 80023fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d002      	beq.n	8002408 <drv_print_faults+0x48>
 8002402:	4854      	ldr	r0, [pc, #336]	; (8002554 <drv_print_faults+0x194>)
 8002404:	f009 ffd0 	bl	800c3a8 <iprintf>
    if(val1 & (1<<8)){printf("GDF\n\r");}
 8002408:	89fb      	ldrh	r3, [r7, #14]
 800240a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800240e:	2b00      	cmp	r3, #0
 8002410:	d002      	beq.n	8002418 <drv_print_faults+0x58>
 8002412:	4851      	ldr	r0, [pc, #324]	; (8002558 <drv_print_faults+0x198>)
 8002414:	f009 ffc8 	bl	800c3a8 <iprintf>
    if(val1 & (1<<7)){printf("UVLO\n\r");}
 8002418:	89fb      	ldrh	r3, [r7, #14]
 800241a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800241e:	2b00      	cmp	r3, #0
 8002420:	d002      	beq.n	8002428 <drv_print_faults+0x68>
 8002422:	484e      	ldr	r0, [pc, #312]	; (800255c <drv_print_faults+0x19c>)
 8002424:	f009 ffc0 	bl	800c3a8 <iprintf>
    if(val1 & (1<<6)){printf("OTSD\n\r");}
 8002428:	89fb      	ldrh	r3, [r7, #14]
 800242a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800242e:	2b00      	cmp	r3, #0
 8002430:	d002      	beq.n	8002438 <drv_print_faults+0x78>
 8002432:	484b      	ldr	r0, [pc, #300]	; (8002560 <drv_print_faults+0x1a0>)
 8002434:	f009 ffb8 	bl	800c3a8 <iprintf>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");}
 8002438:	89fb      	ldrh	r3, [r7, #14]
 800243a:	f003 0320 	and.w	r3, r3, #32
 800243e:	2b00      	cmp	r3, #0
 8002440:	d002      	beq.n	8002448 <drv_print_faults+0x88>
 8002442:	4848      	ldr	r0, [pc, #288]	; (8002564 <drv_print_faults+0x1a4>)
 8002444:	f009 ffb0 	bl	800c3a8 <iprintf>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");}
 8002448:	89fb      	ldrh	r3, [r7, #14]
 800244a:	f003 0310 	and.w	r3, r3, #16
 800244e:	2b00      	cmp	r3, #0
 8002450:	d002      	beq.n	8002458 <drv_print_faults+0x98>
 8002452:	4845      	ldr	r0, [pc, #276]	; (8002568 <drv_print_faults+0x1a8>)
 8002454:	f009 ffa8 	bl	800c3a8 <iprintf>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");}
 8002458:	89fb      	ldrh	r3, [r7, #14]
 800245a:	f003 0308 	and.w	r3, r3, #8
 800245e:	2b00      	cmp	r3, #0
 8002460:	d002      	beq.n	8002468 <drv_print_faults+0xa8>
 8002462:	4842      	ldr	r0, [pc, #264]	; (800256c <drv_print_faults+0x1ac>)
 8002464:	f009 ffa0 	bl	800c3a8 <iprintf>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");}
 8002468:	89fb      	ldrh	r3, [r7, #14]
 800246a:	f003 0304 	and.w	r3, r3, #4
 800246e:	2b00      	cmp	r3, #0
 8002470:	d002      	beq.n	8002478 <drv_print_faults+0xb8>
 8002472:	483f      	ldr	r0, [pc, #252]	; (8002570 <drv_print_faults+0x1b0>)
 8002474:	f009 ff98 	bl	800c3a8 <iprintf>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");}
 8002478:	89fb      	ldrh	r3, [r7, #14]
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d002      	beq.n	8002488 <drv_print_faults+0xc8>
 8002482:	483c      	ldr	r0, [pc, #240]	; (8002574 <drv_print_faults+0x1b4>)
 8002484:	f009 ff90 	bl	800c3a8 <iprintf>
    if(val1 & (1)){printf("VDS_LC\n\r");}
 8002488:	89fb      	ldrh	r3, [r7, #14]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d002      	beq.n	8002498 <drv_print_faults+0xd8>
 8002492:	4839      	ldr	r0, [pc, #228]	; (8002578 <drv_print_faults+0x1b8>)
 8002494:	f009 ff88 	bl	800c3a8 <iprintf>

    if(val2 & (1<<10)){printf("SA_OC\n\r");}
 8002498:	89bb      	ldrh	r3, [r7, #12]
 800249a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d002      	beq.n	80024a8 <drv_print_faults+0xe8>
 80024a2:	4836      	ldr	r0, [pc, #216]	; (800257c <drv_print_faults+0x1bc>)
 80024a4:	f009 ff80 	bl	800c3a8 <iprintf>
    if(val2 & (1<<9)){printf("SB_OC\n\r");}
 80024a8:	89bb      	ldrh	r3, [r7, #12]
 80024aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d002      	beq.n	80024b8 <drv_print_faults+0xf8>
 80024b2:	4833      	ldr	r0, [pc, #204]	; (8002580 <drv_print_faults+0x1c0>)
 80024b4:	f009 ff78 	bl	800c3a8 <iprintf>
    if(val2 & (1<<8)){printf("SC_OC\n\r");}
 80024b8:	89bb      	ldrh	r3, [r7, #12]
 80024ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d002      	beq.n	80024c8 <drv_print_faults+0x108>
 80024c2:	4830      	ldr	r0, [pc, #192]	; (8002584 <drv_print_faults+0x1c4>)
 80024c4:	f009 ff70 	bl	800c3a8 <iprintf>
    if(val2 & (1<<7)){printf("OTW\n\r");}
 80024c8:	89bb      	ldrh	r3, [r7, #12]
 80024ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d002      	beq.n	80024d8 <drv_print_faults+0x118>
 80024d2:	482d      	ldr	r0, [pc, #180]	; (8002588 <drv_print_faults+0x1c8>)
 80024d4:	f009 ff68 	bl	800c3a8 <iprintf>
    if(val2 & (1<<6)){printf("CPUV\n\r");}
 80024d8:	89bb      	ldrh	r3, [r7, #12]
 80024da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d002      	beq.n	80024e8 <drv_print_faults+0x128>
 80024e2:	482a      	ldr	r0, [pc, #168]	; (800258c <drv_print_faults+0x1cc>)
 80024e4:	f009 ff60 	bl	800c3a8 <iprintf>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");}
 80024e8:	89bb      	ldrh	r3, [r7, #12]
 80024ea:	f003 0320 	and.w	r3, r3, #32
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d002      	beq.n	80024f8 <drv_print_faults+0x138>
 80024f2:	4827      	ldr	r0, [pc, #156]	; (8002590 <drv_print_faults+0x1d0>)
 80024f4:	f009 ff58 	bl	800c3a8 <iprintf>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");}
 80024f8:	89bb      	ldrh	r3, [r7, #12]
 80024fa:	f003 0310 	and.w	r3, r3, #16
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d002      	beq.n	8002508 <drv_print_faults+0x148>
 8002502:	4824      	ldr	r0, [pc, #144]	; (8002594 <drv_print_faults+0x1d4>)
 8002504:	f009 ff50 	bl	800c3a8 <iprintf>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");}
 8002508:	89bb      	ldrh	r3, [r7, #12]
 800250a:	f003 0308 	and.w	r3, r3, #8
 800250e:	2b00      	cmp	r3, #0
 8002510:	d002      	beq.n	8002518 <drv_print_faults+0x158>
 8002512:	4821      	ldr	r0, [pc, #132]	; (8002598 <drv_print_faults+0x1d8>)
 8002514:	f009 ff48 	bl	800c3a8 <iprintf>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");}
 8002518:	89bb      	ldrh	r3, [r7, #12]
 800251a:	f003 0304 	and.w	r3, r3, #4
 800251e:	2b00      	cmp	r3, #0
 8002520:	d002      	beq.n	8002528 <drv_print_faults+0x168>
 8002522:	481e      	ldr	r0, [pc, #120]	; (800259c <drv_print_faults+0x1dc>)
 8002524:	f009 ff40 	bl	800c3a8 <iprintf>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");}
 8002528:	89bb      	ldrh	r3, [r7, #12]
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d002      	beq.n	8002538 <drv_print_faults+0x178>
 8002532:	481b      	ldr	r0, [pc, #108]	; (80025a0 <drv_print_faults+0x1e0>)
 8002534:	f009 ff38 	bl	800c3a8 <iprintf>
    if(val2 & (1)){printf("VGS_LC\n\r");}
 8002538:	89bb      	ldrh	r3, [r7, #12]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b00      	cmp	r3, #0
 8002540:	d002      	beq.n	8002548 <drv_print_faults+0x188>
 8002542:	4818      	ldr	r0, [pc, #96]	; (80025a4 <drv_print_faults+0x1e4>)
 8002544:	f009 ff30 	bl	800c3a8 <iprintf>

}
 8002548:	bf00      	nop
 800254a:	3710      	adds	r7, #16
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	08010560 	.word	0x08010560
 8002554:	0801056c 	.word	0x0801056c
 8002558:	08010578 	.word	0x08010578
 800255c:	08010580 	.word	0x08010580
 8002560:	08010588 	.word	0x08010588
 8002564:	08010590 	.word	0x08010590
 8002568:	0801059c 	.word	0x0801059c
 800256c:	080105a8 	.word	0x080105a8
 8002570:	080105b4 	.word	0x080105b4
 8002574:	080105c0 	.word	0x080105c0
 8002578:	080105cc 	.word	0x080105cc
 800257c:	080105d8 	.word	0x080105d8
 8002580:	080105e0 	.word	0x080105e0
 8002584:	080105e8 	.word	0x080105e8
 8002588:	080105f0 	.word	0x080105f0
 800258c:	080105f8 	.word	0x080105f8
 8002590:	08010600 	.word	0x08010600
 8002594:	0801060c 	.word	0x0801060c
 8002598:	08010618 	.word	0x08010618
 800259c:	08010624 	.word	0x08010624
 80025a0:	08010630 	.word	0x08010630
 80025a4:	0801063c 	.word	0x0801063c

080025a8 <flash_writer_init>:
#include "flash_writer.h"




void flash_writer_init(FlashWriter *fw, uint32_t sector) {
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
	if(sector>7) sector = 7;
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	2b07      	cmp	r3, #7
 80025b6:	d901      	bls.n	80025bc <flash_writer_init+0x14>
 80025b8:	2307      	movs	r3, #7
 80025ba:	603b      	str	r3, [r7, #0]
	fw->sector = sector;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	683a      	ldr	r2, [r7, #0]
 80025c0:	609a      	str	r2, [r3, #8]
	fw->base = __SECTOR_ADDRS[sector];
 80025c2:	4a07      	ldr	r2, [pc, #28]	; (80025e0 <flash_writer_init+0x38>)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	605a      	str	r2, [r3, #4]
	fw->ready = false;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	701a      	strb	r2, [r3, #0]
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr
 80025e0:	20000000 	.word	0x20000000

080025e4 <flash_writer_open>:
bool flash_writer_ready(FlashWriter fw) {
    return fw.ready;
}

void flash_writer_open(FlashWriter * fw) {
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
    FLASH_Unlock();
 80025ec:	f003 fa02 	bl	80059f4 <FLASH_Unlock>
    FLASH_ClearFlag( FLASH_FLAG_EOP |  FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
 80025f0:	20f1      	movs	r0, #241	; 0xf1
 80025f2:	f003 fabb 	bl	8005b6c <FLASH_ClearFlag>
    FLASH_EraseSector(__SECTORS[fw->sector], VoltageRange_3);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	4a07      	ldr	r2, [pc, #28]	; (8002618 <flash_writer_open+0x34>)
 80025fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002600:	2102      	movs	r1, #2
 8002602:	4618      	mov	r0, r3
 8002604:	f003 fa1e 	bl	8005a44 <FLASH_EraseSector>
    fw->ready = true;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	701a      	strb	r2, [r3, #0]
}
 800260e:	bf00      	nop
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	20000020 	.word	0x20000020

0800261c <flash_writer_write_int>:

void flash_writer_write_int(FlashWriter fw, uint32_t index, int x) {
 800261c:	b590      	push	{r4, r7, lr}
 800261e:	b087      	sub	sp, #28
 8002620:	af00      	add	r7, sp, #0
 8002622:	1d3c      	adds	r4, r7, #4
 8002624:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002628:	603b      	str	r3, [r7, #0]
    union UN {int a; uint32_t b;};
    union UN un;
    un.a = x;
 800262a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800262c:	617b      	str	r3, [r7, #20]
    FLASH_ProgramWord(fw.base + 4 * index, un.b);
 800262e:	68ba      	ldr	r2, [r7, #8]
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	4413      	add	r3, r2
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f003 fa62 	bl	8005b04 <FLASH_ProgramWord>
}
 8002640:	bf00      	nop
 8002642:	371c      	adds	r7, #28
 8002644:	46bd      	mov	sp, r7
 8002646:	bd90      	pop	{r4, r7, pc}

08002648 <flash_writer_write_float>:

void flash_writer_write_uint(FlashWriter fw, uint32_t index, unsigned int x) {
    FLASH_ProgramWord(fw.base + 4 * index, x);
}

void flash_writer_write_float(FlashWriter fw, uint32_t index, float x) {
 8002648:	b590      	push	{r4, r7, lr}
 800264a:	b089      	sub	sp, #36	; 0x24
 800264c:	af00      	add	r7, sp, #0
 800264e:	f107 040c 	add.w	r4, r7, #12
 8002652:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002656:	60bb      	str	r3, [r7, #8]
 8002658:	ed87 0a01 	vstr	s0, [r7, #4]
    union UN {float a; uint32_t b;};
    union UN un;
    un.a = x;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	61fb      	str	r3, [r7, #28]
    FLASH_ProgramWord(fw.base + 4 * index, un.b);
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	4413      	add	r3, r2
 8002668:	69fa      	ldr	r2, [r7, #28]
 800266a:	4611      	mov	r1, r2
 800266c:	4618      	mov	r0, r3
 800266e:	f003 fa49 	bl	8005b04 <FLASH_ProgramWord>
}
 8002672:	bf00      	nop
 8002674:	3724      	adds	r7, #36	; 0x24
 8002676:	46bd      	mov	sp, r7
 8002678:	bd90      	pop	{r4, r7, pc}

0800267a <flash_writer_close>:

void flash_writer_close(FlashWriter * fw) {
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
    FLASH_Lock();
 8002682:	f003 f9cf 	bl	8005a24 <FLASH_Lock>
    fw->ready = false;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	701a      	strb	r2, [r3, #0]
}
 800268c:	bf00      	nop
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <flash_read_int>:

int flash_read_int(FlashWriter fw, uint32_t index) {
 8002694:	b490      	push	{r4, r7}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	1d3c      	adds	r4, r7, #4
 800269c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80026a0:	603b      	str	r3, [r7, #0]
    return *(int*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	4a05      	ldr	r2, [pc, #20]	; (80026bc <flash_read_int+0x28>)
 80026a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	4413      	add	r3, r2
 80026b0:	681b      	ldr	r3, [r3, #0]
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc90      	pop	{r4, r7}
 80026ba:	4770      	bx	lr
 80026bc:	20000000 	.word	0x20000000

080026c0 <flash_read_float>:

uint32_t flash_read_uint(FlashWriter fw, uint32_t index) {
    return *(uint32_t*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
}

float flash_read_float(FlashWriter fw, uint32_t index) {
 80026c0:	b490      	push	{r4, r7}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	1d3c      	adds	r4, r7, #4
 80026c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80026cc:	603b      	str	r3, [r7, #0]
    return *(float*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	4a07      	ldr	r2, [pc, #28]	; (80026f0 <flash_read_float+0x30>)
 80026d2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	4413      	add	r3, r2
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	ee07 3a90 	vmov	s15, r3
}
 80026e2:	eeb0 0a67 	vmov.f32	s0, s15
 80026e6:	3710      	adds	r7, #16
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bc90      	pop	{r4, r7}
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	20000000 	.word	0x20000000

080026f4 <set_dtc>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void set_dtc(ControllerStruct *controller){
 80026f4:	b480      	push	{r7}
 80026f6:	b087      	sub	sp, #28
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002700:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002706:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800270c:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002714:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002718:	ee77 7a67 	vsub.f32	s15, s14, s15
 800271c:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002726:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800272a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800272e:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002738:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800273c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002740:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002744:	4b3b      	ldr	r3, [pc, #236]	; (8002834 <set_dtc+0x140>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d136      	bne.n	80027ba <set_dtc+0xc6>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 800274c:	4b3a      	ldr	r3, [pc, #232]	; (8002838 <set_dtc+0x144>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002752:	ee07 3a90 	vmov	s15, r3
 8002756:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800275a:	edd7 7a05 	vldr	s15, [r7, #20]
 800275e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002762:	4b35      	ldr	r3, [pc, #212]	; (8002838 <set_dtc+0x144>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800276a:	ee17 2a90 	vmov	r2, s15
 800276e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 8002770:	4b31      	ldr	r3, [pc, #196]	; (8002838 <set_dtc+0x144>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002776:	ee07 3a90 	vmov	s15, r3
 800277a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800277e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002786:	4b2c      	ldr	r3, [pc, #176]	; (8002838 <set_dtc+0x144>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800278e:	ee17 2a90 	vmov	r2, s15
 8002792:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 8002794:	4b28      	ldr	r3, [pc, #160]	; (8002838 <set_dtc+0x144>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279a:	ee07 3a90 	vmov	s15, r3
 800279e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80027a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027aa:	4b23      	ldr	r3, [pc, #140]	; (8002838 <set_dtc+0x144>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027b2:	ee17 2a90 	vmov	r2, s15
 80027b6:	63da      	str	r2, [r3, #60]	; 0x3c
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
	}
}
 80027b8:	e035      	b.n	8002826 <set_dtc+0x132>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
 80027ba:	4b1f      	ldr	r3, [pc, #124]	; (8002838 <set_dtc+0x144>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c0:	ee07 3a90 	vmov	s15, r3
 80027c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80027cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027d0:	4b19      	ldr	r3, [pc, #100]	; (8002838 <set_dtc+0x144>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027d8:	ee17 2a90 	vmov	r2, s15
 80027dc:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
 80027de:	4b16      	ldr	r3, [pc, #88]	; (8002838 <set_dtc+0x144>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e4:	ee07 3a90 	vmov	s15, r3
 80027e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80027ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80027f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027f4:	4b10      	ldr	r3, [pc, #64]	; (8002838 <set_dtc+0x144>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027fc:	ee17 2a90 	vmov	r2, s15
 8002800:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 8002802:	4b0d      	ldr	r3, [pc, #52]	; (8002838 <set_dtc+0x144>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002808:	ee07 3a90 	vmov	s15, r3
 800280c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002810:	edd7 7a03 	vldr	s15, [r7, #12]
 8002814:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002818:	4b07      	ldr	r3, [pc, #28]	; (8002838 <set_dtc+0x144>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002820:	ee17 2a90 	vmov	r2, s15
 8002824:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002826:	bf00      	nop
 8002828:	371c      	adds	r7, #28
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	2000043c 	.word	0x2000043c
 8002838:	20009548 	.word	0x20009548

0800283c <analog_sample>:

void analog_sample (ControllerStruct *controller){
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
	/* Sampe ADCs */
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 8002844:	4b38      	ldr	r3, [pc, #224]	; (8002928 <analog_sample+0xec>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d10e      	bne.n	800286a <analog_sample+0x2e>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 800284c:	4837      	ldr	r0, [pc, #220]	; (800292c <analog_sample+0xf0>)
 800284e:	f004 fa3a 	bl	8006cc6 <HAL_ADC_GetValue>
 8002852:	4603      	mov	r3, r0
 8002854:	461a      	mov	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 800285a:	4835      	ldr	r0, [pc, #212]	; (8002930 <analog_sample+0xf4>)
 800285c:	f004 fa33 	bl	8006cc6 <HAL_ADC_GetValue>
 8002860:	4603      	mov	r3, r0
 8002862:	461a      	mov	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	609a      	str	r2, [r3, #8]
 8002868:	e00d      	b.n	8002886 <analog_sample+0x4a>
		//adc_ch_ic = ADC_CH_IC;
	}
	else{
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 800286a:	4831      	ldr	r0, [pc, #196]	; (8002930 <analog_sample+0xf4>)
 800286c:	f004 fa2b 	bl	8006cc6 <HAL_ADC_GetValue>
 8002870:	4603      	mov	r3, r0
 8002872:	461a      	mov	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 8002878:	482c      	ldr	r0, [pc, #176]	; (800292c <analog_sample+0xf0>)
 800287a:	f004 fa24 	bl	8006cc6 <HAL_ADC_GetValue>
 800287e:	4603      	mov	r3, r0
 8002880:	461a      	mov	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	609a      	str	r2, [r3, #8]
		//adc_ch_ic = ADC_CH_IB;
	}


	HAL_ADC_Start(&ADC_CH_MAIN);
 8002886:	4829      	ldr	r0, [pc, #164]	; (800292c <analog_sample+0xf0>)
 8002888:	f004 f8c0 	bl	8006a0c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY);
 800288c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002890:	4826      	ldr	r0, [pc, #152]	; (800292c <analog_sample+0xf0>)
 8002892:	f004 f98d 	bl	8006bb0 <HAL_ADC_PollForConversion>

	controller->adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 8002896:	4827      	ldr	r0, [pc, #156]	; (8002934 <analog_sample+0xf8>)
 8002898:	f004 fa15 	bl	8006cc6 <HAL_ADC_GetValue>
 800289c:	4603      	mov	r3, r0
 800289e:	461a      	mov	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	611a      	str	r2, [r3, #16]
	controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	691b      	ldr	r3, [r3, #16]
 80028a8:	ee07 3a90 	vmov	s15, r3
 80028ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028b0:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002938 <analog_sample+0xfc>
 80028b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	edc3 7a08 	vstr	s15, [r3, #32]

    controller->i_a = controller->i_scale*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685a      	ldr	r2, [r3, #4]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	ee07 3a90 	vmov	s15, r3
 80028d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	edc3 7a05 	vstr	s15, [r3, #20]
    controller->i_b = controller->i_scale*(float)(controller->adc_b_raw - controller->adc_b_offset);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	ee07 3a90 	vmov	s15, r3
 80028f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	edc3 7a06 	vstr	s15, [r3, #24]
    controller->i_c = -controller->i_a - controller->i_b;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	edd3 7a05 	vldr	s15, [r3, #20]
 800290c:	eeb1 7a67 	vneg.f32	s14, s15
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	edd3 7a06 	vldr	s15, [r3, #24]
 8002916:	ee77 7a67 	vsub.f32	s15, s14, s15
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	edc3 7a07 	vstr	s15, [r3, #28]

}
 8002920:	bf00      	nop
 8002922:	3708      	adds	r7, #8
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	2000043c 	.word	0x2000043c
 800292c:	2000023c 	.word	0x2000023c
 8002930:	20000284 	.word	0x20000284
 8002934:	200002cc 	.word	0x200002cc
 8002938:	3c533318 	.word	0x3c533318

0800293c <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 800293c:	b580      	push	{r7, lr}
 800293e:	b088      	sub	sp, #32
 8002940:	af00      	add	r7, sp, #0
 8002942:	ed87 0a05 	vstr	s0, [r7, #20]
 8002946:	edc7 0a04 	vstr	s1, [r7, #16]
 800294a:	ed87 1a03 	vstr	s2, [r7, #12]
 800294e:	60b8      	str	r0, [r7, #8]
 8002950:	6079      	str	r1, [r7, #4]
 8002952:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cos_lut(theta);
 8002954:	ed97 0a05 	vldr	s0, [r7, #20]
 8002958:	f002 fbde 	bl	8005118 <cos_lut>
 800295c:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 8002960:	ed97 0a05 	vldr	s0, [r7, #20]
 8002964:	f002 fb9e 	bl	80050a4 <sin_lut>
 8002968:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 800296c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002970:	edd7 7a04 	vldr	s15, [r7, #16]
 8002974:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002978:	edd7 6a06 	vldr	s13, [r7, #24]
 800297c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002980:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002984:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 800298e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002992:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002a3c <abc+0x100>
 8002996:	ee27 7a87 	vmul.f32	s14, s15, s14
 800299a:	edd7 7a07 	vldr	s15, [r7, #28]
 800299e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80029a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80029a6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80029ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80029b6:	eddf 6a22 	vldr	s13, [pc, #136]	; 8002a40 <abc+0x104>
 80029ba:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80029be:	edd7 7a06 	vldr	s15, [r7, #24]
 80029c2:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80029c6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80029ca:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80029ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80029d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 80029e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80029e4:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002a40 <abc+0x104>
 80029e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80029f0:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80029f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80029f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a04:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a08:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8002a3c <abc+0x100>
 8002a0c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002a10:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a14:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002a18:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002a1c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002a20:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	edc3 7a00 	vstr	s15, [r3]
    }
 8002a32:	bf00      	nop
 8002a34:	3720      	adds	r7, #32
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	3f5db3d7 	.word	0x3f5db3d7
 8002a40:	bf5db3d7 	.word	0xbf5db3d7

08002a44 <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b088      	sub	sp, #32
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	ed87 0a05 	vstr	s0, [r7, #20]
 8002a4e:	edc7 0a04 	vstr	s1, [r7, #16]
 8002a52:	ed87 1a03 	vstr	s2, [r7, #12]
 8002a56:	edc7 1a02 	vstr	s3, [r7, #8]
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cos_lut(theta);
 8002a5e:	ed97 0a05 	vldr	s0, [r7, #20]
 8002a62:	f002 fb59 	bl	8005118 <cos_lut>
 8002a66:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 8002a6a:	ed97 0a05 	vldr	s0, [r7, #20]
 8002a6e:	f002 fb19 	bl	80050a4 <sin_lut>
 8002a72:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 8002a76:	ed97 7a07 	vldr	s14, [r7, #28]
 8002a7a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002a7e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a82:	edd7 7a06 	vldr	s15, [r7, #24]
 8002a86:	eddf 6a34 	vldr	s13, [pc, #208]	; 8002b58 <dq0+0x114>
 8002a8a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002a8e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a92:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002a96:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002a9a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002a9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002aa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aaa:	edd7 7a06 	vldr	s15, [r7, #24]
 8002aae:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8002b5c <dq0+0x118>
 8002ab2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002ab6:	edd7 7a07 	vldr	s15, [r7, #28]
 8002aba:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002abe:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002ac2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002ac6:	edd7 7a02 	vldr	s15, [r7, #8]
 8002aca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ad2:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002b60 <dq0+0x11c>
 8002ad6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002ae0:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ae4:	eeb1 7a67 	vneg.f32	s14, s15
 8002ae8:	edd7 7a04 	vldr	s15, [r7, #16]
 8002aec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002af0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002af4:	eddf 6a19 	vldr	s13, [pc, #100]	; 8002b5c <dq0+0x118>
 8002af8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002afc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b00:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002b04:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002b08:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b14:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b18:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b1c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002b58 <dq0+0x114>
 8002b20:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002b24:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b28:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002b2c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002b30:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b34:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b40:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002b60 <dq0+0x11c>
 8002b44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	edc3 7a00 	vstr	s15, [r3]

    }
 8002b4e:	bf00      	nop
 8002b50:	3720      	adds	r7, #32
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	3f5db3d7 	.word	0x3f5db3d7
 8002b5c:	bf5db3d7 	.word	0xbf5db3d7
 8002b60:	3f2aaaab 	.word	0x3f2aaaab

08002b64 <svm>:

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 8002b64:	b580      	push	{r7, lr}
 8002b66:	ed2d 8b02 	vpush	{d8}
 8002b6a:	b08a      	sub	sp, #40	; 0x28
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	ed87 0a07 	vstr	s0, [r7, #28]
 8002b72:	edc7 0a06 	vstr	s1, [r7, #24]
 8002b76:	ed87 1a05 	vstr	s2, [r7, #20]
 8002b7a:	edc7 1a04 	vstr	s3, [r7, #16]
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 8002b84:	ed97 1a04 	vldr	s2, [r7, #16]
 8002b88:	edd7 0a05 	vldr	s1, [r7, #20]
 8002b8c:	ed97 0a06 	vldr	s0, [r7, #24]
 8002b90:	f002 f9a5 	bl	8004ede <fminf3>
 8002b94:	eeb0 8a40 	vmov.f32	s16, s0
 8002b98:	ed97 1a04 	vldr	s2, [r7, #16]
 8002b9c:	edd7 0a05 	vldr	s1, [r7, #20]
 8002ba0:	ed97 0a06 	vldr	s0, [r7, #24]
 8002ba4:	f002 f967 	bl	8004e76 <fmaxf3>
 8002ba8:	eef0 7a40 	vmov.f32	s15, s0
 8002bac:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002bb0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002bb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bb8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 8002bbc:	4b41      	ldr	r3, [pc, #260]	; (8002cc4 <svm+0x160>)
 8002bbe:	623b      	str	r3, [r7, #32]

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002bc0:	ed97 7a06 	vldr	s14, [r7, #24]
 8002bc4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002bc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bcc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002bd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bd4:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002cc8 <svm+0x164>
 8002bd8:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002bdc:	edd7 7a07 	vldr	s15, [r7, #28]
 8002be0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002be4:	edd7 7a08 	vldr	s15, [r7, #32]
 8002be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bec:	eddf 0a37 	vldr	s1, [pc, #220]	; 8002ccc <svm+0x168>
 8002bf0:	eeb0 0a67 	vmov.f32	s0, s15
 8002bf4:	f002 f907 	bl	8004e06 <fast_fmaxf>
 8002bf8:	eef0 7a40 	vmov.f32	s15, s0
 8002bfc:	eddf 0a34 	vldr	s1, [pc, #208]	; 8002cd0 <svm+0x16c>
 8002c00:	eeb0 0a67 	vmov.f32	s0, s15
 8002c04:	f002 f91b 	bl	8004e3e <fast_fminf>
 8002c08:	eef0 7a40 	vmov.f32	s15, s0
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002c12:	ed97 7a05 	vldr	s14, [r7, #20]
 8002c16:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002c1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c1e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c26:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002cc8 <svm+0x164>
 8002c2a:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002c2e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c36:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c3e:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002ccc <svm+0x168>
 8002c42:	eeb0 0a67 	vmov.f32	s0, s15
 8002c46:	f002 f8de 	bl	8004e06 <fast_fmaxf>
 8002c4a:	eef0 7a40 	vmov.f32	s15, s0
 8002c4e:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002cd0 <svm+0x16c>
 8002c52:	eeb0 0a67 	vmov.f32	s0, s15
 8002c56:	f002 f8f2 	bl	8004e3e <fast_fminf>
 8002c5a:	eef0 7a40 	vmov.f32	s15, s0
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002c64:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c68:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002c6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c70:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c78:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002cc8 <svm+0x164>
 8002c7c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002c80:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c88:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c90:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002ccc <svm+0x168>
 8002c94:	eeb0 0a67 	vmov.f32	s0, s15
 8002c98:	f002 f8b5 	bl	8004e06 <fast_fmaxf>
 8002c9c:	eef0 7a40 	vmov.f32	s15, s0
 8002ca0:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002cd0 <svm+0x16c>
 8002ca4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ca8:	f002 f8c9 	bl	8004e3e <fast_fminf>
 8002cac:	eef0 7a40 	vmov.f32	s15, s0
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	edc3 7a00 	vstr	s15, [r3]

    }
 8002cb6:	bf00      	nop
 8002cb8:	3728      	adds	r7, #40	; 0x28
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	ecbd 8b02 	vpop	{d8}
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	3ef0a3d7 	.word	0x3ef0a3d7
 8002cc8:	3f933333 	.word	0x3f933333
 8002ccc:	00000000 	.word	0x00000000
 8002cd0:	3f70a3d7 	.word	0x3f70a3d7

08002cd4 <zero_current>:

void zero_current(ControllerStruct *controller){
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	617b      	str	r3, [r7, #20]
    int adc_b_offset = 0;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	613b      	str	r3, [r7, #16]
    int n = 1000;
 8002ce4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ce8:	60bb      	str	r3, [r7, #8]
    controller->dtc_u = 0.f;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f04f 0200 	mov.w	r2, #0
 8002cf0:	659a      	str	r2, [r3, #88]	; 0x58
    controller->dtc_v = 0.f;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f04f 0200 	mov.w	r2, #0
 8002cf8:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_w = 0.f;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f04f 0200 	mov.w	r2, #0
 8002d00:	661a      	str	r2, [r3, #96]	; 0x60
    set_dtc(controller);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7ff fcf6 	bl	80026f4 <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 8002d08:	2300      	movs	r3, #0
 8002d0a:	60fb      	str	r3, [r7, #12]
 8002d0c:	e00f      	b.n	8002d2e <zero_current+0x5a>
    	analog_sample(controller);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f7ff fd94 	bl	800283c <analog_sample>
    	adc_a_offset +=  controller->adc_a_raw;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	697a      	ldr	r2, [r7, #20]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	617b      	str	r3, [r7, #20]
    	adc_b_offset += controller->adc_b_raw;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	4413      	add	r3, r2
 8002d26:	613b      	str	r3, [r7, #16]
    for (int i = 0; i<n; i++){               // Average n samples
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	60fb      	str	r3, [r7, #12]
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	dbeb      	blt.n	8002d0e <zero_current+0x3a>
     }
    controller->adc_a_offset = adc_a_offset/n;
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	fb92 f2f3 	sdiv	r2, r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    controller->adc_b_offset = adc_b_offset/n;
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	fb92 f2f3 	sdiv	r2, r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    }
 8002d52:	bf00      	nop
 8002d54:	3718      	adds	r7, #24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
	...

08002d5c <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a4b      	ldr	r2, [pc, #300]	; (8002e94 <init_controller_params+0x138>)
 8002d68:	67da      	str	r2, [r3, #124]	; 0x7c
    controller->ki_q = KI_Q;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a49      	ldr	r2, [pc, #292]	; (8002e94 <init_controller_params+0x138>)
 8002d6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    controller->k_d = K_SCALE*I_BW;
 8002d72:	4b49      	ldr	r3, [pc, #292]	; (8002e98 <init_controller_params+0x13c>)
 8002d74:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d78:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002e9c <init_controller_params+0x140>
 8002d7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
    controller->k_q = K_SCALE*I_BW;
 8002d86:	4b44      	ldr	r3, [pc, #272]	; (8002e98 <init_controller_params+0x13c>)
 8002d88:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d8c:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8002e9c <init_controller_params+0x140>
 8002d90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002d9a:	4b3f      	ldr	r3, [pc, #252]	; (8002e98 <init_controller_params+0x13c>)
 8002d9c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002da0:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8002ea0 <init_controller_params+0x144>
 8002da4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002da8:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8002ea4 <init_controller_params+0x148>
 8002dac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002db0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002db4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002db8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002dbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dc0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002dc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
    controller->ki_fw = .1f*controller->ki_d;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8002dd4:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8002ea8 <init_controller_params+0x14c>
 8002dd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    controller->phase_order = PHASE_ORDER;
 8002de2:	4b32      	ldr	r3, [pc, #200]	; (8002eac <init_controller_params+0x150>)
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    if(I_MAX <= 40.0f){controller->i_scale = I_SCALE;}
 8002dec:	4b2a      	ldr	r3, [pc, #168]	; (8002e98 <init_controller_params+0x13c>)
 8002dee:	edd3 7a03 	vldr	s15, [r3, #12]
 8002df2:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002eb0 <init_controller_params+0x154>
 8002df6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dfe:	d803      	bhi.n	8002e08 <init_controller_params+0xac>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a2c      	ldr	r2, [pc, #176]	; (8002eb4 <init_controller_params+0x158>)
 8002e04:	671a      	str	r2, [r3, #112]	; 0x70
 8002e06:	e002      	b.n	8002e0e <init_controller_params+0xb2>
    else{controller->i_scale = 2.0f*I_SCALE;}
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a2b      	ldr	r2, [pc, #172]	; (8002eb8 <init_controller_params+0x15c>)
 8002e0c:	671a      	str	r2, [r3, #112]	; 0x70
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	e037      	b.n	8002e84 <init_controller_params+0x128>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	ee07 3a90 	vmov	s15, r3
 8002e1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e1e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002ebc <init_controller_params+0x160>
 8002e22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e26:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002ec0 <init_controller_params+0x164>
 8002e2a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002e2e:	ee16 0a90 	vmov	r0, s13
 8002e32:	f7fd fba9 	bl	8000588 <__aeabi_f2d>
 8002e36:	4602      	mov	r2, r0
 8002e38:	460b      	mov	r3, r1
 8002e3a:	ec43 2b10 	vmov	d0, r2, r3
 8002e3e:	f00c fffb 	bl	800fe38 <exp>
 8002e42:	ec51 0b10 	vmov	r0, r1, d0
 8002e46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e4a:	4b1e      	ldr	r3, [pc, #120]	; (8002ec4 <init_controller_params+0x168>)
 8002e4c:	f7fd fbf4 	bl	8000638 <__aeabi_dmul>
 8002e50:	4602      	mov	r2, r0
 8002e52:	460b      	mov	r3, r1
 8002e54:	4610      	mov	r0, r2
 8002e56:	4619      	mov	r1, r3
 8002e58:	f04f 0200 	mov.w	r2, #0
 8002e5c:	4b1a      	ldr	r3, [pc, #104]	; (8002ec8 <init_controller_params+0x16c>)
 8002e5e:	f7fd fa35 	bl	80002cc <__adddf3>
 8002e62:	4602      	mov	r2, r0
 8002e64:	460b      	mov	r3, r1
 8002e66:	4610      	mov	r0, r2
 8002e68:	4619      	mov	r1, r3
 8002e6a:	f7fd fedd 	bl	8000c28 <__aeabi_d2f>
 8002e6e:	4601      	mov	r1, r0
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	333c      	adds	r3, #60	; 0x3c
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	4413      	add	r3, r2
 8002e7a:	3304      	adds	r3, #4
 8002e7c:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	3301      	adds	r3, #1
 8002e82:	60fb      	str	r3, [r7, #12]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2b7f      	cmp	r3, #127	; 0x7f
 8002e88:	ddc4      	ble.n	8002e14 <init_controller_params+0xb8>
    }

    }
 8002e8a:	bf00      	nop
 8002e8c:	bf00      	nop
 8002e8e:	3710      	adds	r7, #16
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	3d3851ec 	.word	0x3d3851ec
 8002e98:	2000033c 	.word	0x2000033c
 8002e9c:	38d1b717 	.word	0x38d1b717
 8002ea0:	37d1b717 	.word	0x37d1b717
 8002ea4:	40c90fdb 	.word	0x40c90fdb
 8002ea8:	3dcccccd 	.word	0x3dcccccd
 8002eac:	2000043c 	.word	0x2000043c
 8002eb0:	42200000 	.word	0x42200000
 8002eb4:	3ca4ffff 	.word	0x3ca4ffff
 8002eb8:	3d24ffff 	.word	0x3d24ffff
 8002ebc:	bc000000 	.word	0xbc000000
 8002ec0:	3d03126f 	.word	0x3d03126f
 8002ec4:	3ff33333 	.word	0x3ff33333
 8002ec8:	3ff00000 	.word	0x3ff00000

08002ecc <reset_foc>:

void reset_foc(ControllerStruct *controller){
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]

	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002ed4:	4b36      	ldr	r3, [pc, #216]	; (8002fb0 <reset_foc+0xe4>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eda:	ee07 3a90 	vmov	s15, r3
 8002ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ee2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002ee6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002eea:	4b31      	ldr	r3, [pc, #196]	; (8002fb0 <reset_foc+0xe4>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ef2:	ee17 2a90 	vmov	r2, s15
 8002ef6:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002ef8:	4b2d      	ldr	r3, [pc, #180]	; (8002fb0 <reset_foc+0xe4>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002efe:	ee07 3a90 	vmov	s15, r3
 8002f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f06:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002f0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f0e:	4b28      	ldr	r3, [pc, #160]	; (8002fb0 <reset_foc+0xe4>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f16:	ee17 2a90 	vmov	r2, s15
 8002f1a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002f1c:	4b24      	ldr	r3, [pc, #144]	; (8002fb0 <reset_foc+0xe4>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f22:	ee07 3a90 	vmov	s15, r3
 8002f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f2a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002f2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f32:	4b1f      	ldr	r3, [pc, #124]	; (8002fb0 <reset_foc+0xe4>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f3a:	ee17 2a90 	vmov	r2, s15
 8002f3e:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f04f 0200 	mov.w	r2, #0
 8002f46:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    controller->i_q_des = 0;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f04f 0200 	mov.w	r2, #0
 8002f50:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    controller->i_d = 0;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f04f 0200 	mov.w	r2, #0
 8002f5a:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q = 0;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f04f 0200 	mov.w	r2, #0
 8002f62:	641a      	str	r2, [r3, #64]	; 0x40
    controller->i_q_filt = 0;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f04f 0200 	mov.w	r2, #0
 8002f6a:	645a      	str	r2, [r3, #68]	; 0x44
    controller->q_int = 0;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f04f 0200 	mov.w	r2, #0
 8002f72:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    controller->d_int = 0;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f04f 0200 	mov.w	r2, #0
 8002f7c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    controller->v_q = 0;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f04f 0200 	mov.w	r2, #0
 8002f86:	655a      	str	r2, [r3, #84]	; 0x54
    controller->v_d = 0;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f04f 0200 	mov.w	r2, #0
 8002f8e:	651a      	str	r2, [r3, #80]	; 0x50
    controller->fw_int = 0;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f04f 0200 	mov.w	r2, #0
 8002f96:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    controller->otw_flag = 0;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

    }
 8002fa2:	bf00      	nop
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	20009548 	.word	0x20009548

08002fb4 <field_weaken>:
    float val2 = controller->inverter_tab[index+1];
    return val1 + (val2 - val1)*(duty*128.0f - (float)index);
}

void field_weaken(ControllerStruct *controller)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
       /// Field Weakening ///

       controller->fw_int += controller->ki_fw*(controller->v_max - controller->v_ref);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	ed93 7a3a 	vldr	s14, [r3, #232]	; 0xe8
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	edd3 6a21 	vldr	s13, [r3, #132]	; 0x84
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	ed93 6a38 	vldr	s12, [r3, #224]	; 0xe0
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8002fd4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002fd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	edc3 7a3a 	vstr	s15, [r3, #232]	; 0xe8
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	edd3 7a3a 	vldr	s15, [r3, #232]	; 0xe8
 8002fec:	eddf 0a29 	vldr	s1, [pc, #164]	; 8003094 <field_weaken+0xe0>
 8002ff0:	eeb0 0a67 	vmov.f32	s0, s15
 8002ff4:	f001 ff23 	bl	8004e3e <fast_fminf>
 8002ff8:	eeb0 7a40 	vmov.f32	s14, s0
 8002ffc:	4b26      	ldr	r3, [pc, #152]	; (8003098 <field_weaken+0xe4>)
 8002ffe:	edd3 7a06 	vldr	s15, [r3, #24]
 8003002:	eef1 7a67 	vneg.f32	s15, s15
 8003006:	eef0 0a67 	vmov.f32	s1, s15
 800300a:	eeb0 0a47 	vmov.f32	s0, s14
 800300e:	f001 fefa 	bl	8004e06 <fast_fmaxf>
 8003012:	eef0 7a40 	vmov.f32	s15, s0
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	edc3 7a3a 	vstr	s15, [r3, #232]	; 0xe8
       controller->i_d_des = controller->fw_int;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8003034:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	edd3 6a29 	vldr	s13, [r3, #164]	; 0xa4
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8003044:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003048:	ee77 7a67 	vsub.f32	s15, s14, s15
 800304c:	eeb0 0a67 	vmov.f32	s0, s15
 8003050:	f00c ff5a 	bl	800ff08 <sqrtf>
 8003054:	ed87 0a03 	vstr	s0, [r7, #12]
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	edd3 7a2a 	vldr	s15, [r3, #168]	; 0xa8
 800305e:	edd7 0a03 	vldr	s1, [r7, #12]
 8003062:	eeb0 0a67 	vmov.f32	s0, s15
 8003066:	f001 feea 	bl	8004e3e <fast_fminf>
 800306a:	eeb0 7a40 	vmov.f32	s14, s0
 800306e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003072:	eef1 7a67 	vneg.f32	s15, s15
 8003076:	eef0 0a67 	vmov.f32	s1, s15
 800307a:	eeb0 0a47 	vmov.f32	s0, s14
 800307e:	f001 fec2 	bl	8004e06 <fast_fmaxf>
 8003082:	eef0 7a40 	vmov.f32	s15, s0
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8


}
 800308c:	bf00      	nop
 800308e:	3710      	adds	r7, #16
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	00000000 	.word	0x00000000
 8003098:	2000033c 	.word	0x2000033c

0800309c <commutate>:
void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b088      	sub	sp, #32
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->dtheta_elec = encoder->elec_velocity;
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	635a      	str	r2, [r3, #52]	; 0x34
		controller->dtheta_mech = encoder->velocity/GR;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 80030bc:	4bd7      	ldr	r3, [pc, #860]	; (800341c <commutate+0x380>)
 80030be:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80030c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	edd3 6a05 	vldr	s13, [r3, #20]
 80030d2:	4bd2      	ldr	r3, [pc, #840]	; (800341c <commutate+0x380>)
 80030d4:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80030d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	ed93 7a05 	vldr	s14, [r3, #20]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	edd3 6a06 	vldr	s13, [r3, #24]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	ed93 6a07 	vldr	s12, [r3, #28]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	3340      	adds	r3, #64	; 0x40
 8003104:	4619      	mov	r1, r3
 8003106:	4610      	mov	r0, r2
 8003108:	eef0 1a46 	vmov.f32	s3, s12
 800310c:	eeb0 1a66 	vmov.f32	s2, s13
 8003110:	eef0 0a47 	vmov.f32	s1, s14
 8003114:	eeb0 0a67 	vmov.f32	s0, s15
 8003118:	f7ff fc94 	bl	8002a44 <dq0>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003122:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8003420 <commutate+0x384>
 8003126:	ee27 7a87 	vmul.f32	s14, s15, s14
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003130:	eddf 6abc 	vldr	s13, [pc, #752]	; 8003424 <commutate+0x388>
 8003134:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003138:	ee77 7a27 	vadd.f32	s15, s14, s15
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003148:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8003420 <commutate+0x384>
 800314c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003156:	eddf 6ab3 	vldr	s13, [pc, #716]	; 8003424 <commutate+0x388>
 800315a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800315e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800316e:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8003420 <commutate+0x384>
 8003172:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	edd3 7a08 	vldr	s15, [r3, #32]
 800317c:	eddf 6aa9 	vldr	s13, [pc, #676]	; 8003424 <commutate+0x388>
 8003180:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003184:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003194:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 8003428 <commutate+0x38c>
 8003198:	ee67 7a87 	vmul.f32	s15, s15, s14
 800319c:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 800342c <commutate+0x390>
 80031a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031a4:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 8003430 <commutate+0x394>
 80031a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 80031b2:	4b9a      	ldr	r3, [pc, #616]	; (800341c <commutate+0x380>)
 80031b4:	68da      	ldr	r2, [r3, #12]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f103 02a4 	add.w	r2, r3, #164	; 0xa4
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f103 01a8 	add.w	r1, r3, #168	; 0xa8
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 80031ce:	eeb0 0a67 	vmov.f32	s0, s15
 80031d2:	4610      	mov	r0, r2
 80031d4:	f001 feb7 	bl	8004f46 <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80031e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031e8:	edc7 7a07 	vstr	s15, [r7, #28]
       float i_q_error = controller->i_q_des - controller->i_q;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80031f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031fc:	edc7 7a06 	vstr	s15, [r7, #24]


       // Calculate decoupling feed-forward voltages //
       float v_d_ff = 0.0f;//-controller->dtheta_elec*L_Q*controller->i_q;
 8003200:	f04f 0300 	mov.w	r3, #0
 8003204:	617b      	str	r3, [r7, #20]
       float v_q_ff = 0.0f;//controller->dtheta_elec*L_D*controller->i_d;
 8003206:	f04f 0300 	mov.w	r3, #0
 800320a:	613b      	str	r3, [r7, #16]

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8003212:	edd7 7a07 	vldr	s15, [r7, #28]
 8003216:	ee27 7a27 	vmul.f32	s14, s14, s15
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003220:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003224:	edd7 7a05 	vldr	s15, [r7, #20]
 8003228:	ee77 7a27 	vadd.f32	s15, s14, s15
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 800323e:	eef0 0a47 	vmov.f32	s1, s14
 8003242:	eeb0 0a67 	vmov.f32	s0, s15
 8003246:	f001 fdfa 	bl	8004e3e <fast_fminf>
 800324a:	eeb0 7a40 	vmov.f32	s14, s0
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003254:	eef1 7a67 	vneg.f32	s15, s15
 8003258:	eef0 0a67 	vmov.f32	s1, s15
 800325c:	eeb0 0a47 	vmov.f32	s0, s14
 8003260:	f001 fdd1 	bl	8004e06 <fast_fmaxf>
 8003264:	eef0 7a40 	vmov.f32	s15, s0
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8003280:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003284:	edd7 7a07 	vldr	s15, [r7, #28]
 8003288:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800328c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 80032a2:	eef0 0a47 	vmov.f32	s1, s14
 80032a6:	eeb0 0a67 	vmov.f32	s0, s15
 80032aa:	f001 fdc8 	bl	8004e3e <fast_fminf>
 80032ae:	eeb0 7a40 	vmov.f32	s14, s0
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 80032b8:	eef1 7a67 	vneg.f32	s15, s15
 80032bc:	eef0 0a67 	vmov.f32	s1, s15
 80032c0:	eeb0 0a47 	vmov.f32	s0, s14
 80032c4:	f001 fd9f 	bl	8004e06 <fast_fmaxf>
 80032c8:	eef0 7a40 	vmov.f32	s15, s0
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 80032de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80032ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032f6:	eeb0 0a67 	vmov.f32	s0, s15
 80032fa:	f00c fe05 	bl	800ff08 <sqrtf>
 80032fe:	ed87 0a03 	vstr	s0, [r7, #12]

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8003308:	edd7 7a06 	vldr	s15, [r7, #24]
 800330c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8003316:	ee37 7a27 	vadd.f32	s14, s14, s15
 800331a:	edd7 7a04 	vldr	s15, [r7, #16]
 800331e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 800333a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800333e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003342:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003346:	ee77 7a27 	vadd.f32	s15, s14, s15
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 800335c:	eef0 0a47 	vmov.f32	s1, s14
 8003360:	eeb0 0a67 	vmov.f32	s0, s15
 8003364:	f001 fd6b 	bl	8004e3e <fast_fminf>
 8003368:	eeb0 7a40 	vmov.f32	s14, s0
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003372:	eef1 7a67 	vneg.f32	s15, s15
 8003376:	eef0 0a67 	vmov.f32	s1, s15
 800337a:	eeb0 0a47 	vmov.f32	s0, s14
 800337e:	f001 fd42 	bl	8004e06 <fast_fmaxf>
 8003382:	eef0 7a40 	vmov.f32	s15, s0
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003398:	ee27 7a27 	vmul.f32	s14, s14, s15
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80033a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033b0:	eeb0 0a67 	vmov.f32	s0, s15
 80033b4:	f00c fda8 	bl	800ff08 <sqrtf>
 80033b8:	eef0 7a40 	vmov.f32	s15, s0
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80033c8:	edd7 0a03 	vldr	s1, [r7, #12]
 80033cc:	eeb0 0a67 	vmov.f32	s0, s15
 80033d0:	f001 fd35 	bl	8004e3e <fast_fminf>
 80033d4:	eeb0 7a40 	vmov.f32	s14, s0
 80033d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80033dc:	eef1 7a67 	vneg.f32	s15, s15
 80033e0:	eef0 0a67 	vmov.f32	s1, s15
 80033e4:	eeb0 0a47 	vmov.f32	s0, s14
 80033e8:	f001 fd0d 	bl	8004e06 <fast_fmaxf>
 80033ec:	eef0 7a40 	vmov.f32	s15, s0
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f103 0250 	add.w	r2, r3, #80	; 0x50
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003408:	eeb0 0a67 	vmov.f32	s0, s15
 800340c:	4610      	mov	r0, r2
 800340e:	f001 fd9a 	bl	8004f46 <limit_norm>

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	e00d      	b.n	8003438 <commutate+0x39c>
 800341c:	2000033c 	.word	0x2000033c
 8003420:	3f666666 	.word	0x3f666666
 8003424:	3dcccccd 	.word	0x3dcccccd
 8003428:	3f933333 	.word	0x3f933333
 800342c:	3f70a3d7 	.word	0x3f70a3d7
 8003430:	3f13cd3a 	.word	0x3f13cd3a
 8003434:	381d4951 	.word	0x381d4951
 8003438:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800343c:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8003434 <commutate+0x398>
 8003440:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003444:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	f103 0064 	add.w	r0, r3, #100	; 0x64
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f103 0168 	add.w	r1, r3, #104	; 0x68
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	336c      	adds	r3, #108	; 0x6c
 8003464:	461a      	mov	r2, r3
 8003466:	eeb0 1a66 	vmov.f32	s2, s13
 800346a:	eef0 0a47 	vmov.f32	s1, s14
 800346e:	eeb0 0a67 	vmov.f32	s0, s15
 8003472:	f7ff fa63 	bl	800293c <abc>
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	ed93 6a1b 	vldr	s12, [r3, #108]	; 0x6c
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f103 0058 	add.w	r0, r3, #88	; 0x58
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	3360      	adds	r3, #96	; 0x60
 800349e:	461a      	mov	r2, r3
 80034a0:	eef0 1a46 	vmov.f32	s3, s12
 80034a4:	eeb0 1a66 	vmov.f32	s2, s13
 80034a8:	eef0 0a47 	vmov.f32	s1, s14
 80034ac:	eeb0 0a67 	vmov.f32	s0, s15
 80034b0:	f7ff fb58 	bl	8002b64 <svm>

       set_dtc(controller);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f7ff f91d 	bl	80026f4 <set_dtc>

    }
 80034ba:	bf00      	nop
 80034bc:	3720      	adds	r7, #32
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop

080034c4 <torque_control>:


void torque_control(ControllerStruct *controller){
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	edd3 6a33 	vldr	s13, [r3, #204]	; 0xcc
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80034de:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80034e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 80034ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	ed93 6a34 	vldr	s12, [r3, #208]	; 0xd0
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003502:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003506:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800350a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800350e:	edc7 7a03 	vstr	s15, [r7, #12]
    controller->i_q_des = fast_fmaxf(fast_fminf(torque_des/(KT*GR), controller->i_max), -controller->i_max);
 8003512:	4b18      	ldr	r3, [pc, #96]	; (8003574 <torque_control+0xb0>)
 8003514:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8003518:	4b16      	ldr	r3, [pc, #88]	; (8003574 <torque_control+0xb0>)
 800351a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800351e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003522:	ed97 7a03 	vldr	s14, [r7, #12]
 8003526:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8003530:	eef0 0a67 	vmov.f32	s1, s15
 8003534:	eeb0 0a66 	vmov.f32	s0, s13
 8003538:	f001 fc81 	bl	8004e3e <fast_fminf>
 800353c:	eeb0 7a40 	vmov.f32	s14, s0
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8003546:	eef1 7a67 	vneg.f32	s15, s15
 800354a:	eef0 0a67 	vmov.f32	s1, s15
 800354e:	eeb0 0a47 	vmov.f32	s0, s14
 8003552:	f001 fc58 	bl	8004e06 <fast_fmaxf>
 8003556:	eef0 7a40 	vmov.f32	s15, s0
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
    controller->i_d_des = 0.0f;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f04f 0200 	mov.w	r2, #0
 8003566:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    }
 800356a:	bf00      	nop
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	2000033c 	.word	0x2000033c

08003578 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
	controller->t_ff = 0;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	controller->kp = 0;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f04f 0200 	mov.w	r2, #0
 8003590:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	controller->kd = 0;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f04f 0200 	mov.w	r2, #0
 800359a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	controller->p_des = 0;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f04f 0200 	mov.w	r2, #0
 80035a4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	controller->v_des = 0;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f04f 0200 	mov.w	r2, #0
 80035ae:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	controller->i_q_des = 0;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f04f 0200 	mov.w	r2, #0
 80035b8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <run_fsm>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "drv8323.h"

 void run_fsm(FSMStruct * fsmstate){
 80035c8:	b590      	push	{r4, r7, lr}
 80035ca:	b085      	sub	sp, #20
 80035cc:	af02      	add	r7, sp, #8
 80035ce:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */

	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	785a      	ldrb	r2, [r3, #1]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d00d      	beq.n	80035f8 <run_fsm+0x30>
		 fsm_exit_state(fsmstate);		// safely exit the old state
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 f957 	bl	8003890 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	78db      	ldrb	r3, [r3, #3]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d006      	beq.n	80035f8 <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	785a      	ldrb	r2, [r3, #1]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f8e0 	bl	80037b8 <fsm_enter_state>
		 }
	 }

	 switch(fsmstate->state){
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	2b06      	cmp	r3, #6
 80035fe:	f200 80c6 	bhi.w	800378e <run_fsm+0x1c6>
 8003602:	a201      	add	r2, pc, #4	; (adr r2, 8003608 <run_fsm+0x40>)
 8003604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003608:	0800378d 	.word	0x0800378d
 800360c:	08003625 	.word	0x08003625
 8003610:	08003727 	.word	0x08003727
 8003614:	0800378f 	.word	0x0800378f
 8003618:	0800378d 	.word	0x0800378d
 800361c:	08003769 	.word	0x08003769
 8003620:	0800378d 	.word	0x0800378d
		 case MENU_MODE:
			 break;

		 case CALIBRATION_MODE:
			 if(!comm_encoder_cal.done_ordering){
 8003624:	4b5c      	ldr	r3, [pc, #368]	; (8003798 <run_fsm+0x1d0>)
 8003626:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800362a:	2b00      	cmp	r3, #0
 800362c:	d108      	bne.n	8003640 <run_fsm+0x78>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 800362e:	4b5b      	ldr	r3, [pc, #364]	; (800379c <run_fsm+0x1d4>)
 8003630:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003634:	4a58      	ldr	r2, [pc, #352]	; (8003798 <run_fsm+0x1d0>)
 8003636:	4959      	ldr	r1, [pc, #356]	; (800379c <run_fsm+0x1d4>)
 8003638:	4859      	ldr	r0, [pc, #356]	; (80037a0 <run_fsm+0x1d8>)
 800363a:	f7fd fea1 	bl	8001380 <order_phases>
				 preference_writer_close(&prefs);
				 preference_writer_load(prefs);
				 update_fsm(fsmstate, 27);
			 }

			 break;
 800363e:	e0a6      	b.n	800378e <run_fsm+0x1c6>
			 else if(!comm_encoder_cal.done_cal){
 8003640:	4b55      	ldr	r3, [pc, #340]	; (8003798 <run_fsm+0x1d0>)
 8003642:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003646:	2b00      	cmp	r3, #0
 8003648:	d108      	bne.n	800365c <run_fsm+0x94>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 800364a:	4b54      	ldr	r3, [pc, #336]	; (800379c <run_fsm+0x1d4>)
 800364c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003650:	4a51      	ldr	r2, [pc, #324]	; (8003798 <run_fsm+0x1d0>)
 8003652:	4952      	ldr	r1, [pc, #328]	; (800379c <run_fsm+0x1d4>)
 8003654:	4852      	ldr	r0, [pc, #328]	; (80037a0 <run_fsm+0x1d8>)
 8003656:	f7fd ff9b 	bl	8001590 <calibrate_encoder>
			 break;
 800365a:	e098      	b.n	800378e <run_fsm+0x1c6>
				 E_ZERO = comm_encoder_cal.ezero;
 800365c:	4b4e      	ldr	r3, [pc, #312]	; (8003798 <run_fsm+0x1d0>)
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	4a50      	ldr	r2, [pc, #320]	; (80037a4 <run_fsm+0x1dc>)
 8003662:	6153      	str	r3, [r2, #20]
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 8003664:	4b4f      	ldr	r3, [pc, #316]	; (80037a4 <run_fsm+0x1dc>)
 8003666:	695c      	ldr	r4, [r3, #20]
 8003668:	4b4d      	ldr	r3, [pc, #308]	; (80037a0 <run_fsm+0x1d8>)
 800366a:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 800366e:	4b4d      	ldr	r3, [pc, #308]	; (80037a4 <run_fsm+0x1dc>)
 8003670:	695b      	ldr	r3, [r3, #20]
 8003672:	425b      	negs	r3, r3
 8003674:	ee07 3a90 	vmov	s15, r3
 8003678:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800367c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003680:	eddf 6a49 	vldr	s13, [pc, #292]	; 80037a8 <run_fsm+0x1e0>
 8003684:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003688:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800368c:	eeb0 0a47 	vmov.f32	s0, s14
 8003690:	f00c fc1a 	bl	800fec8 <fmodf>
 8003694:	eef0 7a40 	vmov.f32	s15, s0
 8003698:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80037ac <run_fsm+0x1e4>
 800369c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036a0:	ee17 0a90 	vmov	r0, s15
 80036a4:	f7fc ff70 	bl	8000588 <__aeabi_f2d>
 80036a8:	4602      	mov	r2, r0
 80036aa:	460b      	mov	r3, r1
 80036ac:	4621      	mov	r1, r4
 80036ae:	4840      	ldr	r0, [pc, #256]	; (80037b0 <run_fsm+0x1e8>)
 80036b0:	f008 fe7a 	bl	800c3a8 <iprintf>
				 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 80036b4:	4b3a      	ldr	r3, [pc, #232]	; (80037a0 <run_fsm+0x1d8>)
 80036b6:	4a38      	ldr	r2, [pc, #224]	; (8003798 <run_fsm+0x1d0>)
 80036b8:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 80036bc:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 80036c0:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 80036c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036c8:	4618      	mov	r0, r3
 80036ca:	f008 f9ed 	bl	800baa8 <memcpy>
				 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 80036ce:	4b35      	ldr	r3, [pc, #212]	; (80037a4 <run_fsm+0x1dc>)
 80036d0:	4a31      	ldr	r2, [pc, #196]	; (8003798 <run_fsm+0x1d0>)
 80036d2:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
 80036d6:	3318      	adds	r3, #24
 80036d8:	f102 012c 	add.w	r1, r2, #44	; 0x2c
 80036dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036e0:	4618      	mov	r0, r3
 80036e2:	f008 f9e1 	bl	800baa8 <memcpy>
				 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 80036e6:	4b33      	ldr	r3, [pc, #204]	; (80037b4 <run_fsm+0x1ec>)
 80036e8:	691a      	ldr	r2, [r3, #16]
 80036ea:	9200      	str	r2, [sp, #0]
 80036ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036ee:	f001 fffa 	bl	80056e6 <preference_writer_ready>
 80036f2:	4603      	mov	r3, r0
 80036f4:	f083 0301 	eor.w	r3, r3, #1
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d002      	beq.n	8003704 <run_fsm+0x13c>
 80036fe:	482d      	ldr	r0, [pc, #180]	; (80037b4 <run_fsm+0x1ec>)
 8003700:	f001 ffe2 	bl	80056c8 <preference_writer_open>
				 preference_writer_flush(&prefs);
 8003704:	482b      	ldr	r0, [pc, #172]	; (80037b4 <run_fsm+0x1ec>)
 8003706:	f001 fffb 	bl	8005700 <preference_writer_flush>
				 preference_writer_close(&prefs);
 800370a:	482a      	ldr	r0, [pc, #168]	; (80037b4 <run_fsm+0x1ec>)
 800370c:	f002 f876 	bl	80057fc <preference_writer_close>
				 preference_writer_load(prefs);
 8003710:	4b28      	ldr	r3, [pc, #160]	; (80037b4 <run_fsm+0x1ec>)
 8003712:	691a      	ldr	r2, [r3, #16]
 8003714:	9200      	str	r2, [sp, #0]
 8003716:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003718:	f002 f82e 	bl	8005778 <preference_writer_load>
				 update_fsm(fsmstate, 27);
 800371c:	211b      	movs	r1, #27
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 f914 	bl	800394c <update_fsm>
			 break;
 8003724:	e033      	b.n	800378e <run_fsm+0x1c6>

		 case MOTOR_MODE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 8003726:	4b1f      	ldr	r3, [pc, #124]	; (80037a4 <run_fsm+0x1dc>)
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	2b00      	cmp	r3, #0
 800372c:	dd0a      	ble.n	8003744 <run_fsm+0x17c>
 800372e:	4b1b      	ldr	r3, [pc, #108]	; (800379c <run_fsm+0x1d4>)
 8003730:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8003734:	4b1b      	ldr	r3, [pc, #108]	; (80037a4 <run_fsm+0x1dc>)
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	429a      	cmp	r2, r3
 800373a:	dd03      	ble.n	8003744 <run_fsm+0x17c>
				 zero_commands(&controller);
 800373c:	4817      	ldr	r0, [pc, #92]	; (800379c <run_fsm+0x1d4>)
 800373e:	f7ff ff1b 	bl	8003578 <zero_commands>
 8003742:	e009      	b.n	8003758 <run_fsm+0x190>
			 }
			 /* Otherwise, commutate */
			 else{
				 torque_control(&controller);
 8003744:	4815      	ldr	r0, [pc, #84]	; (800379c <run_fsm+0x1d4>)
 8003746:	f7ff febd 	bl	80034c4 <torque_control>
				 field_weaken(&controller);
 800374a:	4814      	ldr	r0, [pc, #80]	; (800379c <run_fsm+0x1d4>)
 800374c:	f7ff fc32 	bl	8002fb4 <field_weaken>
				 commutate(&controller, &comm_encoder);
 8003750:	4913      	ldr	r1, [pc, #76]	; (80037a0 <run_fsm+0x1d8>)
 8003752:	4812      	ldr	r0, [pc, #72]	; (800379c <run_fsm+0x1d4>)
 8003754:	f7ff fca2 	bl	800309c <commutate>
			 }
			 controller.timeout ++;
 8003758:	4b10      	ldr	r3, [pc, #64]	; (800379c <run_fsm+0x1d4>)
 800375a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800375e:	3301      	adds	r3, #1
 8003760:	4a0e      	ldr	r2, [pc, #56]	; (800379c <run_fsm+0x1d4>)
 8003762:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
			 break;
 8003766:	e012      	b.n	800378e <run_fsm+0x1c6>

		 case SETUP_MODE:
			 break;

		 case ENCODER_MODE:
			 if (fsmstate->print_iter == 800){
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8003770:	d106      	bne.n	8003780 <run_fsm+0x1b8>
				 ps_print(&comm_encoder);
 8003772:	480b      	ldr	r0, [pc, #44]	; (80037a0 <run_fsm+0x1d8>)
 8003774:	f001 ff2e 	bl	80055d4 <ps_print>
				 fsmstate->print_iter = 0;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	605a      	str	r2, [r3, #4]
			 } else {
				 fsmstate->print_iter +=1;
			 }
			 break;
 800377e:	e006      	b.n	800378e <run_fsm+0x1c6>
				 fsmstate->print_iter +=1;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	1c5a      	adds	r2, r3, #1
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	605a      	str	r2, [r3, #4]
			 break;
 800378a:	e000      	b.n	800378e <run_fsm+0x1c6>
			 break;
 800378c:	bf00      	nop

		 case INIT_TEMP_MODE:
			 break;
	 }

 }
 800378e:	bf00      	nop
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	bd90      	pop	{r4, r7, pc}
 8003796:	bf00      	nop
 8003798:	20000eac 	.word	0x20000eac
 800379c:	20000850 	.word	0x20000850
 80037a0:	20000b5c 	.word	0x20000b5c
 80037a4:	2000043c 	.word	0x2000043c
 80037a8:	49000000 	.word	0x49000000
 80037ac:	40c90fdb 	.word	0x40c90fdb
 80037b0:	08010648 	.word	0x08010648
 80037b4:	2000083c 	.word	0x2000083c

080037b8 <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	2b05      	cmp	r3, #5
 80037c6:	d852      	bhi.n	800386e <fsm_enter_state+0xb6>
 80037c8:	a201      	add	r2, pc, #4	; (adr r2, 80037d0 <fsm_enter_state+0x18>)
 80037ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ce:	bf00      	nop
 80037d0:	080037e9 	.word	0x080037e9
 80037d4:	0800382d 	.word	0x0800382d
 80037d8:	08003805 	.word	0x08003805
 80037dc:	0800386f 	.word	0x0800386f
 80037e0:	080037ef 	.word	0x080037ef
 80037e4:	080037f5 	.word	0x080037f5
				case MENU_MODE:
				//printf("Entering Main Menu\r\n");
				enter_menu_state();
 80037e8:	f000 f996 	bl	8003b18 <enter_menu_state>
				break;
 80037ec:	e03f      	b.n	800386e <fsm_enter_state+0xb6>
			case SETUP_MODE:
				//printf("Entering Setup\r\n");
				enter_setup_state();
 80037ee:	f000 f9bf 	bl	8003b70 <enter_setup_state>
				break;
 80037f2:	e03c      	b.n	800386e <fsm_enter_state+0xb6>
			case ENCODER_MODE:
				//printf("Entering Encoder Mode\r\n");
				fsmstate->print_iter = 0;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	605a      	str	r2, [r3, #4]
				comm_encoder.filt_enable = 0;
 80037fa:	4b1f      	ldr	r3, [pc, #124]	; (8003878 <fsm_enter_state+0xc0>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				break;
 8003802:	e034      	b.n	800386e <fsm_enter_state+0xb6>
			case MOTOR_MODE:

				//printf("Entering Motor Mode\r\n");
				HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 8003804:	2201      	movs	r2, #1
 8003806:	2120      	movs	r1, #32
 8003808:	481c      	ldr	r0, [pc, #112]	; (800387c <fsm_enter_state+0xc4>)
 800380a:	f004 fe5b 	bl	80084c4 <HAL_GPIO_WritePin>
				reset_foc(&controller);
 800380e:	481c      	ldr	r0, [pc, #112]	; (8003880 <fsm_enter_state+0xc8>)
 8003810:	f7ff fb5c 	bl	8002ecc <reset_foc>
				drv_enable_gd(drv);
 8003814:	4b1b      	ldr	r3, [pc, #108]	; (8003884 <fsm_enter_state+0xcc>)
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	4611      	mov	r1, r2
 800381a:	889a      	ldrh	r2, [r3, #4]
 800381c:	2300      	movs	r3, #0
 800381e:	f362 030f 	bfi	r3, r2, #0, #16
 8003822:	4608      	mov	r0, r1
 8003824:	4619      	mov	r1, r3
 8003826:	f7fe fd96 	bl	8002356 <drv_enable_gd>
				break;
 800382a:	e020      	b.n	800386e <fsm_enter_state+0xb6>
			case CALIBRATION_MODE:
				//printf("Entering Calibration Mode\r\n");
				/* zero out all calibrations before starting */

				comm_encoder_cal.done_cal = 0;
 800382c:	4b16      	ldr	r3, [pc, #88]	; (8003888 <fsm_enter_state+0xd0>)
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 8003834:	4b14      	ldr	r3, [pc, #80]	; (8003888 <fsm_enter_state+0xd0>)
 8003836:	2200      	movs	r2, #0
 8003838:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				comm_encoder_cal.started = 0;
 800383c:	4b12      	ldr	r3, [pc, #72]	; (8003888 <fsm_enter_state+0xd0>)
 800383e:	2200      	movs	r2, #0
 8003840:	741a      	strb	r2, [r3, #16]
				comm_encoder.e_zero = 0;
 8003842:	4b0d      	ldr	r3, [pc, #52]	; (8003878 <fsm_enter_state+0xc0>)
 8003844:	2200      	movs	r2, #0
 8003846:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 800384a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800384e:	2100      	movs	r1, #0
 8003850:	480e      	ldr	r0, [pc, #56]	; (800388c <fsm_enter_state+0xd4>)
 8003852:	f008 f937 	bl	800bac4 <memset>
				drv_enable_gd(drv);
 8003856:	4b0b      	ldr	r3, [pc, #44]	; (8003884 <fsm_enter_state+0xcc>)
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	4611      	mov	r1, r2
 800385c:	889a      	ldrh	r2, [r3, #4]
 800385e:	2300      	movs	r3, #0
 8003860:	f362 030f 	bfi	r3, r2, #0, #16
 8003864:	4608      	mov	r0, r1
 8003866:	4619      	mov	r1, r3
 8003868:	f7fe fd75 	bl	8002356 <drv_enable_gd>
				break;
 800386c:	bf00      	nop

		}
 }
 800386e:	bf00      	nop
 8003870:	3708      	adds	r7, #8
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	20000b5c 	.word	0x20000b5c
 800387c:	40020800 	.word	0x40020800
 8003880:	20000850 	.word	0x20000850
 8003884:	20000ea4 	.word	0x20000ea4
 8003888:	20000eac 	.word	0x20000eac
 800388c:	20000ca0 	.word	0x20000ca0

08003890 <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	2b05      	cmp	r3, #5
 800389e:	d848      	bhi.n	8003932 <fsm_exit_state+0xa2>
 80038a0:	a201      	add	r2, pc, #4	; (adr r2, 80038a8 <fsm_exit_state+0x18>)
 80038a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a6:	bf00      	nop
 80038a8:	080038c1 	.word	0x080038c1
 80038ac:	08003915 	.word	0x08003915
 80038b0:	080038e1 	.word	0x080038e1
 80038b4:	08003933 	.word	0x08003933
 80038b8:	080038c9 	.word	0x080038c9
 80038bc:	080038d1 	.word	0x080038d1
			case MENU_MODE:
				//printf("Leaving Main Menu\r\n");
				fsmstate->ready = 1;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	70da      	strb	r2, [r3, #3]
				break;
 80038c6:	e034      	b.n	8003932 <fsm_exit_state+0xa2>
			case SETUP_MODE:
				//printf("Leaving Setup Menu\r\n");
				fsmstate->ready = 1;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2201      	movs	r2, #1
 80038cc:	70da      	strb	r2, [r3, #3]
				break;
 80038ce:	e030      	b.n	8003932 <fsm_exit_state+0xa2>
			case ENCODER_MODE:
				//printf("Leaving Encoder Mode\r\n");
				comm_encoder.filt_enable = 1;
 80038d0:	4b1a      	ldr	r3, [pc, #104]	; (800393c <fsm_exit_state+0xac>)
 80038d2:	2201      	movs	r2, #1
 80038d4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				fsmstate->ready = 1;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	70da      	strb	r2, [r3, #3]
				break;
 80038de:	e028      	b.n	8003932 <fsm_exit_state+0xa2>
			case MOTOR_MODE:
				/* Don't stop commutating if there are high currents or FW happening */
				//if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
					fsmstate->ready = 1;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	70da      	strb	r2, [r3, #3]
					drv_disable_gd(drv);
 80038e6:	4b16      	ldr	r3, [pc, #88]	; (8003940 <fsm_exit_state+0xb0>)
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	4611      	mov	r1, r2
 80038ec:	889a      	ldrh	r2, [r3, #4]
 80038ee:	2300      	movs	r3, #0
 80038f0:	f362 030f 	bfi	r3, r2, #0, #16
 80038f4:	4608      	mov	r0, r1
 80038f6:	4619      	mov	r1, r3
 80038f8:	f7fe fd47 	bl	800238a <drv_disable_gd>
					reset_foc(&controller);
 80038fc:	4811      	ldr	r0, [pc, #68]	; (8003944 <fsm_exit_state+0xb4>)
 80038fe:	f7ff fae5 	bl	8002ecc <reset_foc>
					//printf("Leaving Motor Mode\r\n");
					HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
 8003902:	2200      	movs	r2, #0
 8003904:	2120      	movs	r1, #32
 8003906:	4810      	ldr	r0, [pc, #64]	; (8003948 <fsm_exit_state+0xb8>)
 8003908:	f004 fddc 	bl	80084c4 <HAL_GPIO_WritePin>
				//}
				zero_commands(&controller);		// Set commands to zero
 800390c:	480d      	ldr	r0, [pc, #52]	; (8003944 <fsm_exit_state+0xb4>)
 800390e:	f7ff fe33 	bl	8003578 <zero_commands>
				break;
 8003912:	e00e      	b.n	8003932 <fsm_exit_state+0xa2>
			case CALIBRATION_MODE:
				//printf("Exiting Calibration Mode\r\n");
				drv_disable_gd(drv);
 8003914:	4b0a      	ldr	r3, [pc, #40]	; (8003940 <fsm_exit_state+0xb0>)
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	4611      	mov	r1, r2
 800391a:	889a      	ldrh	r2, [r3, #4]
 800391c:	2300      	movs	r3, #0
 800391e:	f362 030f 	bfi	r3, r2, #0, #16
 8003922:	4608      	mov	r0, r1
 8003924:	4619      	mov	r1, r3
 8003926:	f7fe fd30 	bl	800238a <drv_disable_gd>
				//free(error_array);
				//free(lut_array);

				fsmstate->ready = 1;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2201      	movs	r2, #1
 800392e:	70da      	strb	r2, [r3, #3]
				break;
 8003930:	bf00      	nop
		}

 }
 8003932:	bf00      	nop
 8003934:	3708      	adds	r7, #8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	20000b5c 	.word	0x20000b5c
 8003940:	20000ea4 	.word	0x20000ea4
 8003944:	20000850 	.word	0x20000850
 8003948:	40020800 	.word	0x40020800

0800394c <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af02      	add	r7, sp, #8
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	460b      	mov	r3, r1
 8003956:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
	if(fsm_input == MENU_CMD){	// escape to exit to rest mode
 8003958:	78fb      	ldrb	r3, [r7, #3]
 800395a:	2b1b      	cmp	r3, #27
 800395c:	d106      	bne.n	800396c <update_fsm+0x20>
		fsmstate->next_state = MENU_MODE;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	70da      	strb	r2, [r3, #3]
		return;
 800396a:	e0c7      	b.n	8003afc <update_fsm+0x1b0>
	}
	switch(fsmstate->state){
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	2b05      	cmp	r3, #5
 8003972:	f200 80c3 	bhi.w	8003afc <update_fsm+0x1b0>
 8003976:	a201      	add	r2, pc, #4	; (adr r2, 800397c <update_fsm+0x30>)
 8003978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800397c:	08003995 	.word	0x08003995
 8003980:	08003afd 	.word	0x08003afd
 8003984:	08003afd 	.word	0x08003afd
 8003988:	08003afd 	.word	0x08003afd
 800398c:	08003ac1 	.word	0x08003ac1
 8003990:	08003afd 	.word	0x08003afd
		case MENU_MODE:
			switch (fsm_input){
 8003994:	78fb      	ldrb	r3, [r7, #3]
 8003996:	2b1b      	cmp	r3, #27
 8003998:	d040      	beq.n	8003a1c <update_fsm+0xd0>
 800399a:	2b1b      	cmp	r3, #27
 800399c:	f2c0 80ad 	blt.w	8003afa <update_fsm+0x1ae>
 80039a0:	2b7a      	cmp	r3, #122	; 0x7a
 80039a2:	f300 80aa 	bgt.w	8003afa <update_fsm+0x1ae>
 80039a6:	2b63      	cmp	r3, #99	; 0x63
 80039a8:	f2c0 80a7 	blt.w	8003afa <update_fsm+0x1ae>
 80039ac:	3b63      	subs	r3, #99	; 0x63
 80039ae:	2b17      	cmp	r3, #23
 80039b0:	f200 80a3 	bhi.w	8003afa <update_fsm+0x1ae>
 80039b4:	a201      	add	r2, pc, #4	; (adr r2, 80039bc <update_fsm+0x70>)
 80039b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ba:	bf00      	nop
 80039bc:	08003a23 	.word	0x08003a23
 80039c0:	08003afb 	.word	0x08003afb
 80039c4:	08003a3f 	.word	0x08003a3f
 80039c8:	08003afb 	.word	0x08003afb
 80039cc:	08003afb 	.word	0x08003afb
 80039d0:	08003afb 	.word	0x08003afb
 80039d4:	08003afb 	.word	0x08003afb
 80039d8:	08003afb 	.word	0x08003afb
 80039dc:	08003afb 	.word	0x08003afb
 80039e0:	08003afb 	.word	0x08003afb
 80039e4:	08003a31 	.word	0x08003a31
 80039e8:	08003afb 	.word	0x08003afb
 80039ec:	08003afb 	.word	0x08003afb
 80039f0:	08003afb 	.word	0x08003afb
 80039f4:	08003afb 	.word	0x08003afb
 80039f8:	08003afb 	.word	0x08003afb
 80039fc:	08003a4d 	.word	0x08003a4d
 8003a00:	08003afb 	.word	0x08003afb
 8003a04:	08003afb 	.word	0x08003afb
 8003a08:	08003afb 	.word	0x08003afb
 8003a0c:	08003afb 	.word	0x08003afb
 8003a10:	08003afb 	.word	0x08003afb
 8003a14:	08003afb 	.word	0x08003afb
 8003a18:	08003a5b 	.word	0x08003a5b
				case MENU_CMD:
					enter_menu_state(); // re-print menu
 8003a1c:	f000 f87c 	bl	8003b18 <enter_menu_state>
					break;
 8003a20:	e04d      	b.n	8003abe <update_fsm+0x172>
				case CAL_CMD:
					fsmstate->next_state = CALIBRATION_MODE;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	70da      	strb	r2, [r3, #3]
					break;
 8003a2e:	e046      	b.n	8003abe <update_fsm+0x172>
				case MOTOR_CMD:
					fsmstate->next_state = MOTOR_MODE;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2202      	movs	r2, #2
 8003a34:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	70da      	strb	r2, [r3, #3]
					break;
 8003a3c:	e03f      	b.n	8003abe <update_fsm+0x172>
				case ENCODER_CMD:
					fsmstate->next_state = ENCODER_MODE;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2205      	movs	r2, #5
 8003a42:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	70da      	strb	r2, [r3, #3]
					break;
 8003a4a:	e038      	b.n	8003abe <update_fsm+0x172>
				case SETUP_CMD:
					fsmstate->next_state = SETUP_MODE;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2204      	movs	r2, #4
 8003a50:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	70da      	strb	r2, [r3, #3]
					break;
 8003a58:	e031      	b.n	8003abe <update_fsm+0x172>
				case ZERO_CMD:
					comm_encoder.m_zero = 0;
 8003a5a:	4b2a      	ldr	r3, [pc, #168]	; (8003b04 <update_fsm+0x1b8>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
					ps_sample(&comm_encoder, DT);
 8003a62:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8003b08 <update_fsm+0x1bc>
 8003a66:	4827      	ldr	r0, [pc, #156]	; (8003b04 <update_fsm+0x1b8>)
 8003a68:	f001 fbc0 	bl	80051ec <ps_sample>
					int zero_count = comm_encoder.count;
 8003a6c:	4b25      	ldr	r3, [pc, #148]	; (8003b04 <update_fsm+0x1b8>)
 8003a6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a72:	60fb      	str	r3, [r7, #12]
					M_ZERO = zero_count;
 8003a74:	4a25      	ldr	r2, [pc, #148]	; (8003b0c <update_fsm+0x1c0>)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6113      	str	r3, [r2, #16]
					if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8003a7a:	4b25      	ldr	r3, [pc, #148]	; (8003b10 <update_fsm+0x1c4>)
 8003a7c:	691a      	ldr	r2, [r3, #16]
 8003a7e:	9200      	str	r2, [sp, #0]
 8003a80:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a82:	f001 fe30 	bl	80056e6 <preference_writer_ready>
 8003a86:	4603      	mov	r3, r0
 8003a88:	f083 0301 	eor.w	r3, r3, #1
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d002      	beq.n	8003a98 <update_fsm+0x14c>
 8003a92:	481f      	ldr	r0, [pc, #124]	; (8003b10 <update_fsm+0x1c4>)
 8003a94:	f001 fe18 	bl	80056c8 <preference_writer_open>
					preference_writer_flush(&prefs);
 8003a98:	481d      	ldr	r0, [pc, #116]	; (8003b10 <update_fsm+0x1c4>)
 8003a9a:	f001 fe31 	bl	8005700 <preference_writer_flush>
					preference_writer_close(&prefs);
 8003a9e:	481c      	ldr	r0, [pc, #112]	; (8003b10 <update_fsm+0x1c4>)
 8003aa0:	f001 feac 	bl	80057fc <preference_writer_close>
					preference_writer_load(prefs);
 8003aa4:	4b1a      	ldr	r3, [pc, #104]	; (8003b10 <update_fsm+0x1c4>)
 8003aa6:	691a      	ldr	r2, [r3, #16]
 8003aa8:	9200      	str	r2, [sp, #0]
 8003aaa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003aac:	f001 fe64 	bl	8005778 <preference_writer_load>
					printf("\n\r  Saved new zero position:  %d\n\r\n\r", M_ZERO);
 8003ab0:	4b16      	ldr	r3, [pc, #88]	; (8003b0c <update_fsm+0x1c0>)
 8003ab2:	691b      	ldr	r3, [r3, #16]
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	4817      	ldr	r0, [pc, #92]	; (8003b14 <update_fsm+0x1c8>)
 8003ab8:	f008 fc76 	bl	800c3a8 <iprintf>
					break;
 8003abc:	bf00      	nop
				}
			break;
 8003abe:	e01c      	b.n	8003afa <update_fsm+0x1ae>
		case SETUP_MODE:
			if(fsm_input == ENTER_CMD){
 8003ac0:	78fb      	ldrb	r3, [r7, #3]
 8003ac2:	2b0d      	cmp	r3, #13
 8003ac4:	d103      	bne.n	8003ace <update_fsm+0x182>
				process_user_input(fsmstate);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f000 fa0e 	bl	8003ee8 <process_user_input>
				break;
 8003acc:	e016      	b.n	8003afc <update_fsm+0x1b0>
			}
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	7c1b      	ldrb	r3, [r3, #16]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d103      	bne.n	8003ade <update_fsm+0x192>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	78fa      	ldrb	r2, [r7, #3]
 8003ada:	745a      	strb	r2, [r3, #17]
 8003adc:	e006      	b.n	8003aec <update_fsm+0x1a0>
			else{
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	7c1b      	ldrb	r3, [r3, #16]
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	78fa      	ldrb	r2, [r7, #3]
 8003aea:	721a      	strb	r2, [r3, #8]
				//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
			}
			fsmstate->bytecount++;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	7c1b      	ldrb	r3, [r3, #16]
 8003af0:	3301      	adds	r3, #1
 8003af2:	b2da      	uxtb	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	741a      	strb	r2, [r3, #16]
			/* If enter is typed, process user input */

			break;
 8003af8:	e000      	b.n	8003afc <update_fsm+0x1b0>
			break;
 8003afa:	bf00      	nop
			break;
		case MOTOR_MODE:
			break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 8003afc:	3710      	adds	r7, #16
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	20000b5c 	.word	0x20000b5c
 8003b08:	37d1b717 	.word	0x37d1b717
 8003b0c:	2000043c 	.word	0x2000043c
 8003b10:	2000083c 	.word	0x2000083c
 8003b14:	0801065c 	.word	0x0801065c

08003b18 <enter_menu_state>:


 void enter_menu_state(void){
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r\n\r");
 8003b1c:	480c      	ldr	r0, [pc, #48]	; (8003b50 <enter_menu_state+0x38>)
 8003b1e:	f008 fc43 	bl	800c3a8 <iprintf>
	    printf(" Commands:\n\r");
 8003b22:	480c      	ldr	r0, [pc, #48]	; (8003b54 <enter_menu_state+0x3c>)
 8003b24:	f008 fc40 	bl	800c3a8 <iprintf>
	    printf(" m - Motor Mode\n\r");
 8003b28:	480b      	ldr	r0, [pc, #44]	; (8003b58 <enter_menu_state+0x40>)
 8003b2a:	f008 fc3d 	bl	800c3a8 <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 8003b2e:	480b      	ldr	r0, [pc, #44]	; (8003b5c <enter_menu_state+0x44>)
 8003b30:	f008 fc3a 	bl	800c3a8 <iprintf>
	    printf(" s - Setup\n\r");
 8003b34:	480a      	ldr	r0, [pc, #40]	; (8003b60 <enter_menu_state+0x48>)
 8003b36:	f008 fc37 	bl	800c3a8 <iprintf>
	    printf(" e - Display Encoder\n\r");
 8003b3a:	480a      	ldr	r0, [pc, #40]	; (8003b64 <enter_menu_state+0x4c>)
 8003b3c:	f008 fc34 	bl	800c3a8 <iprintf>
	    printf(" z - Set Zero Position\n\r");
 8003b40:	4809      	ldr	r0, [pc, #36]	; (8003b68 <enter_menu_state+0x50>)
 8003b42:	f008 fc31 	bl	800c3a8 <iprintf>
	    printf(" esc - Exit to Menu\n\r");
 8003b46:	4809      	ldr	r0, [pc, #36]	; (8003b6c <enter_menu_state+0x54>)
 8003b48:	f008 fc2e 	bl	800c3a8 <iprintf>

	    //gpio.led->write(0);
 }
 8003b4c:	bf00      	nop
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	08010684 	.word	0x08010684
 8003b54:	0801068c 	.word	0x0801068c
 8003b58:	0801069c 	.word	0x0801069c
 8003b5c:	080106b0 	.word	0x080106b0
 8003b60:	080106cc 	.word	0x080106cc
 8003b64:	080106dc 	.word	0x080106dc
 8003b68:	080106f4 	.word	0x080106f4
 8003b6c:	08010710 	.word	0x08010710

08003b70 <enter_setup_state>:

 void enter_setup_state(void){
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 8003b76:	4897      	ldr	r0, [pc, #604]	; (8003dd4 <enter_setup_state+0x264>)
 8003b78:	f008 fc16 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 8003b7c:	4b96      	ldr	r3, [pc, #600]	; (8003dd8 <enter_setup_state+0x268>)
 8003b7e:	9301      	str	r3, [sp, #4]
 8003b80:	4b96      	ldr	r3, [pc, #600]	; (8003ddc <enter_setup_state+0x26c>)
 8003b82:	9300      	str	r3, [sp, #0]
 8003b84:	4b96      	ldr	r3, [pc, #600]	; (8003de0 <enter_setup_state+0x270>)
 8003b86:	4a97      	ldr	r2, [pc, #604]	; (8003de4 <enter_setup_state+0x274>)
 8003b88:	4997      	ldr	r1, [pc, #604]	; (8003de8 <enter_setup_state+0x278>)
 8003b8a:	4898      	ldr	r0, [pc, #608]	; (8003dec <enter_setup_state+0x27c>)
 8003b8c:	f008 fc0c 	bl	800c3a8 <iprintf>
	    printf("\r\n Motor:\r\n");
 8003b90:	4897      	ldr	r0, [pc, #604]	; (8003df0 <enter_setup_state+0x280>)
 8003b92:	f008 fc8f 	bl	800c4b4 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8003b96:	4b97      	ldr	r3, [pc, #604]	; (8003df4 <enter_setup_state+0x284>)
 8003b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7fc fcf4 	bl	8000588 <__aeabi_f2d>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ba8:	4b93      	ldr	r3, [pc, #588]	; (8003df8 <enter_setup_state+0x288>)
 8003baa:	9300      	str	r3, [sp, #0]
 8003bac:	4b93      	ldr	r3, [pc, #588]	; (8003dfc <enter_setup_state+0x28c>)
 8003bae:	4a94      	ldr	r2, [pc, #592]	; (8003e00 <enter_setup_state+0x290>)
 8003bb0:	4994      	ldr	r1, [pc, #592]	; (8003e04 <enter_setup_state+0x294>)
 8003bb2:	4895      	ldr	r0, [pc, #596]	; (8003e08 <enter_setup_state+0x298>)
 8003bb4:	f008 fbf8 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
 8003bb8:	4b8e      	ldr	r3, [pc, #568]	; (8003df4 <enter_setup_state+0x284>)
 8003bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fc fce3 	bl	8000588 <__aeabi_f2d>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003bca:	4b8b      	ldr	r3, [pc, #556]	; (8003df8 <enter_setup_state+0x288>)
 8003bcc:	9300      	str	r3, [sp, #0]
 8003bce:	4b8b      	ldr	r3, [pc, #556]	; (8003dfc <enter_setup_state+0x28c>)
 8003bd0:	4a8e      	ldr	r2, [pc, #568]	; (8003e0c <enter_setup_state+0x29c>)
 8003bd2:	498f      	ldr	r1, [pc, #572]	; (8003e10 <enter_setup_state+0x2a0>)
 8003bd4:	488f      	ldr	r0, [pc, #572]	; (8003e14 <enter_setup_state+0x2a4>)
 8003bd6:	f008 fbe7 	bl	800c3a8 <iprintf>

	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "j", "D-axis inductance (H)", "0", "0.1", L_D);
 8003bda:	4b86      	ldr	r3, [pc, #536]	; (8003df4 <enter_setup_state+0x284>)
 8003bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fc fcd2 	bl	8000588 <__aeabi_f2d>
 8003be4:	4602      	mov	r2, r0
 8003be6:	460b      	mov	r3, r1
 8003be8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003bec:	4b8a      	ldr	r3, [pc, #552]	; (8003e18 <enter_setup_state+0x2a8>)
 8003bee:	9300      	str	r3, [sp, #0]
 8003bf0:	4b82      	ldr	r3, [pc, #520]	; (8003dfc <enter_setup_state+0x28c>)
 8003bf2:	4a8a      	ldr	r2, [pc, #552]	; (8003e1c <enter_setup_state+0x2ac>)
 8003bf4:	498a      	ldr	r1, [pc, #552]	; (8003e20 <enter_setup_state+0x2b0>)
 8003bf6:	488b      	ldr	r0, [pc, #556]	; (8003e24 <enter_setup_state+0x2b4>)
 8003bf8:	f008 fbd6 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "e", "Q-axis inductance (H)", "0", "0.1", L_Q);
 8003bfc:	4b7d      	ldr	r3, [pc, #500]	; (8003df4 <enter_setup_state+0x284>)
 8003bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7fc fcc1 	bl	8000588 <__aeabi_f2d>
 8003c06:	4602      	mov	r2, r0
 8003c08:	460b      	mov	r3, r1
 8003c0a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c0e:	4b82      	ldr	r3, [pc, #520]	; (8003e18 <enter_setup_state+0x2a8>)
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	4b7a      	ldr	r3, [pc, #488]	; (8003dfc <enter_setup_state+0x28c>)
 8003c14:	4a84      	ldr	r2, [pc, #528]	; (8003e28 <enter_setup_state+0x2b8>)
 8003c16:	4985      	ldr	r1, [pc, #532]	; (8003e2c <enter_setup_state+0x2bc>)
 8003c18:	4882      	ldr	r0, [pc, #520]	; (8003e24 <enter_setup_state+0x2b4>)
 8003c1a:	f008 fbc5 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "n", "Number of Pole Pairs (NPP)", "0", "40", PPAIRS);
 8003c1e:	4b75      	ldr	r3, [pc, #468]	; (8003df4 <enter_setup_state+0x284>)
 8003c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7fc fcb0 	bl	8000588 <__aeabi_f2d>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	460b      	mov	r3, r1
 8003c2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c30:	4b7f      	ldr	r3, [pc, #508]	; (8003e30 <enter_setup_state+0x2c0>)
 8003c32:	9300      	str	r3, [sp, #0]
 8003c34:	4b71      	ldr	r3, [pc, #452]	; (8003dfc <enter_setup_state+0x28c>)
 8003c36:	4a7f      	ldr	r2, [pc, #508]	; (8003e34 <enter_setup_state+0x2c4>)
 8003c38:	497f      	ldr	r1, [pc, #508]	; (8003e38 <enter_setup_state+0x2c8>)
 8003c3a:	487a      	ldr	r0, [pc, #488]	; (8003e24 <enter_setup_state+0x2b4>)
 8003c3c:	f008 fbb4 	bl	800c3a8 <iprintf>

	    printf("\r\n Control:\r\n");
 8003c40:	487e      	ldr	r0, [pc, #504]	; (8003e3c <enter_setup_state+0x2cc>)
 8003c42:	f008 fc37 	bl	800c4b4 <puts>

//	    printf(" %-4s %-31s %-5s %-6s %f\n\r", "s", "Current Controller K_SCALE", "0", "0.1", K_SCALE);                                                 //ADDED --> FOR CURRENT CONTROL GAINS (KP)
//		printf(" %-4s %-31s %-5s %-6s %f\n\r", "d", "Current Controller KI_D", "0", "1.0", KI_D);                                                       //ADDED --> FOR CURRENT CONTROL GAINS (KI D-Axis)
//		printf(" %-4s %-31s %-5s %-6s %f\n\r", "q", "Current Controller KI_Q", "0", "1.0", KI_Q);                                                       //ADDED --> FOR CURRENT CONTROL GAINS (KI Q-Axis)

	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8003c46:	4b6b      	ldr	r3, [pc, #428]	; (8003df4 <enter_setup_state+0x284>)
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fc fc9c 	bl	8000588 <__aeabi_f2d>
 8003c50:	4602      	mov	r2, r0
 8003c52:	460b      	mov	r3, r1
 8003c54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c58:	4b79      	ldr	r3, [pc, #484]	; (8003e40 <enter_setup_state+0x2d0>)
 8003c5a:	9300      	str	r3, [sp, #0]
 8003c5c:	4b79      	ldr	r3, [pc, #484]	; (8003e44 <enter_setup_state+0x2d4>)
 8003c5e:	4a7a      	ldr	r2, [pc, #488]	; (8003e48 <enter_setup_state+0x2d8>)
 8003c60:	497a      	ldr	r1, [pc, #488]	; (8003e4c <enter_setup_state+0x2dc>)
 8003c62:	487b      	ldr	r0, [pc, #492]	; (8003e50 <enter_setup_state+0x2e0>)
 8003c64:	f008 fba0 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "60.0", I_MAX);
 8003c68:	4b62      	ldr	r3, [pc, #392]	; (8003df4 <enter_setup_state+0x284>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7fc fc8b 	bl	8000588 <__aeabi_f2d>
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c7a:	4b76      	ldr	r3, [pc, #472]	; (8003e54 <enter_setup_state+0x2e4>)
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	4b76      	ldr	r3, [pc, #472]	; (8003e58 <enter_setup_state+0x2e8>)
 8003c80:	4a76      	ldr	r2, [pc, #472]	; (8003e5c <enter_setup_state+0x2ec>)
 8003c82:	4977      	ldr	r1, [pc, #476]	; (8003e60 <enter_setup_state+0x2f0>)
 8003c84:	4872      	ldr	r0, [pc, #456]	; (8003e50 <enter_setup_state+0x2e0>)
 8003c86:	f008 fb8f 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "p", "Max Position Setpoint (rad)", "-", "-", P_MAX);
 8003c8a:	4b5a      	ldr	r3, [pc, #360]	; (8003df4 <enter_setup_state+0x284>)
 8003c8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fc fc7a 	bl	8000588 <__aeabi_f2d>
 8003c94:	4602      	mov	r2, r0
 8003c96:	460b      	mov	r3, r1
 8003c98:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c9c:	4b56      	ldr	r3, [pc, #344]	; (8003df8 <enter_setup_state+0x288>)
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	4b55      	ldr	r3, [pc, #340]	; (8003df8 <enter_setup_state+0x288>)
 8003ca2:	4a70      	ldr	r2, [pc, #448]	; (8003e64 <enter_setup_state+0x2f4>)
 8003ca4:	4970      	ldr	r1, [pc, #448]	; (8003e68 <enter_setup_state+0x2f8>)
 8003ca6:	486a      	ldr	r0, [pc, #424]	; (8003e50 <enter_setup_state+0x2e0>)
 8003ca8:	f008 fb7e 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 8003cac:	4b51      	ldr	r3, [pc, #324]	; (8003df4 <enter_setup_state+0x284>)
 8003cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fc fc69 	bl	8000588 <__aeabi_f2d>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	460b      	mov	r3, r1
 8003cba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003cbe:	4b4e      	ldr	r3, [pc, #312]	; (8003df8 <enter_setup_state+0x288>)
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	4b4d      	ldr	r3, [pc, #308]	; (8003df8 <enter_setup_state+0x288>)
 8003cc4:	4a69      	ldr	r2, [pc, #420]	; (8003e6c <enter_setup_state+0x2fc>)
 8003cc6:	496a      	ldr	r1, [pc, #424]	; (8003e70 <enter_setup_state+0x300>)
 8003cc8:	4861      	ldr	r0, [pc, #388]	; (8003e50 <enter_setup_state+0x2e0>)
 8003cca:	f008 fb6d 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "x", "Max Position Gain (N-m/rad)", "0.0", "1000.0", KP_MAX);
 8003cce:	4b49      	ldr	r3, [pc, #292]	; (8003df4 <enter_setup_state+0x284>)
 8003cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7fc fc58 	bl	8000588 <__aeabi_f2d>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	460b      	mov	r3, r1
 8003cdc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ce0:	4b64      	ldr	r3, [pc, #400]	; (8003e74 <enter_setup_state+0x304>)
 8003ce2:	9300      	str	r3, [sp, #0]
 8003ce4:	4b5c      	ldr	r3, [pc, #368]	; (8003e58 <enter_setup_state+0x2e8>)
 8003ce6:	4a64      	ldr	r2, [pc, #400]	; (8003e78 <enter_setup_state+0x308>)
 8003ce8:	4964      	ldr	r1, [pc, #400]	; (8003e7c <enter_setup_state+0x30c>)
 8003cea:	4859      	ldr	r0, [pc, #356]	; (8003e50 <enter_setup_state+0x2e0>)
 8003cec:	f008 fb5c 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "d", "Max Velocity Gain (N-m/rad/s)", "0.0", "5.0", KD_MAX);
 8003cf0:	4b40      	ldr	r3, [pc, #256]	; (8003df4 <enter_setup_state+0x284>)
 8003cf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f7fc fc47 	bl	8000588 <__aeabi_f2d>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d02:	4b5f      	ldr	r3, [pc, #380]	; (8003e80 <enter_setup_state+0x310>)
 8003d04:	9300      	str	r3, [sp, #0]
 8003d06:	4b54      	ldr	r3, [pc, #336]	; (8003e58 <enter_setup_state+0x2e8>)
 8003d08:	4a5e      	ldr	r2, [pc, #376]	; (8003e84 <enter_setup_state+0x314>)
 8003d0a:	495f      	ldr	r1, [pc, #380]	; (8003e88 <enter_setup_state+0x318>)
 8003d0c:	4850      	ldr	r0, [pc, #320]	; (8003e50 <enter_setup_state+0x2e0>)
 8003d0e:	f008 fb4b 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 8003d12:	4b38      	ldr	r3, [pc, #224]	; (8003df4 <enter_setup_state+0x284>)
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7fc fc36 	bl	8000588 <__aeabi_f2d>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	460b      	mov	r3, r1
 8003d20:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d24:	4b59      	ldr	r3, [pc, #356]	; (8003e8c <enter_setup_state+0x31c>)
 8003d26:	9300      	str	r3, [sp, #0]
 8003d28:	4b4b      	ldr	r3, [pc, #300]	; (8003e58 <enter_setup_state+0x2e8>)
 8003d2a:	4a59      	ldr	r2, [pc, #356]	; (8003e90 <enter_setup_state+0x320>)
 8003d2c:	4959      	ldr	r1, [pc, #356]	; (8003e94 <enter_setup_state+0x324>)
 8003d2e:	4848      	ldr	r0, [pc, #288]	; (8003e50 <enter_setup_state+0x2e0>)
 8003d30:	f008 fb3a 	bl	800c3a8 <iprintf>
	    //printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0", "150", TEMP_MAX);
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
 8003d34:	4b2f      	ldr	r3, [pc, #188]	; (8003df4 <enter_setup_state+0x284>)
 8003d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7fc fc25 	bl	8000588 <__aeabi_f2d>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	460b      	mov	r3, r1
 8003d42:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d46:	4b54      	ldr	r3, [pc, #336]	; (8003e98 <enter_setup_state+0x328>)
 8003d48:	9300      	str	r3, [sp, #0]
 8003d4a:	4b43      	ldr	r3, [pc, #268]	; (8003e58 <enter_setup_state+0x2e8>)
 8003d4c:	4a53      	ldr	r2, [pc, #332]	; (8003e9c <enter_setup_state+0x32c>)
 8003d4e:	4954      	ldr	r1, [pc, #336]	; (8003ea0 <enter_setup_state+0x330>)
 8003d50:	483f      	ldr	r0, [pc, #252]	; (8003e50 <enter_setup_state+0x2e0>)
 8003d52:	f008 fb29 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
 8003d56:	4b27      	ldr	r3, [pc, #156]	; (8003df4 <enter_setup_state+0x284>)
 8003d58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7fc fc14 	bl	8000588 <__aeabi_f2d>
 8003d60:	4602      	mov	r2, r0
 8003d62:	460b      	mov	r3, r1
 8003d64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d68:	4b4e      	ldr	r3, [pc, #312]	; (8003ea4 <enter_setup_state+0x334>)
 8003d6a:	9300      	str	r3, [sp, #0]
 8003d6c:	4b3a      	ldr	r3, [pc, #232]	; (8003e58 <enter_setup_state+0x2e8>)
 8003d6e:	4a4e      	ldr	r2, [pc, #312]	; (8003ea8 <enter_setup_state+0x338>)
 8003d70:	494e      	ldr	r1, [pc, #312]	; (8003eac <enter_setup_state+0x33c>)
 8003d72:	4837      	ldr	r0, [pc, #220]	; (8003e50 <enter_setup_state+0x2e0>)
 8003d74:	f008 fb18 	bl	800c3a8 <iprintf>
	    printf("\r\n CAN:\r\n");
 8003d78:	484d      	ldr	r0, [pc, #308]	; (8003eb0 <enter_setup_state+0x340>)
 8003d7a:	f008 fb9b 	bl	800c4b4 <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 8003d7e:	4b4d      	ldr	r3, [pc, #308]	; (8003eb4 <enter_setup_state+0x344>)
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	9301      	str	r3, [sp, #4]
 8003d84:	4b4c      	ldr	r3, [pc, #304]	; (8003eb8 <enter_setup_state+0x348>)
 8003d86:	9300      	str	r3, [sp, #0]
 8003d88:	4b1c      	ldr	r3, [pc, #112]	; (8003dfc <enter_setup_state+0x28c>)
 8003d8a:	4a4c      	ldr	r2, [pc, #304]	; (8003ebc <enter_setup_state+0x34c>)
 8003d8c:	494c      	ldr	r1, [pc, #304]	; (8003ec0 <enter_setup_state+0x350>)
 8003d8e:	484d      	ldr	r0, [pc, #308]	; (8003ec4 <enter_setup_state+0x354>)
 8003d90:	f008 fb0a 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN TX ID", "0", "127", CAN_MASTER);
 8003d94:	4b47      	ldr	r3, [pc, #284]	; (8003eb4 <enter_setup_state+0x344>)
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	9301      	str	r3, [sp, #4]
 8003d9a:	4b47      	ldr	r3, [pc, #284]	; (8003eb8 <enter_setup_state+0x348>)
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	4b17      	ldr	r3, [pc, #92]	; (8003dfc <enter_setup_state+0x28c>)
 8003da0:	4a49      	ldr	r2, [pc, #292]	; (8003ec8 <enter_setup_state+0x358>)
 8003da2:	494a      	ldr	r1, [pc, #296]	; (8003ecc <enter_setup_state+0x35c>)
 8003da4:	4847      	ldr	r0, [pc, #284]	; (8003ec4 <enter_setup_state+0x354>)
 8003da6:	f008 faff 	bl	800c3a8 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 8003daa:	4b42      	ldr	r3, [pc, #264]	; (8003eb4 <enter_setup_state+0x344>)
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	9301      	str	r3, [sp, #4]
 8003db0:	4b47      	ldr	r3, [pc, #284]	; (8003ed0 <enter_setup_state+0x360>)
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	4b11      	ldr	r3, [pc, #68]	; (8003dfc <enter_setup_state+0x28c>)
 8003db6:	4a47      	ldr	r2, [pc, #284]	; (8003ed4 <enter_setup_state+0x364>)
 8003db8:	4947      	ldr	r1, [pc, #284]	; (8003ed8 <enter_setup_state+0x368>)
 8003dba:	4848      	ldr	r0, [pc, #288]	; (8003edc <enter_setup_state+0x36c>)
 8003dbc:	f008 faf4 	bl	800c3a8 <iprintf>
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 8003dc0:	4847      	ldr	r0, [pc, #284]	; (8003ee0 <enter_setup_state+0x370>)
 8003dc2:	f008 faf1 	bl	800c3a8 <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 8003dc6:	4847      	ldr	r0, [pc, #284]	; (8003ee4 <enter_setup_state+0x374>)
 8003dc8:	f008 faee 	bl	800c3a8 <iprintf>
 }
 8003dcc:	bf00      	nop
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	08010728 	.word	0x08010728
 8003dd8:	0801077c 	.word	0x0801077c
 8003ddc:	0801078c 	.word	0x0801078c
 8003de0:	08010744 	.word	0x08010744
 8003de4:	08010748 	.word	0x08010748
 8003de8:	08010754 	.word	0x08010754
 8003dec:	0801075c 	.word	0x0801075c
 8003df0:	08010790 	.word	0x08010790
 8003df4:	2000033c 	.word	0x2000033c
 8003df8:	080107d0 	.word	0x080107d0
 8003dfc:	0801079c 	.word	0x0801079c
 8003e00:	080107a0 	.word	0x080107a0
 8003e04:	080107ac 	.word	0x080107ac
 8003e08:	080107b0 	.word	0x080107b0
 8003e0c:	080107d4 	.word	0x080107d4
 8003e10:	080107ec 	.word	0x080107ec
 8003e14:	080107f0 	.word	0x080107f0
 8003e18:	08010848 	.word	0x08010848
 8003e1c:	08010810 	.word	0x08010810
 8003e20:	08010828 	.word	0x08010828
 8003e24:	0801082c 	.word	0x0801082c
 8003e28:	0801084c 	.word	0x0801084c
 8003e2c:	08010864 	.word	0x08010864
 8003e30:	08010888 	.word	0x08010888
 8003e34:	08010868 	.word	0x08010868
 8003e38:	08010884 	.word	0x08010884
 8003e3c:	0801088c 	.word	0x0801088c
 8003e40:	080108dc 	.word	0x080108dc
 8003e44:	0801089c 	.word	0x0801089c
 8003e48:	080108a0 	.word	0x080108a0
 8003e4c:	080108b8 	.word	0x080108b8
 8003e50:	080108bc 	.word	0x080108bc
 8003e54:	08010900 	.word	0x08010900
 8003e58:	080108e4 	.word	0x080108e4
 8003e5c:	080108e8 	.word	0x080108e8
 8003e60:	080108fc 	.word	0x080108fc
 8003e64:	08010908 	.word	0x08010908
 8003e68:	08010924 	.word	0x08010924
 8003e6c:	08010928 	.word	0x08010928
 8003e70:	08010948 	.word	0x08010948
 8003e74:	0801096c 	.word	0x0801096c
 8003e78:	0801094c 	.word	0x0801094c
 8003e7c:	08010968 	.word	0x08010968
 8003e80:	08010998 	.word	0x08010998
 8003e84:	08010974 	.word	0x08010974
 8003e88:	08010994 	.word	0x08010994
 8003e8c:	080109b8 	.word	0x080109b8
 8003e90:	0801099c 	.word	0x0801099c
 8003e94:	080109b4 	.word	0x080109b4
 8003e98:	080109dc 	.word	0x080109dc
 8003e9c:	080109c0 	.word	0x080109c0
 8003ea0:	080109d8 	.word	0x080109d8
 8003ea4:	08010a00 	.word	0x08010a00
 8003ea8:	080109e4 	.word	0x080109e4
 8003eac:	080109fc 	.word	0x080109fc
 8003eb0:	08010a08 	.word	0x08010a08
 8003eb4:	2000043c 	.word	0x2000043c
 8003eb8:	08010a40 	.word	0x08010a40
 8003ebc:	08010a14 	.word	0x08010a14
 8003ec0:	08010a1c 	.word	0x08010a1c
 8003ec4:	08010a20 	.word	0x08010a20
 8003ec8:	08010a44 	.word	0x08010a44
 8003ecc:	08010a50 	.word	0x08010a50
 8003ed0:	08010a94 	.word	0x08010a94
 8003ed4:	08010a54 	.word	0x08010a54
 8003ed8:	08010a74 	.word	0x08010a74
 8003edc:	08010a78 	.word	0x08010a78
 8003ee0:	08010a9c 	.word	0x08010a9c
 8003ee4:	08010ae8 	.word	0x08010ae8

08003ee8 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af02      	add	r7, sp, #8
 8003eee:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	7c5b      	ldrb	r3, [r3, #17]
 8003ef4:	3b61      	subs	r3, #97	; 0x61
 8003ef6:	2b17      	cmp	r3, #23
 8003ef8:	f200 82ff 	bhi.w	80044fa <process_user_input+0x612>
 8003efc:	a201      	add	r2, pc, #4	; (adr r2, 8003f04 <process_user_input+0x1c>)
 8003efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f02:	bf00      	nop
 8003f04:	08004163 	.word	0x08004163
 8003f08:	08003f65 	.word	0x08003f65
 8003f0c:	0800410f 	.word	0x0800410f
 8003f10:	0800440f 	.word	0x0800440f
 8003f14:	080042f5 	.word	0x080042f5
 8003f18:	08004049 	.word	0x08004049
 8003f1c:	080041b7 	.word	0x080041b7
 8003f20:	080040bb 	.word	0x080040bb
 8003f24:	08003fb9 	.word	0x08003fb9
 8003f28:	0800423f 	.word	0x0800423f
 8003f2c:	080041fb 	.word	0x080041fb
 8003f30:	08003ff5 	.word	0x08003ff5
 8003f34:	08003fd7 	.word	0x08003fd7
 8003f38:	08004349 	.word	0x08004349
 8003f3c:	080044fb 	.word	0x080044fb
 8003f40:	08004453 	.word	0x08004453
 8003f44:	080044fb 	.word	0x080044fb
 8003f48:	080044fb 	.word	0x080044fb
 8003f4c:	080044fb 	.word	0x080044fb
 8003f50:	0800409d 	.word	0x0800409d
 8003f54:	080044fb 	.word	0x080044fb
 8003f58:	080044a7 	.word	0x080044a7
 8003f5c:	080044fb 	.word	0x080044fb
 8003f60:	080043cb 	.word	0x080043cb
		 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	3308      	adds	r3, #8
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f007 fd6b 	bl	800ba44 <atof>
 8003f6e:	ec53 2b10 	vmov	r2, r3, d0
 8003f72:	4610      	mov	r0, r2
 8003f74:	4619      	mov	r1, r3
 8003f76:	f7fc fe57 	bl	8000c28 <__aeabi_d2f>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	eddf 0ac5 	vldr	s1, [pc, #788]	; 8004294 <process_user_input+0x3ac>
 8003f80:	ee00 3a10 	vmov	s0, r3
 8003f84:	f00b ff21 	bl	800fdca <fminf>
 8003f88:	eef0 7a40 	vmov.f32	s15, s0
 8003f8c:	eddf 0ac2 	vldr	s1, [pc, #776]	; 8004298 <process_user_input+0x3b0>
 8003f90:	eeb0 0a67 	vmov.f32	s0, s15
 8003f94:	f00b fefe 	bl	800fd94 <fmaxf>
 8003f98:	eef0 7a40 	vmov.f32	s15, s0
 8003f9c:	4bbf      	ldr	r3, [pc, #764]	; (800429c <process_user_input+0x3b4>)
 8003f9e:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 8003fa2:	4bbe      	ldr	r3, [pc, #760]	; (800429c <process_user_input+0x3b4>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7fc faee 	bl	8000588 <__aeabi_f2d>
 8003fac:	4602      	mov	r2, r0
 8003fae:	460b      	mov	r3, r1
 8003fb0:	48bb      	ldr	r0, [pc, #748]	; (80042a0 <process_user_input+0x3b8>)
 8003fb2:	f008 f9f9 	bl	800c3a8 <iprintf>
			 break;
 8003fb6:	e2a7      	b.n	8004508 <process_user_input+0x620>
		 case 'i':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	3308      	adds	r3, #8
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f007 fd44 	bl	800ba4a <atoi>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	4ab7      	ldr	r2, [pc, #732]	; (80042a4 <process_user_input+0x3bc>)
 8003fc6:	6053      	str	r3, [r2, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 8003fc8:	4bb6      	ldr	r3, [pc, #728]	; (80042a4 <process_user_input+0x3bc>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	4619      	mov	r1, r3
 8003fce:	48b6      	ldr	r0, [pc, #728]	; (80042a8 <process_user_input+0x3c0>)
 8003fd0:	f008 f9ea 	bl	800c3a8 <iprintf>
			 break;
 8003fd4:	e298      	b.n	8004508 <process_user_input+0x620>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	3308      	adds	r3, #8
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f007 fd35 	bl	800ba4a <atoi>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	4ab0      	ldr	r2, [pc, #704]	; (80042a4 <process_user_input+0x3bc>)
 8003fe4:	6093      	str	r3, [r2, #8]
			 printf("CAN_TX_ID set to %d\r\n", CAN_MASTER);
 8003fe6:	4baf      	ldr	r3, [pc, #700]	; (80042a4 <process_user_input+0x3bc>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	4619      	mov	r1, r3
 8003fec:	48af      	ldr	r0, [pc, #700]	; (80042ac <process_user_input+0x3c4>)
 8003fee:	f008 f9db 	bl	800c3a8 <iprintf>
			 break;
 8003ff2:	e289      	b.n	8004508 <process_user_input+0x620>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 60.0f), 0.0f);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	3308      	adds	r3, #8
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f007 fd23 	bl	800ba44 <atof>
 8003ffe:	ec53 2b10 	vmov	r2, r3, d0
 8004002:	4610      	mov	r0, r2
 8004004:	4619      	mov	r1, r3
 8004006:	f7fc fe0f 	bl	8000c28 <__aeabi_d2f>
 800400a:	4603      	mov	r3, r0
 800400c:	eddf 0aa8 	vldr	s1, [pc, #672]	; 80042b0 <process_user_input+0x3c8>
 8004010:	ee00 3a10 	vmov	s0, r3
 8004014:	f00b fed9 	bl	800fdca <fminf>
 8004018:	eef0 7a40 	vmov.f32	s15, s0
 800401c:	eddf 0ab4 	vldr	s1, [pc, #720]	; 80042f0 <process_user_input+0x408>
 8004020:	eeb0 0a67 	vmov.f32	s0, s15
 8004024:	f00b feb6 	bl	800fd94 <fmaxf>
 8004028:	eef0 7a40 	vmov.f32	s15, s0
 800402c:	4b9b      	ldr	r3, [pc, #620]	; (800429c <process_user_input+0x3b4>)
 800402e:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 8004032:	4b9a      	ldr	r3, [pc, #616]	; (800429c <process_user_input+0x3b4>)
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	4618      	mov	r0, r3
 8004038:	f7fc faa6 	bl	8000588 <__aeabi_f2d>
 800403c:	4602      	mov	r2, r0
 800403e:	460b      	mov	r3, r1
 8004040:	489c      	ldr	r0, [pc, #624]	; (80042b4 <process_user_input+0x3cc>)
 8004042:	f008 f9b1 	bl	800c3a8 <iprintf>
			 break;
 8004046:	e25f      	b.n	8004508 <process_user_input+0x620>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	3308      	adds	r3, #8
 800404c:	4618      	mov	r0, r3
 800404e:	f007 fcf9 	bl	800ba44 <atof>
 8004052:	ec53 2b10 	vmov	r2, r3, d0
 8004056:	4610      	mov	r0, r2
 8004058:	4619      	mov	r1, r3
 800405a:	f7fc fde5 	bl	8000c28 <__aeabi_d2f>
 800405e:	4603      	mov	r3, r0
 8004060:	eddf 0a95 	vldr	s1, [pc, #596]	; 80042b8 <process_user_input+0x3d0>
 8004064:	ee00 3a10 	vmov	s0, r3
 8004068:	f00b feaf 	bl	800fdca <fminf>
 800406c:	eef0 7a40 	vmov.f32	s15, s0
 8004070:	eddf 0a9f 	vldr	s1, [pc, #636]	; 80042f0 <process_user_input+0x408>
 8004074:	eeb0 0a67 	vmov.f32	s0, s15
 8004078:	f00b fe8c 	bl	800fd94 <fmaxf>
 800407c:	eef0 7a40 	vmov.f32	s15, s0
 8004080:	4b86      	ldr	r3, [pc, #536]	; (800429c <process_user_input+0x3b4>)
 8004082:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 8004086:	4b85      	ldr	r3, [pc, #532]	; (800429c <process_user_input+0x3b4>)
 8004088:	699b      	ldr	r3, [r3, #24]
 800408a:	4618      	mov	r0, r3
 800408c:	f7fc fa7c 	bl	8000588 <__aeabi_f2d>
 8004090:	4602      	mov	r2, r0
 8004092:	460b      	mov	r3, r1
 8004094:	4889      	ldr	r0, [pc, #548]	; (80042bc <process_user_input+0x3d4>)
 8004096:	f008 f987 	bl	800c3a8 <iprintf>
			 break;
 800409a:	e235      	b.n	8004508 <process_user_input+0x620>
		 case 't':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	3308      	adds	r3, #8
 80040a0:	4618      	mov	r0, r3
 80040a2:	f007 fcd2 	bl	800ba4a <atoi>
 80040a6:	4603      	mov	r3, r0
 80040a8:	4a7e      	ldr	r2, [pc, #504]	; (80042a4 <process_user_input+0x3bc>)
 80040aa:	60d3      	str	r3, [r2, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 80040ac:	4b7d      	ldr	r3, [pc, #500]	; (80042a4 <process_user_input+0x3bc>)
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	4619      	mov	r1, r3
 80040b2:	4883      	ldr	r0, [pc, #524]	; (80042c0 <process_user_input+0x3d8>)
 80040b4:	f008 f978 	bl	800c3a8 <iprintf>
			 break;
 80040b8:	e226      	b.n	8004508 <process_user_input+0x620>
		 case 'h':
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	3308      	adds	r3, #8
 80040be:	4618      	mov	r0, r3
 80040c0:	f007 fcc0 	bl	800ba44 <atof>
 80040c4:	ec53 2b10 	vmov	r2, r3, d0
 80040c8:	4610      	mov	r0, r2
 80040ca:	4619      	mov	r1, r3
 80040cc:	f7fc fdac 	bl	8000c28 <__aeabi_d2f>
 80040d0:	4603      	mov	r3, r0
 80040d2:	eddf 0a7c 	vldr	s1, [pc, #496]	; 80042c4 <process_user_input+0x3dc>
 80040d6:	ee00 3a10 	vmov	s0, r3
 80040da:	f00b fe76 	bl	800fdca <fminf>
 80040de:	eef0 7a40 	vmov.f32	s15, s0
 80040e2:	eddf 0a83 	vldr	s1, [pc, #524]	; 80042f0 <process_user_input+0x408>
 80040e6:	eeb0 0a67 	vmov.f32	s0, s15
 80040ea:	f00b fe53 	bl	800fd94 <fmaxf>
 80040ee:	eef0 7a40 	vmov.f32	s15, s0
 80040f2:	4b6a      	ldr	r3, [pc, #424]	; (800429c <process_user_input+0x3b4>)
 80040f4:	edc3 7a08 	vstr	s15, [r3, #32]
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 80040f8:	4b68      	ldr	r3, [pc, #416]	; (800429c <process_user_input+0x3b4>)
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f7fc fa43 	bl	8000588 <__aeabi_f2d>
 8004102:	4602      	mov	r2, r0
 8004104:	460b      	mov	r3, r1
 8004106:	4870      	ldr	r0, [pc, #448]	; (80042c8 <process_user_input+0x3e0>)
 8004108:	f008 f94e 	bl	800c3a8 <iprintf>
			 break;
 800410c:	e1fc      	b.n	8004508 <process_user_input+0x620>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	3308      	adds	r3, #8
 8004112:	4618      	mov	r0, r3
 8004114:	f007 fc96 	bl	800ba44 <atof>
 8004118:	ec53 2b10 	vmov	r2, r3, d0
 800411c:	4610      	mov	r0, r2
 800411e:	4619      	mov	r1, r3
 8004120:	f7fc fd82 	bl	8000c28 <__aeabi_d2f>
 8004124:	4603      	mov	r3, r0
 8004126:	eddf 0a69 	vldr	s1, [pc, #420]	; 80042cc <process_user_input+0x3e4>
 800412a:	ee00 3a10 	vmov	s0, r3
 800412e:	f00b fe4c 	bl	800fdca <fminf>
 8004132:	eef0 7a40 	vmov.f32	s15, s0
 8004136:	eddf 0a6e 	vldr	s1, [pc, #440]	; 80042f0 <process_user_input+0x408>
 800413a:	eeb0 0a67 	vmov.f32	s0, s15
 800413e:	f00b fe29 	bl	800fd94 <fmaxf>
 8004142:	eef0 7a40 	vmov.f32	s15, s0
 8004146:	4b55      	ldr	r3, [pc, #340]	; (800429c <process_user_input+0x3b4>)
 8004148:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 800414c:	4b53      	ldr	r3, [pc, #332]	; (800429c <process_user_input+0x3b4>)
 800414e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004150:	4618      	mov	r0, r3
 8004152:	f7fc fa19 	bl	8000588 <__aeabi_f2d>
 8004156:	4602      	mov	r2, r0
 8004158:	460b      	mov	r3, r1
 800415a:	485d      	ldr	r0, [pc, #372]	; (80042d0 <process_user_input+0x3e8>)
 800415c:	f008 f924 	bl	800c3a8 <iprintf>
			 break;
 8004160:	e1d2      	b.n	8004508 <process_user_input+0x620>
		 case 'a':
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	3308      	adds	r3, #8
 8004166:	4618      	mov	r0, r3
 8004168:	f007 fc6c 	bl	800ba44 <atof>
 800416c:	ec53 2b10 	vmov	r2, r3, d0
 8004170:	4610      	mov	r0, r2
 8004172:	4619      	mov	r1, r3
 8004174:	f7fc fd58 	bl	8000c28 <__aeabi_d2f>
 8004178:	4603      	mov	r3, r0
 800417a:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800417e:	ee00 3a10 	vmov	s0, r3
 8004182:	f00b fe22 	bl	800fdca <fminf>
 8004186:	eef0 7a40 	vmov.f32	s15, s0
 800418a:	eddf 0a59 	vldr	s1, [pc, #356]	; 80042f0 <process_user_input+0x408>
 800418e:	eeb0 0a67 	vmov.f32	s0, s15
 8004192:	f00b fdff 	bl	800fd94 <fmaxf>
 8004196:	eef0 7a40 	vmov.f32	s15, s0
 800419a:	4b40      	ldr	r3, [pc, #256]	; (800429c <process_user_input+0x3b4>)
 800419c:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
			 printf("I_CAL set to %f\r\n", I_CAL);
 80041a0:	4b3e      	ldr	r3, [pc, #248]	; (800429c <process_user_input+0x3b4>)
 80041a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7fc f9ef 	bl	8000588 <__aeabi_f2d>
 80041aa:	4602      	mov	r2, r0
 80041ac:	460b      	mov	r3, r1
 80041ae:	4849      	ldr	r0, [pc, #292]	; (80042d4 <process_user_input+0x3ec>)
 80041b0:	f008 f8fa 	bl	800c3a8 <iprintf>
			 break;
 80041b4:	e1a8      	b.n	8004508 <process_user_input+0x620>
		 case 'g':
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	3308      	adds	r3, #8
 80041ba:	4618      	mov	r0, r3
 80041bc:	f007 fc42 	bl	800ba44 <atof>
 80041c0:	ec53 2b10 	vmov	r2, r3, d0
 80041c4:	4610      	mov	r0, r2
 80041c6:	4619      	mov	r1, r3
 80041c8:	f7fc fd2e 	bl	8000c28 <__aeabi_d2f>
 80041cc:	4603      	mov	r3, r0
 80041ce:	eddf 0a42 	vldr	s1, [pc, #264]	; 80042d8 <process_user_input+0x3f0>
 80041d2:	ee00 3a10 	vmov	s0, r3
 80041d6:	f00b fddd 	bl	800fd94 <fmaxf>
 80041da:	eef0 7a40 	vmov.f32	s15, s0
 80041de:	4b2f      	ldr	r3, [pc, #188]	; (800429c <process_user_input+0x3b4>)
 80041e0:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("GR set to %f\r\n", GR);
 80041e4:	4b2d      	ldr	r3, [pc, #180]	; (800429c <process_user_input+0x3b4>)
 80041e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041e8:	4618      	mov	r0, r3
 80041ea:	f7fc f9cd 	bl	8000588 <__aeabi_f2d>
 80041ee:	4602      	mov	r2, r0
 80041f0:	460b      	mov	r3, r1
 80041f2:	483a      	ldr	r0, [pc, #232]	; (80042dc <process_user_input+0x3f4>)
 80041f4:	f008 f8d8 	bl	800c3a8 <iprintf>
			 break;
 80041f8:	e186      	b.n	8004508 <process_user_input+0x620>
		 case 'k':
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	3308      	adds	r3, #8
 80041fe:	4618      	mov	r0, r3
 8004200:	f007 fc20 	bl	800ba44 <atof>
 8004204:	ec53 2b10 	vmov	r2, r3, d0
 8004208:	4610      	mov	r0, r2
 800420a:	4619      	mov	r1, r3
 800420c:	f7fc fd0c 	bl	8000c28 <__aeabi_d2f>
 8004210:	4603      	mov	r3, r0
 8004212:	eddf 0a33 	vldr	s1, [pc, #204]	; 80042e0 <process_user_input+0x3f8>
 8004216:	ee00 3a10 	vmov	s0, r3
 800421a:	f00b fdbb 	bl	800fd94 <fmaxf>
 800421e:	eef0 7a40 	vmov.f32	s15, s0
 8004222:	4b1e      	ldr	r3, [pc, #120]	; (800429c <process_user_input+0x3b4>)
 8004224:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			 printf("KT set to %f\r\n", KT);
 8004228:	4b1c      	ldr	r3, [pc, #112]	; (800429c <process_user_input+0x3b4>)
 800422a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800422c:	4618      	mov	r0, r3
 800422e:	f7fc f9ab 	bl	8000588 <__aeabi_f2d>
 8004232:	4602      	mov	r2, r0
 8004234:	460b      	mov	r3, r1
 8004236:	482b      	ldr	r0, [pc, #172]	; (80042e4 <process_user_input+0x3fc>)
 8004238:	f008 f8b6 	bl	800c3a8 <iprintf>
			 break;
 800423c:	e164      	b.n	8004508 <process_user_input+0x620>

		 case 'j':
			 L_D = fmaxf(fminf(atof(fsmstate->cmd_buff), 0.1f), 0.0f);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	3308      	adds	r3, #8
 8004242:	4618      	mov	r0, r3
 8004244:	f007 fbfe 	bl	800ba44 <atof>
 8004248:	ec53 2b10 	vmov	r2, r3, d0
 800424c:	4610      	mov	r0, r2
 800424e:	4619      	mov	r1, r3
 8004250:	f7fc fcea 	bl	8000c28 <__aeabi_d2f>
 8004254:	4603      	mov	r3, r0
 8004256:	eddf 0a25 	vldr	s1, [pc, #148]	; 80042ec <process_user_input+0x404>
 800425a:	ee00 3a10 	vmov	s0, r3
 800425e:	f00b fdb4 	bl	800fdca <fminf>
 8004262:	eef0 7a40 	vmov.f32	s15, s0
 8004266:	eddf 0a22 	vldr	s1, [pc, #136]	; 80042f0 <process_user_input+0x408>
 800426a:	eeb0 0a67 	vmov.f32	s0, s15
 800426e:	f00b fd91 	bl	800fd94 <fmaxf>
 8004272:	eef0 7a40 	vmov.f32	s15, s0
 8004276:	4b09      	ldr	r3, [pc, #36]	; (800429c <process_user_input+0x3b4>)
 8004278:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
			 printf("L_D set to %f\r\n", L_D);
 800427c:	4b07      	ldr	r3, [pc, #28]	; (800429c <process_user_input+0x3b4>)
 800427e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004280:	4618      	mov	r0, r3
 8004282:	f7fc f981 	bl	8000588 <__aeabi_f2d>
 8004286:	4602      	mov	r2, r0
 8004288:	460b      	mov	r3, r1
 800428a:	4817      	ldr	r0, [pc, #92]	; (80042e8 <process_user_input+0x400>)
 800428c:	f008 f88c 	bl	800c3a8 <iprintf>
			 break;
 8004290:	e13a      	b.n	8004508 <process_user_input+0x620>
 8004292:	bf00      	nop
 8004294:	44fa0000 	.word	0x44fa0000
 8004298:	42c80000 	.word	0x42c80000
 800429c:	2000033c 	.word	0x2000033c
 80042a0:	08010b14 	.word	0x08010b14
 80042a4:	2000043c 	.word	0x2000043c
 80042a8:	08010b28 	.word	0x08010b28
 80042ac:	08010b3c 	.word	0x08010b3c
 80042b0:	42700000 	.word	0x42700000
 80042b4:	08010b54 	.word	0x08010b54
 80042b8:	42040000 	.word	0x42040000
 80042bc:	08010b68 	.word	0x08010b68
 80042c0:	08010b80 	.word	0x08010b80
 80042c4:	43160000 	.word	0x43160000
 80042c8:	08010b98 	.word	0x08010b98
 80042cc:	42200000 	.word	0x42200000
 80042d0:	08010bb0 	.word	0x08010bb0
 80042d4:	08010bc8 	.word	0x08010bc8
 80042d8:	3a83126f 	.word	0x3a83126f
 80042dc:	08010bdc 	.word	0x08010bdc
 80042e0:	38d1b717 	.word	0x38d1b717
 80042e4:	08010bec 	.word	0x08010bec
 80042e8:	08010bfc 	.word	0x08010bfc
 80042ec:	3dcccccd 	.word	0x3dcccccd
 80042f0:	00000000 	.word	0x00000000
		 case 'e':
			 L_Q = fmaxf(fminf(atof(fsmstate->cmd_buff), 0.1f), 0.0f);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	3308      	adds	r3, #8
 80042f8:	4618      	mov	r0, r3
 80042fa:	f007 fba3 	bl	800ba44 <atof>
 80042fe:	ec53 2b10 	vmov	r2, r3, d0
 8004302:	4610      	mov	r0, r2
 8004304:	4619      	mov	r1, r3
 8004306:	f7fc fc8f 	bl	8000c28 <__aeabi_d2f>
 800430a:	4603      	mov	r3, r0
 800430c:	ed5f 0a09 	vldr	s1, [pc, #-36]	; 80042ec <process_user_input+0x404>
 8004310:	ee00 3a10 	vmov	s0, r3
 8004314:	f00b fd59 	bl	800fdca <fminf>
 8004318:	eef0 7a40 	vmov.f32	s15, s0
 800431c:	ed5f 0a0c 	vldr	s1, [pc, #-48]	; 80042f0 <process_user_input+0x408>
 8004320:	eeb0 0a67 	vmov.f32	s0, s15
 8004324:	f00b fd36 	bl	800fd94 <fmaxf>
 8004328:	eef0 7a40 	vmov.f32	s15, s0
 800432c:	4b8d      	ldr	r3, [pc, #564]	; (8004564 <process_user_input+0x67c>)
 800432e:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			 printf("L_Q set to %f\r\n", L_Q);
 8004332:	4b8c      	ldr	r3, [pc, #560]	; (8004564 <process_user_input+0x67c>)
 8004334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004336:	4618      	mov	r0, r3
 8004338:	f7fc f926 	bl	8000588 <__aeabi_f2d>
 800433c:	4602      	mov	r2, r0
 800433e:	460b      	mov	r3, r1
 8004340:	4889      	ldr	r0, [pc, #548]	; (8004568 <process_user_input+0x680>)
 8004342:	f008 f831 	bl	800c3a8 <iprintf>
			 break;
 8004346:	e0df      	b.n	8004508 <process_user_input+0x620>
		 case 'n':
			 PPAIRS = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	3308      	adds	r3, #8
 800434c:	4618      	mov	r0, r3
 800434e:	f007 fb79 	bl	800ba44 <atof>
 8004352:	ec53 2b10 	vmov	r2, r3, d0
 8004356:	4610      	mov	r0, r2
 8004358:	4619      	mov	r1, r3
 800435a:	f7fc fc65 	bl	8000c28 <__aeabi_d2f>
 800435e:	4603      	mov	r3, r0
 8004360:	eddf 0a82 	vldr	s1, [pc, #520]	; 800456c <process_user_input+0x684>
 8004364:	ee00 3a10 	vmov	s0, r3
 8004368:	f00b fd2f 	bl	800fdca <fminf>
 800436c:	eef0 7a40 	vmov.f32	s15, s0
 8004370:	eddf 0a7f 	vldr	s1, [pc, #508]	; 8004570 <process_user_input+0x688>
 8004374:	eeb0 0a67 	vmov.f32	s0, s15
 8004378:	f00b fd0c 	bl	800fd94 <fmaxf>
 800437c:	eef0 7a40 	vmov.f32	s15, s0
 8004380:	4b78      	ldr	r3, [pc, #480]	; (8004564 <process_user_input+0x67c>)
 8004382:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			 if (PPAIRS>40.0) {PPAIRS=40.0f;}
 8004386:	4b77      	ldr	r3, [pc, #476]	; (8004564 <process_user_input+0x67c>)
 8004388:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800438c:	ed9f 7a77 	vldr	s14, [pc, #476]	; 800456c <process_user_input+0x684>
 8004390:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004398:	dd02      	ble.n	80043a0 <process_user_input+0x4b8>
 800439a:	4b72      	ldr	r3, [pc, #456]	; (8004564 <process_user_input+0x67c>)
 800439c:	4a75      	ldr	r2, [pc, #468]	; (8004574 <process_user_input+0x68c>)
 800439e:	629a      	str	r2, [r3, #40]	; 0x28
			 PPAIRS = (float)( (int)PPAIRS ); // remove any decimal part
 80043a0:	4b70      	ldr	r3, [pc, #448]	; (8004564 <process_user_input+0x67c>)
 80043a2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80043a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80043aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043ae:	4b6d      	ldr	r3, [pc, #436]	; (8004564 <process_user_input+0x67c>)
 80043b0:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			 printf("PPAIRS set to %f\r\n", PPAIRS);
 80043b4:	4b6b      	ldr	r3, [pc, #428]	; (8004564 <process_user_input+0x67c>)
 80043b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7fc f8e5 	bl	8000588 <__aeabi_f2d>
 80043be:	4602      	mov	r2, r0
 80043c0:	460b      	mov	r3, r1
 80043c2:	486d      	ldr	r0, [pc, #436]	; (8004578 <process_user_input+0x690>)
 80043c4:	f007 fff0 	bl	800c3a8 <iprintf>
			 break;
 80043c8:	e09e      	b.n	8004508 <process_user_input+0x620>

		 case 'x':
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	3308      	adds	r3, #8
 80043ce:	4618      	mov	r0, r3
 80043d0:	f007 fb38 	bl	800ba44 <atof>
 80043d4:	ec53 2b10 	vmov	r2, r3, d0
 80043d8:	4610      	mov	r0, r2
 80043da:	4619      	mov	r1, r3
 80043dc:	f7fc fc24 	bl	8000c28 <__aeabi_d2f>
 80043e0:	4603      	mov	r3, r0
 80043e2:	eddf 0a63 	vldr	s1, [pc, #396]	; 8004570 <process_user_input+0x688>
 80043e6:	ee00 3a10 	vmov	s0, r3
 80043ea:	f00b fcd3 	bl	800fd94 <fmaxf>
 80043ee:	eef0 7a40 	vmov.f32	s15, s0
 80043f2:	4b5c      	ldr	r3, [pc, #368]	; (8004564 <process_user_input+0x67c>)
 80043f4:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 80043f8:	4b5a      	ldr	r3, [pc, #360]	; (8004564 <process_user_input+0x67c>)
 80043fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7fc f8c3 	bl	8000588 <__aeabi_f2d>
 8004402:	4602      	mov	r2, r0
 8004404:	460b      	mov	r3, r1
 8004406:	485d      	ldr	r0, [pc, #372]	; (800457c <process_user_input+0x694>)
 8004408:	f007 ffce 	bl	800c3a8 <iprintf>
			 break;
 800440c:	e07c      	b.n	8004508 <process_user_input+0x620>
		 case 'd':
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	3308      	adds	r3, #8
 8004412:	4618      	mov	r0, r3
 8004414:	f007 fb16 	bl	800ba44 <atof>
 8004418:	ec53 2b10 	vmov	r2, r3, d0
 800441c:	4610      	mov	r0, r2
 800441e:	4619      	mov	r1, r3
 8004420:	f7fc fc02 	bl	8000c28 <__aeabi_d2f>
 8004424:	4603      	mov	r3, r0
 8004426:	eddf 0a52 	vldr	s1, [pc, #328]	; 8004570 <process_user_input+0x688>
 800442a:	ee00 3a10 	vmov	s0, r3
 800442e:	f00b fcb1 	bl	800fd94 <fmaxf>
 8004432:	eef0 7a40 	vmov.f32	s15, s0
 8004436:	4b4b      	ldr	r3, [pc, #300]	; (8004564 <process_user_input+0x67c>)
 8004438:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 800443c:	4b49      	ldr	r3, [pc, #292]	; (8004564 <process_user_input+0x67c>)
 800443e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004440:	4618      	mov	r0, r3
 8004442:	f7fc f8a1 	bl	8000588 <__aeabi_f2d>
 8004446:	4602      	mov	r2, r0
 8004448:	460b      	mov	r3, r1
 800444a:	484d      	ldr	r0, [pc, #308]	; (8004580 <process_user_input+0x698>)
 800444c:	f007 ffac 	bl	800c3a8 <iprintf>
			 break;
 8004450:	e05a      	b.n	8004508 <process_user_input+0x620>
		 case 'p':
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	3308      	adds	r3, #8
 8004456:	4618      	mov	r0, r3
 8004458:	f007 faf4 	bl	800ba44 <atof>
 800445c:	ec53 2b10 	vmov	r2, r3, d0
 8004460:	4610      	mov	r0, r2
 8004462:	4619      	mov	r1, r3
 8004464:	f7fc fbe0 	bl	8000c28 <__aeabi_d2f>
 8004468:	4603      	mov	r3, r0
 800446a:	eddf 0a41 	vldr	s1, [pc, #260]	; 8004570 <process_user_input+0x688>
 800446e:	ee00 3a10 	vmov	s0, r3
 8004472:	f00b fc8f 	bl	800fd94 <fmaxf>
 8004476:	eef0 7a40 	vmov.f32	s15, s0
 800447a:	4b3a      	ldr	r3, [pc, #232]	; (8004564 <process_user_input+0x67c>)
 800447c:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			 P_MIN = -P_MAX;
 8004480:	4b38      	ldr	r3, [pc, #224]	; (8004564 <process_user_input+0x67c>)
 8004482:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004486:	eef1 7a67 	vneg.f32	s15, s15
 800448a:	4b36      	ldr	r3, [pc, #216]	; (8004564 <process_user_input+0x67c>)
 800448c:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
			 printf("P_MAX set to %f\r\n", P_MAX);
 8004490:	4b34      	ldr	r3, [pc, #208]	; (8004564 <process_user_input+0x67c>)
 8004492:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004494:	4618      	mov	r0, r3
 8004496:	f7fc f877 	bl	8000588 <__aeabi_f2d>
 800449a:	4602      	mov	r2, r0
 800449c:	460b      	mov	r3, r1
 800449e:	4839      	ldr	r0, [pc, #228]	; (8004584 <process_user_input+0x69c>)
 80044a0:	f007 ff82 	bl	800c3a8 <iprintf>
			 break;
 80044a4:	e030      	b.n	8004508 <process_user_input+0x620>
		 case 'v':
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	3308      	adds	r3, #8
 80044aa:	4618      	mov	r0, r3
 80044ac:	f007 faca 	bl	800ba44 <atof>
 80044b0:	ec53 2b10 	vmov	r2, r3, d0
 80044b4:	4610      	mov	r0, r2
 80044b6:	4619      	mov	r1, r3
 80044b8:	f7fc fbb6 	bl	8000c28 <__aeabi_d2f>
 80044bc:	4603      	mov	r3, r0
 80044be:	eddf 0a2c 	vldr	s1, [pc, #176]	; 8004570 <process_user_input+0x688>
 80044c2:	ee00 3a10 	vmov	s0, r3
 80044c6:	f00b fc65 	bl	800fd94 <fmaxf>
 80044ca:	eef0 7a40 	vmov.f32	s15, s0
 80044ce:	4b25      	ldr	r3, [pc, #148]	; (8004564 <process_user_input+0x67c>)
 80044d0:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			 V_MIN = -V_MAX;
 80044d4:	4b23      	ldr	r3, [pc, #140]	; (8004564 <process_user_input+0x67c>)
 80044d6:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80044da:	eef1 7a67 	vneg.f32	s15, s15
 80044de:	4b21      	ldr	r3, [pc, #132]	; (8004564 <process_user_input+0x67c>)
 80044e0:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			 printf("V_MAX set to %f\r\n", V_MAX);
 80044e4:	4b1f      	ldr	r3, [pc, #124]	; (8004564 <process_user_input+0x67c>)
 80044e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7fc f84d 	bl	8000588 <__aeabi_f2d>
 80044ee:	4602      	mov	r2, r0
 80044f0:	460b      	mov	r3, r1
 80044f2:	4825      	ldr	r0, [pc, #148]	; (8004588 <process_user_input+0x6a0>)
 80044f4:	f007 ff58 	bl	800c3a8 <iprintf>
			 break;
 80044f8:	e006      	b.n	8004508 <process_user_input+0x620>
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", (char)fsmstate->cmd_buff[0]);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	7a1b      	ldrb	r3, [r3, #8]
 80044fe:	4619      	mov	r1, r3
 8004500:	4822      	ldr	r0, [pc, #136]	; (800458c <process_user_input+0x6a4>)
 8004502:	f007 ff51 	bl	800c3a8 <iprintf>
			 break;
 8004506:	bf00      	nop

		 }

	 /* Write new settings to flash */

	 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8004508:	4b21      	ldr	r3, [pc, #132]	; (8004590 <process_user_input+0x6a8>)
 800450a:	691a      	ldr	r2, [r3, #16]
 800450c:	9200      	str	r2, [sp, #0]
 800450e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004510:	f001 f8e9 	bl	80056e6 <preference_writer_ready>
 8004514:	4603      	mov	r3, r0
 8004516:	f083 0301 	eor.w	r3, r3, #1
 800451a:	b2db      	uxtb	r3, r3
 800451c:	2b00      	cmp	r3, #0
 800451e:	d002      	beq.n	8004526 <process_user_input+0x63e>
 8004520:	481b      	ldr	r0, [pc, #108]	; (8004590 <process_user_input+0x6a8>)
 8004522:	f001 f8d1 	bl	80056c8 <preference_writer_open>
	 preference_writer_flush(&prefs);
 8004526:	481a      	ldr	r0, [pc, #104]	; (8004590 <process_user_input+0x6a8>)
 8004528:	f001 f8ea 	bl	8005700 <preference_writer_flush>
	 preference_writer_close(&prefs);
 800452c:	4818      	ldr	r0, [pc, #96]	; (8004590 <process_user_input+0x6a8>)
 800452e:	f001 f965 	bl	80057fc <preference_writer_close>
	 preference_writer_load(prefs);
 8004532:	4b17      	ldr	r3, [pc, #92]	; (8004590 <process_user_input+0x6a8>)
 8004534:	691a      	ldr	r2, [r3, #16]
 8004536:	9200      	str	r2, [sp, #0]
 8004538:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800453a:	f001 f91d 	bl	8005778 <preference_writer_load>

	 enter_setup_state();
 800453e:	f7ff fb17 	bl	8003b70 <enter_setup_state>

	 fsmstate->bytecount = 0;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	741a      	strb	r2, [r3, #16]
	 fsmstate->cmd_id = 0;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	745a      	strb	r2, [r3, #17]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	3308      	adds	r3, #8
 8004552:	2208      	movs	r2, #8
 8004554:	2100      	movs	r1, #0
 8004556:	4618      	mov	r0, r3
 8004558:	f007 fab4 	bl	800bac4 <memset>
 }
 800455c:	bf00      	nop
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	2000033c 	.word	0x2000033c
 8004568:	08010c0c 	.word	0x08010c0c
 800456c:	42200000 	.word	0x42200000
 8004570:	00000000 	.word	0x00000000
 8004574:	42200000 	.word	0x42200000
 8004578:	08010c1c 	.word	0x08010c1c
 800457c:	08010c30 	.word	0x08010c30
 8004580:	08010c44 	.word	0x08010c44
 8004584:	08010c58 	.word	0x08010c58
 8004588:	08010c6c 	.word	0x08010c6c
 800458c:	08010c80 	.word	0x08010c80
 8004590:	2000083c 	.word	0x2000083c

08004594 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b08a      	sub	sp, #40	; 0x28
 8004598:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800459a:	f107 0314 	add.w	r3, r7, #20
 800459e:	2200      	movs	r2, #0
 80045a0:	601a      	str	r2, [r3, #0]
 80045a2:	605a      	str	r2, [r3, #4]
 80045a4:	609a      	str	r2, [r3, #8]
 80045a6:	60da      	str	r2, [r3, #12]
 80045a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80045aa:	2300      	movs	r3, #0
 80045ac:	613b      	str	r3, [r7, #16]
 80045ae:	4b38      	ldr	r3, [pc, #224]	; (8004690 <MX_GPIO_Init+0xfc>)
 80045b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b2:	4a37      	ldr	r2, [pc, #220]	; (8004690 <MX_GPIO_Init+0xfc>)
 80045b4:	f043 0304 	orr.w	r3, r3, #4
 80045b8:	6313      	str	r3, [r2, #48]	; 0x30
 80045ba:	4b35      	ldr	r3, [pc, #212]	; (8004690 <MX_GPIO_Init+0xfc>)
 80045bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045be:	f003 0304 	and.w	r3, r3, #4
 80045c2:	613b      	str	r3, [r7, #16]
 80045c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80045c6:	2300      	movs	r3, #0
 80045c8:	60fb      	str	r3, [r7, #12]
 80045ca:	4b31      	ldr	r3, [pc, #196]	; (8004690 <MX_GPIO_Init+0xfc>)
 80045cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ce:	4a30      	ldr	r2, [pc, #192]	; (8004690 <MX_GPIO_Init+0xfc>)
 80045d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045d4:	6313      	str	r3, [r2, #48]	; 0x30
 80045d6:	4b2e      	ldr	r3, [pc, #184]	; (8004690 <MX_GPIO_Init+0xfc>)
 80045d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045de:	60fb      	str	r3, [r7, #12]
 80045e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80045e2:	2300      	movs	r3, #0
 80045e4:	60bb      	str	r3, [r7, #8]
 80045e6:	4b2a      	ldr	r3, [pc, #168]	; (8004690 <MX_GPIO_Init+0xfc>)
 80045e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ea:	4a29      	ldr	r2, [pc, #164]	; (8004690 <MX_GPIO_Init+0xfc>)
 80045ec:	f043 0301 	orr.w	r3, r3, #1
 80045f0:	6313      	str	r3, [r2, #48]	; 0x30
 80045f2:	4b27      	ldr	r3, [pc, #156]	; (8004690 <MX_GPIO_Init+0xfc>)
 80045f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	60bb      	str	r3, [r7, #8]
 80045fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80045fe:	2300      	movs	r3, #0
 8004600:	607b      	str	r3, [r7, #4]
 8004602:	4b23      	ldr	r3, [pc, #140]	; (8004690 <MX_GPIO_Init+0xfc>)
 8004604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004606:	4a22      	ldr	r2, [pc, #136]	; (8004690 <MX_GPIO_Init+0xfc>)
 8004608:	f043 0302 	orr.w	r3, r3, #2
 800460c:	6313      	str	r3, [r2, #48]	; 0x30
 800460e:	4b20      	ldr	r3, [pc, #128]	; (8004690 <MX_GPIO_Init+0xfc>)
 8004610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	607b      	str	r3, [r7, #4]
 8004618:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|GPIO_PIN_11|SPI3_CS_Pin, GPIO_PIN_RESET);
 800461a:	2200      	movs	r2, #0
 800461c:	f648 0110 	movw	r1, #34832	; 0x8810
 8004620:	481c      	ldr	r0, [pc, #112]	; (8004694 <MX_GPIO_Init+0x100>)
 8004622:	f003 ff4f 	bl	80084c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8004626:	2200      	movs	r2, #0
 8004628:	2120      	movs	r1, #32
 800462a:	481b      	ldr	r0, [pc, #108]	; (8004698 <MX_GPIO_Init+0x104>)
 800462c:	f003 ff4a 	bl	80084c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004630:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004634:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004636:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800463a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463c:	2300      	movs	r3, #0
 800463e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004640:	f107 0314 	add.w	r3, r7, #20
 8004644:	4619      	mov	r1, r3
 8004646:	4814      	ldr	r0, [pc, #80]	; (8004698 <MX_GPIO_Init+0x104>)
 8004648:	f003 fda8 	bl	800819c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA11 PAPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|GPIO_PIN_11|SPI3_CS_Pin;
 800464c:	f648 0310 	movw	r3, #34832	; 0x8810
 8004650:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004652:	2301      	movs	r3, #1
 8004654:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004656:	2300      	movs	r3, #0
 8004658:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800465a:	2303      	movs	r3, #3
 800465c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800465e:	f107 0314 	add.w	r3, r7, #20
 8004662:	4619      	mov	r1, r3
 8004664:	480b      	ldr	r0, [pc, #44]	; (8004694 <MX_GPIO_Init+0x100>)
 8004666:	f003 fd99 	bl	800819c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800466a:	2320      	movs	r3, #32
 800466c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800466e:	2301      	movs	r3, #1
 8004670:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004672:	2300      	movs	r3, #0
 8004674:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004676:	2303      	movs	r3, #3
 8004678:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800467a:	f107 0314 	add.w	r3, r7, #20
 800467e:	4619      	mov	r1, r3
 8004680:	4805      	ldr	r0, [pc, #20]	; (8004698 <MX_GPIO_Init+0x104>)
 8004682:	f003 fd8b 	bl	800819c <HAL_GPIO_Init>

}
 8004686:	bf00      	nop
 8004688:	3728      	adds	r7, #40	; 0x28
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	40023800 	.word	0x40023800
 8004694:	40020000 	.word	0x40020000
 8004698:	40020800 	.word	0x40020800
 800469c:	00000000 	.word	0x00000000

080046a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b08a      	sub	sp, #40	; 0x28
 80046a4:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80046a6:	f002 f8d7 	bl	8006858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80046aa:	f000 fb33 	bl	8004d14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80046ae:	f7ff ff71 	bl	8004594 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80046b2:	f002 f809 	bl	80066c8 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80046b6:	f001 fe73 	bl	80063a0 <MX_TIM1_Init>
  MX_CAN1_Init();
 80046ba:	f7fd fb19 	bl	8001cf0 <MX_CAN1_Init>
  MX_SPI1_Init();
 80046be:	f001 f8ad 	bl	800581c <MX_SPI1_Init>
  MX_SPI3_Init();
 80046c2:	f001 f8e3 	bl	800588c <MX_SPI3_Init>
  MX_ADC1_Init();
 80046c6:	f7fc fcb7 	bl	8001038 <MX_ADC1_Init>
  MX_ADC2_Init();
 80046ca:	f7fc fd1f 	bl	800110c <MX_ADC2_Init>
  MX_ADC3_Init();
 80046ce:	f7fc fd67 	bl	80011a0 <MX_ADC3_Init>
  MX_TIM2_Init();
 80046d2:	f001 ff1d 	bl	8006510 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2); // enable this to use delay_us() function
 80046d6:	48af      	ldr	r0, [pc, #700]	; (8004994 <main+0x2f4>)
 80046d8:	f005 f88c 	bl	80097f4 <HAL_TIM_Base_Start>


  /* Load settings from flash */
  preference_writer_init(&prefs, 6);
 80046dc:	2106      	movs	r1, #6
 80046de:	48ae      	ldr	r0, [pc, #696]	; (8004998 <main+0x2f8>)
 80046e0:	f000 ffe1 	bl	80056a6 <preference_writer_init>
  preference_writer_load(prefs);
 80046e4:	4bac      	ldr	r3, [pc, #688]	; (8004998 <main+0x2f8>)
 80046e6:	691a      	ldr	r2, [r3, #16]
 80046e8:	9200      	str	r2, [sp, #0]
 80046ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80046ec:	f001 f844 	bl	8005778 <preference_writer_load>

  /* Sanitize configs in case flash is empty*/
  if(E_ZERO==-1){E_ZERO = 0;}
 80046f0:	4baa      	ldr	r3, [pc, #680]	; (800499c <main+0x2fc>)
 80046f2:	695b      	ldr	r3, [r3, #20]
 80046f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046f8:	d102      	bne.n	8004700 <main+0x60>
 80046fa:	4ba8      	ldr	r3, [pc, #672]	; (800499c <main+0x2fc>)
 80046fc:	2200      	movs	r2, #0
 80046fe:	615a      	str	r2, [r3, #20]
  if(M_ZERO==-1){M_ZERO = 0;}
 8004700:	4ba6      	ldr	r3, [pc, #664]	; (800499c <main+0x2fc>)
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004708:	d102      	bne.n	8004710 <main+0x70>
 800470a:	4ba4      	ldr	r3, [pc, #656]	; (800499c <main+0x2fc>)
 800470c:	2200      	movs	r2, #0
 800470e:	611a      	str	r2, [r3, #16]
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 8004710:	4ba3      	ldr	r3, [pc, #652]	; (80049a0 <main+0x300>)
 8004712:	edd3 7a02 	vldr	s15, [r3, #8]
 8004716:	eef4 7a67 	vcmp.f32	s15, s15
 800471a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800471e:	d609      	bvs.n	8004734 <main+0x94>
 8004720:	4b9f      	ldr	r3, [pc, #636]	; (80049a0 <main+0x300>)
 8004722:	edd3 7a02 	vldr	s15, [r3, #8]
 8004726:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800472a:	eef4 7a47 	vcmp.f32	s15, s14
 800472e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004732:	d102      	bne.n	800473a <main+0x9a>
 8004734:	4b9a      	ldr	r3, [pc, #616]	; (80049a0 <main+0x300>)
 8004736:	4a9b      	ldr	r2, [pc, #620]	; (80049a4 <main+0x304>)
 8004738:	609a      	str	r2, [r3, #8]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 800473a:	4b99      	ldr	r3, [pc, #612]	; (80049a0 <main+0x300>)
 800473c:	edd3 7a03 	vldr	s15, [r3, #12]
 8004740:	eef4 7a67 	vcmp.f32	s15, s15
 8004744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004748:	d609      	bvs.n	800475e <main+0xbe>
 800474a:	4b95      	ldr	r3, [pc, #596]	; (80049a0 <main+0x300>)
 800474c:	edd3 7a03 	vldr	s15, [r3, #12]
 8004750:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004754:	eef4 7a47 	vcmp.f32	s15, s14
 8004758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800475c:	d102      	bne.n	8004764 <main+0xc4>
 800475e:	4b90      	ldr	r3, [pc, #576]	; (80049a0 <main+0x300>)
 8004760:	4a91      	ldr	r2, [pc, #580]	; (80049a8 <main+0x308>)
 8004762:	60da      	str	r2, [r3, #12]
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8004764:	4b8e      	ldr	r3, [pc, #568]	; (80049a0 <main+0x300>)
 8004766:	edd3 7a06 	vldr	s15, [r3, #24]
 800476a:	eef4 7a67 	vcmp.f32	s15, s15
 800476e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004772:	d609      	bvs.n	8004788 <main+0xe8>
 8004774:	4b8a      	ldr	r3, [pc, #552]	; (80049a0 <main+0x300>)
 8004776:	edd3 7a06 	vldr	s15, [r3, #24]
 800477a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800477e:	eef4 7a47 	vcmp.f32	s15, s14
 8004782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004786:	d103      	bne.n	8004790 <main+0xf0>
 8004788:	4b85      	ldr	r3, [pc, #532]	; (80049a0 <main+0x300>)
 800478a:	f04f 0200 	mov.w	r2, #0
 800478e:	619a      	str	r2, [r3, #24]
  if(CAN_ID==-1){CAN_ID = 1;}
 8004790:	4b82      	ldr	r3, [pc, #520]	; (800499c <main+0x2fc>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004798:	d102      	bne.n	80047a0 <main+0x100>
 800479a:	4b80      	ldr	r3, [pc, #512]	; (800499c <main+0x2fc>)
 800479c:	2201      	movs	r2, #1
 800479e:	605a      	str	r2, [r3, #4]
  if(CAN_MASTER==-1){CAN_MASTER = 0;}
 80047a0:	4b7e      	ldr	r3, [pc, #504]	; (800499c <main+0x2fc>)
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047a8:	d102      	bne.n	80047b0 <main+0x110>
 80047aa:	4b7c      	ldr	r3, [pc, #496]	; (800499c <main+0x2fc>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	609a      	str	r2, [r3, #8]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 80047b0:	4b7a      	ldr	r3, [pc, #488]	; (800499c <main+0x2fc>)
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047b8:	d103      	bne.n	80047c2 <main+0x122>
 80047ba:	4b78      	ldr	r3, [pc, #480]	; (800499c <main+0x2fc>)
 80047bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80047c0:	60da      	str	r2, [r3, #12]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 80047c2:	4b77      	ldr	r3, [pc, #476]	; (80049a0 <main+0x300>)
 80047c4:	edd3 7a07 	vldr	s15, [r3, #28]
 80047c8:	eef4 7a67 	vcmp.f32	s15, s15
 80047cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047d0:	d609      	bvs.n	80047e6 <main+0x146>
 80047d2:	4b73      	ldr	r3, [pc, #460]	; (80049a0 <main+0x300>)
 80047d4:	edd3 7a07 	vldr	s15, [r3, #28]
 80047d8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80047dc:	eef4 7a47 	vcmp.f32	s15, s14
 80047e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047e4:	d103      	bne.n	80047ee <main+0x14e>
 80047e6:	4b6e      	ldr	r3, [pc, #440]	; (80049a0 <main+0x300>)
 80047e8:	f04f 0200 	mov.w	r2, #0
 80047ec:	61da      	str	r2, [r3, #28]
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 80047ee:	4b6c      	ldr	r3, [pc, #432]	; (80049a0 <main+0x300>)
 80047f0:	edd3 7a08 	vldr	s15, [r3, #32]
 80047f4:	eef4 7a67 	vcmp.f32	s15, s15
 80047f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047fc:	d609      	bvs.n	8004812 <main+0x172>
 80047fe:	4b68      	ldr	r3, [pc, #416]	; (80049a0 <main+0x300>)
 8004800:	edd3 7a08 	vldr	s15, [r3, #32]
 8004804:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004808:	eef4 7a47 	vcmp.f32	s15, s14
 800480c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004810:	d102      	bne.n	8004818 <main+0x178>
 8004812:	4b63      	ldr	r3, [pc, #396]	; (80049a0 <main+0x300>)
 8004814:	4a65      	ldr	r2, [pc, #404]	; (80049ac <main+0x30c>)
 8004816:	621a      	str	r2, [r3, #32]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 8004818:	4b61      	ldr	r3, [pc, #388]	; (80049a0 <main+0x300>)
 800481a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800481e:	eef4 7a67 	vcmp.f32	s15, s15
 8004822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004826:	d609      	bvs.n	800483c <main+0x19c>
 8004828:	4b5d      	ldr	r3, [pc, #372]	; (80049a0 <main+0x300>)
 800482a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800482e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004832:	eef4 7a47 	vcmp.f32	s15, s14
 8004836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800483a:	d102      	bne.n	8004842 <main+0x1a2>
 800483c:	4b58      	ldr	r3, [pc, #352]	; (80049a0 <main+0x300>)
 800483e:	4a5c      	ldr	r2, [pc, #368]	; (80049b0 <main+0x310>)
 8004840:	625a      	str	r2, [r3, #36]	; 0x24
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8004842:	4b57      	ldr	r3, [pc, #348]	; (80049a0 <main+0x300>)
 8004844:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004848:	eef4 7a67 	vcmp.f32	s15, s15
 800484c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004850:	d609      	bvs.n	8004866 <main+0x1c6>
 8004852:	4b53      	ldr	r3, [pc, #332]	; (80049a0 <main+0x300>)
 8004854:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004858:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800485c:	eef4 7a47 	vcmp.f32	s15, s14
 8004860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004864:	d102      	bne.n	800486c <main+0x1cc>
 8004866:	4b4e      	ldr	r3, [pc, #312]	; (80049a0 <main+0x300>)
 8004868:	4a52      	ldr	r2, [pc, #328]	; (80049b4 <main+0x314>)
 800486a:	649a      	str	r2, [r3, #72]	; 0x48
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 800486c:	4b4c      	ldr	r3, [pc, #304]	; (80049a0 <main+0x300>)
 800486e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004872:	eef4 7a67 	vcmp.f32	s15, s15
 8004876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800487a:	d609      	bvs.n	8004890 <main+0x1f0>
 800487c:	4b48      	ldr	r3, [pc, #288]	; (80049a0 <main+0x300>)
 800487e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004882:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004886:	eef4 7a47 	vcmp.f32	s15, s14
 800488a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800488e:	d102      	bne.n	8004896 <main+0x1f6>
 8004890:	4b43      	ldr	r3, [pc, #268]	; (80049a0 <main+0x300>)
 8004892:	4a49      	ldr	r2, [pc, #292]	; (80049b8 <main+0x318>)
 8004894:	629a      	str	r2, [r3, #40]	; 0x28
  if(isnan(L_D) || L_D==-1){L_D = 0.000003f;}
 8004896:	4b42      	ldr	r3, [pc, #264]	; (80049a0 <main+0x300>)
 8004898:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800489c:	eef4 7a67 	vcmp.f32	s15, s15
 80048a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a4:	d609      	bvs.n	80048ba <main+0x21a>
 80048a6:	4b3e      	ldr	r3, [pc, #248]	; (80049a0 <main+0x300>)
 80048a8:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80048ac:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80048b0:	eef4 7a47 	vcmp.f32	s15, s14
 80048b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048b8:	d102      	bne.n	80048c0 <main+0x220>
 80048ba:	4b39      	ldr	r3, [pc, #228]	; (80049a0 <main+0x300>)
 80048bc:	4a3f      	ldr	r2, [pc, #252]	; (80049bc <main+0x31c>)
 80048be:	62da      	str	r2, [r3, #44]	; 0x2c
  if(isnan(L_Q) || L_Q==-1){L_Q = 0.000003f;}
 80048c0:	4b37      	ldr	r3, [pc, #220]	; (80049a0 <main+0x300>)
 80048c2:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80048c6:	eef4 7a67 	vcmp.f32	s15, s15
 80048ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ce:	d609      	bvs.n	80048e4 <main+0x244>
 80048d0:	4b33      	ldr	r3, [pc, #204]	; (80049a0 <main+0x300>)
 80048d2:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80048d6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80048da:	eef4 7a47 	vcmp.f32	s15, s14
 80048de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e2:	d102      	bne.n	80048ea <main+0x24a>
 80048e4:	4b2e      	ldr	r3, [pc, #184]	; (80049a0 <main+0x300>)
 80048e6:	4a35      	ldr	r2, [pc, #212]	; (80049bc <main+0x31c>)
 80048e8:	631a      	str	r2, [r3, #48]	; 0x30
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 80048ea:	4b2d      	ldr	r3, [pc, #180]	; (80049a0 <main+0x300>)
 80048ec:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80048f0:	eef4 7a67 	vcmp.f32	s15, s15
 80048f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f8:	d609      	bvs.n	800490e <main+0x26e>
 80048fa:	4b29      	ldr	r3, [pc, #164]	; (80049a0 <main+0x300>)
 80048fc:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004900:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004904:	eef4 7a47 	vcmp.f32	s15, s14
 8004908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800490c:	d103      	bne.n	8004916 <main+0x276>
 800490e:	4b24      	ldr	r3, [pc, #144]	; (80049a0 <main+0x300>)
 8004910:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004914:	645a      	str	r2, [r3, #68]	; 0x44
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 8004916:	4b22      	ldr	r3, [pc, #136]	; (80049a0 <main+0x300>)
 8004918:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800491c:	eef4 7a67 	vcmp.f32	s15, s15
 8004920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004924:	d609      	bvs.n	800493a <main+0x29a>
 8004926:	4b1e      	ldr	r3, [pc, #120]	; (80049a0 <main+0x300>)
 8004928:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800492c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004930:	eef4 7a47 	vcmp.f32	s15, s14
 8004934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004938:	d103      	bne.n	8004942 <main+0x2a2>
 800493a:	4b19      	ldr	r3, [pc, #100]	; (80049a0 <main+0x300>)
 800493c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004940:	639a      	str	r2, [r3, #56]	; 0x38
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 8004942:	4b17      	ldr	r3, [pc, #92]	; (80049a0 <main+0x300>)
 8004944:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004948:	eef4 7a67 	vcmp.f32	s15, s15
 800494c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004950:	d609      	bvs.n	8004966 <main+0x2c6>
 8004952:	4b13      	ldr	r3, [pc, #76]	; (80049a0 <main+0x300>)
 8004954:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004958:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800495c:	eef4 7a47 	vcmp.f32	s15, s14
 8004960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004964:	d102      	bne.n	800496c <main+0x2cc>
 8004966:	4b0e      	ldr	r3, [pc, #56]	; (80049a0 <main+0x300>)
 8004968:	4a15      	ldr	r2, [pc, #84]	; (80049c0 <main+0x320>)
 800496a:	65da      	str	r2, [r3, #92]	; 0x5c
  if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 5.0f;}
 800496c:	4b0c      	ldr	r3, [pc, #48]	; (80049a0 <main+0x300>)
 800496e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004972:	eef4 7a67 	vcmp.f32	s15, s15
 8004976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800497a:	d623      	bvs.n	80049c4 <main+0x324>
 800497c:	4b08      	ldr	r3, [pc, #32]	; (80049a0 <main+0x300>)
 800497e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004982:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004986:	eef4 7a47 	vcmp.f32	s15, s14
 800498a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800498e:	d11c      	bne.n	80049ca <main+0x32a>
 8004990:	e018      	b.n	80049c4 <main+0x324>
 8004992:	bf00      	nop
 8004994:	20009590 	.word	0x20009590
 8004998:	2000083c 	.word	0x2000083c
 800499c:	2000043c 	.word	0x2000043c
 80049a0:	2000033c 	.word	0x2000033c
 80049a4:	447a0000 	.word	0x447a0000
 80049a8:	42200000 	.word	0x42200000
 80049ac:	42fa0000 	.word	0x42fa0000
 80049b0:	41600000 	.word	0x41600000
 80049b4:	40a00000 	.word	0x40a00000
 80049b8:	41a80000 	.word	0x41a80000
 80049bc:	3649539c 	.word	0x3649539c
 80049c0:	43fa0000 	.word	0x43fa0000
 80049c4:	4bb6      	ldr	r3, [pc, #728]	; (8004ca0 <main+0x600>)
 80049c6:	4ab7      	ldr	r2, [pc, #732]	; (8004ca4 <main+0x604>)
 80049c8:	661a      	str	r2, [r3, #96]	; 0x60
  if(isnan(P_MAX)){P_MAX = 12.5f;}
 80049ca:	4bb5      	ldr	r3, [pc, #724]	; (8004ca0 <main+0x600>)
 80049cc:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80049d0:	eef4 7a67 	vcmp.f32	s15, s15
 80049d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049d8:	d702      	bvc.n	80049e0 <main+0x340>
 80049da:	4bb1      	ldr	r3, [pc, #708]	; (8004ca0 <main+0x600>)
 80049dc:	4ab2      	ldr	r2, [pc, #712]	; (8004ca8 <main+0x608>)
 80049de:	651a      	str	r2, [r3, #80]	; 0x50
  if(isnan(P_MIN)){P_MIN = -12.5f;}
 80049e0:	4baf      	ldr	r3, [pc, #700]	; (8004ca0 <main+0x600>)
 80049e2:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80049e6:	eef4 7a67 	vcmp.f32	s15, s15
 80049ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049ee:	d702      	bvc.n	80049f6 <main+0x356>
 80049f0:	4bab      	ldr	r3, [pc, #684]	; (8004ca0 <main+0x600>)
 80049f2:	4aae      	ldr	r2, [pc, #696]	; (8004cac <main+0x60c>)
 80049f4:	64da      	str	r2, [r3, #76]	; 0x4c
  if(isnan(V_MAX)){V_MAX = 65.0f;}
 80049f6:	4baa      	ldr	r3, [pc, #680]	; (8004ca0 <main+0x600>)
 80049f8:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80049fc:	eef4 7a67 	vcmp.f32	s15, s15
 8004a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a04:	d702      	bvc.n	8004a0c <main+0x36c>
 8004a06:	4ba6      	ldr	r3, [pc, #664]	; (8004ca0 <main+0x600>)
 8004a08:	4aa9      	ldr	r2, [pc, #676]	; (8004cb0 <main+0x610>)
 8004a0a:	659a      	str	r2, [r3, #88]	; 0x58
  if(isnan(V_MIN)){V_MIN = -65.0f;}
 8004a0c:	4ba4      	ldr	r3, [pc, #656]	; (8004ca0 <main+0x600>)
 8004a0e:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004a12:	eef4 7a67 	vcmp.f32	s15, s15
 8004a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a1a:	d702      	bvc.n	8004a22 <main+0x382>
 8004a1c:	4ba0      	ldr	r3, [pc, #640]	; (8004ca0 <main+0x600>)
 8004a1e:	4aa5      	ldr	r2, [pc, #660]	; (8004cb4 <main+0x614>)
 8004a20:	655a      	str	r2, [r3, #84]	; 0x54
//  //THERMAL OBSERVER
//  if(isnan(R_TH) || R_TH==-1){R_TH = 1.25f;}
//  if(isnan(INV_M_TH) || INV_M_TH==-1){INV_M_TH = 0.02825f;}
//  if(isnan(T_AMBIENT) || T_AMBIENT==-1){T_AMBIENT = 25.0f;}

  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 8004a22:	a39d      	add	r3, pc, #628	; (adr r3, 8004c98 <main+0x5f8>)
 8004a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a28:	48a3      	ldr	r0, [pc, #652]	; (8004cb8 <main+0x618>)
 8004a2a:	f007 fcbd 	bl	800c3a8 <iprintf>
  }
  else{

  }

  init_controller_params(&controller);
 8004a2e:	48a3      	ldr	r0, [pc, #652]	; (8004cbc <main+0x61c>)
 8004a30:	f7fe f994 	bl	8002d5c <init_controller_params>

  /* calibration "encoder" zeroing */
  memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 8004a34:	f44f 7252 	mov.w	r2, #840	; 0x348
 8004a38:	2100      	movs	r1, #0
 8004a3a:	48a1      	ldr	r0, [pc, #644]	; (8004cc0 <main+0x620>)
 8004a3c:	f007 f842 	bl	800bac4 <memset>

  /* commutation encoder setup */
  comm_encoder.m_zero = M_ZERO;
 8004a40:	4ba0      	ldr	r3, [pc, #640]	; (8004cc4 <main+0x624>)
 8004a42:	691b      	ldr	r3, [r3, #16]
 8004a44:	4aa0      	ldr	r2, [pc, #640]	; (8004cc8 <main+0x628>)
 8004a46:	f8c2 313c 	str.w	r3, [r2, #316]	; 0x13c
  comm_encoder.e_zero = E_ZERO;
 8004a4a:	4b9e      	ldr	r3, [pc, #632]	; (8004cc4 <main+0x624>)
 8004a4c:	695b      	ldr	r3, [r3, #20]
 8004a4e:	4a9e      	ldr	r2, [pc, #632]	; (8004cc8 <main+0x628>)
 8004a50:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
  comm_encoder.ppairs = PPAIRS;
 8004a54:	4b92      	ldr	r3, [pc, #584]	; (8004ca0 <main+0x600>)
 8004a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a58:	4a9b      	ldr	r2, [pc, #620]	; (8004cc8 <main+0x628>)
 8004a5a:	6713      	str	r3, [r2, #112]	; 0x70
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 8004a5c:	2164      	movs	r1, #100	; 0x64
 8004a5e:	489a      	ldr	r0, [pc, #616]	; (8004cc8 <main+0x628>)
 8004a60:	f000 fb72 	bl	8005148 <ps_warmup>

  if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
 8004a64:	4b98      	ldr	r3, [pc, #608]	; (8004cc8 <main+0x628>)
 8004a66:	4a97      	ldr	r2, [pc, #604]	; (8004cc4 <main+0x624>)
 8004a68:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8004a6c:	f102 0118 	add.w	r1, r2, #24
 8004a70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a74:	4618      	mov	r0, r3
 8004a76:	f007 f817 	bl	800baa8 <memcpy>
  else{memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));}
  //for(int i = 0; i<128; i++){printf("%d\r\n", comm_encoder.offset_lut[i]);}

  /* Turn on ADCs */
  HAL_ADC_Start(&hadc1);
 8004a7a:	4894      	ldr	r0, [pc, #592]	; (8004ccc <main+0x62c>)
 8004a7c:	f001 ffc6 	bl	8006a0c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8004a80:	4893      	ldr	r0, [pc, #588]	; (8004cd0 <main+0x630>)
 8004a82:	f001 ffc3 	bl	8006a0c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8004a86:	4893      	ldr	r0, [pc, #588]	; (8004cd4 <main+0x634>)
 8004a88:	f001 ffc0 	bl	8006a0c <HAL_ADC_Start>

  /* DRV8323 setup */
  HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	2110      	movs	r1, #16
 8004a90:	4891      	ldr	r0, [pc, #580]	; (8004cd8 <main+0x638>)
 8004a92:	f003 fd17 	bl	80084c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 8004a96:	2201      	movs	r2, #1
 8004a98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a9c:	488e      	ldr	r0, [pc, #568]	; (8004cd8 <main+0x638>)
 8004a9e:	f003 fd11 	bl	80084c4 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8004aa2:	2001      	movs	r0, #1
 8004aa4:	f001 ff4a 	bl	800693c <HAL_Delay>
  //drv_calibrate(drv);
  HAL_Delay(1);
 8004aa8:	2001      	movs	r0, #1
 8004aaa:	f001 ff47 	bl	800693c <HAL_Delay>
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8004aae:	498b      	ldr	r1, [pc, #556]	; (8004cdc <main+0x63c>)
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	9306      	str	r3, [sp, #24]
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	9305      	str	r3, [sp, #20]
 8004ab8:	2300      	movs	r3, #0
 8004aba:	9304      	str	r3, [sp, #16]
 8004abc:	2300      	movs	r3, #0
 8004abe:	9303      	str	r3, [sp, #12]
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	9302      	str	r3, [sp, #8]
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	9301      	str	r3, [sp, #4]
 8004ac8:	2300      	movs	r3, #0
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	2300      	movs	r3, #0
 8004ace:	2200      	movs	r2, #0
 8004ad0:	c903      	ldmia	r1, {r0, r1}
 8004ad2:	f7fd fb8e 	bl	80021f2 <drv_write_DCR>
  HAL_Delay(1);
 8004ad6:	2001      	movs	r0, #1
 8004ad8:	f001 ff30 	bl	800693c <HAL_Delay>
  int CSA_GAIN;
  if(I_MAX <= 40.0f){CSA_GAIN = CSA_GAIN_40;}	// Up to 40A use 40X amplifier gain
 8004adc:	4b70      	ldr	r3, [pc, #448]	; (8004ca0 <main+0x600>)
 8004ade:	edd3 7a03 	vldr	s15, [r3, #12]
 8004ae2:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8004ce0 <main+0x640>
 8004ae6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aee:	d802      	bhi.n	8004af6 <main+0x456>
 8004af0:	2303      	movs	r3, #3
 8004af2:	607b      	str	r3, [r7, #4]
 8004af4:	e001      	b.n	8004afa <main+0x45a>
  else{CSA_GAIN = CSA_GAIN_20;}					// From 40-60A use 20X amplifier gain.  (Make this generic in the future)
 8004af6:	2302      	movs	r3, #2
 8004af8:	607b      	str	r3, [r7, #4]
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x1, 0x1, 0x1, SEN_LVL_0_25);
 8004afa:	4978      	ldr	r1, [pc, #480]	; (8004cdc <main+0x63c>)
 8004afc:	2300      	movs	r3, #0
 8004afe:	9306      	str	r3, [sp, #24]
 8004b00:	2301      	movs	r3, #1
 8004b02:	9305      	str	r3, [sp, #20]
 8004b04:	2301      	movs	r3, #1
 8004b06:	9304      	str	r3, [sp, #16]
 8004b08:	2301      	movs	r3, #1
 8004b0a:	9303      	str	r3, [sp, #12]
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	9302      	str	r3, [sp, #8]
 8004b10:	2303      	movs	r3, #3
 8004b12:	9301      	str	r3, [sp, #4]
 8004b14:	2300      	movs	r3, #0
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	2301      	movs	r3, #1
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	c903      	ldmia	r1, {r0, r1}
 8004b1e:	f7fd fbd8 	bl	80022d2 <drv_write_CSACR>
  HAL_Delay(1);
 8004b22:	2001      	movs	r0, #1
 8004b24:	f001 ff0a 	bl	800693c <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN, 0x1, 0x0, 0x0, 0x0, SEN_LVL_0_25);
 8004b28:	496c      	ldr	r1, [pc, #432]	; (8004cdc <main+0x63c>)
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	9306      	str	r3, [sp, #24]
 8004b2e:	2300      	movs	r3, #0
 8004b30:	9305      	str	r3, [sp, #20]
 8004b32:	2300      	movs	r3, #0
 8004b34:	9304      	str	r3, [sp, #16]
 8004b36:	2300      	movs	r3, #0
 8004b38:	9303      	str	r3, [sp, #12]
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	9302      	str	r3, [sp, #8]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	9301      	str	r3, [sp, #4]
 8004b42:	2300      	movs	r3, #0
 8004b44:	9300      	str	r3, [sp, #0]
 8004b46:	2301      	movs	r3, #1
 8004b48:	2200      	movs	r2, #0
 8004b4a:	c903      	ldmia	r1, {r0, r1}
 8004b4c:	f7fd fbc1 	bl	80022d2 <drv_write_CSACR>
  HAL_Delay(1);
 8004b50:	2001      	movs	r0, #1
 8004b52:	f001 fef3 	bl	800693c <HAL_Delay>
  zero_current(&controller);
 8004b56:	4859      	ldr	r0, [pc, #356]	; (8004cbc <main+0x61c>)
 8004b58:	f7fe f8bc 	bl	8002cd4 <zero_current>
  HAL_Delay(1);
 8004b5c:	2001      	movs	r0, #1
 8004b5e:	f001 feed 	bl	800693c <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_50US, DEADTIME_50NS, OCP_RETRY, OCP_DEG_4US, VDS_LVL_0_45);
 8004b62:	495e      	ldr	r1, [pc, #376]	; (8004cdc <main+0x63c>)
 8004b64:	2305      	movs	r3, #5
 8004b66:	9302      	str	r3, [sp, #8]
 8004b68:	2301      	movs	r3, #1
 8004b6a:	9301      	str	r3, [sp, #4]
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	9300      	str	r3, [sp, #0]
 8004b70:	2300      	movs	r3, #0
 8004b72:	2201      	movs	r2, #1
 8004b74:	c903      	ldmia	r1, {r0, r1}
 8004b76:	f7fd fb7e 	bl	8002276 <drv_write_OCPCR>
  HAL_Delay(1);
 8004b7a:	2001      	movs	r0, #1
 8004b7c:	f001 fede 	bl	800693c <HAL_Delay>
  drv_disable_gd(drv);
 8004b80:	4b56      	ldr	r3, [pc, #344]	; (8004cdc <main+0x63c>)
 8004b82:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004b86:	f7fd fc00 	bl	800238a <drv_disable_gd>
  HAL_Delay(1);
 8004b8a:	2001      	movs	r0, #1
 8004b8c:	f001 fed6 	bl	800693c <HAL_Delay>
  //drv_enable_gd(drv);   */
  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);
 8004b90:	4b4a      	ldr	r3, [pc, #296]	; (8004cbc <main+0x61c>)
 8004b92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b96:	4a49      	ldr	r2, [pc, #292]	; (8004cbc <main+0x61c>)
 8004b98:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 8004b9c:	4619      	mov	r1, r3
 8004b9e:	4851      	ldr	r0, [pc, #324]	; (8004ce4 <main+0x644>)
 8004ba0:	f007 fc02 	bl	800c3a8 <iprintf>

  /* Turn on PWM */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8004ba4:	2100      	movs	r1, #0
 8004ba6:	4850      	ldr	r0, [pc, #320]	; (8004ce8 <main+0x648>)
 8004ba8:	f004 ff56 	bl	8009a58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8004bac:	2104      	movs	r1, #4
 8004bae:	484e      	ldr	r0, [pc, #312]	; (8004ce8 <main+0x648>)
 8004bb0:	f004 ff52 	bl	8009a58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8004bb4:	2108      	movs	r1, #8
 8004bb6:	484c      	ldr	r0, [pc, #304]	; (8004ce8 <main+0x648>)
 8004bb8:	f004 ff4e 	bl	8009a58 <HAL_TIM_PWM_Start>

  /* CAN setup */
  can_rx_init(&can_rx);
 8004bbc:	484b      	ldr	r0, [pc, #300]	; (8004cec <main+0x64c>)
 8004bbe:	f7fd f91d 	bl	8001dfc <can_rx_init>
  can_tx_init(&can_tx);
 8004bc2:	484b      	ldr	r0, [pc, #300]	; (8004cf0 <main+0x650>)
 8004bc4:	f7fd f948 	bl	8001e58 <can_tx_init>
  HAL_CAN_Start(&CAN_H); //start CAN
 8004bc8:	484a      	ldr	r0, [pc, #296]	; (8004cf4 <main+0x654>)
 8004bca:	f002 fcd9 	bl	8007580 <HAL_CAN_Start>
  //__HAL_CAN_ENABLE_IT(&CAN_H, CAN_IT_RX_FIFO0_MSG_PENDING); // Start can interrupt

  /* Set Interrupt Priorities */
  HAL_NVIC_SetPriority(PWM_ISR, 0x0,0x0); // commutation > communication
 8004bce:	2200      	movs	r2, #0
 8004bd0:	2100      	movs	r1, #0
 8004bd2:	2019      	movs	r0, #25
 8004bd4:	f003 fa19 	bl	800800a <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(CAN_ISR, 0x01, 0x01);
 8004bd8:	2201      	movs	r2, #1
 8004bda:	2101      	movs	r1, #1
 8004bdc:	2014      	movs	r0, #20
 8004bde:	f003 fa14 	bl	800800a <HAL_NVIC_SetPriority>

  /* Turn on interrupts */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8004be2:	2201      	movs	r2, #1
 8004be4:	4944      	ldr	r1, [pc, #272]	; (8004cf8 <main+0x658>)
 8004be6:	4845      	ldr	r0, [pc, #276]	; (8004cfc <main+0x65c>)
 8004be8:	f005 ff93 	bl	800ab12 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8004bec:	483e      	ldr	r0, [pc, #248]	; (8004ce8 <main+0x648>)
 8004bee:	f004 fe69 	bl	80098c4 <HAL_TIM_Base_Start_IT>

  // Check encoder initialization here
  int new_offset = 0;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	603b      	str	r3, [r7, #0]
  ps_sample(&comm_encoder, 0.001);
 8004bf6:	ed9f 0a42 	vldr	s0, [pc, #264]	; 8004d00 <main+0x660>
 8004bfa:	4833      	ldr	r0, [pc, #204]	; (8004cc8 <main+0x628>)
 8004bfc:	f000 faf6 	bl	80051ec <ps_sample>
  HAL_GPIO_WritePin(LED, GPIO_PIN_SET );
 8004c00:	2201      	movs	r2, #1
 8004c02:	2120      	movs	r1, #32
 8004c04:	483f      	ldr	r0, [pc, #252]	; (8004d04 <main+0x664>)
 8004c06:	f003 fc5d 	bl	80084c4 <HAL_GPIO_WritePin>
  drv_enable_gd(drv);
 8004c0a:	4b34      	ldr	r3, [pc, #208]	; (8004cdc <main+0x63c>)
 8004c0c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004c10:	f7fd fba1 	bl	8002356 <drv_enable_gd>
  new_offset = check_encoder_init(&comm_encoder, &controller, &comm_encoder_cal);             // status = 1 is good
 8004c14:	4a3c      	ldr	r2, [pc, #240]	; (8004d08 <main+0x668>)
 8004c16:	4929      	ldr	r1, [pc, #164]	; (8004cbc <main+0x61c>)
 8004c18:	482b      	ldr	r0, [pc, #172]	; (8004cc8 <main+0x628>)
 8004c1a:	f7fc ff7d 	bl	8001b18 <check_encoder_init>
 8004c1e:	6038      	str	r0, [r7, #0]
  HAL_Delay(100);
 8004c20:	2064      	movs	r0, #100	; 0x64
 8004c22:	f001 fe8b 	bl	800693c <HAL_Delay>
  drv_disable_gd(drv);
 8004c26:	4b2d      	ldr	r3, [pc, #180]	; (8004cdc <main+0x63c>)
 8004c28:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004c2c:	f7fd fbad 	bl	800238a <drv_disable_gd>
  HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
 8004c30:	2200      	movs	r2, #0
 8004c32:	2120      	movs	r1, #32
 8004c34:	4833      	ldr	r0, [pc, #204]	; (8004d04 <main+0x664>)
 8004c36:	f003 fc45 	bl	80084c4 <HAL_GPIO_WritePin>

  E_ZERO = -1*new_offset; // TODO: need to convert float offset to int in counts?
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	425b      	negs	r3, r3
 8004c3e:	4a21      	ldr	r2, [pc, #132]	; (8004cc4 <main+0x624>)
 8004c40:	6153      	str	r3, [r2, #20]
  comm_encoder.e_zero = E_ZERO;
 8004c42:	4b20      	ldr	r3, [pc, #128]	; (8004cc4 <main+0x624>)
 8004c44:	695b      	ldr	r3, [r3, #20]
 8004c46:	4a20      	ldr	r2, [pc, #128]	; (8004cc8 <main+0x628>)
 8004c48:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
  printf(" Position Sensor Electrical Offset: %d\n\r", E_ZERO);
 8004c4c:	4b1d      	ldr	r3, [pc, #116]	; (8004cc4 <main+0x624>)
 8004c4e:	695b      	ldr	r3, [r3, #20]
 8004c50:	4619      	mov	r1, r3
 8004c52:	482e      	ldr	r0, [pc, #184]	; (8004d0c <main+0x66c>)
 8004c54:	f007 fba8 	bl	800c3a8 <iprintf>

  // initialize filter here for position sensor
  HAL_Delay(100);
 8004c58:	2064      	movs	r0, #100	; 0x64
 8004c5a:	f001 fe6f 	bl	800693c <HAL_Delay>
  ps_filter_init(&comm_encoder);
 8004c5e:	481a      	ldr	r0, [pc, #104]	; (8004cc8 <main+0x628>)
 8004c60:	f000 fd0e 	bl	8005680 <ps_filter_init>
  comm_encoder.filt_enable = 1;
 8004c64:	4b18      	ldr	r3, [pc, #96]	; (8004cc8 <main+0x628>)
 8004c66:	2201      	movs	r2, #1
 8004c68:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

  /* Start the FSM */
  state.state = MENU_MODE;
 8004c6c:	4b28      	ldr	r3, [pc, #160]	; (8004d10 <main+0x670>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	701a      	strb	r2, [r3, #0]
  state.next_state = MENU_MODE;
 8004c72:	4b27      	ldr	r3, [pc, #156]	; (8004d10 <main+0x670>)
 8004c74:	2200      	movs	r2, #0
 8004c76:	705a      	strb	r2, [r3, #1]
  state.ready = 1;
 8004c78:	4b25      	ldr	r3, [pc, #148]	; (8004d10 <main+0x670>)
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	70da      	strb	r2, [r3, #3]
  fsm_enter_state(&state);
 8004c7e:	4824      	ldr	r0, [pc, #144]	; (8004d10 <main+0x670>)
 8004c80:	f7fe fd9a 	bl	80037b8 <fsm_enter_state>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(100);
 8004c84:	2064      	movs	r0, #100	; 0x64
 8004c86:	f001 fe59 	bl	800693c <HAL_Delay>
	  drv_print_faults(drv);
 8004c8a:	4b14      	ldr	r3, [pc, #80]	; (8004cdc <main+0x63c>)
 8004c8c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004c90:	f7fd fb96 	bl	80023c0 <drv_print_faults>
	  HAL_Delay(100);
 8004c94:	e7f6      	b.n	8004c84 <main+0x5e4>
 8004c96:	bf00      	nop
 8004c98:	a0000000 	.word	0xa0000000
 8004c9c:	40019999 	.word	0x40019999
 8004ca0:	2000033c 	.word	0x2000033c
 8004ca4:	40a00000 	.word	0x40a00000
 8004ca8:	41480000 	.word	0x41480000
 8004cac:	c1480000 	.word	0xc1480000
 8004cb0:	42820000 	.word	0x42820000
 8004cb4:	c2820000 	.word	0xc2820000
 8004cb8:	08010ca8 	.word	0x08010ca8
 8004cbc:	20000850 	.word	0x20000850
 8004cc0:	200090d8 	.word	0x200090d8
 8004cc4:	2000043c 	.word	0x2000043c
 8004cc8:	20000b5c 	.word	0x20000b5c
 8004ccc:	2000023c 	.word	0x2000023c
 8004cd0:	20000284 	.word	0x20000284
 8004cd4:	200002cc 	.word	0x200002cc
 8004cd8:	40020000 	.word	0x40020000
 8004cdc:	20000ea4 	.word	0x20000ea4
 8004ce0:	42200000 	.word	0x42200000
 8004ce4:	08010ccc 	.word	0x08010ccc
 8004ce8:	20009548 	.word	0x20009548
 8004cec:	20009440 	.word	0x20009440
 8004cf0:	20009420 	.word	0x20009420
 8004cf4:	20000314 	.word	0x20000314
 8004cf8:	20009490 	.word	0x20009490
 8004cfc:	200095d8 	.word	0x200095d8
 8004d00:	3a83126f 	.word	0x3a83126f
 8004d04:	40020800 	.word	0x40020800
 8004d08:	20000eac 	.word	0x20000eac
 8004d0c:	08010cf4 	.word	0x08010cf4
 8004d10:	20000b48 	.word	0x20000b48

08004d14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b094      	sub	sp, #80	; 0x50
 8004d18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004d1a:	f107 031c 	add.w	r3, r7, #28
 8004d1e:	2234      	movs	r2, #52	; 0x34
 8004d20:	2100      	movs	r1, #0
 8004d22:	4618      	mov	r0, r3
 8004d24:	f006 fece 	bl	800bac4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004d28:	f107 0308 	add.w	r3, r7, #8
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	601a      	str	r2, [r3, #0]
 8004d30:	605a      	str	r2, [r3, #4]
 8004d32:	609a      	str	r2, [r3, #8]
 8004d34:	60da      	str	r2, [r3, #12]
 8004d36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d38:	2300      	movs	r3, #0
 8004d3a:	607b      	str	r3, [r7, #4]
 8004d3c:	4b2c      	ldr	r3, [pc, #176]	; (8004df0 <SystemClock_Config+0xdc>)
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d40:	4a2b      	ldr	r2, [pc, #172]	; (8004df0 <SystemClock_Config+0xdc>)
 8004d42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d46:	6413      	str	r3, [r2, #64]	; 0x40
 8004d48:	4b29      	ldr	r3, [pc, #164]	; (8004df0 <SystemClock_Config+0xdc>)
 8004d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d50:	607b      	str	r3, [r7, #4]
 8004d52:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d54:	2300      	movs	r3, #0
 8004d56:	603b      	str	r3, [r7, #0]
 8004d58:	4b26      	ldr	r3, [pc, #152]	; (8004df4 <SystemClock_Config+0xe0>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a25      	ldr	r2, [pc, #148]	; (8004df4 <SystemClock_Config+0xe0>)
 8004d5e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004d62:	6013      	str	r3, [r2, #0]
 8004d64:	4b23      	ldr	r3, [pc, #140]	; (8004df4 <SystemClock_Config+0xe0>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004d6c:	603b      	str	r3, [r7, #0]
 8004d6e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004d70:	2301      	movs	r3, #1
 8004d72:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004d74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004d78:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004d7a:	2302      	movs	r3, #2
 8004d7c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004d7e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004d82:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004d84:	2304      	movs	r3, #4
 8004d86:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8004d88:	23b4      	movs	r3, #180	; 0xb4
 8004d8a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004d8c:	2302      	movs	r3, #2
 8004d8e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004d90:	2302      	movs	r3, #2
 8004d92:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004d94:	2302      	movs	r3, #2
 8004d96:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004d98:	f107 031c 	add.w	r3, r7, #28
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f003 ff45 	bl	8008c2c <HAL_RCC_OscConfig>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d001      	beq.n	8004dac <SystemClock_Config+0x98>
  {
    Error_Handler();
 8004da8:	f000 f826 	bl	8004df8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004dac:	f003 fba4 	bl	80084f8 <HAL_PWREx_EnableOverDrive>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d001      	beq.n	8004dba <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8004db6:	f000 f81f 	bl	8004df8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004dba:	230f      	movs	r3, #15
 8004dbc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004dbe:	2302      	movs	r3, #2
 8004dc0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004dc6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004dca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004dcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004dd0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004dd2:	f107 0308 	add.w	r3, r7, #8
 8004dd6:	2105      	movs	r1, #5
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f003 fbdd 	bl	8008598 <HAL_RCC_ClockConfig>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d001      	beq.n	8004de8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8004de4:	f000 f808 	bl	8004df8 <Error_Handler>
  }
}
 8004de8:	bf00      	nop
 8004dea:	3750      	adds	r7, #80	; 0x50
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	40023800 	.word	0x40023800
 8004df4:	40007000 	.word	0x40007000

08004df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004dfc:	bf00      	nop
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr

08004e06 <fast_fmaxf>:
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	ed87 0a01 	vstr	s0, [r7, #4]
 8004e10:	edc7 0a00 	vstr	s1, [r7]
 8004e14:	ed97 7a01 	vldr	s14, [r7, #4]
 8004e18:	edd7 7a00 	vldr	s15, [r7]
 8004e1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e24:	dd01      	ble.n	8004e2a <fast_fmaxf+0x24>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	e000      	b.n	8004e2c <fast_fmaxf+0x26>
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	ee07 3a90 	vmov	s15, r3
 8004e30:	eeb0 0a67 	vmov.f32	s0, s15
 8004e34:	370c      	adds	r7, #12
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr

08004e3e <fast_fminf>:
 8004e3e:	b480      	push	{r7}
 8004e40:	b083      	sub	sp, #12
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	ed87 0a01 	vstr	s0, [r7, #4]
 8004e48:	edc7 0a00 	vstr	s1, [r7]
 8004e4c:	ed97 7a01 	vldr	s14, [r7, #4]
 8004e50:	edd7 7a00 	vldr	s15, [r7]
 8004e54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e5c:	d501      	bpl.n	8004e62 <fast_fminf+0x24>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	e000      	b.n	8004e64 <fast_fminf+0x26>
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	ee07 3a90 	vmov	s15, r3
 8004e68:	eeb0 0a67 	vmov.f32	s0, s15
 8004e6c:	370c      	adds	r7, #12
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr

08004e76 <fmaxf3>:
 8004e76:	b480      	push	{r7}
 8004e78:	b085      	sub	sp, #20
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	ed87 0a03 	vstr	s0, [r7, #12]
 8004e80:	edc7 0a02 	vstr	s1, [r7, #8]
 8004e84:	ed87 1a01 	vstr	s2, [r7, #4]
 8004e88:	ed97 7a03 	vldr	s14, [r7, #12]
 8004e8c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e98:	dd0c      	ble.n	8004eb4 <fmaxf3+0x3e>
 8004e9a:	ed97 7a03 	vldr	s14, [r7, #12]
 8004e9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ea2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eaa:	dd01      	ble.n	8004eb0 <fmaxf3+0x3a>
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	e00d      	b.n	8004ecc <fmaxf3+0x56>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	e00b      	b.n	8004ecc <fmaxf3+0x56>
 8004eb4:	ed97 7a02 	vldr	s14, [r7, #8]
 8004eb8:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ebc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ec4:	dd01      	ble.n	8004eca <fmaxf3+0x54>
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	e000      	b.n	8004ecc <fmaxf3+0x56>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	ee07 3a90 	vmov	s15, r3
 8004ed0:	eeb0 0a67 	vmov.f32	s0, s15
 8004ed4:	3714      	adds	r7, #20
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr

08004ede <fminf3>:
 8004ede:	b480      	push	{r7}
 8004ee0:	b085      	sub	sp, #20
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	ed87 0a03 	vstr	s0, [r7, #12]
 8004ee8:	edc7 0a02 	vstr	s1, [r7, #8]
 8004eec:	ed87 1a01 	vstr	s2, [r7, #4]
 8004ef0:	ed97 7a03 	vldr	s14, [r7, #12]
 8004ef4:	edd7 7a02 	vldr	s15, [r7, #8]
 8004ef8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f00:	d50c      	bpl.n	8004f1c <fminf3+0x3e>
 8004f02:	ed97 7a03 	vldr	s14, [r7, #12]
 8004f06:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f12:	d501      	bpl.n	8004f18 <fminf3+0x3a>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	e00d      	b.n	8004f34 <fminf3+0x56>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	e00b      	b.n	8004f34 <fminf3+0x56>
 8004f1c:	ed97 7a02 	vldr	s14, [r7, #8]
 8004f20:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f2c:	d501      	bpl.n	8004f32 <fminf3+0x54>
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	e000      	b.n	8004f34 <fminf3+0x56>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	ee07 3a90 	vmov	s15, r3
 8004f38:	eeb0 0a67 	vmov.f32	s0, s15
 8004f3c:	3714      	adds	r7, #20
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr

08004f46 <limit_norm>:
 8004f46:	b580      	push	{r7, lr}
 8004f48:	b086      	sub	sp, #24
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	60f8      	str	r0, [r7, #12]
 8004f4e:	60b9      	str	r1, [r7, #8]
 8004f50:	ed87 0a01 	vstr	s0, [r7, #4]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	ed93 7a00 	vldr	s14, [r3]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	edd3 7a00 	vldr	s15, [r3]
 8004f60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	edd3 6a00 	vldr	s13, [r3]
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	edd3 7a00 	vldr	s15, [r3]
 8004f70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f78:	eeb0 0a67 	vmov.f32	s0, s15
 8004f7c:	f00a ffc4 	bl	800ff08 <sqrtf>
 8004f80:	ed87 0a05 	vstr	s0, [r7, #20]
 8004f84:	ed97 7a05 	vldr	s14, [r7, #20]
 8004f88:	edd7 7a01 	vldr	s15, [r7, #4]
 8004f8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f94:	dc00      	bgt.n	8004f98 <limit_norm+0x52>
 8004f96:	e01b      	b.n	8004fd0 <limit_norm+0x8a>
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	ed93 7a00 	vldr	s14, [r3]
 8004f9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004fa2:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004fa6:	ed97 7a05 	vldr	s14, [r7, #20]
 8004faa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	edc3 7a00 	vstr	s15, [r3]
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	ed93 7a00 	vldr	s14, [r3]
 8004fba:	edd7 7a01 	vldr	s15, [r7, #4]
 8004fbe:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004fc2:	ed97 7a05 	vldr	s14, [r7, #20]
 8004fc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	edc3 7a00 	vstr	s15, [r3]
 8004fd0:	bf00      	nop
 8004fd2:	3718      	adds	r7, #24
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <float_to_uint>:
 8004fd8:	b480      	push	{r7}
 8004fda:	b087      	sub	sp, #28
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	ed87 0a03 	vstr	s0, [r7, #12]
 8004fe2:	edc7 0a02 	vstr	s1, [r7, #8]
 8004fe6:	ed87 1a01 	vstr	s2, [r7, #4]
 8004fea:	6038      	str	r0, [r7, #0]
 8004fec:	ed97 7a01 	vldr	s14, [r7, #4]
 8004ff0:	edd7 7a02 	vldr	s15, [r7, #8]
 8004ff4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ff8:	edc7 7a05 	vstr	s15, [r7, #20]
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	613b      	str	r3, [r7, #16]
 8005000:	ed97 7a03 	vldr	s14, [r7, #12]
 8005004:	edd7 7a04 	vldr	s15, [r7, #16]
 8005008:	ee37 7a67 	vsub.f32	s14, s14, s15
 800500c:	2201      	movs	r2, #1
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	fa02 f303 	lsl.w	r3, r2, r3
 8005014:	3b01      	subs	r3, #1
 8005016:	ee07 3a90 	vmov	s15, r3
 800501a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800501e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005022:	ed97 7a05 	vldr	s14, [r7, #20]
 8005026:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800502a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800502e:	ee17 3a90 	vmov	r3, s15
 8005032:	4618      	mov	r0, r3
 8005034:	371c      	adds	r7, #28
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr

0800503e <uint_to_float>:
 800503e:	b480      	push	{r7}
 8005040:	b087      	sub	sp, #28
 8005042:	af00      	add	r7, sp, #0
 8005044:	60f8      	str	r0, [r7, #12]
 8005046:	ed87 0a02 	vstr	s0, [r7, #8]
 800504a:	edc7 0a01 	vstr	s1, [r7, #4]
 800504e:	6039      	str	r1, [r7, #0]
 8005050:	ed97 7a01 	vldr	s14, [r7, #4]
 8005054:	edd7 7a02 	vldr	s15, [r7, #8]
 8005058:	ee77 7a67 	vsub.f32	s15, s14, s15
 800505c:	edc7 7a05 	vstr	s15, [r7, #20]
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	613b      	str	r3, [r7, #16]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	ee07 3a90 	vmov	s15, r3
 800506a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800506e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005072:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005076:	2201      	movs	r2, #1
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	fa02 f303 	lsl.w	r3, r2, r3
 800507e:	3b01      	subs	r3, #1
 8005080:	ee07 3a90 	vmov	s15, r3
 8005084:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005088:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800508c:	edd7 7a04 	vldr	s15, [r7, #16]
 8005090:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005094:	eeb0 0a67 	vmov.f32	s0, s15
 8005098:	371c      	adds	r7, #28
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
	...

080050a4 <sin_lut>:
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	ed87 0a01 	vstr	s0, [r7, #4]
 80050ae:	eddf 0a17 	vldr	s1, [pc, #92]	; 800510c <sin_lut+0x68>
 80050b2:	ed97 0a01 	vldr	s0, [r7, #4]
 80050b6:	f00a ff07 	bl	800fec8 <fmodf>
 80050ba:	ed87 0a01 	vstr	s0, [r7, #4]
 80050be:	edd7 7a01 	vldr	s15, [r7, #4]
 80050c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80050c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050ca:	d506      	bpl.n	80050da <sin_lut+0x36>
 80050cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80050d0:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800510c <sin_lut+0x68>
 80050d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80050d8:	e001      	b.n	80050de <sin_lut+0x3a>
 80050da:	edd7 7a01 	vldr	s15, [r7, #4]
 80050de:	edc7 7a01 	vstr	s15, [r7, #4]
 80050e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80050e6:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8005110 <sin_lut+0x6c>
 80050ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80050f2:	ee17 3a90 	vmov	r3, s15
 80050f6:	4a07      	ldr	r2, [pc, #28]	; (8005114 <sin_lut+0x70>)
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	4413      	add	r3, r2
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	ee07 3a90 	vmov	s15, r3
 8005102:	eeb0 0a67 	vmov.f32	s0, s15
 8005106:	3708      	adds	r7, #8
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}
 800510c:	40c90fdb 	.word	0x40c90fdb
 8005110:	42a2f983 	.word	0x42a2f983
 8005114:	08010da0 	.word	0x08010da0

08005118 <cos_lut>:
 8005118:	b580      	push	{r7, lr}
 800511a:	b082      	sub	sp, #8
 800511c:	af00      	add	r7, sp, #0
 800511e:	ed87 0a01 	vstr	s0, [r7, #4]
 8005122:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8005144 <cos_lut+0x2c>
 8005126:	edd7 7a01 	vldr	s15, [r7, #4]
 800512a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800512e:	eeb0 0a67 	vmov.f32	s0, s15
 8005132:	f7ff ffb7 	bl	80050a4 <sin_lut>
 8005136:	eef0 7a40 	vmov.f32	s15, s0
 800513a:	eeb0 0a67 	vmov.f32	s0, s15
 800513e:	3708      	adds	r7, #8
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}
 8005144:	3fc90fdb 	.word	0x3fc90fdb

08005148 <ps_warmup>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void ps_warmup(EncoderStruct * encoder, int n){
 8005148:	b580      	push	{r7, lr}
 800514a:	b086      	sub	sp, #24
 800514c:	af02      	add	r7, sp, #8
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	6039      	str	r1, [r7, #0]
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	int raw;
	for(int i = 0; i<n; i++){
 8005152:	2300      	movs	r3, #0
 8005154:	60fb      	str	r3, [r7, #12]
 8005156:	e03c      	b.n	80051d2 <ps_warmup+0x8a>
		encoder->spi_tx_buff[0] = 0xA6;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	22a6      	movs	r2, #166	; 0xa6
 800515c:	701a      	strb	r2, [r3, #0]
		encoder->spi_tx_buff[1] = 0x00;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	705a      	strb	r2, [r3, #1]
		encoder->spi_tx_buff[2] = 0x00;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	709a      	strb	r2, [r3, #2]
		encoder->spi_tx_buff[3] = 0x00;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	70da      	strb	r2, [r3, #3]
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 8005170:	2200      	movs	r2, #0
 8005172:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005176:	481b      	ldr	r0, [pc, #108]	; (80051e4 <ps_warmup+0x9c>)
 8005178:	f003 f9a4 	bl	80084c4 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, encoder->spi_tx_buff, encoder->spi_rx_buff, 4, 100);
 800517c:	6879      	ldr	r1, [r7, #4]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	1d1a      	adds	r2, r3, #4
 8005182:	2364      	movs	r3, #100	; 0x64
 8005184:	9300      	str	r3, [sp, #0]
 8005186:	2304      	movs	r3, #4
 8005188:	4817      	ldr	r0, [pc, #92]	; (80051e8 <ps_warmup+0xa0>)
 800518a:	f004 f876 	bl	800927a <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 800518e:	bf00      	nop
 8005190:	4b15      	ldr	r3, [pc, #84]	; (80051e8 <ps_warmup+0xa0>)
 8005192:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005196:	b2db      	uxtb	r3, r3
 8005198:	2b02      	cmp	r3, #2
 800519a:	d0f9      	beq.n	8005190 <ps_warmup+0x48>
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 800519c:	2201      	movs	r2, #1
 800519e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80051a2:	4810      	ldr	r0, [pc, #64]	; (80051e4 <ps_warmup+0x9c>)
 80051a4:	f003 f98e 	bl	80084c4 <HAL_GPIO_WritePin>
		delay_us(100);
 80051a8:	2064      	movs	r0, #100	; 0x64
 80051aa:	f001 fa73 	bl	8006694 <delay_us>
		raw = ((encoder->spi_rx_buff[1]<<16)|(encoder->spi_rx_buff[2]<<8)|(encoder->spi_rx_buff[3]))>>5;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	795b      	ldrb	r3, [r3, #5]
 80051b2:	041a      	lsls	r2, r3, #16
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	799b      	ldrb	r3, [r3, #6]
 80051b8:	021b      	lsls	r3, r3, #8
 80051ba:	4313      	orrs	r3, r2
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	79d2      	ldrb	r2, [r2, #7]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	115b      	asrs	r3, r3, #5
 80051c4:	60bb      	str	r3, [r7, #8]
//		printf("%d\n\r", raw);
		delay_us(100);
 80051c6:	2064      	movs	r0, #100	; 0x64
 80051c8:	f001 fa64 	bl	8006694 <delay_us>
	for(int i = 0; i<n; i++){
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	3301      	adds	r3, #1
 80051d0:	60fb      	str	r3, [r7, #12]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	dbbe      	blt.n	8005158 <ps_warmup+0x10>
	}
}
 80051da:	bf00      	nop
 80051dc:	bf00      	nop
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	40020000 	.word	0x40020000
 80051e8:	200094ec 	.word	0x200094ec

080051ec <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b08e      	sub	sp, #56	; 0x38
 80051f0:	af02      	add	r7, sp, #8
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68da      	ldr	r2, [r3, #12]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	611a      	str	r2, [r3, #16]
	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
 8005200:	2313      	movs	r3, #19
 8005202:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005204:	e011      	b.n	800522a <ps_sample+0x3e>
 8005206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005208:	3b01      	subs	r3, #1
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	3304      	adds	r3, #4
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	4413      	add	r3, r2
 8005212:	3304      	adds	r3, #4
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	6879      	ldr	r1, [r7, #4]
 8005218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800521a:	3304      	adds	r3, #4
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	440b      	add	r3, r1
 8005220:	3304      	adds	r3, #4
 8005222:	601a      	str	r2, [r3, #0]
 8005224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005226:	3b01      	subs	r3, #1
 8005228:	62fb      	str	r3, [r7, #44]	; 0x2c
 800522a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800522c:	2b00      	cmp	r3, #0
 800522e:	dcea      	bgt.n	8005206 <ps_sample+0x1a>
	//for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->count_buff[i] = encoder->count_buff[i-1];}
	//memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float)); // this is much slower for some reason

	/* SPI read/write */
	encoder->spi_tx_buff[0] = 0xA6;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	22a6      	movs	r2, #166	; 0xa6
 8005234:	701a      	strb	r2, [r3, #0]
	encoder->spi_tx_buff[1] = 0x00;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	705a      	strb	r2, [r3, #1]
	encoder->spi_tx_buff[2] = 0x00;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	709a      	strb	r2, [r3, #2]
	encoder->spi_tx_buff[3] = 0x00;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	70da      	strb	r2, [r3, #3]
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 8005248:	2200      	movs	r2, #0
 800524a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800524e:	48b5      	ldr	r0, [pc, #724]	; (8005524 <ps_sample+0x338>)
 8005250:	f003 f938 	bl	80084c4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&ENC_SPI, encoder->spi_tx_buff, encoder->spi_rx_buff, 4, 100);
 8005254:	6879      	ldr	r1, [r7, #4]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	1d1a      	adds	r2, r3, #4
 800525a:	2364      	movs	r3, #100	; 0x64
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	2304      	movs	r3, #4
 8005260:	48b1      	ldr	r0, [pc, #708]	; (8005528 <ps_sample+0x33c>)
 8005262:	f004 f80a 	bl	800927a <HAL_SPI_TransmitReceive>
	while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8005266:	bf00      	nop
 8005268:	4baf      	ldr	r3, [pc, #700]	; (8005528 <ps_sample+0x33c>)
 800526a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b02      	cmp	r3, #2
 8005272:	d0f9      	beq.n	8005268 <ps_sample+0x7c>
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8005274:	2201      	movs	r2, #1
 8005276:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800527a:	48aa      	ldr	r0, [pc, #680]	; (8005524 <ps_sample+0x338>)
 800527c:	f003 f922 	bl	80084c4 <HAL_GPIO_WritePin>

	encoder->raw = ((encoder->spi_rx_buff[1]<<16)|(encoder->spi_rx_buff[2]<<8)|(encoder->spi_rx_buff[3]))>>5;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	795b      	ldrb	r3, [r3, #5]
 8005284:	041a      	lsls	r2, r3, #16
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	799b      	ldrb	r3, [r3, #6]
 800528a:	021b      	lsls	r3, r3, #8
 800528c:	4313      	orrs	r3, r2
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	79d2      	ldrb	r2, [r2, #7]
 8005292:	4313      	orrs	r3, r2
 8005294:	115b      	asrs	r3, r3, #5
 8005296:	461a      	mov	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	609a      	str	r2, [r3, #8]

	/* Linearization */
	int off_1 = encoder->offset_lut[(encoder->raw)>>LUT_SHIFT];				// lookup table lower entry
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	0b1b      	lsrs	r3, r3, #12
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	3350      	adds	r3, #80	; 0x50
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	61fb      	str	r3, [r7, #28]
	int off_2 = encoder->offset_lut[((encoder->raw>>LUT_SHIFT)+1)%128];		// lookup table higher entry
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	0b1b      	lsrs	r3, r3, #12
 80052b4:	3301      	adds	r3, #1
 80052b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	3350      	adds	r3, #80	; 0x50
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	4413      	add	r3, r2
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	61bb      	str	r3, [r7, #24]
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>LUT_SHIFT)<<LUT_SHIFT))>>LUT_SHIFT);     // Interpolate between lookup table entries
 80052c6:	69ba      	ldr	r2, [r7, #24]
 80052c8:	69fb      	ldr	r3, [r7, #28]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	461a      	mov	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052d6:	fb02 f303 	mul.w	r3, r2, r3
 80052da:	0b1a      	lsrs	r2, r3, #12
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	4413      	add	r3, r2
 80052e0:	617b      	str	r3, [r7, #20]
	encoder->count = encoder->raw + off_interp;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	689a      	ldr	r2, [r3, #8]
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	4413      	add	r3, r2
 80052ea:	461a      	mov	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0

	/* Real angles in radians */
	encoder->angle_singleturn = ((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80052f8:	4b8c      	ldr	r3, [pc, #560]	; (800552c <ps_sample+0x340>)
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	ee07 3a90 	vmov	s15, r3
 8005302:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005306:	eddf 6a8a 	vldr	s13, [pc, #552]	; 8005530 <ps_sample+0x344>
 800530a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	edc3 7a03 	vstr	s15, [r3, #12]
	int int_angle = encoder->angle_singleturn;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	edd3 7a03 	vldr	s15, [r3, #12]
 800531a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800531e:	ee17 3a90 	vmov	r3, s15
 8005322:	613b      	str	r3, [r7, #16]
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	ed93 7a03 	vldr	s14, [r3, #12]
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	ee07 3a90 	vmov	s15, r3
 8005330:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005334:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005338:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8005534 <ps_sample+0x348>
 800533c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	edc3 7a03 	vstr	s15, [r3, #12]
	//encoder->angle_singleturn = TWO_PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	edd3 7a03 	vldr	s15, [r3, #12]
 800534c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005354:	d507      	bpl.n	8005366 <ps_sample+0x17a>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	edd3 7a03 	vldr	s15, [r3, #12]
 800535c:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8005534 <ps_sample+0x348>
 8005360:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005364:	e002      	b.n	800536c <ps_sample+0x180>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	edd3 7a03 	vldr	s15, [r3, #12]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	edc3 7a03 	vstr	s15, [r3, #12]

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800537e:	4b6b      	ldr	r3, [pc, #428]	; (800552c <ps_sample+0x340>)
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	ee07 3a90 	vmov	s15, r3
 8005388:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800538c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005390:	eddf 6a67 	vldr	s13, [pc, #412]	; 8005530 <ps_sample+0x344>
 8005394:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
	int_angle = (int)encoder->elec_angle;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80053a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80053a8:	ee17 3a90 	vmov	r3, s15
 80053ac:	613b      	str	r3, [r7, #16]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	ee07 3a90 	vmov	s15, r3
 80053ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80053be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80053c2:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8005534 <ps_sample+0x348>
 80053c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
	//encoder->elec_angle = TWO_PI_F*fmodf((encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80053d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80053da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053de:	d507      	bpl.n	80053f0 <ps_sample+0x204>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80053e6:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8005534 <ps_sample+0x348>
 80053ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80053ee:	e002      	b.n	80053f6 <ps_sample+0x20a>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
	/* Rollover */
	int rollover = 0;
 80053fc:	2300      	movs	r3, #0
 80053fe:	62bb      	str	r3, [r7, #40]	; 0x28
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	ed93 7a03 	vldr	s14, [r3, #12]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	edd3 7a04 	vldr	s15, [r3, #16]
 800540c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005410:	edc7 7a03 	vstr	s15, [r7, #12]
	if(angle_diff > PI_F){rollover = -1;}
 8005414:	edd7 7a03 	vldr	s15, [r7, #12]
 8005418:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8005538 <ps_sample+0x34c>
 800541c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005424:	dd03      	ble.n	800542e <ps_sample+0x242>
 8005426:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800542a:	62bb      	str	r3, [r7, #40]	; 0x28
 800542c:	e00a      	b.n	8005444 <ps_sample+0x258>
	else if(angle_diff < -PI_F){rollover = 1;}
 800542e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005432:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800553c <ps_sample+0x350>
 8005436:	eef4 7ac7 	vcmpe.f32	s15, s14
 800543a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800543e:	d501      	bpl.n	8005444 <ps_sample+0x258>
 8005440:	2301      	movs	r3, #1
 8005442:	62bb      	str	r3, [r7, #40]	; 0x28
	encoder->turns += rollover;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800544a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800544c:	441a      	add	r2, r3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	if(!encoder->first_sample){
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f893 3344 	ldrb.w	r3, [r3, #836]	; 0x344
 800545a:	2b00      	cmp	r3, #0
 800545c:	d107      	bne.n	800546e <ps_sample+0x282>
		encoder->turns = 0;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
		encoder->first_sample = 1;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 2344 	strb.w	r2, [r3, #836]	; 0x344
	}

	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	ed93 7a03 	vldr	s14, [r3, #12]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800547a:	ee07 3a90 	vmov	s15, r3
 800547e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005482:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8005534 <ps_sample+0x348>
 8005486:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800548a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	edc3 7a05 	vstr	s15, [r3, #20]

	// old velocity calculation
//	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));

	// modified to match MBed code calculation of velocity!
	encoder->single_vel = (encoder->angle_multiturn[0] - encoder->angle_multiturn[1])/dt;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	ed93 7a05 	vldr	s14, [r3, #20]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	edd3 7a06 	vldr	s15, [r3, #24]
 80054a0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80054a4:	ed97 7a00 	vldr	s14, [r7]
 80054a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4

	//ADD FILTER HERE TO THE UNFILTERED VELOCITY
	if ( ((encoder->single_vel > (V_U12_MAX*RATIO)) || (encoder->single_vel < (V_U12_MIN*RATIO))) && (encoder->filt_enable==1)) {
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 80054b8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8005540 <ps_sample+0x354>
 80054bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054c4:	dc09      	bgt.n	80054da <ps_sample+0x2ee>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 80054cc:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005544 <ps_sample+0x358>
 80054d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054d8:	d513      	bpl.n	8005502 <ps_sample+0x316>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d10e      	bne.n	8005502 <ps_sample+0x316>
		encoder->angle_multiturn[0] = encoder->filt_prev_mech;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	615a      	str	r2, [r3, #20]
		encoder->elec_angle = encoder->filt_prev_elec;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	665a      	str	r2, [r3, #100]	; 0x64
		encoder->single_vel = 0.0;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f04f 0200 	mov.w	r2, #0
 80054fc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005500:	e008      	b.n	8005514 <ps_sample+0x328>
	}
	else {
		encoder->filt_prev_mech = encoder->angle_multiturn[0];
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	695a      	ldr	r2, [r3, #20]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	67da      	str	r2, [r3, #124]	; 0x7c
		encoder->filt_prev_elec = encoder->elec_angle;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}

	float sum = encoder->single_vel;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800551a:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 1; i < N_POS_SAMPLES; i++){
 800551c:	2301      	movs	r3, #1
 800551e:	623b      	str	r3, [r7, #32]
 8005520:	e037      	b.n	8005592 <ps_sample+0x3a6>
 8005522:	bf00      	nop
 8005524:	40020000 	.word	0x40020000
 8005528:	200094ec 	.word	0x200094ec
 800552c:	2000043c 	.word	0x2000043c
 8005530:	49000000 	.word	0x49000000
 8005534:	40c90fdb 	.word	0x40c90fdb
 8005538:	40490fdb 	.word	0x40490fdb
 800553c:	c0490fdb 	.word	0xc0490fdb
 8005540:	43c30000 	.word	0x43c30000
 8005544:	c3c30000 	.word	0xc3c30000
		encoder->vel_vec[N_POS_SAMPLES - i] = encoder->vel_vec[N_POS_SAMPLES-i-1];
 8005548:	6a3b      	ldr	r3, [r7, #32]
 800554a:	f1c3 0213 	rsb	r2, r3, #19
 800554e:	6a3b      	ldr	r3, [r7, #32]
 8005550:	f1c3 0314 	rsb	r3, r3, #20
 8005554:	6879      	ldr	r1, [r7, #4]
 8005556:	3220      	adds	r2, #32
 8005558:	0092      	lsls	r2, r2, #2
 800555a:	440a      	add	r2, r1
 800555c:	3204      	adds	r2, #4
 800555e:	6812      	ldr	r2, [r2, #0]
 8005560:	6879      	ldr	r1, [r7, #4]
 8005562:	3320      	adds	r3, #32
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	440b      	add	r3, r1
 8005568:	3304      	adds	r3, #4
 800556a:	601a      	str	r2, [r3, #0]
		sum += encoder->vel_vec[N_POS_SAMPLES-i];
 800556c:	6a3b      	ldr	r3, [r7, #32]
 800556e:	f1c3 0314 	rsb	r3, r3, #20
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	3320      	adds	r3, #32
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4413      	add	r3, r2
 800557a:	3304      	adds	r3, #4
 800557c:	edd3 7a00 	vldr	s15, [r3]
 8005580:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005584:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005588:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	for (int i = 1; i < N_POS_SAMPLES; i++){
 800558c:	6a3b      	ldr	r3, [r7, #32]
 800558e:	3301      	adds	r3, #1
 8005590:	623b      	str	r3, [r7, #32]
 8005592:	6a3b      	ldr	r3, [r7, #32]
 8005594:	2b13      	cmp	r3, #19
 8005596:	ddd7      	ble.n	8005548 <ps_sample+0x35c>
		}
	encoder->vel_vec[0] = encoder->single_vel;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	encoder->velocity =  sum/((float)N_POS_SAMPLES);
 80055a4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80055a8:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 80055ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80055c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

}
 80055cc:	bf00      	nop
 80055ce:	3730      	adds	r7, #48	; 0x30
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <ps_print>:

void ps_print(EncoderStruct * encoder){
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
	printf("   Raw: %u", (unsigned int)encoder->raw);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	4619      	mov	r1, r3
 80055e2:	4820      	ldr	r0, [pc, #128]	; (8005664 <ps_print+0x90>)
 80055e4:	f006 fee0 	bl	800c3a8 <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80055ee:	4619      	mov	r1, r3
 80055f0:	481d      	ldr	r0, [pc, #116]	; (8005668 <ps_print+0x94>)
 80055f2:	f006 fed9 	bl	800c3a8 <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	4618      	mov	r0, r3
 80055fc:	f7fa ffc4 	bl	8000588 <__aeabi_f2d>
 8005600:	4602      	mov	r2, r0
 8005602:	460b      	mov	r3, r1
 8005604:	4819      	ldr	r0, [pc, #100]	; (800566c <ps_print+0x98>)
 8005606:	f006 fecf 	bl	800c3a8 <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	4618      	mov	r0, r3
 8005610:	f7fa ffba 	bl	8000588 <__aeabi_f2d>
 8005614:	4602      	mov	r2, r0
 8005616:	460b      	mov	r3, r1
 8005618:	4815      	ldr	r0, [pc, #84]	; (8005670 <ps_print+0x9c>)
 800561a:	f006 fec5 	bl	800c3a8 <iprintf>
	printf("   Electrical: %f", encoder->elec_angle);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005622:	4618      	mov	r0, r3
 8005624:	f7fa ffb0 	bl	8000588 <__aeabi_f2d>
 8005628:	4602      	mov	r2, r0
 800562a:	460b      	mov	r3, r1
 800562c:	4811      	ldr	r0, [pc, #68]	; (8005674 <ps_print+0xa0>)
 800562e:	f006 febb 	bl	800c3a8 <iprintf>
	printf("   Turns:  %d", encoder->turns);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005638:	4619      	mov	r1, r3
 800563a:	480f      	ldr	r0, [pc, #60]	; (8005678 <ps_print+0xa4>)
 800563c:	f006 feb4 	bl	800c3a8 <iprintf>
	printf("   Vel: %f\n\r", encoder->velocity);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005644:	4618      	mov	r0, r3
 8005646:	f7fa ff9f 	bl	8000588 <__aeabi_f2d>
 800564a:	4602      	mov	r2, r0
 800564c:	460b      	mov	r3, r1
 800564e:	480b      	ldr	r0, [pc, #44]	; (800567c <ps_print+0xa8>)
 8005650:	f006 feaa 	bl	800c3a8 <iprintf>
	delay_us(10000);
 8005654:	f242 7010 	movw	r0, #10000	; 0x2710
 8005658:	f001 f81c 	bl	8006694 <delay_us>
}
 800565c:	bf00      	nop
 800565e:	3708      	adds	r7, #8
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	08010d20 	.word	0x08010d20
 8005668:	08010d2c 	.word	0x08010d2c
 800566c:	08010d44 	.word	0x08010d44
 8005670:	08010d58 	.word	0x08010d58
 8005674:	08010d6c 	.word	0x08010d6c
 8005678:	08010d80 	.word	0x08010d80
 800567c:	08010d90 	.word	0x08010d90

08005680 <ps_filter_init>:

void WriteLUT(EncoderStruct * encoder,  int new_lut[N_LUT]){
	memcpy(encoder->offset_lut, new_lut, sizeof(encoder->offset_lut));
}

void ps_filter_init(EncoderStruct * encoder){
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
	encoder->filt_prev_mech = encoder->angle_multiturn[0];
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	695a      	ldr	r2, [r3, #20]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	67da      	str	r2, [r3, #124]	; 0x7c
	encoder->filt_prev_elec = encoder->elec_angle;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 800569a:	bf00      	nop
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr

080056a6 <preference_writer_init>:
    __sector = sector;
    __ready = false;
}
*/

void preference_writer_init(PreferenceWriter * pr, uint32_t sector){
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b082      	sub	sp, #8
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
 80056ae:	6039      	str	r1, [r7, #0]
	flash_writer_init(&pr->fw, sector);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6839      	ldr	r1, [r7, #0]
 80056b4:	4618      	mov	r0, r3
 80056b6:	f7fc ff77 	bl	80025a8 <flash_writer_init>
	pr->sector = sector;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	683a      	ldr	r2, [r7, #0]
 80056be:	60da      	str	r2, [r3, #12]
}
 80056c0:	bf00      	nop
 80056c2:	3708      	adds	r7, #8
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <preference_writer_open>:


void preference_writer_open(PreferenceWriter * pr) {
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
    flash_writer_open(&pr->fw);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fc ff86 	bl	80025e4 <flash_writer_open>
    pr->ready = true;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	741a      	strb	r2, [r3, #16]
}
 80056de:	bf00      	nop
 80056e0:	3708      	adds	r7, #8
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}

080056e6 <preference_writer_ready>:

bool  preference_writer_ready(PreferenceWriter pr) {
 80056e6:	b084      	sub	sp, #16
 80056e8:	b490      	push	{r4, r7}
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	f107 0408 	add.w	r4, r7, #8
 80056f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return pr.ready;
 80056f4:	7e3b      	ldrb	r3, [r7, #24]
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bc90      	pop	{r4, r7}
 80056fc:	b004      	add	sp, #16
 80056fe:	4770      	bx	lr

08005700 <preference_writer_flush>:

void preference_writer_write_float(float x, int index) {
    __float_reg[index] = x;
}

void preference_writer_flush(PreferenceWriter * pr) {
 8005700:	b580      	push	{r7, lr}
 8005702:	b086      	sub	sp, #24
 8005704:	af02      	add	r7, sp, #8
 8005706:	6078      	str	r0, [r7, #4]
    int offs;
    for (offs = 0; offs < 256; offs++) {
 8005708:	2300      	movs	r3, #0
 800570a:	60fb      	str	r3, [r7, #12]
 800570c:	e00d      	b.n	800572a <preference_writer_flush+0x2a>
        flash_writer_write_int(pr->fw, offs, __int_reg[offs]);
 800570e:	68f9      	ldr	r1, [r7, #12]
 8005710:	4a17      	ldr	r2, [pc, #92]	; (8005770 <preference_writer_flush+0x70>)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005718:	687a      	ldr	r2, [r7, #4]
 800571a:	9300      	str	r3, [sp, #0]
 800571c:	460b      	mov	r3, r1
 800571e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005720:	f7fc ff7c 	bl	800261c <flash_writer_write_int>
    for (offs = 0; offs < 256; offs++) {
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	3301      	adds	r3, #1
 8005728:	60fb      	str	r3, [r7, #12]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2bff      	cmp	r3, #255	; 0xff
 800572e:	ddee      	ble.n	800570e <preference_writer_flush+0xe>
    }
    for (; offs < 320; offs++) {
 8005730:	e012      	b.n	8005758 <preference_writer_flush+0x58>
        flash_writer_write_float(pr->fw, offs, __float_reg[offs - 256]);
 8005732:	68f9      	ldr	r1, [r7, #12]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800573a:	4a0e      	ldr	r2, [pc, #56]	; (8005774 <preference_writer_flush+0x74>)
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	4413      	add	r3, r2
 8005740:	edd3 7a00 	vldr	s15, [r3]
 8005744:	687a      	ldr	r2, [r7, #4]
 8005746:	eeb0 0a67 	vmov.f32	s0, s15
 800574a:	460b      	mov	r3, r1
 800574c:	ca07      	ldmia	r2, {r0, r1, r2}
 800574e:	f7fc ff7b 	bl	8002648 <flash_writer_write_float>
    for (; offs < 320; offs++) {
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	3301      	adds	r3, #1
 8005756:	60fb      	str	r3, [r7, #12]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800575e:	dbe8      	blt.n	8005732 <preference_writer_flush+0x32>
    }
    pr->ready = false;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	741a      	strb	r2, [r3, #16]
}
 8005766:	bf00      	nop
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	2000043c 	.word	0x2000043c
 8005774:	2000033c 	.word	0x2000033c

08005778 <preference_writer_load>:

void preference_writer_load(PreferenceWriter pr) {
 8005778:	b084      	sub	sp, #16
 800577a:	b590      	push	{r4, r7, lr}
 800577c:	b083      	sub	sp, #12
 800577e:	af00      	add	r7, sp, #0
 8005780:	f107 0418 	add.w	r4, r7, #24
 8005784:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int offs;
    for (offs = 0; offs < 256; offs++) {
 8005788:	2300      	movs	r3, #0
 800578a:	607b      	str	r3, [r7, #4]
 800578c:	e00d      	b.n	80057aa <preference_writer_load+0x32>
        __int_reg[offs] = flash_read_int(pr.fw, offs);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f107 0218 	add.w	r2, r7, #24
 8005794:	ca07      	ldmia	r2, {r0, r1, r2}
 8005796:	f7fc ff7d 	bl	8002694 <flash_read_int>
 800579a:	4602      	mov	r2, r0
 800579c:	4915      	ldr	r1, [pc, #84]	; (80057f4 <preference_writer_load+0x7c>)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (offs = 0; offs < 256; offs++) {
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	3301      	adds	r3, #1
 80057a8:	607b      	str	r3, [r7, #4]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2bff      	cmp	r3, #255	; 0xff
 80057ae:	ddee      	ble.n	800578e <preference_writer_load+0x16>
    }
    for(; offs < 320; offs++) {
 80057b0:	e013      	b.n	80057da <preference_writer_load+0x62>
        __float_reg[offs - 256] = flash_read_float(pr.fw, offs);
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f5a3 7480 	sub.w	r4, r3, #256	; 0x100
 80057ba:	4613      	mov	r3, r2
 80057bc:	f107 0218 	add.w	r2, r7, #24
 80057c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80057c2:	f7fc ff7d 	bl	80026c0 <flash_read_float>
 80057c6:	eef0 7a40 	vmov.f32	s15, s0
 80057ca:	4a0b      	ldr	r2, [pc, #44]	; (80057f8 <preference_writer_load+0x80>)
 80057cc:	00a3      	lsls	r3, r4, #2
 80057ce:	4413      	add	r3, r2
 80057d0:	edc3 7a00 	vstr	s15, [r3]
    for(; offs < 320; offs++) {
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	3301      	adds	r3, #1
 80057d8:	607b      	str	r3, [r7, #4]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80057e0:	dbe7      	blt.n	80057b2 <preference_writer_load+0x3a>
    }
}
 80057e2:	bf00      	nop
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80057ee:	b004      	add	sp, #16
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	2000043c 	.word	0x2000043c
 80057f8:	2000033c 	.word	0x2000033c

080057fc <preference_writer_close>:

void preference_writer_close(PreferenceWriter *pr) {
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b082      	sub	sp, #8
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
    pr->ready = false;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	741a      	strb	r2, [r3, #16]
    flash_writer_close(&pr->fw);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4618      	mov	r0, r3
 800580e:	f7fc ff34 	bl	800267a <flash_writer_close>
}
 8005812:	bf00      	nop
 8005814:	3708      	adds	r7, #8
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
	...

0800581c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005820:	4b18      	ldr	r3, [pc, #96]	; (8005884 <MX_SPI1_Init+0x68>)
 8005822:	4a19      	ldr	r2, [pc, #100]	; (8005888 <MX_SPI1_Init+0x6c>)
 8005824:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005826:	4b17      	ldr	r3, [pc, #92]	; (8005884 <MX_SPI1_Init+0x68>)
 8005828:	f44f 7282 	mov.w	r2, #260	; 0x104
 800582c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800582e:	4b15      	ldr	r3, [pc, #84]	; (8005884 <MX_SPI1_Init+0x68>)
 8005830:	2200      	movs	r2, #0
 8005832:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8005834:	4b13      	ldr	r3, [pc, #76]	; (8005884 <MX_SPI1_Init+0x68>)
 8005836:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800583a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800583c:	4b11      	ldr	r3, [pc, #68]	; (8005884 <MX_SPI1_Init+0x68>)
 800583e:	2200      	movs	r2, #0
 8005840:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005842:	4b10      	ldr	r3, [pc, #64]	; (8005884 <MX_SPI1_Init+0x68>)
 8005844:	2201      	movs	r2, #1
 8005846:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005848:	4b0e      	ldr	r3, [pc, #56]	; (8005884 <MX_SPI1_Init+0x68>)
 800584a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800584e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005850:	4b0c      	ldr	r3, [pc, #48]	; (8005884 <MX_SPI1_Init+0x68>)
 8005852:	2228      	movs	r2, #40	; 0x28
 8005854:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005856:	4b0b      	ldr	r3, [pc, #44]	; (8005884 <MX_SPI1_Init+0x68>)
 8005858:	2200      	movs	r2, #0
 800585a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800585c:	4b09      	ldr	r3, [pc, #36]	; (8005884 <MX_SPI1_Init+0x68>)
 800585e:	2200      	movs	r2, #0
 8005860:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005862:	4b08      	ldr	r3, [pc, #32]	; (8005884 <MX_SPI1_Init+0x68>)
 8005864:	2200      	movs	r2, #0
 8005866:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005868:	4b06      	ldr	r3, [pc, #24]	; (8005884 <MX_SPI1_Init+0x68>)
 800586a:	220a      	movs	r2, #10
 800586c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800586e:	4805      	ldr	r0, [pc, #20]	; (8005884 <MX_SPI1_Init+0x68>)
 8005870:	f003 fc7a 	bl	8009168 <HAL_SPI_Init>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d001      	beq.n	800587e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800587a:	f7ff fabd 	bl	8004df8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800587e:	bf00      	nop
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	20009494 	.word	0x20009494
 8005888:	40013000 	.word	0x40013000

0800588c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8005890:	4b17      	ldr	r3, [pc, #92]	; (80058f0 <MX_SPI3_Init+0x64>)
 8005892:	4a18      	ldr	r2, [pc, #96]	; (80058f4 <MX_SPI3_Init+0x68>)
 8005894:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005896:	4b16      	ldr	r3, [pc, #88]	; (80058f0 <MX_SPI3_Init+0x64>)
 8005898:	f44f 7282 	mov.w	r2, #260	; 0x104
 800589c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800589e:	4b14      	ldr	r3, [pc, #80]	; (80058f0 <MX_SPI3_Init+0x64>)
 80058a0:	2200      	movs	r2, #0
 80058a2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80058a4:	4b12      	ldr	r3, [pc, #72]	; (80058f0 <MX_SPI3_Init+0x64>)
 80058a6:	2200      	movs	r2, #0
 80058a8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80058aa:	4b11      	ldr	r3, [pc, #68]	; (80058f0 <MX_SPI3_Init+0x64>)
 80058ac:	2200      	movs	r2, #0
 80058ae:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80058b0:	4b0f      	ldr	r3, [pc, #60]	; (80058f0 <MX_SPI3_Init+0x64>)
 80058b2:	2200      	movs	r2, #0
 80058b4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80058b6:	4b0e      	ldr	r3, [pc, #56]	; (80058f0 <MX_SPI3_Init+0x64>)
 80058b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058bc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80058be:	4b0c      	ldr	r3, [pc, #48]	; (80058f0 <MX_SPI3_Init+0x64>)
 80058c0:	2200      	movs	r2, #0
 80058c2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80058c4:	4b0a      	ldr	r3, [pc, #40]	; (80058f0 <MX_SPI3_Init+0x64>)
 80058c6:	2200      	movs	r2, #0
 80058c8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80058ca:	4b09      	ldr	r3, [pc, #36]	; (80058f0 <MX_SPI3_Init+0x64>)
 80058cc:	2200      	movs	r2, #0
 80058ce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058d0:	4b07      	ldr	r3, [pc, #28]	; (80058f0 <MX_SPI3_Init+0x64>)
 80058d2:	2200      	movs	r2, #0
 80058d4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80058d6:	4b06      	ldr	r3, [pc, #24]	; (80058f0 <MX_SPI3_Init+0x64>)
 80058d8:	220a      	movs	r2, #10
 80058da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80058dc:	4804      	ldr	r0, [pc, #16]	; (80058f0 <MX_SPI3_Init+0x64>)
 80058de:	f003 fc43 	bl	8009168 <HAL_SPI_Init>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d001      	beq.n	80058ec <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80058e8:	f7ff fa86 	bl	8004df8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80058ec:	bf00      	nop
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	200094ec 	.word	0x200094ec
 80058f4:	40003c00 	.word	0x40003c00

080058f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b08c      	sub	sp, #48	; 0x30
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005900:	f107 031c 	add.w	r3, r7, #28
 8005904:	2200      	movs	r2, #0
 8005906:	601a      	str	r2, [r3, #0]
 8005908:	605a      	str	r2, [r3, #4]
 800590a:	609a      	str	r2, [r3, #8]
 800590c:	60da      	str	r2, [r3, #12]
 800590e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a32      	ldr	r2, [pc, #200]	; (80059e0 <HAL_SPI_MspInit+0xe8>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d12c      	bne.n	8005974 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800591a:	2300      	movs	r3, #0
 800591c:	61bb      	str	r3, [r7, #24]
 800591e:	4b31      	ldr	r3, [pc, #196]	; (80059e4 <HAL_SPI_MspInit+0xec>)
 8005920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005922:	4a30      	ldr	r2, [pc, #192]	; (80059e4 <HAL_SPI_MspInit+0xec>)
 8005924:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005928:	6453      	str	r3, [r2, #68]	; 0x44
 800592a:	4b2e      	ldr	r3, [pc, #184]	; (80059e4 <HAL_SPI_MspInit+0xec>)
 800592c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800592e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005932:	61bb      	str	r3, [r7, #24]
 8005934:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005936:	2300      	movs	r3, #0
 8005938:	617b      	str	r3, [r7, #20]
 800593a:	4b2a      	ldr	r3, [pc, #168]	; (80059e4 <HAL_SPI_MspInit+0xec>)
 800593c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800593e:	4a29      	ldr	r2, [pc, #164]	; (80059e4 <HAL_SPI_MspInit+0xec>)
 8005940:	f043 0301 	orr.w	r3, r3, #1
 8005944:	6313      	str	r3, [r2, #48]	; 0x30
 8005946:	4b27      	ldr	r3, [pc, #156]	; (80059e4 <HAL_SPI_MspInit+0xec>)
 8005948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800594a:	f003 0301 	and.w	r3, r3, #1
 800594e:	617b      	str	r3, [r7, #20]
 8005950:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005952:	23e0      	movs	r3, #224	; 0xe0
 8005954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005956:	2302      	movs	r3, #2
 8005958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800595a:	2300      	movs	r3, #0
 800595c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800595e:	2303      	movs	r3, #3
 8005960:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005962:	2305      	movs	r3, #5
 8005964:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005966:	f107 031c 	add.w	r3, r7, #28
 800596a:	4619      	mov	r1, r3
 800596c:	481e      	ldr	r0, [pc, #120]	; (80059e8 <HAL_SPI_MspInit+0xf0>)
 800596e:	f002 fc15 	bl	800819c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005972:	e031      	b.n	80059d8 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI3)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a1c      	ldr	r2, [pc, #112]	; (80059ec <HAL_SPI_MspInit+0xf4>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d12c      	bne.n	80059d8 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800597e:	2300      	movs	r3, #0
 8005980:	613b      	str	r3, [r7, #16]
 8005982:	4b18      	ldr	r3, [pc, #96]	; (80059e4 <HAL_SPI_MspInit+0xec>)
 8005984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005986:	4a17      	ldr	r2, [pc, #92]	; (80059e4 <HAL_SPI_MspInit+0xec>)
 8005988:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800598c:	6413      	str	r3, [r2, #64]	; 0x40
 800598e:	4b15      	ldr	r3, [pc, #84]	; (80059e4 <HAL_SPI_MspInit+0xec>)
 8005990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005992:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005996:	613b      	str	r3, [r7, #16]
 8005998:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800599a:	2300      	movs	r3, #0
 800599c:	60fb      	str	r3, [r7, #12]
 800599e:	4b11      	ldr	r3, [pc, #68]	; (80059e4 <HAL_SPI_MspInit+0xec>)
 80059a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a2:	4a10      	ldr	r2, [pc, #64]	; (80059e4 <HAL_SPI_MspInit+0xec>)
 80059a4:	f043 0304 	orr.w	r3, r3, #4
 80059a8:	6313      	str	r3, [r2, #48]	; 0x30
 80059aa:	4b0e      	ldr	r3, [pc, #56]	; (80059e4 <HAL_SPI_MspInit+0xec>)
 80059ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ae:	f003 0304 	and.w	r3, r3, #4
 80059b2:	60fb      	str	r3, [r7, #12]
 80059b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80059b6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80059ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059bc:	2302      	movs	r3, #2
 80059be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059c0:	2300      	movs	r3, #0
 80059c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059c4:	2303      	movs	r3, #3
 80059c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80059c8:	2306      	movs	r3, #6
 80059ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80059cc:	f107 031c 	add.w	r3, r7, #28
 80059d0:	4619      	mov	r1, r3
 80059d2:	4807      	ldr	r0, [pc, #28]	; (80059f0 <HAL_SPI_MspInit+0xf8>)
 80059d4:	f002 fbe2 	bl	800819c <HAL_GPIO_Init>
}
 80059d8:	bf00      	nop
 80059da:	3730      	adds	r7, #48	; 0x30
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	40013000 	.word	0x40013000
 80059e4:	40023800 	.word	0x40023800
 80059e8:	40020000 	.word	0x40020000
 80059ec:	40003c00 	.word	0x40003c00
 80059f0:	40020800 	.word	0x40020800

080059f4 <FLASH_Unlock>:
  * @brief  Unlocks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 80059f4:	b480      	push	{r7}
 80059f6:	af00      	add	r7, sp, #0
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 80059f8:	4b07      	ldr	r3, [pc, #28]	; (8005a18 <FLASH_Unlock+0x24>)
 80059fa:	691b      	ldr	r3, [r3, #16]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	da05      	bge.n	8005a0c <FLASH_Unlock+0x18>
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 8005a00:	4b05      	ldr	r3, [pc, #20]	; (8005a18 <FLASH_Unlock+0x24>)
 8005a02:	4a06      	ldr	r2, [pc, #24]	; (8005a1c <FLASH_Unlock+0x28>)
 8005a04:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FLASH_KEY2;
 8005a06:	4b04      	ldr	r3, [pc, #16]	; (8005a18 <FLASH_Unlock+0x24>)
 8005a08:	4a05      	ldr	r2, [pc, #20]	; (8005a20 <FLASH_Unlock+0x2c>)
 8005a0a:	605a      	str	r2, [r3, #4]
  }  
}
 8005a0c:	bf00      	nop
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	40023c00 	.word	0x40023c00
 8005a1c:	45670123 	.word	0x45670123
 8005a20:	cdef89ab 	.word	0xcdef89ab

08005a24 <FLASH_Lock>:
  * @brief  Locks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
 8005a24:	b480      	push	{r7}
 8005a26:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005a28:	4b05      	ldr	r3, [pc, #20]	; (8005a40 <FLASH_Lock+0x1c>)
 8005a2a:	691b      	ldr	r3, [r3, #16]
 8005a2c:	4a04      	ldr	r2, [pc, #16]	; (8005a40 <FLASH_Lock+0x1c>)
 8005a2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005a32:	6113      	str	r3, [r2, #16]
}
 8005a34:	bf00      	nop
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr
 8005a3e:	bf00      	nop
 8005a40:	40023c00 	.word	0x40023c00

08005a44 <FLASH_EraseSector>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0x0;
 8005a50:	2300      	movs	r3, #0
 8005a52:	60fb      	str	r3, [r7, #12]
  FLASH_Status status = FLASH_COMPLETE2;
 8005a54:	2309      	movs	r3, #9
 8005a56:	72fb      	strb	r3, [r7, #11]
 
  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 8005a58:	78fb      	ldrb	r3, [r7, #3]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d102      	bne.n	8005a64 <FLASH_EraseSector+0x20>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	60fb      	str	r3, [r7, #12]
 8005a62:	e010      	b.n	8005a86 <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_2)
 8005a64:	78fb      	ldrb	r3, [r7, #3]
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d103      	bne.n	8005a72 <FLASH_EraseSector+0x2e>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005a6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	e009      	b.n	8005a86 <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_3)
 8005a72:	78fb      	ldrb	r3, [r7, #3]
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	d103      	bne.n	8005a80 <FLASH_EraseSector+0x3c>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005a78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a7c:	60fb      	str	r3, [r7, #12]
 8005a7e:	e002      	b.n	8005a86 <FLASH_EraseSector+0x42>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005a80:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005a84:	60fb      	str	r3, [r7, #12]
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation2();
 8005a86:	f000 f8bf 	bl	8005c08 <FLASH_WaitForLastOperation2>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	72fb      	strb	r3, [r7, #11]
  
  if(status == FLASH_COMPLETE2)
 8005a8e:	7afb      	ldrb	r3, [r7, #11]
 8005a90:	2b09      	cmp	r3, #9
 8005a92:	d12f      	bne.n	8005af4 <FLASH_EraseSector+0xb0>
  { 
    /* if the previous operation is completed, proceed to erase the sector */
    FLASH->CR &= CR_PSIZE_MASK;
 8005a94:	4b1a      	ldr	r3, [pc, #104]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	4a19      	ldr	r2, [pc, #100]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005a9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a9e:	6113      	str	r3, [r2, #16]
    FLASH->CR |= tmp_psize;
 8005aa0:	4b17      	ldr	r3, [pc, #92]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005aa2:	691a      	ldr	r2, [r3, #16]
 8005aa4:	4916      	ldr	r1, [pc, #88]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	610b      	str	r3, [r1, #16]
    FLASH->CR &= SECTOR_MASK;
 8005aac:	4b14      	ldr	r3, [pc, #80]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	4a13      	ldr	r2, [pc, #76]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005ab2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005ab6:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 8005ab8:	4b11      	ldr	r3, [pc, #68]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005aba:	691a      	ldr	r2, [r3, #16]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	4a0f      	ldr	r2, [pc, #60]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005ac2:	f043 0302 	orr.w	r3, r3, #2
 8005ac6:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_STRT;
 8005ac8:	4b0d      	ldr	r3, [pc, #52]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	4a0c      	ldr	r2, [pc, #48]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005ace:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ad2:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation2();
 8005ad4:	f000 f898 	bl	8005c08 <FLASH_WaitForLastOperation2>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	72fb      	strb	r3, [r7, #11]
    
    /* if the erase operation is completed, disable the SER Bit */
    FLASH->CR &= (~FLASH_CR_SER);
 8005adc:	4b08      	ldr	r3, [pc, #32]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	4a07      	ldr	r2, [pc, #28]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005ae2:	f023 0302 	bic.w	r3, r3, #2
 8005ae6:	6113      	str	r3, [r2, #16]
    FLASH->CR &= SECTOR_MASK; 
 8005ae8:	4b05      	ldr	r3, [pc, #20]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	4a04      	ldr	r2, [pc, #16]	; (8005b00 <FLASH_EraseSector+0xbc>)
 8005aee:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005af2:	6113      	str	r3, [r2, #16]
  }
  /* Return the Erase Status */
  return status;
 8005af4:	7afb      	ldrb	r3, [r7, #11]
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	40023c00 	.word	0x40023c00

08005b04 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE2;
 8005b0e:	2309      	movs	r3, #9
 8005b10:	73fb      	strb	r3, [r7, #15]
 
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation2();
 8005b12:	f000 f879 	bl	8005c08 <FLASH_WaitForLastOperation2>
 8005b16:	4603      	mov	r3, r0
 8005b18:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE2)
 8005b1a:	7bfb      	ldrb	r3, [r7, #15]
 8005b1c:	2b09      	cmp	r3, #9
 8005b1e:	d11e      	bne.n	8005b5e <FLASH_ProgramWord+0x5a>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 8005b20:	4b11      	ldr	r3, [pc, #68]	; (8005b68 <FLASH_ProgramWord+0x64>)
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	4a10      	ldr	r2, [pc, #64]	; (8005b68 <FLASH_ProgramWord+0x64>)
 8005b26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b2a:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_PSIZE_WORD;
 8005b2c:	4b0e      	ldr	r3, [pc, #56]	; (8005b68 <FLASH_ProgramWord+0x64>)
 8005b2e:	691b      	ldr	r3, [r3, #16]
 8005b30:	4a0d      	ldr	r2, [pc, #52]	; (8005b68 <FLASH_ProgramWord+0x64>)
 8005b32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b36:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_PG;
 8005b38:	4b0b      	ldr	r3, [pc, #44]	; (8005b68 <FLASH_ProgramWord+0x64>)
 8005b3a:	691b      	ldr	r3, [r3, #16]
 8005b3c:	4a0a      	ldr	r2, [pc, #40]	; (8005b68 <FLASH_ProgramWord+0x64>)
 8005b3e:	f043 0301 	orr.w	r3, r3, #1
 8005b42:	6113      	str	r3, [r2, #16]
  
    *(__IO uint32_t*)Address = Data;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	683a      	ldr	r2, [r7, #0]
 8005b48:	601a      	str	r2, [r3, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation2();
 8005b4a:	f000 f85d 	bl	8005c08 <FLASH_WaitForLastOperation2>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	73fb      	strb	r3, [r7, #15]
 
    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8005b52:	4b05      	ldr	r3, [pc, #20]	; (8005b68 <FLASH_ProgramWord+0x64>)
 8005b54:	691b      	ldr	r3, [r3, #16]
 8005b56:	4a04      	ldr	r2, [pc, #16]	; (8005b68 <FLASH_ProgramWord+0x64>)
 8005b58:	f023 0301 	bic.w	r3, r3, #1
 8005b5c:	6113      	str	r3, [r2, #16]
  } 
  /* Return the Program Status */
  return status;
 8005b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3710      	adds	r7, #16
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	40023c00 	.word	0x40023c00

08005b6c <FLASH_ClearFlag>:
  *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
  *            @arg FLASH_FLAG_RDERR: FLASH Read Protection error flag (STM32F42xx/43xxx and STM32F401xx/411xE devices)   
  * @retval None
  */
void FLASH_ClearFlag(uint32_t FLASH_FLAG)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8005b74:	4a04      	ldr	r2, [pc, #16]	; (8005b88 <FLASH_ClearFlag+0x1c>)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	60d3      	str	r3, [r2, #12]
}
 8005b7a:	bf00      	nop
 8005b7c:	370c      	adds	r7, #12
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr
 8005b86:	bf00      	nop
 8005b88:	40023c00 	.word	0x40023c00

08005b8c <FLASH_GetStatus>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_RD2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_GetStatus(void)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE2;
 8005b92:	2309      	movs	r3, #9
 8005b94:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8005b96:	4b1b      	ldr	r3, [pc, #108]	; (8005c04 <FLASH_GetStatus+0x78>)
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ba2:	d102      	bne.n	8005baa <FLASH_GetStatus+0x1e>
  {
    flashstatus = FLASH_BUSY2;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	71fb      	strb	r3, [r7, #7]
 8005ba8:	e025      	b.n	8005bf6 <FLASH_GetStatus+0x6a>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 8005baa:	4b16      	ldr	r3, [pc, #88]	; (8005c04 <FLASH_GetStatus+0x78>)
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	f003 0310 	and.w	r3, r3, #16
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <FLASH_GetStatus+0x30>
    { 
      flashstatus = FLASH_ERROR_WRP2;
 8005bb6:	2306      	movs	r3, #6
 8005bb8:	71fb      	strb	r3, [r7, #7]
 8005bba:	e01c      	b.n	8005bf6 <FLASH_GetStatus+0x6a>
    }
    else
    {
      if((FLASH->SR & FLASH_FLAG_RDERR) != (uint32_t)0x00)
 8005bbc:	4b11      	ldr	r3, [pc, #68]	; (8005c04 <FLASH_GetStatus+0x78>)
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d002      	beq.n	8005bce <FLASH_GetStatus+0x42>
      { 
        flashstatus = FLASH_ERROR_RD2;
 8005bc8:	2302      	movs	r3, #2
 8005bca:	71fb      	strb	r3, [r7, #7]
 8005bcc:	e013      	b.n	8005bf6 <FLASH_GetStatus+0x6a>
      } 
      else 
      {
        if((FLASH->SR & (uint32_t)0xE0) != (uint32_t)0x00)
 8005bce:	4b0d      	ldr	r3, [pc, #52]	; (8005c04 <FLASH_GetStatus+0x78>)
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d002      	beq.n	8005be0 <FLASH_GetStatus+0x54>
        {
          flashstatus = FLASH_ERROR_PROGRAM2; 
 8005bda:	2307      	movs	r3, #7
 8005bdc:	71fb      	strb	r3, [r7, #7]
 8005bde:	e00a      	b.n	8005bf6 <FLASH_GetStatus+0x6a>
        }
        else
        {
          if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 8005be0:	4b08      	ldr	r3, [pc, #32]	; (8005c04 <FLASH_GetStatus+0x78>)
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	f003 0302 	and.w	r3, r3, #2
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d002      	beq.n	8005bf2 <FLASH_GetStatus+0x66>
          {
            flashstatus = FLASH_ERROR_OPERATION2;
 8005bec:	2308      	movs	r3, #8
 8005bee:	71fb      	strb	r3, [r7, #7]
 8005bf0:	e001      	b.n	8005bf6 <FLASH_GetStatus+0x6a>
          }
          else
          {
            flashstatus = FLASH_COMPLETE2;
 8005bf2:	2309      	movs	r3, #9
 8005bf4:	71fb      	strb	r3, [r7, #7]
        }
      }
    }
  }
  /* Return the FLASH Status */
  return flashstatus;
 8005bf6:	79fb      	ldrb	r3, [r7, #7]
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	370c      	adds	r7, #12
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr
 8005c04:	40023c00 	.word	0x40023c00

08005c08 <FLASH_WaitForLastOperation2>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_WaitForLastOperation2(void)
{ 
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b082      	sub	sp, #8
 8005c0c:	af00      	add	r7, sp, #0
  __IO FLASH_Status status = FLASH_COMPLETE2;
 8005c0e:	2309      	movs	r3, #9
 8005c10:	71fb      	strb	r3, [r7, #7]
   
  /* Check for the FLASH Status */
  status = FLASH_GetStatus();
 8005c12:	f7ff ffbb 	bl	8005b8c <FLASH_GetStatus>
 8005c16:	4603      	mov	r3, r0
 8005c18:	71fb      	strb	r3, [r7, #7]
 
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY2)
 8005c1a:	e003      	b.n	8005c24 <FLASH_WaitForLastOperation2+0x1c>
  {
    status = FLASH_GetStatus();
 8005c1c:	f7ff ffb6 	bl	8005b8c <FLASH_GetStatus>
 8005c20:	4603      	mov	r3, r0
 8005c22:	71fb      	strb	r3, [r7, #7]
  while(status == FLASH_BUSY2)
 8005c24:	79fb      	ldrb	r3, [r7, #7]
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d0f7      	beq.n	8005c1c <FLASH_WaitForLastOperation2+0x14>
  }
  /* Return the operation status */
  return status;
 8005c2c:	79fb      	ldrb	r3, [r7, #7]
 8005c2e:	b2db      	uxtb	r3, r3
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3708      	adds	r7, #8
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b082      	sub	sp, #8
 8005c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c3e:	2300      	movs	r3, #0
 8005c40:	607b      	str	r3, [r7, #4]
 8005c42:	4b10      	ldr	r3, [pc, #64]	; (8005c84 <HAL_MspInit+0x4c>)
 8005c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c46:	4a0f      	ldr	r2, [pc, #60]	; (8005c84 <HAL_MspInit+0x4c>)
 8005c48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c4c:	6453      	str	r3, [r2, #68]	; 0x44
 8005c4e:	4b0d      	ldr	r3, [pc, #52]	; (8005c84 <HAL_MspInit+0x4c>)
 8005c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c56:	607b      	str	r3, [r7, #4]
 8005c58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	603b      	str	r3, [r7, #0]
 8005c5e:	4b09      	ldr	r3, [pc, #36]	; (8005c84 <HAL_MspInit+0x4c>)
 8005c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c62:	4a08      	ldr	r2, [pc, #32]	; (8005c84 <HAL_MspInit+0x4c>)
 8005c64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c68:	6413      	str	r3, [r2, #64]	; 0x40
 8005c6a:	4b06      	ldr	r3, [pc, #24]	; (8005c84 <HAL_MspInit+0x4c>)
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c72:	603b      	str	r3, [r7, #0]
 8005c74:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8005c76:	2007      	movs	r0, #7
 8005c78:	f002 f9bc 	bl	8007ff4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c7c:	bf00      	nop
 8005c7e:	3708      	adds	r7, #8
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	40023800 	.word	0x40023800

08005c88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005c8c:	bf00      	nop
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr

08005c96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005c96:	b480      	push	{r7}
 8005c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005c9a:	e7fe      	b.n	8005c9a <HardFault_Handler+0x4>

08005c9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005ca0:	e7fe      	b.n	8005ca0 <MemManage_Handler+0x4>

08005ca2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005ca6:	e7fe      	b.n	8005ca6 <BusFault_Handler+0x4>

08005ca8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005cac:	e7fe      	b.n	8005cac <UsageFault_Handler+0x4>

08005cae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005cae:	b480      	push	{r7}
 8005cb0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005cb2:	bf00      	nop
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005cc0:	bf00      	nop
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr

08005cca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005cca:	b480      	push	{r7}
 8005ccc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005cce:	bf00      	nop
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005cdc:	f000 fe0e 	bl	80068fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005ce0:	bf00      	nop
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8005ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ce6:	b095      	sub	sp, #84	; 0x54
 8005ce8:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8005cea:	4883      	ldr	r0, [pc, #524]	; (8005ef8 <CAN1_RX0_IRQHandler+0x214>)
 8005cec:	f001 fe79 	bl	80079e2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  HAL_CAN_GetRxMessage(&CAN_H, CAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 8005cf0:	4b82      	ldr	r3, [pc, #520]	; (8005efc <CAN1_RX0_IRQHandler+0x218>)
 8005cf2:	4a83      	ldr	r2, [pc, #524]	; (8005f00 <CAN1_RX0_IRQHandler+0x21c>)
 8005cf4:	2100      	movs	r1, #0
 8005cf6:	4880      	ldr	r0, [pc, #512]	; (8005ef8 <CAN1_RX0_IRQHandler+0x214>)
 8005cf8:	f001 fd61 	bl	80077be <HAL_CAN_GetRxMessage>
  uint32_t TxMailbox;
  pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR);	// Pack response
 8005cfc:	4b81      	ldr	r3, [pc, #516]	; (8005f04 <CAN1_RX0_IRQHandler+0x220>)
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	4a81      	ldr	r2, [pc, #516]	; (8005f08 <CAN1_RX0_IRQHandler+0x224>)
 8005d04:	ed92 7a05 	vldr	s14, [r2, #20]
 8005d08:	4a80      	ldr	r2, [pc, #512]	; (8005f0c <CAN1_RX0_IRQHandler+0x228>)
 8005d0a:	edd2 7a11 	vldr	s15, [r2, #68]	; 0x44
 8005d0e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005d12:	4a7d      	ldr	r2, [pc, #500]	; (8005f08 <CAN1_RX0_IRQHandler+0x224>)
 8005d14:	ed92 7a1a 	vldr	s14, [r2, #104]	; 0x68
 8005d18:	4a7c      	ldr	r2, [pc, #496]	; (8005f0c <CAN1_RX0_IRQHandler+0x228>)
 8005d1a:	edd2 7a11 	vldr	s15, [r2, #68]	; 0x44
 8005d1e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8005d22:	4a7b      	ldr	r2, [pc, #492]	; (8005f10 <CAN1_RX0_IRQHandler+0x22c>)
 8005d24:	ed92 7a11 	vldr	s14, [r2, #68]	; 0x44
 8005d28:	4a78      	ldr	r2, [pc, #480]	; (8005f0c <CAN1_RX0_IRQHandler+0x228>)
 8005d2a:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8005d2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d32:	4a76      	ldr	r2, [pc, #472]	; (8005f0c <CAN1_RX0_IRQHandler+0x228>)
 8005d34:	edd2 7a11 	vldr	s15, [r2, #68]	; 0x44
 8005d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d3c:	eeb0 1a67 	vmov.f32	s2, s15
 8005d40:	eef0 0a46 	vmov.f32	s1, s12
 8005d44:	eeb0 0a66 	vmov.f32	s0, s13
 8005d48:	4619      	mov	r1, r3
 8005d4a:	4872      	ldr	r0, [pc, #456]	; (8005f14 <CAN1_RX0_IRQHandler+0x230>)
 8005d4c:	f7fc f89e 	bl	8001e8c <pack_reply>
  HAL_CAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response
 8005d50:	1d3b      	adds	r3, r7, #4
 8005d52:	4a71      	ldr	r2, [pc, #452]	; (8005f18 <CAN1_RX0_IRQHandler+0x234>)
 8005d54:	4971      	ldr	r1, [pc, #452]	; (8005f1c <CAN1_RX0_IRQHandler+0x238>)
 8005d56:	4868      	ldr	r0, [pc, #416]	; (8005ef8 <CAN1_RX0_IRQHandler+0x214>)
 8005d58:	f001 fc56 	bl	8007608 <HAL_CAN_AddTxMessage>

  /* Check for special Commands */
  if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 8005d5c:	4b70      	ldr	r3, [pc, #448]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005d5e:	785a      	ldrb	r2, [r3, #1]
 8005d60:	4b6f      	ldr	r3, [pc, #444]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005d62:	789b      	ldrb	r3, [r3, #2]
 8005d64:	4013      	ands	r3, r2
 8005d66:	b2da      	uxtb	r2, r3
 8005d68:	4b6d      	ldr	r3, [pc, #436]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005d6a:	78db      	ldrb	r3, [r3, #3]
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	b2da      	uxtb	r2, r3
 8005d70:	4b6b      	ldr	r3, [pc, #428]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005d72:	791b      	ldrb	r3, [r3, #4]
 8005d74:	4013      	ands	r3, r2
 8005d76:	b2da      	uxtb	r2, r3
 8005d78:	4b69      	ldr	r3, [pc, #420]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005d7a:	795b      	ldrb	r3, [r3, #5]
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	b2da      	uxtb	r2, r3
 8005d80:	4b67      	ldr	r3, [pc, #412]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005d82:	799b      	ldrb	r3, [r3, #6]
 8005d84:	4013      	ands	r3, r2
 8005d86:	b2da      	uxtb	r2, r3
 8005d88:	4b65      	ldr	r3, [pc, #404]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005d8a:	79db      	ldrb	r3, [r3, #7]
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	2bff      	cmp	r3, #255	; 0xff
 8005d92:	bf0c      	ite	eq
 8005d94:	2301      	moveq	r3, #1
 8005d96:	2300      	movne	r3, #0
 8005d98:	b2da      	uxtb	r2, r3
 8005d9a:	4b61      	ldr	r3, [pc, #388]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005d9c:	7a1b      	ldrb	r3, [r3, #8]
 8005d9e:	2bfc      	cmp	r3, #252	; 0xfc
 8005da0:	bf0c      	ite	eq
 8005da2:	2301      	moveq	r3, #1
 8005da4:	2300      	movne	r3, #0
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	4013      	ands	r3, r2
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d004      	beq.n	8005dba <CAN1_RX0_IRQHandler+0xd6>
	  update_fsm(&state, MOTOR_CMD);
 8005db0:	216d      	movs	r1, #109	; 0x6d
 8005db2:	485c      	ldr	r0, [pc, #368]	; (8005f24 <CAN1_RX0_IRQHandler+0x240>)
 8005db4:	f7fd fdca 	bl	800394c <update_fsm>
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
	  controller.timeout = 0;					// Reset timeout counter
  }

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8005db8:	e099      	b.n	8005eee <CAN1_RX0_IRQHandler+0x20a>
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 8005dba:	4b59      	ldr	r3, [pc, #356]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005dbc:	785a      	ldrb	r2, [r3, #1]
 8005dbe:	4b58      	ldr	r3, [pc, #352]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005dc0:	789b      	ldrb	r3, [r3, #2]
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	b2da      	uxtb	r2, r3
 8005dc6:	4b56      	ldr	r3, [pc, #344]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005dc8:	78db      	ldrb	r3, [r3, #3]
 8005dca:	4013      	ands	r3, r2
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	2bff      	cmp	r3, #255	; 0xff
 8005dd0:	bf0c      	ite	eq
 8005dd2:	2301      	moveq	r3, #1
 8005dd4:	2300      	movne	r3, #0
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	461a      	mov	r2, r3
 8005dda:	4b51      	ldr	r3, [pc, #324]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005ddc:	791b      	ldrb	r3, [r3, #4]
 8005dde:	2bff      	cmp	r3, #255	; 0xff
 8005de0:	bf0c      	ite	eq
 8005de2:	2301      	moveq	r3, #1
 8005de4:	2300      	movne	r3, #0
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	4619      	mov	r1, r3
 8005dea:	4b4d      	ldr	r3, [pc, #308]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005dec:	795b      	ldrb	r3, [r3, #5]
 8005dee:	2bff      	cmp	r3, #255	; 0xff
 8005df0:	bf0c      	ite	eq
 8005df2:	2301      	moveq	r3, #1
 8005df4:	2300      	movne	r3, #0
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	fb01 f303 	mul.w	r3, r1, r3
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	4a48      	ldr	r2, [pc, #288]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005e00:	7992      	ldrb	r2, [r2, #6]
 8005e02:	2aff      	cmp	r2, #255	; 0xff
 8005e04:	bf0c      	ite	eq
 8005e06:	2201      	moveq	r2, #1
 8005e08:	2200      	movne	r2, #0
 8005e0a:	b2d2      	uxtb	r2, r2
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	4a44      	ldr	r2, [pc, #272]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005e10:	79d2      	ldrb	r2, [r2, #7]
 8005e12:	2aff      	cmp	r2, #255	; 0xff
 8005e14:	bf0c      	ite	eq
 8005e16:	2201      	moveq	r2, #1
 8005e18:	2200      	movne	r2, #0
 8005e1a:	b2d2      	uxtb	r2, r2
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	4a40      	ldr	r2, [pc, #256]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005e20:	7a12      	ldrb	r2, [r2, #8]
 8005e22:	2afd      	cmp	r2, #253	; 0xfd
 8005e24:	bf0c      	ite	eq
 8005e26:	2201      	moveq	r2, #1
 8005e28:	2200      	movne	r2, #0
 8005e2a:	b2d2      	uxtb	r2, r2
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d004      	beq.n	8005e3c <CAN1_RX0_IRQHandler+0x158>
      update_fsm(&state, MENU_CMD);
 8005e32:	211b      	movs	r1, #27
 8005e34:	483b      	ldr	r0, [pc, #236]	; (8005f24 <CAN1_RX0_IRQHandler+0x240>)
 8005e36:	f7fd fd89 	bl	800394c <update_fsm>
}
 8005e3a:	e058      	b.n	8005eee <CAN1_RX0_IRQHandler+0x20a>
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 8005e3c:	4b38      	ldr	r3, [pc, #224]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005e3e:	785a      	ldrb	r2, [r3, #1]
 8005e40:	4b37      	ldr	r3, [pc, #220]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005e42:	789b      	ldrb	r3, [r3, #2]
 8005e44:	4013      	ands	r3, r2
 8005e46:	b2da      	uxtb	r2, r3
 8005e48:	4b35      	ldr	r3, [pc, #212]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005e4a:	78db      	ldrb	r3, [r3, #3]
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	2bff      	cmp	r3, #255	; 0xff
 8005e52:	bf0c      	ite	eq
 8005e54:	2301      	moveq	r3, #1
 8005e56:	2300      	movne	r3, #0
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	4b30      	ldr	r3, [pc, #192]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005e5e:	791b      	ldrb	r3, [r3, #4]
 8005e60:	2bff      	cmp	r3, #255	; 0xff
 8005e62:	bf0c      	ite	eq
 8005e64:	2301      	moveq	r3, #1
 8005e66:	2300      	movne	r3, #0
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	4b2c      	ldr	r3, [pc, #176]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005e6e:	795b      	ldrb	r3, [r3, #5]
 8005e70:	2bff      	cmp	r3, #255	; 0xff
 8005e72:	bf0c      	ite	eq
 8005e74:	2301      	moveq	r3, #1
 8005e76:	2300      	movne	r3, #0
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	fb01 f303 	mul.w	r3, r1, r3
 8005e7e:	4013      	ands	r3, r2
 8005e80:	4a27      	ldr	r2, [pc, #156]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005e82:	7992      	ldrb	r2, [r2, #6]
 8005e84:	2aff      	cmp	r2, #255	; 0xff
 8005e86:	bf0c      	ite	eq
 8005e88:	2201      	moveq	r2, #1
 8005e8a:	2200      	movne	r2, #0
 8005e8c:	b2d2      	uxtb	r2, r2
 8005e8e:	4013      	ands	r3, r2
 8005e90:	4a23      	ldr	r2, [pc, #140]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005e92:	79d2      	ldrb	r2, [r2, #7]
 8005e94:	2aff      	cmp	r2, #255	; 0xff
 8005e96:	bf0c      	ite	eq
 8005e98:	2201      	moveq	r2, #1
 8005e9a:	2200      	movne	r2, #0
 8005e9c:	b2d2      	uxtb	r2, r2
 8005e9e:	4013      	ands	r3, r2
 8005ea0:	4a1f      	ldr	r2, [pc, #124]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005ea2:	7a12      	ldrb	r2, [r2, #8]
 8005ea4:	2afe      	cmp	r2, #254	; 0xfe
 8005ea6:	bf0c      	ite	eq
 8005ea8:	2201      	moveq	r2, #1
 8005eaa:	2200      	movne	r2, #0
 8005eac:	b2d2      	uxtb	r2, r2
 8005eae:	4013      	ands	r3, r2
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d004      	beq.n	8005ebe <CAN1_RX0_IRQHandler+0x1da>
	  update_fsm(&state, ZERO_CMD);
 8005eb4:	217a      	movs	r1, #122	; 0x7a
 8005eb6:	481b      	ldr	r0, [pc, #108]	; (8005f24 <CAN1_RX0_IRQHandler+0x240>)
 8005eb8:	f7fd fd48 	bl	800394c <update_fsm>
}
 8005ebc:	e017      	b.n	8005eee <CAN1_RX0_IRQHandler+0x20a>
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 8005ebe:	4e18      	ldr	r6, [pc, #96]	; (8005f20 <CAN1_RX0_IRQHandler+0x23c>)
 8005ec0:	4b19      	ldr	r3, [pc, #100]	; (8005f28 <CAN1_RX0_IRQHandler+0x244>)
 8005ec2:	9310      	str	r3, [sp, #64]	; 0x40
 8005ec4:	466d      	mov	r5, sp
 8005ec6:	f106 0410 	add.w	r4, r6, #16
 8005eca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ecc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ece:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ed0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ed2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005ed4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005ed6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8005eda:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8005ede:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005ee2:	f7fc f84b 	bl	8001f7c <unpack_cmd>
	  controller.timeout = 0;					// Reset timeout counter
 8005ee6:	4b0a      	ldr	r3, [pc, #40]	; (8005f10 <CAN1_RX0_IRQHandler+0x22c>)
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 8005eee:	bf00      	nop
 8005ef0:	370c      	adds	r7, #12
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	20000314 	.word	0x20000314
 8005efc:	20009441 	.word	0x20009441
 8005f00:	2000944c 	.word	0x2000944c
 8005f04:	2000043c 	.word	0x2000043c
 8005f08:	20000b5c 	.word	0x20000b5c
 8005f0c:	2000033c 	.word	0x2000033c
 8005f10:	20000850 	.word	0x20000850
 8005f14:	20009420 	.word	0x20009420
 8005f18:	20009421 	.word	0x20009421
 8005f1c:	20009428 	.word	0x20009428
 8005f20:	20009440 	.word	0x20009440
 8005f24:	20000b48 	.word	0x20000b48
 8005f28:	2000091c 	.word	0x2000091c

08005f2c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	//HAL_GPIO_WritePin(LED, GPIO_PIN_SET );	// Useful for timing

	/* Sample ADCs */
	analog_sample(&controller);
 8005f30:	480c      	ldr	r0, [pc, #48]	; (8005f64 <TIM1_UP_TIM10_IRQHandler+0x38>)
 8005f32:	f7fc fc83 	bl	800283c <analog_sample>

	/* Sample position sensor */
	ps_sample(&comm_encoder, DT);
 8005f36:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8005f68 <TIM1_UP_TIM10_IRQHandler+0x3c>
 8005f3a:	480c      	ldr	r0, [pc, #48]	; (8005f6c <TIM1_UP_TIM10_IRQHandler+0x40>)
 8005f3c:	f7ff f956 	bl	80051ec <ps_sample>

	/* Run Finite State Machine */
	run_fsm(&state);
 8005f40:	480b      	ldr	r0, [pc, #44]	; (8005f70 <TIM1_UP_TIM10_IRQHandler+0x44>)
 8005f42:	f7fd fb41 	bl	80035c8 <run_fsm>

	/* Check for CAN messages */
	can_tx_rx();
 8005f46:	f000 f833 	bl	8005fb0 <can_tx_rx>

	/* increment loop count */
	controller.loop_count++;
 8005f4a:	4b06      	ldr	r3, [pc, #24]	; (8005f64 <TIM1_UP_TIM10_IRQHandler+0x38>)
 8005f4c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005f50:	3301      	adds	r3, #1
 8005f52:	4a04      	ldr	r2, [pc, #16]	; (8005f64 <TIM1_UP_TIM10_IRQHandler+0x38>)
 8005f54:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
	//HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005f58:	4806      	ldr	r0, [pc, #24]	; (8005f74 <TIM1_UP_TIM10_IRQHandler+0x48>)
 8005f5a:	f003 fe45 	bl	8009be8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8005f5e:	bf00      	nop
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	20000850 	.word	0x20000850
 8005f68:	37d1b717 	.word	0x37d1b717
 8005f6c:	20000b5c 	.word	0x20000b5c
 8005f70:	20000b48 	.word	0x20000b48
 8005f74:	20009548 	.word	0x20009548

08005f78 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 8005f7e:	4809      	ldr	r0, [pc, #36]	; (8005fa4 <USART2_IRQHandler+0x2c>)
 8005f80:	f004 fdf8 	bl	800ab74 <HAL_UART_IRQHandler>

	char c = Serial2RxBuffer[0];
 8005f84:	4b08      	ldr	r3, [pc, #32]	; (8005fa8 <USART2_IRQHandler+0x30>)
 8005f86:	781b      	ldrb	r3, [r3, #0]
 8005f88:	71fb      	strb	r3, [r7, #7]
	update_fsm(&state, c);
 8005f8a:	79fb      	ldrb	r3, [r7, #7]
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	4807      	ldr	r0, [pc, #28]	; (8005fac <USART2_IRQHandler+0x34>)
 8005f90:	f7fd fcdc 	bl	800394c <update_fsm>

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005f94:	4803      	ldr	r0, [pc, #12]	; (8005fa4 <USART2_IRQHandler+0x2c>)
 8005f96:	f004 fded 	bl	800ab74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 8005f9a:	bf00      	nop
 8005f9c:	3708      	adds	r7, #8
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	200095d8 	.word	0x200095d8
 8005fa8:	20009490 	.word	0x20009490
 8005fac:	20000b48 	.word	0x20000b48

08005fb0 <can_tx_rx>:

/* USER CODE BEGIN 1 */

void can_tx_rx(void){
 8005fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fb2:	b095      	sub	sp, #84	; 0x54
 8005fb4:	af12      	add	r7, sp, #72	; 0x48

	int no_mesage = HAL_CAN_GetRxMessage(&CAN_H, CAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 8005fb6:	4b84      	ldr	r3, [pc, #528]	; (80061c8 <can_tx_rx+0x218>)
 8005fb8:	4a84      	ldr	r2, [pc, #528]	; (80061cc <can_tx_rx+0x21c>)
 8005fba:	2100      	movs	r1, #0
 8005fbc:	4884      	ldr	r0, [pc, #528]	; (80061d0 <can_tx_rx+0x220>)
 8005fbe:	f001 fbfe 	bl	80077be <HAL_CAN_GetRxMessage>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	607b      	str	r3, [r7, #4]
	if(!no_mesage){
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f040 80f9 	bne.w	80061c0 <can_tx_rx+0x210>
		uint32_t TxMailbox;
		pack_reply(&can_tx, CAN_ID,  comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR);	// Pack response
 8005fce:	4b81      	ldr	r3, [pc, #516]	; (80061d4 <can_tx_rx+0x224>)
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	4a80      	ldr	r2, [pc, #512]	; (80061d8 <can_tx_rx+0x228>)
 8005fd6:	ed92 7a05 	vldr	s14, [r2, #20]
 8005fda:	4a80      	ldr	r2, [pc, #512]	; (80061dc <can_tx_rx+0x22c>)
 8005fdc:	edd2 7a11 	vldr	s15, [r2, #68]	; 0x44
 8005fe0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005fe4:	4a7c      	ldr	r2, [pc, #496]	; (80061d8 <can_tx_rx+0x228>)
 8005fe6:	ed92 7a1a 	vldr	s14, [r2, #104]	; 0x68
 8005fea:	4a7c      	ldr	r2, [pc, #496]	; (80061dc <can_tx_rx+0x22c>)
 8005fec:	edd2 7a11 	vldr	s15, [r2, #68]	; 0x44
 8005ff0:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8005ff4:	4a7a      	ldr	r2, [pc, #488]	; (80061e0 <can_tx_rx+0x230>)
 8005ff6:	ed92 7a11 	vldr	s14, [r2, #68]	; 0x44
 8005ffa:	4a78      	ldr	r2, [pc, #480]	; (80061dc <can_tx_rx+0x22c>)
 8005ffc:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8006000:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006004:	4a75      	ldr	r2, [pc, #468]	; (80061dc <can_tx_rx+0x22c>)
 8006006:	edd2 7a11 	vldr	s15, [r2, #68]	; 0x44
 800600a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800600e:	eeb0 1a67 	vmov.f32	s2, s15
 8006012:	eef0 0a46 	vmov.f32	s1, s12
 8006016:	eeb0 0a66 	vmov.f32	s0, s13
 800601a:	4619      	mov	r1, r3
 800601c:	4871      	ldr	r0, [pc, #452]	; (80061e4 <can_tx_rx+0x234>)
 800601e:	f7fb ff35 	bl	8001e8c <pack_reply>
		HAL_CAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response
 8006022:	463b      	mov	r3, r7
 8006024:	4a70      	ldr	r2, [pc, #448]	; (80061e8 <can_tx_rx+0x238>)
 8006026:	4971      	ldr	r1, [pc, #452]	; (80061ec <can_tx_rx+0x23c>)
 8006028:	4869      	ldr	r0, [pc, #420]	; (80061d0 <can_tx_rx+0x220>)
 800602a:	f001 faed 	bl	8007608 <HAL_CAN_AddTxMessage>

		/* Check for special Commands */
		if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 800602e:	4b70      	ldr	r3, [pc, #448]	; (80061f0 <can_tx_rx+0x240>)
 8006030:	785a      	ldrb	r2, [r3, #1]
 8006032:	4b6f      	ldr	r3, [pc, #444]	; (80061f0 <can_tx_rx+0x240>)
 8006034:	789b      	ldrb	r3, [r3, #2]
 8006036:	4013      	ands	r3, r2
 8006038:	b2da      	uxtb	r2, r3
 800603a:	4b6d      	ldr	r3, [pc, #436]	; (80061f0 <can_tx_rx+0x240>)
 800603c:	78db      	ldrb	r3, [r3, #3]
 800603e:	4013      	ands	r3, r2
 8006040:	b2da      	uxtb	r2, r3
 8006042:	4b6b      	ldr	r3, [pc, #428]	; (80061f0 <can_tx_rx+0x240>)
 8006044:	791b      	ldrb	r3, [r3, #4]
 8006046:	4013      	ands	r3, r2
 8006048:	b2da      	uxtb	r2, r3
 800604a:	4b69      	ldr	r3, [pc, #420]	; (80061f0 <can_tx_rx+0x240>)
 800604c:	795b      	ldrb	r3, [r3, #5]
 800604e:	4013      	ands	r3, r2
 8006050:	b2da      	uxtb	r2, r3
 8006052:	4b67      	ldr	r3, [pc, #412]	; (80061f0 <can_tx_rx+0x240>)
 8006054:	799b      	ldrb	r3, [r3, #6]
 8006056:	4013      	ands	r3, r2
 8006058:	b2da      	uxtb	r2, r3
 800605a:	4b65      	ldr	r3, [pc, #404]	; (80061f0 <can_tx_rx+0x240>)
 800605c:	79db      	ldrb	r3, [r3, #7]
 800605e:	4013      	ands	r3, r2
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2bff      	cmp	r3, #255	; 0xff
 8006064:	bf0c      	ite	eq
 8006066:	2301      	moveq	r3, #1
 8006068:	2300      	movne	r3, #0
 800606a:	b2da      	uxtb	r2, r3
 800606c:	4b60      	ldr	r3, [pc, #384]	; (80061f0 <can_tx_rx+0x240>)
 800606e:	7a1b      	ldrb	r3, [r3, #8]
 8006070:	2bfc      	cmp	r3, #252	; 0xfc
 8006072:	bf0c      	ite	eq
 8006074:	2301      	moveq	r3, #1
 8006076:	2300      	movne	r3, #0
 8006078:	b2db      	uxtb	r3, r3
 800607a:	4013      	ands	r3, r2
 800607c:	b2db      	uxtb	r3, r3
 800607e:	2b00      	cmp	r3, #0
 8006080:	d004      	beq.n	800608c <can_tx_rx+0xdc>
			  update_fsm(&state, MOTOR_CMD);
 8006082:	216d      	movs	r1, #109	; 0x6d
 8006084:	485b      	ldr	r0, [pc, #364]	; (80061f4 <can_tx_rx+0x244>)
 8006086:	f7fd fc61 	bl	800394c <update_fsm>
			  unpack_cmd(can_rx, controller.commands);	// Unpack commands
			  controller.timeout = 0;					// Reset timeout counter
		}
	}

}
 800608a:	e099      	b.n	80061c0 <can_tx_rx+0x210>
		else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 800608c:	4b58      	ldr	r3, [pc, #352]	; (80061f0 <can_tx_rx+0x240>)
 800608e:	785a      	ldrb	r2, [r3, #1]
 8006090:	4b57      	ldr	r3, [pc, #348]	; (80061f0 <can_tx_rx+0x240>)
 8006092:	789b      	ldrb	r3, [r3, #2]
 8006094:	4013      	ands	r3, r2
 8006096:	b2da      	uxtb	r2, r3
 8006098:	4b55      	ldr	r3, [pc, #340]	; (80061f0 <can_tx_rx+0x240>)
 800609a:	78db      	ldrb	r3, [r3, #3]
 800609c:	4013      	ands	r3, r2
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	2bff      	cmp	r3, #255	; 0xff
 80060a2:	bf0c      	ite	eq
 80060a4:	2301      	moveq	r3, #1
 80060a6:	2300      	movne	r3, #0
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	461a      	mov	r2, r3
 80060ac:	4b50      	ldr	r3, [pc, #320]	; (80061f0 <can_tx_rx+0x240>)
 80060ae:	791b      	ldrb	r3, [r3, #4]
 80060b0:	2bff      	cmp	r3, #255	; 0xff
 80060b2:	bf0c      	ite	eq
 80060b4:	2301      	moveq	r3, #1
 80060b6:	2300      	movne	r3, #0
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	4619      	mov	r1, r3
 80060bc:	4b4c      	ldr	r3, [pc, #304]	; (80061f0 <can_tx_rx+0x240>)
 80060be:	795b      	ldrb	r3, [r3, #5]
 80060c0:	2bff      	cmp	r3, #255	; 0xff
 80060c2:	bf0c      	ite	eq
 80060c4:	2301      	moveq	r3, #1
 80060c6:	2300      	movne	r3, #0
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	fb01 f303 	mul.w	r3, r1, r3
 80060ce:	4013      	ands	r3, r2
 80060d0:	4a47      	ldr	r2, [pc, #284]	; (80061f0 <can_tx_rx+0x240>)
 80060d2:	7992      	ldrb	r2, [r2, #6]
 80060d4:	2aff      	cmp	r2, #255	; 0xff
 80060d6:	bf0c      	ite	eq
 80060d8:	2201      	moveq	r2, #1
 80060da:	2200      	movne	r2, #0
 80060dc:	b2d2      	uxtb	r2, r2
 80060de:	4013      	ands	r3, r2
 80060e0:	4a43      	ldr	r2, [pc, #268]	; (80061f0 <can_tx_rx+0x240>)
 80060e2:	79d2      	ldrb	r2, [r2, #7]
 80060e4:	2aff      	cmp	r2, #255	; 0xff
 80060e6:	bf0c      	ite	eq
 80060e8:	2201      	moveq	r2, #1
 80060ea:	2200      	movne	r2, #0
 80060ec:	b2d2      	uxtb	r2, r2
 80060ee:	4013      	ands	r3, r2
 80060f0:	4a3f      	ldr	r2, [pc, #252]	; (80061f0 <can_tx_rx+0x240>)
 80060f2:	7a12      	ldrb	r2, [r2, #8]
 80060f4:	2afd      	cmp	r2, #253	; 0xfd
 80060f6:	bf0c      	ite	eq
 80060f8:	2201      	moveq	r2, #1
 80060fa:	2200      	movne	r2, #0
 80060fc:	b2d2      	uxtb	r2, r2
 80060fe:	4013      	ands	r3, r2
 8006100:	2b00      	cmp	r3, #0
 8006102:	d004      	beq.n	800610e <can_tx_rx+0x15e>
			update_fsm(&state, MENU_CMD);
 8006104:	211b      	movs	r1, #27
 8006106:	483b      	ldr	r0, [pc, #236]	; (80061f4 <can_tx_rx+0x244>)
 8006108:	f7fd fc20 	bl	800394c <update_fsm>
}
 800610c:	e058      	b.n	80061c0 <can_tx_rx+0x210>
		else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 800610e:	4b38      	ldr	r3, [pc, #224]	; (80061f0 <can_tx_rx+0x240>)
 8006110:	785a      	ldrb	r2, [r3, #1]
 8006112:	4b37      	ldr	r3, [pc, #220]	; (80061f0 <can_tx_rx+0x240>)
 8006114:	789b      	ldrb	r3, [r3, #2]
 8006116:	4013      	ands	r3, r2
 8006118:	b2da      	uxtb	r2, r3
 800611a:	4b35      	ldr	r3, [pc, #212]	; (80061f0 <can_tx_rx+0x240>)
 800611c:	78db      	ldrb	r3, [r3, #3]
 800611e:	4013      	ands	r3, r2
 8006120:	b2db      	uxtb	r3, r3
 8006122:	2bff      	cmp	r3, #255	; 0xff
 8006124:	bf0c      	ite	eq
 8006126:	2301      	moveq	r3, #1
 8006128:	2300      	movne	r3, #0
 800612a:	b2db      	uxtb	r3, r3
 800612c:	461a      	mov	r2, r3
 800612e:	4b30      	ldr	r3, [pc, #192]	; (80061f0 <can_tx_rx+0x240>)
 8006130:	791b      	ldrb	r3, [r3, #4]
 8006132:	2bff      	cmp	r3, #255	; 0xff
 8006134:	bf0c      	ite	eq
 8006136:	2301      	moveq	r3, #1
 8006138:	2300      	movne	r3, #0
 800613a:	b2db      	uxtb	r3, r3
 800613c:	4619      	mov	r1, r3
 800613e:	4b2c      	ldr	r3, [pc, #176]	; (80061f0 <can_tx_rx+0x240>)
 8006140:	795b      	ldrb	r3, [r3, #5]
 8006142:	2bff      	cmp	r3, #255	; 0xff
 8006144:	bf0c      	ite	eq
 8006146:	2301      	moveq	r3, #1
 8006148:	2300      	movne	r3, #0
 800614a:	b2db      	uxtb	r3, r3
 800614c:	fb01 f303 	mul.w	r3, r1, r3
 8006150:	4013      	ands	r3, r2
 8006152:	4a27      	ldr	r2, [pc, #156]	; (80061f0 <can_tx_rx+0x240>)
 8006154:	7992      	ldrb	r2, [r2, #6]
 8006156:	2aff      	cmp	r2, #255	; 0xff
 8006158:	bf0c      	ite	eq
 800615a:	2201      	moveq	r2, #1
 800615c:	2200      	movne	r2, #0
 800615e:	b2d2      	uxtb	r2, r2
 8006160:	4013      	ands	r3, r2
 8006162:	4a23      	ldr	r2, [pc, #140]	; (80061f0 <can_tx_rx+0x240>)
 8006164:	79d2      	ldrb	r2, [r2, #7]
 8006166:	2aff      	cmp	r2, #255	; 0xff
 8006168:	bf0c      	ite	eq
 800616a:	2201      	moveq	r2, #1
 800616c:	2200      	movne	r2, #0
 800616e:	b2d2      	uxtb	r2, r2
 8006170:	4013      	ands	r3, r2
 8006172:	4a1f      	ldr	r2, [pc, #124]	; (80061f0 <can_tx_rx+0x240>)
 8006174:	7a12      	ldrb	r2, [r2, #8]
 8006176:	2afe      	cmp	r2, #254	; 0xfe
 8006178:	bf0c      	ite	eq
 800617a:	2201      	moveq	r2, #1
 800617c:	2200      	movne	r2, #0
 800617e:	b2d2      	uxtb	r2, r2
 8006180:	4013      	ands	r3, r2
 8006182:	2b00      	cmp	r3, #0
 8006184:	d004      	beq.n	8006190 <can_tx_rx+0x1e0>
			  update_fsm(&state, ZERO_CMD);
 8006186:	217a      	movs	r1, #122	; 0x7a
 8006188:	481a      	ldr	r0, [pc, #104]	; (80061f4 <can_tx_rx+0x244>)
 800618a:	f7fd fbdf 	bl	800394c <update_fsm>
}
 800618e:	e017      	b.n	80061c0 <can_tx_rx+0x210>
			  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 8006190:	4e17      	ldr	r6, [pc, #92]	; (80061f0 <can_tx_rx+0x240>)
 8006192:	4b19      	ldr	r3, [pc, #100]	; (80061f8 <can_tx_rx+0x248>)
 8006194:	9310      	str	r3, [sp, #64]	; 0x40
 8006196:	466d      	mov	r5, sp
 8006198:	f106 0410 	add.w	r4, r6, #16
 800619c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800619e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80061a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80061a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80061a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80061a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80061a8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80061ac:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80061b0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80061b4:	f7fb fee2 	bl	8001f7c <unpack_cmd>
			  controller.timeout = 0;					// Reset timeout counter
 80061b8:	4b09      	ldr	r3, [pc, #36]	; (80061e0 <can_tx_rx+0x230>)
 80061ba:	2200      	movs	r2, #0
 80061bc:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 80061c0:	bf00      	nop
 80061c2:	370c      	adds	r7, #12
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061c8:	20009441 	.word	0x20009441
 80061cc:	2000944c 	.word	0x2000944c
 80061d0:	20000314 	.word	0x20000314
 80061d4:	2000043c 	.word	0x2000043c
 80061d8:	20000b5c 	.word	0x20000b5c
 80061dc:	2000033c 	.word	0x2000033c
 80061e0:	20000850 	.word	0x20000850
 80061e4:	20009420 	.word	0x20009420
 80061e8:	20009421 	.word	0x20009421
 80061ec:	20009428 	.word	0x20009428
 80061f0:	20009440 	.word	0x20009440
 80061f4:	20000b48 	.word	0x20000b48
 80061f8:	2000091c 	.word	0x2000091c

080061fc <_getpid>:
 80061fc:	b480      	push	{r7}
 80061fe:	af00      	add	r7, sp, #0
 8006200:	2301      	movs	r3, #1
 8006202:	4618      	mov	r0, r3
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <_kill>:
 800620c:	b580      	push	{r7, lr}
 800620e:	b082      	sub	sp, #8
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
 8006216:	f005 fc1d 	bl	800ba54 <__errno>
 800621a:	4603      	mov	r3, r0
 800621c:	2216      	movs	r2, #22
 800621e:	601a      	str	r2, [r3, #0]
 8006220:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006224:	4618      	mov	r0, r3
 8006226:	3708      	adds	r7, #8
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <_exit>:
 800622c:	b580      	push	{r7, lr}
 800622e:	b082      	sub	sp, #8
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f7ff ffe7 	bl	800620c <_kill>
 800623e:	e7fe      	b.n	800623e <_exit+0x12>

08006240 <_read>:
 8006240:	b580      	push	{r7, lr}
 8006242:	b086      	sub	sp, #24
 8006244:	af00      	add	r7, sp, #0
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	60b9      	str	r1, [r7, #8]
 800624a:	607a      	str	r2, [r7, #4]
 800624c:	2300      	movs	r3, #0
 800624e:	617b      	str	r3, [r7, #20]
 8006250:	e00a      	b.n	8006268 <_read+0x28>
 8006252:	f3af 8000 	nop.w
 8006256:	4601      	mov	r1, r0
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	1c5a      	adds	r2, r3, #1
 800625c:	60ba      	str	r2, [r7, #8]
 800625e:	b2ca      	uxtb	r2, r1
 8006260:	701a      	strb	r2, [r3, #0]
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	3301      	adds	r3, #1
 8006266:	617b      	str	r3, [r7, #20]
 8006268:	697a      	ldr	r2, [r7, #20]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	429a      	cmp	r2, r3
 800626e:	dbf0      	blt.n	8006252 <_read+0x12>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4618      	mov	r0, r3
 8006274:	3718      	adds	r7, #24
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}

0800627a <_write>:
 800627a:	b580      	push	{r7, lr}
 800627c:	b086      	sub	sp, #24
 800627e:	af00      	add	r7, sp, #0
 8006280:	60f8      	str	r0, [r7, #12]
 8006282:	60b9      	str	r1, [r7, #8]
 8006284:	607a      	str	r2, [r7, #4]
 8006286:	2300      	movs	r3, #0
 8006288:	617b      	str	r3, [r7, #20]
 800628a:	e009      	b.n	80062a0 <_write+0x26>
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	1c5a      	adds	r2, r3, #1
 8006290:	60ba      	str	r2, [r7, #8]
 8006292:	781b      	ldrb	r3, [r3, #0]
 8006294:	4618      	mov	r0, r3
 8006296:	f000 fa91 	bl	80067bc <__io_putchar>
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	3301      	adds	r3, #1
 800629e:	617b      	str	r3, [r7, #20]
 80062a0:	697a      	ldr	r2, [r7, #20]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	429a      	cmp	r2, r3
 80062a6:	dbf1      	blt.n	800628c <_write+0x12>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4618      	mov	r0, r3
 80062ac:	3718      	adds	r7, #24
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}

080062b2 <_close>:
 80062b2:	b480      	push	{r7}
 80062b4:	b083      	sub	sp, #12
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	6078      	str	r0, [r7, #4]
 80062ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80062be:	4618      	mov	r0, r3
 80062c0:	370c      	adds	r7, #12
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr

080062ca <_fstat>:
 80062ca:	b480      	push	{r7}
 80062cc:	b083      	sub	sp, #12
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	6078      	str	r0, [r7, #4]
 80062d2:	6039      	str	r1, [r7, #0]
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80062da:	605a      	str	r2, [r3, #4]
 80062dc:	2300      	movs	r3, #0
 80062de:	4618      	mov	r0, r3
 80062e0:	370c      	adds	r7, #12
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr

080062ea <_isatty>:
 80062ea:	b480      	push	{r7}
 80062ec:	b083      	sub	sp, #12
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	6078      	str	r0, [r7, #4]
 80062f2:	2301      	movs	r3, #1
 80062f4:	4618      	mov	r0, r3
 80062f6:	370c      	adds	r7, #12
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr

08006300 <_lseek>:
 8006300:	b480      	push	{r7}
 8006302:	b085      	sub	sp, #20
 8006304:	af00      	add	r7, sp, #0
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	607a      	str	r2, [r7, #4]
 800630c:	2300      	movs	r3, #0
 800630e:	4618      	mov	r0, r3
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
	...

0800631c <_sbrk>:
 800631c:	b580      	push	{r7, lr}
 800631e:	b084      	sub	sp, #16
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	4b11      	ldr	r3, [pc, #68]	; (800636c <_sbrk+0x50>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d102      	bne.n	8006332 <_sbrk+0x16>
 800632c:	4b0f      	ldr	r3, [pc, #60]	; (800636c <_sbrk+0x50>)
 800632e:	4a10      	ldr	r2, [pc, #64]	; (8006370 <_sbrk+0x54>)
 8006330:	601a      	str	r2, [r3, #0]
 8006332:	4b0e      	ldr	r3, [pc, #56]	; (800636c <_sbrk+0x50>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	60fb      	str	r3, [r7, #12]
 8006338:	4b0c      	ldr	r3, [pc, #48]	; (800636c <_sbrk+0x50>)
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4413      	add	r3, r2
 8006340:	466a      	mov	r2, sp
 8006342:	4293      	cmp	r3, r2
 8006344:	d907      	bls.n	8006356 <_sbrk+0x3a>
 8006346:	f005 fb85 	bl	800ba54 <__errno>
 800634a:	4603      	mov	r3, r0
 800634c:	220c      	movs	r2, #12
 800634e:	601a      	str	r2, [r3, #0]
 8006350:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006354:	e006      	b.n	8006364 <_sbrk+0x48>
 8006356:	4b05      	ldr	r3, [pc, #20]	; (800636c <_sbrk+0x50>)
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4413      	add	r3, r2
 800635e:	4a03      	ldr	r2, [pc, #12]	; (800636c <_sbrk+0x50>)
 8006360:	6013      	str	r3, [r2, #0]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	4618      	mov	r0, r3
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	20009544 	.word	0x20009544
 8006370:	20009630 	.word	0x20009630

08006374 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006374:	b480      	push	{r7}
 8006376:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006378:	4b08      	ldr	r3, [pc, #32]	; (800639c <SystemInit+0x28>)
 800637a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800637e:	4a07      	ldr	r2, [pc, #28]	; (800639c <SystemInit+0x28>)
 8006380:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006384:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006388:	4b04      	ldr	r3, [pc, #16]	; (800639c <SystemInit+0x28>)
 800638a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800638e:	609a      	str	r2, [r3, #8]
#endif
}
 8006390:	bf00      	nop
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	e000ed00 	.word	0xe000ed00

080063a0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b096      	sub	sp, #88	; 0x58
 80063a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80063a6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80063aa:	2200      	movs	r2, #0
 80063ac:	601a      	str	r2, [r3, #0]
 80063ae:	605a      	str	r2, [r3, #4]
 80063b0:	609a      	str	r2, [r3, #8]
 80063b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80063b4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80063b8:	2200      	movs	r2, #0
 80063ba:	601a      	str	r2, [r3, #0]
 80063bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80063be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80063c2:	2200      	movs	r2, #0
 80063c4:	601a      	str	r2, [r3, #0]
 80063c6:	605a      	str	r2, [r3, #4]
 80063c8:	609a      	str	r2, [r3, #8]
 80063ca:	60da      	str	r2, [r3, #12]
 80063cc:	611a      	str	r2, [r3, #16]
 80063ce:	615a      	str	r2, [r3, #20]
 80063d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80063d2:	1d3b      	adds	r3, r7, #4
 80063d4:	2220      	movs	r2, #32
 80063d6:	2100      	movs	r1, #0
 80063d8:	4618      	mov	r0, r3
 80063da:	f005 fb73 	bl	800bac4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80063de:	4b4a      	ldr	r3, [pc, #296]	; (8006508 <MX_TIM1_Init+0x168>)
 80063e0:	4a4a      	ldr	r2, [pc, #296]	; (800650c <MX_TIM1_Init+0x16c>)
 80063e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80063e4:	4b48      	ldr	r3, [pc, #288]	; (8006508 <MX_TIM1_Init+0x168>)
 80063e6:	2200      	movs	r2, #0
 80063e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80063ea:	4b47      	ldr	r3, [pc, #284]	; (8006508 <MX_TIM1_Init+0x168>)
 80063ec:	2220      	movs	r2, #32
 80063ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0x8CA;
 80063f0:	4b45      	ldr	r3, [pc, #276]	; (8006508 <MX_TIM1_Init+0x168>)
 80063f2:	f640 02ca 	movw	r2, #2250	; 0x8ca
 80063f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063f8:	4b43      	ldr	r3, [pc, #268]	; (8006508 <MX_TIM1_Init+0x168>)
 80063fa:	2200      	movs	r2, #0
 80063fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 80063fe:	4b42      	ldr	r3, [pc, #264]	; (8006508 <MX_TIM1_Init+0x168>)
 8006400:	2201      	movs	r2, #1
 8006402:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006404:	4b40      	ldr	r3, [pc, #256]	; (8006508 <MX_TIM1_Init+0x168>)
 8006406:	2280      	movs	r2, #128	; 0x80
 8006408:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800640a:	483f      	ldr	r0, [pc, #252]	; (8006508 <MX_TIM1_Init+0x168>)
 800640c:	f003 f9a2 	bl	8009754 <HAL_TIM_Base_Init>
 8006410:	4603      	mov	r3, r0
 8006412:	2b00      	cmp	r3, #0
 8006414:	d001      	beq.n	800641a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8006416:	f7fe fcef 	bl	8004df8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800641a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800641e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006420:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006424:	4619      	mov	r1, r3
 8006426:	4838      	ldr	r0, [pc, #224]	; (8006508 <MX_TIM1_Init+0x168>)
 8006428:	f003 fda8 	bl	8009f7c <HAL_TIM_ConfigClockSource>
 800642c:	4603      	mov	r3, r0
 800642e:	2b00      	cmp	r3, #0
 8006430:	d001      	beq.n	8006436 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8006432:	f7fe fce1 	bl	8004df8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006436:	4834      	ldr	r0, [pc, #208]	; (8006508 <MX_TIM1_Init+0x168>)
 8006438:	f003 fab4 	bl	80099a4 <HAL_TIM_PWM_Init>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d001      	beq.n	8006446 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8006442:	f7fe fcd9 	bl	8004df8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006446:	2300      	movs	r3, #0
 8006448:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800644a:	2300      	movs	r3, #0
 800644c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800644e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006452:	4619      	mov	r1, r3
 8006454:	482c      	ldr	r0, [pc, #176]	; (8006508 <MX_TIM1_Init+0x168>)
 8006456:	f004 f99b 	bl	800a790 <HAL_TIMEx_MasterConfigSynchronization>
 800645a:	4603      	mov	r3, r0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d001      	beq.n	8006464 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8006460:	f7fe fcca 	bl	8004df8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006464:	2360      	movs	r3, #96	; 0x60
 8006466:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8006468:	2300      	movs	r3, #0
 800646a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800646c:	2302      	movs	r3, #2
 800646e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006470:	2300      	movs	r3, #0
 8006472:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8006474:	2304      	movs	r3, #4
 8006476:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006478:	2300      	movs	r3, #0
 800647a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800647c:	2300      	movs	r3, #0
 800647e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006480:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006484:	2200      	movs	r2, #0
 8006486:	4619      	mov	r1, r3
 8006488:	481f      	ldr	r0, [pc, #124]	; (8006508 <MX_TIM1_Init+0x168>)
 800648a:	f003 fcb5 	bl	8009df8 <HAL_TIM_PWM_ConfigChannel>
 800648e:	4603      	mov	r3, r0
 8006490:	2b00      	cmp	r3, #0
 8006492:	d001      	beq.n	8006498 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8006494:	f7fe fcb0 	bl	8004df8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800649c:	2204      	movs	r2, #4
 800649e:	4619      	mov	r1, r3
 80064a0:	4819      	ldr	r0, [pc, #100]	; (8006508 <MX_TIM1_Init+0x168>)
 80064a2:	f003 fca9 	bl	8009df8 <HAL_TIM_PWM_ConfigChannel>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d001      	beq.n	80064b0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80064ac:	f7fe fca4 	bl	8004df8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80064b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80064b4:	2208      	movs	r2, #8
 80064b6:	4619      	mov	r1, r3
 80064b8:	4813      	ldr	r0, [pc, #76]	; (8006508 <MX_TIM1_Init+0x168>)
 80064ba:	f003 fc9d 	bl	8009df8 <HAL_TIM_PWM_ConfigChannel>
 80064be:	4603      	mov	r3, r0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d001      	beq.n	80064c8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80064c4:	f7fe fc98 	bl	8004df8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80064c8:	2300      	movs	r3, #0
 80064ca:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80064cc:	2300      	movs	r3, #0
 80064ce:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80064d0:	2300      	movs	r3, #0
 80064d2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80064d4:	2300      	movs	r3, #0
 80064d6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80064d8:	2300      	movs	r3, #0
 80064da:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80064dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80064e0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80064e2:	2300      	movs	r3, #0
 80064e4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80064e6:	1d3b      	adds	r3, r7, #4
 80064e8:	4619      	mov	r1, r3
 80064ea:	4807      	ldr	r0, [pc, #28]	; (8006508 <MX_TIM1_Init+0x168>)
 80064ec:	f004 f9cc 	bl	800a888 <HAL_TIMEx_ConfigBreakDeadTime>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d001      	beq.n	80064fa <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 80064f6:	f7fe fc7f 	bl	8004df8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80064fa:	4803      	ldr	r0, [pc, #12]	; (8006508 <MX_TIM1_Init+0x168>)
 80064fc:	f000 f890 	bl	8006620 <HAL_TIM_MspPostInit>

}
 8006500:	bf00      	nop
 8006502:	3758      	adds	r7, #88	; 0x58
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}
 8006508:	20009548 	.word	0x20009548
 800650c:	40010000 	.word	0x40010000

08006510 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b086      	sub	sp, #24
 8006514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006516:	f107 0308 	add.w	r3, r7, #8
 800651a:	2200      	movs	r2, #0
 800651c:	601a      	str	r2, [r3, #0]
 800651e:	605a      	str	r2, [r3, #4]
 8006520:	609a      	str	r2, [r3, #8]
 8006522:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006524:	463b      	mov	r3, r7
 8006526:	2200      	movs	r2, #0
 8006528:	601a      	str	r2, [r3, #0]
 800652a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800652c:	4b1d      	ldr	r3, [pc, #116]	; (80065a4 <MX_TIM2_Init+0x94>)
 800652e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006532:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90;
 8006534:	4b1b      	ldr	r3, [pc, #108]	; (80065a4 <MX_TIM2_Init+0x94>)
 8006536:	225a      	movs	r2, #90	; 0x5a
 8006538:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800653a:	4b1a      	ldr	r3, [pc, #104]	; (80065a4 <MX_TIM2_Init+0x94>)
 800653c:	2200      	movs	r2, #0
 800653e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8006540:	4b18      	ldr	r3, [pc, #96]	; (80065a4 <MX_TIM2_Init+0x94>)
 8006542:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006546:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006548:	4b16      	ldr	r3, [pc, #88]	; (80065a4 <MX_TIM2_Init+0x94>)
 800654a:	2200      	movs	r2, #0
 800654c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800654e:	4b15      	ldr	r3, [pc, #84]	; (80065a4 <MX_TIM2_Init+0x94>)
 8006550:	2200      	movs	r2, #0
 8006552:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006554:	4813      	ldr	r0, [pc, #76]	; (80065a4 <MX_TIM2_Init+0x94>)
 8006556:	f003 f8fd 	bl	8009754 <HAL_TIM_Base_Init>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d001      	beq.n	8006564 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8006560:	f7fe fc4a 	bl	8004df8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006564:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006568:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800656a:	f107 0308 	add.w	r3, r7, #8
 800656e:	4619      	mov	r1, r3
 8006570:	480c      	ldr	r0, [pc, #48]	; (80065a4 <MX_TIM2_Init+0x94>)
 8006572:	f003 fd03 	bl	8009f7c <HAL_TIM_ConfigClockSource>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d001      	beq.n	8006580 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800657c:	f7fe fc3c 	bl	8004df8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006580:	2300      	movs	r3, #0
 8006582:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006584:	2300      	movs	r3, #0
 8006586:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006588:	463b      	mov	r3, r7
 800658a:	4619      	mov	r1, r3
 800658c:	4805      	ldr	r0, [pc, #20]	; (80065a4 <MX_TIM2_Init+0x94>)
 800658e:	f004 f8ff 	bl	800a790 <HAL_TIMEx_MasterConfigSynchronization>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d001      	beq.n	800659c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8006598:	f7fe fc2e 	bl	8004df8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800659c:	bf00      	nop
 800659e:	3718      	adds	r7, #24
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}
 80065a4:	20009590 	.word	0x20009590

080065a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b084      	sub	sp, #16
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a18      	ldr	r2, [pc, #96]	; (8006618 <HAL_TIM_Base_MspInit+0x70>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d116      	bne.n	80065e8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80065ba:	2300      	movs	r3, #0
 80065bc:	60fb      	str	r3, [r7, #12]
 80065be:	4b17      	ldr	r3, [pc, #92]	; (800661c <HAL_TIM_Base_MspInit+0x74>)
 80065c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065c2:	4a16      	ldr	r2, [pc, #88]	; (800661c <HAL_TIM_Base_MspInit+0x74>)
 80065c4:	f043 0301 	orr.w	r3, r3, #1
 80065c8:	6453      	str	r3, [r2, #68]	; 0x44
 80065ca:	4b14      	ldr	r3, [pc, #80]	; (800661c <HAL_TIM_Base_MspInit+0x74>)
 80065cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065ce:	f003 0301 	and.w	r3, r3, #1
 80065d2:	60fb      	str	r3, [r7, #12]
 80065d4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80065d6:	2200      	movs	r2, #0
 80065d8:	2100      	movs	r1, #0
 80065da:	2019      	movs	r0, #25
 80065dc:	f001 fd15 	bl	800800a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80065e0:	2019      	movs	r0, #25
 80065e2:	f001 fd2e 	bl	8008042 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80065e6:	e012      	b.n	800660e <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM2)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065f0:	d10d      	bne.n	800660e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80065f2:	2300      	movs	r3, #0
 80065f4:	60bb      	str	r3, [r7, #8]
 80065f6:	4b09      	ldr	r3, [pc, #36]	; (800661c <HAL_TIM_Base_MspInit+0x74>)
 80065f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fa:	4a08      	ldr	r2, [pc, #32]	; (800661c <HAL_TIM_Base_MspInit+0x74>)
 80065fc:	f043 0301 	orr.w	r3, r3, #1
 8006600:	6413      	str	r3, [r2, #64]	; 0x40
 8006602:	4b06      	ldr	r3, [pc, #24]	; (800661c <HAL_TIM_Base_MspInit+0x74>)
 8006604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006606:	f003 0301 	and.w	r3, r3, #1
 800660a:	60bb      	str	r3, [r7, #8]
 800660c:	68bb      	ldr	r3, [r7, #8]
}
 800660e:	bf00      	nop
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
 8006616:	bf00      	nop
 8006618:	40010000 	.word	0x40010000
 800661c:	40023800 	.word	0x40023800

08006620 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b088      	sub	sp, #32
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006628:	f107 030c 	add.w	r3, r7, #12
 800662c:	2200      	movs	r2, #0
 800662e:	601a      	str	r2, [r3, #0]
 8006630:	605a      	str	r2, [r3, #4]
 8006632:	609a      	str	r2, [r3, #8]
 8006634:	60da      	str	r2, [r3, #12]
 8006636:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a12      	ldr	r2, [pc, #72]	; (8006688 <HAL_TIM_MspPostInit+0x68>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d11e      	bne.n	8006680 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006642:	2300      	movs	r3, #0
 8006644:	60bb      	str	r3, [r7, #8]
 8006646:	4b11      	ldr	r3, [pc, #68]	; (800668c <HAL_TIM_MspPostInit+0x6c>)
 8006648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800664a:	4a10      	ldr	r2, [pc, #64]	; (800668c <HAL_TIM_MspPostInit+0x6c>)
 800664c:	f043 0301 	orr.w	r3, r3, #1
 8006650:	6313      	str	r3, [r2, #48]	; 0x30
 8006652:	4b0e      	ldr	r3, [pc, #56]	; (800668c <HAL_TIM_MspPostInit+0x6c>)
 8006654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006656:	f003 0301 	and.w	r3, r3, #1
 800665a:	60bb      	str	r3, [r7, #8]
 800665c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800665e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8006662:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006664:	2302      	movs	r3, #2
 8006666:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006668:	2300      	movs	r3, #0
 800666a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800666c:	2303      	movs	r3, #3
 800666e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006670:	2301      	movs	r3, #1
 8006672:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006674:	f107 030c 	add.w	r3, r7, #12
 8006678:	4619      	mov	r1, r3
 800667a:	4805      	ldr	r0, [pc, #20]	; (8006690 <HAL_TIM_MspPostInit+0x70>)
 800667c:	f001 fd8e 	bl	800819c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8006680:	bf00      	nop
 8006682:	3720      	adds	r7, #32
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}
 8006688:	40010000 	.word	0x40010000
 800668c:	40023800 	.word	0x40023800
 8006690:	40020000 	.word	0x40020000

08006694 <delay_us>:
}

/* USER CODE BEGIN 1 */

void delay_us (uint16_t us)
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	4603      	mov	r3, r0
 800669c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
 800669e:	4b09      	ldr	r3, [pc, #36]	; (80066c4 <delay_us+0x30>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	2200      	movs	r2, #0
 80066a4:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < us);  // wait for the counter to reach the us input in the parameter
 80066a6:	bf00      	nop
 80066a8:	4b06      	ldr	r3, [pc, #24]	; (80066c4 <delay_us+0x30>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066ae:	88fb      	ldrh	r3, [r7, #6]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d3f9      	bcc.n	80066a8 <delay_us+0x14>
}
 80066b4:	bf00      	nop
 80066b6:	bf00      	nop
 80066b8:	370c      	adds	r7, #12
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	20009590 	.word	0x20009590

080066c8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80066cc:	4b11      	ldr	r3, [pc, #68]	; (8006714 <MX_USART2_UART_Init+0x4c>)
 80066ce:	4a12      	ldr	r2, [pc, #72]	; (8006718 <MX_USART2_UART_Init+0x50>)
 80066d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 460800;
 80066d2:	4b10      	ldr	r3, [pc, #64]	; (8006714 <MX_USART2_UART_Init+0x4c>)
 80066d4:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 80066d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80066da:	4b0e      	ldr	r3, [pc, #56]	; (8006714 <MX_USART2_UART_Init+0x4c>)
 80066dc:	2200      	movs	r2, #0
 80066de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80066e0:	4b0c      	ldr	r3, [pc, #48]	; (8006714 <MX_USART2_UART_Init+0x4c>)
 80066e2:	2200      	movs	r2, #0
 80066e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80066e6:	4b0b      	ldr	r3, [pc, #44]	; (8006714 <MX_USART2_UART_Init+0x4c>)
 80066e8:	2200      	movs	r2, #0
 80066ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80066ec:	4b09      	ldr	r3, [pc, #36]	; (8006714 <MX_USART2_UART_Init+0x4c>)
 80066ee:	220c      	movs	r2, #12
 80066f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80066f2:	4b08      	ldr	r3, [pc, #32]	; (8006714 <MX_USART2_UART_Init+0x4c>)
 80066f4:	2200      	movs	r2, #0
 80066f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80066f8:	4b06      	ldr	r3, [pc, #24]	; (8006714 <MX_USART2_UART_Init+0x4c>)
 80066fa:	2200      	movs	r2, #0
 80066fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80066fe:	4805      	ldr	r0, [pc, #20]	; (8006714 <MX_USART2_UART_Init+0x4c>)
 8006700:	f004 f928 	bl	800a954 <HAL_UART_Init>
 8006704:	4603      	mov	r3, r0
 8006706:	2b00      	cmp	r3, #0
 8006708:	d001      	beq.n	800670e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800670a:	f7fe fb75 	bl	8004df8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800670e:	bf00      	nop
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	200095d8 	.word	0x200095d8
 8006718:	40004400 	.word	0x40004400

0800671c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b08a      	sub	sp, #40	; 0x28
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006724:	f107 0314 	add.w	r3, r7, #20
 8006728:	2200      	movs	r2, #0
 800672a:	601a      	str	r2, [r3, #0]
 800672c:	605a      	str	r2, [r3, #4]
 800672e:	609a      	str	r2, [r3, #8]
 8006730:	60da      	str	r2, [r3, #12]
 8006732:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a1d      	ldr	r2, [pc, #116]	; (80067b0 <HAL_UART_MspInit+0x94>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d133      	bne.n	80067a6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800673e:	2300      	movs	r3, #0
 8006740:	613b      	str	r3, [r7, #16]
 8006742:	4b1c      	ldr	r3, [pc, #112]	; (80067b4 <HAL_UART_MspInit+0x98>)
 8006744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006746:	4a1b      	ldr	r2, [pc, #108]	; (80067b4 <HAL_UART_MspInit+0x98>)
 8006748:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800674c:	6413      	str	r3, [r2, #64]	; 0x40
 800674e:	4b19      	ldr	r3, [pc, #100]	; (80067b4 <HAL_UART_MspInit+0x98>)
 8006750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006756:	613b      	str	r3, [r7, #16]
 8006758:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800675a:	2300      	movs	r3, #0
 800675c:	60fb      	str	r3, [r7, #12]
 800675e:	4b15      	ldr	r3, [pc, #84]	; (80067b4 <HAL_UART_MspInit+0x98>)
 8006760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006762:	4a14      	ldr	r2, [pc, #80]	; (80067b4 <HAL_UART_MspInit+0x98>)
 8006764:	f043 0301 	orr.w	r3, r3, #1
 8006768:	6313      	str	r3, [r2, #48]	; 0x30
 800676a:	4b12      	ldr	r3, [pc, #72]	; (80067b4 <HAL_UART_MspInit+0x98>)
 800676c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800676e:	f003 0301 	and.w	r3, r3, #1
 8006772:	60fb      	str	r3, [r7, #12]
 8006774:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8006776:	230c      	movs	r3, #12
 8006778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800677a:	2302      	movs	r3, #2
 800677c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800677e:	2300      	movs	r3, #0
 8006780:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006782:	2303      	movs	r3, #3
 8006784:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006786:	2307      	movs	r3, #7
 8006788:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800678a:	f107 0314 	add.w	r3, r7, #20
 800678e:	4619      	mov	r1, r3
 8006790:	4809      	ldr	r0, [pc, #36]	; (80067b8 <HAL_UART_MspInit+0x9c>)
 8006792:	f001 fd03 	bl	800819c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006796:	2200      	movs	r2, #0
 8006798:	2100      	movs	r1, #0
 800679a:	2026      	movs	r0, #38	; 0x26
 800679c:	f001 fc35 	bl	800800a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80067a0:	2026      	movs	r0, #38	; 0x26
 80067a2:	f001 fc4e 	bl	8008042 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80067a6:	bf00      	nop
 80067a8:	3728      	adds	r7, #40	; 0x28
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	40004400 	.word	0x40004400
 80067b4:	40023800 	.word	0x40023800
 80067b8:	40020000 	.word	0x40020000

080067bc <__io_putchar>:
  }
}

/* USER CODE BEGIN 1 */
PUTCHAR_PROTOTYPE
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b082      	sub	sp, #8
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80067c4:	1d39      	adds	r1, r7, #4
 80067c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80067ca:	2201      	movs	r2, #1
 80067cc:	4803      	ldr	r0, [pc, #12]	; (80067dc <__io_putchar+0x20>)
 80067ce:	f004 f90e 	bl	800a9ee <HAL_UART_Transmit>
  return ch;
 80067d2:	687b      	ldr	r3, [r7, #4]
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3708      	adds	r7, #8
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}
 80067dc:	200095d8 	.word	0x200095d8

080067e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b082      	sub	sp, #8
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 80067e8:	2201      	movs	r2, #1
 80067ea:	4904      	ldr	r1, [pc, #16]	; (80067fc <HAL_UART_RxCpltCallback+0x1c>)
 80067ec:	4804      	ldr	r0, [pc, #16]	; (8006800 <HAL_UART_RxCpltCallback+0x20>)
 80067ee:	f004 f990 	bl	800ab12 <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80067f2:	bf00      	nop
 80067f4:	3708      	adds	r7, #8
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	20009490 	.word	0x20009490
 8006800:	200095d8 	.word	0x200095d8

08006804 <Reset_Handler>:
 8006804:	f8df d034 	ldr.w	sp, [pc, #52]	; 800683c <LoopFillZerobss+0x12>
 8006808:	480d      	ldr	r0, [pc, #52]	; (8006840 <LoopFillZerobss+0x16>)
 800680a:	490e      	ldr	r1, [pc, #56]	; (8006844 <LoopFillZerobss+0x1a>)
 800680c:	4a0e      	ldr	r2, [pc, #56]	; (8006848 <LoopFillZerobss+0x1e>)
 800680e:	2300      	movs	r3, #0
 8006810:	e002      	b.n	8006818 <LoopCopyDataInit>

08006812 <CopyDataInit>:
 8006812:	58d4      	ldr	r4, [r2, r3]
 8006814:	50c4      	str	r4, [r0, r3]
 8006816:	3304      	adds	r3, #4

08006818 <LoopCopyDataInit>:
 8006818:	18c4      	adds	r4, r0, r3
 800681a:	428c      	cmp	r4, r1
 800681c:	d3f9      	bcc.n	8006812 <CopyDataInit>
 800681e:	4a0b      	ldr	r2, [pc, #44]	; (800684c <LoopFillZerobss+0x22>)
 8006820:	4c0b      	ldr	r4, [pc, #44]	; (8006850 <LoopFillZerobss+0x26>)
 8006822:	2300      	movs	r3, #0
 8006824:	e001      	b.n	800682a <LoopFillZerobss>

08006826 <FillZerobss>:
 8006826:	6013      	str	r3, [r2, #0]
 8006828:	3204      	adds	r2, #4

0800682a <LoopFillZerobss>:
 800682a:	42a2      	cmp	r2, r4
 800682c:	d3fb      	bcc.n	8006826 <FillZerobss>
 800682e:	f7ff fda1 	bl	8006374 <SystemInit>
 8006832:	f005 f915 	bl	800ba60 <__libc_init_array>
 8006836:	f7fd ff33 	bl	80046a0 <main>
 800683a:	4770      	bx	lr
 800683c:	20020000 	.word	0x20020000
 8006840:	20000000 	.word	0x20000000
 8006844:	20000220 	.word	0x20000220
 8006848:	08011aa8 	.word	0x08011aa8
 800684c:	20000220 	.word	0x20000220
 8006850:	20009630 	.word	0x20009630

08006854 <ADC_IRQHandler>:
 8006854:	e7fe      	b.n	8006854 <ADC_IRQHandler>
	...

08006858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800685c:	4b0e      	ldr	r3, [pc, #56]	; (8006898 <HAL_Init+0x40>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a0d      	ldr	r2, [pc, #52]	; (8006898 <HAL_Init+0x40>)
 8006862:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006866:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006868:	4b0b      	ldr	r3, [pc, #44]	; (8006898 <HAL_Init+0x40>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a0a      	ldr	r2, [pc, #40]	; (8006898 <HAL_Init+0x40>)
 800686e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006872:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006874:	4b08      	ldr	r3, [pc, #32]	; (8006898 <HAL_Init+0x40>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a07      	ldr	r2, [pc, #28]	; (8006898 <HAL_Init+0x40>)
 800687a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800687e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006880:	2003      	movs	r0, #3
 8006882:	f001 fbb7 	bl	8007ff4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006886:	2000      	movs	r0, #0
 8006888:	f000 f808 	bl	800689c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800688c:	f7ff f9d4 	bl	8005c38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006890:	2300      	movs	r3, #0
}
 8006892:	4618      	mov	r0, r3
 8006894:	bd80      	pop	{r7, pc}
 8006896:	bf00      	nop
 8006898:	40023c00 	.word	0x40023c00

0800689c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b082      	sub	sp, #8
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80068a4:	4b12      	ldr	r3, [pc, #72]	; (80068f0 <HAL_InitTick+0x54>)
 80068a6:	681a      	ldr	r2, [r3, #0]
 80068a8:	4b12      	ldr	r3, [pc, #72]	; (80068f4 <HAL_InitTick+0x58>)
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	4619      	mov	r1, r3
 80068ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80068b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ba:	4618      	mov	r0, r3
 80068bc:	f001 fbcf 	bl	800805e <HAL_SYSTICK_Config>
 80068c0:	4603      	mov	r3, r0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d001      	beq.n	80068ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e00e      	b.n	80068e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2b0f      	cmp	r3, #15
 80068ce:	d80a      	bhi.n	80068e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80068d0:	2200      	movs	r2, #0
 80068d2:	6879      	ldr	r1, [r7, #4]
 80068d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80068d8:	f001 fb97 	bl	800800a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80068dc:	4a06      	ldr	r2, [pc, #24]	; (80068f8 <HAL_InitTick+0x5c>)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80068e2:	2300      	movs	r3, #0
 80068e4:	e000      	b.n	80068e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3708      	adds	r7, #8
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}
 80068f0:	20000040 	.word	0x20000040
 80068f4:	20000048 	.word	0x20000048
 80068f8:	20000044 	.word	0x20000044

080068fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80068fc:	b480      	push	{r7}
 80068fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006900:	4b06      	ldr	r3, [pc, #24]	; (800691c <HAL_IncTick+0x20>)
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	461a      	mov	r2, r3
 8006906:	4b06      	ldr	r3, [pc, #24]	; (8006920 <HAL_IncTick+0x24>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4413      	add	r3, r2
 800690c:	4a04      	ldr	r2, [pc, #16]	; (8006920 <HAL_IncTick+0x24>)
 800690e:	6013      	str	r3, [r2, #0]
}
 8006910:	bf00      	nop
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop
 800691c:	20000048 	.word	0x20000048
 8006920:	2000961c 	.word	0x2000961c

08006924 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006924:	b480      	push	{r7}
 8006926:	af00      	add	r7, sp, #0
  return uwTick;
 8006928:	4b03      	ldr	r3, [pc, #12]	; (8006938 <HAL_GetTick+0x14>)
 800692a:	681b      	ldr	r3, [r3, #0]
}
 800692c:	4618      	mov	r0, r3
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr
 8006936:	bf00      	nop
 8006938:	2000961c 	.word	0x2000961c

0800693c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b084      	sub	sp, #16
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006944:	f7ff ffee 	bl	8006924 <HAL_GetTick>
 8006948:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006954:	d005      	beq.n	8006962 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006956:	4b0a      	ldr	r3, [pc, #40]	; (8006980 <HAL_Delay+0x44>)
 8006958:	781b      	ldrb	r3, [r3, #0]
 800695a:	461a      	mov	r2, r3
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	4413      	add	r3, r2
 8006960:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006962:	bf00      	nop
 8006964:	f7ff ffde 	bl	8006924 <HAL_GetTick>
 8006968:	4602      	mov	r2, r0
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	429a      	cmp	r2, r3
 8006972:	d8f7      	bhi.n	8006964 <HAL_Delay+0x28>
  {
  }
}
 8006974:	bf00      	nop
 8006976:	bf00      	nop
 8006978:	3710      	adds	r7, #16
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	20000048 	.word	0x20000048

08006984 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800698c:	2300      	movs	r3, #0
 800698e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d101      	bne.n	800699a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e033      	b.n	8006a02 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d109      	bne.n	80069b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f7fa fc46 	bl	8001234 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2200      	movs	r2, #0
 80069b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ba:	f003 0310 	and.w	r3, r3, #16
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d118      	bne.n	80069f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80069ca:	f023 0302 	bic.w	r3, r3, #2
 80069ce:	f043 0202 	orr.w	r2, r3, #2
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f000 fab4 	bl	8006f44 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2200      	movs	r2, #0
 80069e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e6:	f023 0303 	bic.w	r3, r3, #3
 80069ea:	f043 0201 	orr.w	r2, r3, #1
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	641a      	str	r2, [r3, #64]	; 0x40
 80069f2:	e001      	b.n	80069f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2200      	movs	r2, #0
 80069fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3710      	adds	r7, #16
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
	...

08006a0c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b085      	sub	sp, #20
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8006a14:	2300      	movs	r3, #0
 8006a16:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d101      	bne.n	8006a26 <HAL_ADC_Start+0x1a>
 8006a22:	2302      	movs	r3, #2
 8006a24:	e0b2      	b.n	8006b8c <HAL_ADC_Start+0x180>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2201      	movs	r2, #1
 8006a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	f003 0301 	and.w	r3, r3, #1
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d018      	beq.n	8006a6e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	689a      	ldr	r2, [r3, #8]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f042 0201 	orr.w	r2, r2, #1
 8006a4a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006a4c:	4b52      	ldr	r3, [pc, #328]	; (8006b98 <HAL_ADC_Start+0x18c>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a52      	ldr	r2, [pc, #328]	; (8006b9c <HAL_ADC_Start+0x190>)
 8006a52:	fba2 2303 	umull	r2, r3, r2, r3
 8006a56:	0c9a      	lsrs	r2, r3, #18
 8006a58:	4613      	mov	r3, r2
 8006a5a:	005b      	lsls	r3, r3, #1
 8006a5c:	4413      	add	r3, r2
 8006a5e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8006a60:	e002      	b.n	8006a68 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	3b01      	subs	r3, #1
 8006a66:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1f9      	bne.n	8006a62 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	f003 0301 	and.w	r3, r3, #1
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d17a      	bne.n	8006b72 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a80:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006a84:	f023 0301 	bic.w	r3, r3, #1
 8006a88:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d007      	beq.n	8006aae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006aa6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ab6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aba:	d106      	bne.n	8006aca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ac0:	f023 0206 	bic.w	r2, r3, #6
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	645a      	str	r2, [r3, #68]	; 0x44
 8006ac8:	e002      	b.n	8006ad0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006ad8:	4b31      	ldr	r3, [pc, #196]	; (8006ba0 <HAL_ADC_Start+0x194>)
 8006ada:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006ae4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	f003 031f 	and.w	r3, r3, #31
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d12a      	bne.n	8006b48 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a2b      	ldr	r2, [pc, #172]	; (8006ba4 <HAL_ADC_Start+0x198>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d015      	beq.n	8006b28 <HAL_ADC_Start+0x11c>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a29      	ldr	r2, [pc, #164]	; (8006ba8 <HAL_ADC_Start+0x19c>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d105      	bne.n	8006b12 <HAL_ADC_Start+0x106>
 8006b06:	4b26      	ldr	r3, [pc, #152]	; (8006ba0 <HAL_ADC_Start+0x194>)
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	f003 031f 	and.w	r3, r3, #31
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d00a      	beq.n	8006b28 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a25      	ldr	r2, [pc, #148]	; (8006bac <HAL_ADC_Start+0x1a0>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d136      	bne.n	8006b8a <HAL_ADC_Start+0x17e>
 8006b1c:	4b20      	ldr	r3, [pc, #128]	; (8006ba0 <HAL_ADC_Start+0x194>)
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	f003 0310 	and.w	r3, r3, #16
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d130      	bne.n	8006b8a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d129      	bne.n	8006b8a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	689a      	ldr	r2, [r3, #8]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006b44:	609a      	str	r2, [r3, #8]
 8006b46:	e020      	b.n	8006b8a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a15      	ldr	r2, [pc, #84]	; (8006ba4 <HAL_ADC_Start+0x198>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d11b      	bne.n	8006b8a <HAL_ADC_Start+0x17e>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d114      	bne.n	8006b8a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	689a      	ldr	r2, [r3, #8]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006b6e:	609a      	str	r2, [r3, #8]
 8006b70:	e00b      	b.n	8006b8a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b76:	f043 0210 	orr.w	r2, r3, #16
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b82:	f043 0201 	orr.w	r2, r3, #1
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8006b8a:	2300      	movs	r3, #0
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3714      	adds	r7, #20
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr
 8006b98:	20000040 	.word	0x20000040
 8006b9c:	431bde83 	.word	0x431bde83
 8006ba0:	40012300 	.word	0x40012300
 8006ba4:	40012000 	.word	0x40012000
 8006ba8:	40012100 	.word	0x40012100
 8006bac:	40012200 	.word	0x40012200

08006bb0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b084      	sub	sp, #16
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bcc:	d113      	bne.n	8006bf6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006bd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bdc:	d10b      	bne.n	8006bf6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be2:	f043 0220 	orr.w	r2, r3, #32
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e063      	b.n	8006cbe <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8006bf6:	f7ff fe95 	bl	8006924 <HAL_GetTick>
 8006bfa:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006bfc:	e021      	b.n	8006c42 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c04:	d01d      	beq.n	8006c42 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d007      	beq.n	8006c1c <HAL_ADC_PollForConversion+0x6c>
 8006c0c:	f7ff fe8a 	bl	8006924 <HAL_GetTick>
 8006c10:	4602      	mov	r2, r0
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	683a      	ldr	r2, [r7, #0]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d212      	bcs.n	8006c42 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 0302 	and.w	r3, r3, #2
 8006c26:	2b02      	cmp	r3, #2
 8006c28:	d00b      	beq.n	8006c42 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c2e:	f043 0204 	orr.w	r2, r3, #4
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e03d      	b.n	8006cbe <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 0302 	and.w	r3, r3, #2
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	d1d6      	bne.n	8006bfe <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f06f 0212 	mvn.w	r2, #18
 8006c58:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d123      	bne.n	8006cbc <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d11f      	bne.n	8006cbc <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c82:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d006      	beq.n	8006c98 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d111      	bne.n	8006cbc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c9c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d105      	bne.n	8006cbc <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb4:	f043 0201 	orr.w	r2, r3, #1
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8006cbc:	2300      	movs	r3, #0
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8006cc6:	b480      	push	{r7}
 8006cc8:	b083      	sub	sp, #12
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	370c      	adds	r7, #12
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b085      	sub	sp, #20
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006cea:	2300      	movs	r3, #0
 8006cec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d101      	bne.n	8006cfc <HAL_ADC_ConfigChannel+0x1c>
 8006cf8:	2302      	movs	r3, #2
 8006cfa:	e113      	b.n	8006f24 <HAL_ADC_ConfigChannel+0x244>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	2b09      	cmp	r3, #9
 8006d0a:	d925      	bls.n	8006d58 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68d9      	ldr	r1, [r3, #12]
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	461a      	mov	r2, r3
 8006d1a:	4613      	mov	r3, r2
 8006d1c:	005b      	lsls	r3, r3, #1
 8006d1e:	4413      	add	r3, r2
 8006d20:	3b1e      	subs	r3, #30
 8006d22:	2207      	movs	r2, #7
 8006d24:	fa02 f303 	lsl.w	r3, r2, r3
 8006d28:	43da      	mvns	r2, r3
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	400a      	ands	r2, r1
 8006d30:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	68d9      	ldr	r1, [r3, #12]
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	689a      	ldr	r2, [r3, #8]
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	4618      	mov	r0, r3
 8006d44:	4603      	mov	r3, r0
 8006d46:	005b      	lsls	r3, r3, #1
 8006d48:	4403      	add	r3, r0
 8006d4a:	3b1e      	subs	r3, #30
 8006d4c:	409a      	lsls	r2, r3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	430a      	orrs	r2, r1
 8006d54:	60da      	str	r2, [r3, #12]
 8006d56:	e022      	b.n	8006d9e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6919      	ldr	r1, [r3, #16]
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	b29b      	uxth	r3, r3
 8006d64:	461a      	mov	r2, r3
 8006d66:	4613      	mov	r3, r2
 8006d68:	005b      	lsls	r3, r3, #1
 8006d6a:	4413      	add	r3, r2
 8006d6c:	2207      	movs	r2, #7
 8006d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d72:	43da      	mvns	r2, r3
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	400a      	ands	r2, r1
 8006d7a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	6919      	ldr	r1, [r3, #16]
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	689a      	ldr	r2, [r3, #8]
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	4603      	mov	r3, r0
 8006d90:	005b      	lsls	r3, r3, #1
 8006d92:	4403      	add	r3, r0
 8006d94:	409a      	lsls	r2, r3
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	430a      	orrs	r2, r1
 8006d9c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	2b06      	cmp	r3, #6
 8006da4:	d824      	bhi.n	8006df0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	685a      	ldr	r2, [r3, #4]
 8006db0:	4613      	mov	r3, r2
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	4413      	add	r3, r2
 8006db6:	3b05      	subs	r3, #5
 8006db8:	221f      	movs	r2, #31
 8006dba:	fa02 f303 	lsl.w	r3, r2, r3
 8006dbe:	43da      	mvns	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	400a      	ands	r2, r1
 8006dc6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	685a      	ldr	r2, [r3, #4]
 8006dda:	4613      	mov	r3, r2
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	4413      	add	r3, r2
 8006de0:	3b05      	subs	r3, #5
 8006de2:	fa00 f203 	lsl.w	r2, r0, r3
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	430a      	orrs	r2, r1
 8006dec:	635a      	str	r2, [r3, #52]	; 0x34
 8006dee:	e04c      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	2b0c      	cmp	r3, #12
 8006df6:	d824      	bhi.n	8006e42 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	685a      	ldr	r2, [r3, #4]
 8006e02:	4613      	mov	r3, r2
 8006e04:	009b      	lsls	r3, r3, #2
 8006e06:	4413      	add	r3, r2
 8006e08:	3b23      	subs	r3, #35	; 0x23
 8006e0a:	221f      	movs	r2, #31
 8006e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e10:	43da      	mvns	r2, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	400a      	ands	r2, r1
 8006e18:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	4618      	mov	r0, r3
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	685a      	ldr	r2, [r3, #4]
 8006e2c:	4613      	mov	r3, r2
 8006e2e:	009b      	lsls	r3, r3, #2
 8006e30:	4413      	add	r3, r2
 8006e32:	3b23      	subs	r3, #35	; 0x23
 8006e34:	fa00 f203 	lsl.w	r2, r0, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	430a      	orrs	r2, r1
 8006e3e:	631a      	str	r2, [r3, #48]	; 0x30
 8006e40:	e023      	b.n	8006e8a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	685a      	ldr	r2, [r3, #4]
 8006e4c:	4613      	mov	r3, r2
 8006e4e:	009b      	lsls	r3, r3, #2
 8006e50:	4413      	add	r3, r2
 8006e52:	3b41      	subs	r3, #65	; 0x41
 8006e54:	221f      	movs	r2, #31
 8006e56:	fa02 f303 	lsl.w	r3, r2, r3
 8006e5a:	43da      	mvns	r2, r3
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	400a      	ands	r2, r1
 8006e62:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	4618      	mov	r0, r3
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	685a      	ldr	r2, [r3, #4]
 8006e76:	4613      	mov	r3, r2
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	4413      	add	r3, r2
 8006e7c:	3b41      	subs	r3, #65	; 0x41
 8006e7e:	fa00 f203 	lsl.w	r2, r0, r3
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	430a      	orrs	r2, r1
 8006e88:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006e8a:	4b29      	ldr	r3, [pc, #164]	; (8006f30 <HAL_ADC_ConfigChannel+0x250>)
 8006e8c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a28      	ldr	r2, [pc, #160]	; (8006f34 <HAL_ADC_ConfigChannel+0x254>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d10f      	bne.n	8006eb8 <HAL_ADC_ConfigChannel+0x1d8>
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2b12      	cmp	r3, #18
 8006e9e:	d10b      	bne.n	8006eb8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a1d      	ldr	r2, [pc, #116]	; (8006f34 <HAL_ADC_ConfigChannel+0x254>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d12b      	bne.n	8006f1a <HAL_ADC_ConfigChannel+0x23a>
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a1c      	ldr	r2, [pc, #112]	; (8006f38 <HAL_ADC_ConfigChannel+0x258>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d003      	beq.n	8006ed4 <HAL_ADC_ConfigChannel+0x1f4>
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2b11      	cmp	r3, #17
 8006ed2:	d122      	bne.n	8006f1a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a11      	ldr	r2, [pc, #68]	; (8006f38 <HAL_ADC_ConfigChannel+0x258>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d111      	bne.n	8006f1a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006ef6:	4b11      	ldr	r3, [pc, #68]	; (8006f3c <HAL_ADC_ConfigChannel+0x25c>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a11      	ldr	r2, [pc, #68]	; (8006f40 <HAL_ADC_ConfigChannel+0x260>)
 8006efc:	fba2 2303 	umull	r2, r3, r2, r3
 8006f00:	0c9a      	lsrs	r2, r3, #18
 8006f02:	4613      	mov	r3, r2
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	4413      	add	r3, r2
 8006f08:	005b      	lsls	r3, r3, #1
 8006f0a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006f0c:	e002      	b.n	8006f14 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	3b01      	subs	r3, #1
 8006f12:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d1f9      	bne.n	8006f0e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006f22:	2300      	movs	r3, #0
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3714      	adds	r7, #20
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2e:	4770      	bx	lr
 8006f30:	40012300 	.word	0x40012300
 8006f34:	40012000 	.word	0x40012000
 8006f38:	10000012 	.word	0x10000012
 8006f3c:	20000040 	.word	0x20000040
 8006f40:	431bde83 	.word	0x431bde83

08006f44 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b085      	sub	sp, #20
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006f4c:	4b79      	ldr	r3, [pc, #484]	; (8007134 <ADC_Init+0x1f0>)
 8006f4e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	685a      	ldr	r2, [r3, #4]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	431a      	orrs	r2, r3
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	685a      	ldr	r2, [r3, #4]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	6859      	ldr	r1, [r3, #4]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	021a      	lsls	r2, r3, #8
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	430a      	orrs	r2, r1
 8006f8c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	685a      	ldr	r2, [r3, #4]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8006f9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	6859      	ldr	r1, [r3, #4]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	689a      	ldr	r2, [r3, #8]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	430a      	orrs	r2, r1
 8006fae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	689a      	ldr	r2, [r3, #8]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006fbe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	6899      	ldr	r1, [r3, #8]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	68da      	ldr	r2, [r3, #12]
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	430a      	orrs	r2, r1
 8006fd0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd6:	4a58      	ldr	r2, [pc, #352]	; (8007138 <ADC_Init+0x1f4>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d022      	beq.n	8007022 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	689a      	ldr	r2, [r3, #8]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006fea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	6899      	ldr	r1, [r3, #8]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	430a      	orrs	r2, r1
 8006ffc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	689a      	ldr	r2, [r3, #8]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800700c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	6899      	ldr	r1, [r3, #8]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	430a      	orrs	r2, r1
 800701e:	609a      	str	r2, [r3, #8]
 8007020:	e00f      	b.n	8007042 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	689a      	ldr	r2, [r3, #8]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007030:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	689a      	ldr	r2, [r3, #8]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007040:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	689a      	ldr	r2, [r3, #8]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f022 0202 	bic.w	r2, r2, #2
 8007050:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	6899      	ldr	r1, [r3, #8]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	7e1b      	ldrb	r3, [r3, #24]
 800705c:	005a      	lsls	r2, r3, #1
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	430a      	orrs	r2, r1
 8007064:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f893 3020 	ldrb.w	r3, [r3, #32]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d01b      	beq.n	80070a8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	685a      	ldr	r2, [r3, #4]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800707e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	685a      	ldr	r2, [r3, #4]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800708e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	6859      	ldr	r1, [r3, #4]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709a:	3b01      	subs	r3, #1
 800709c:	035a      	lsls	r2, r3, #13
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	430a      	orrs	r2, r1
 80070a4:	605a      	str	r2, [r3, #4]
 80070a6:	e007      	b.n	80070b8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	685a      	ldr	r2, [r3, #4]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80070b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80070c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	69db      	ldr	r3, [r3, #28]
 80070d2:	3b01      	subs	r3, #1
 80070d4:	051a      	lsls	r2, r3, #20
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	430a      	orrs	r2, r1
 80070dc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	689a      	ldr	r2, [r3, #8]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80070ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	6899      	ldr	r1, [r3, #8]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80070fa:	025a      	lsls	r2, r3, #9
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	430a      	orrs	r2, r1
 8007102:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	689a      	ldr	r2, [r3, #8]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007112:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	6899      	ldr	r1, [r3, #8]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	695b      	ldr	r3, [r3, #20]
 800711e:	029a      	lsls	r2, r3, #10
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	430a      	orrs	r2, r1
 8007126:	609a      	str	r2, [r3, #8]
}
 8007128:	bf00      	nop
 800712a:	3714      	adds	r7, #20
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr
 8007134:	40012300 	.word	0x40012300
 8007138:	0f000001 	.word	0x0f000001

0800713c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains 
  *                     the configuration information for  multimode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800713c:	b480      	push	{r7}
 800713e:	b085      	sub	sp, #20
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_MODE(multimode->Mode));
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800714c:	2b01      	cmp	r3, #1
 800714e:	d101      	bne.n	8007154 <HAL_ADCEx_MultiModeConfigChannel+0x18>
 8007150:	2302      	movs	r3, #2
 8007152:	e031      	b.n	80071b8 <HAL_ADCEx_MultiModeConfigChannel+0x7c>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800715c:	4b19      	ldr	r3, [pc, #100]	; (80071c4 <HAL_ADCEx_MultiModeConfigChannel+0x88>)
 800715e:	60fb      	str	r3, [r7, #12]

  /* Set ADC mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_MULTI);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	f023 021f 	bic.w	r2, r3, #31
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->Mode;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	685a      	ldr	r2, [r3, #4]
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	431a      	orrs	r2, r3
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	605a      	str	r2, [r3, #4]
  
  /* Set the ADC DMA access mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_DMA);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->DMAAccessMode;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	685a      	ldr	r2, [r3, #4]
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	431a      	orrs	r2, r3
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	605a      	str	r2, [r3, #4]
  
  /* Set delay between two sampling phases */
  tmpADC_Common->CCR &= ~(ADC_CCR_DELAY);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->TwoSamplingDelay;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	685a      	ldr	r2, [r3, #4]
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	431a      	orrs	r2, r3
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	605a      	str	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3714      	adds	r7, #20
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr
 80071c4:	40012300 	.word	0x40012300

080071c8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d101      	bne.n	80071da <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	e0ed      	b.n	80073b6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80071e0:	b2db      	uxtb	r3, r3
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d102      	bne.n	80071ec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f7fa fdb8 	bl	8001d5c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f042 0201 	orr.w	r2, r2, #1
 80071fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80071fc:	f7ff fb92 	bl	8006924 <HAL_GetTick>
 8007200:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007202:	e012      	b.n	800722a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007204:	f7ff fb8e 	bl	8006924 <HAL_GetTick>
 8007208:	4602      	mov	r2, r0
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	1ad3      	subs	r3, r2, r3
 800720e:	2b0a      	cmp	r3, #10
 8007210:	d90b      	bls.n	800722a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007216:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2205      	movs	r2, #5
 8007222:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e0c5      	b.n	80073b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	f003 0301 	and.w	r3, r3, #1
 8007234:	2b00      	cmp	r3, #0
 8007236:	d0e5      	beq.n	8007204 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f022 0202 	bic.w	r2, r2, #2
 8007246:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007248:	f7ff fb6c 	bl	8006924 <HAL_GetTick>
 800724c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800724e:	e012      	b.n	8007276 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007250:	f7ff fb68 	bl	8006924 <HAL_GetTick>
 8007254:	4602      	mov	r2, r0
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	1ad3      	subs	r3, r2, r3
 800725a:	2b0a      	cmp	r3, #10
 800725c:	d90b      	bls.n	8007276 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007262:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2205      	movs	r2, #5
 800726e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	e09f      	b.n	80073b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	f003 0302 	and.w	r3, r3, #2
 8007280:	2b00      	cmp	r3, #0
 8007282:	d1e5      	bne.n	8007250 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	7e1b      	ldrb	r3, [r3, #24]
 8007288:	2b01      	cmp	r3, #1
 800728a:	d108      	bne.n	800729e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	681a      	ldr	r2, [r3, #0]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800729a:	601a      	str	r2, [r3, #0]
 800729c:	e007      	b.n	80072ae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80072ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	7e5b      	ldrb	r3, [r3, #25]
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d108      	bne.n	80072c8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80072c4:	601a      	str	r2, [r3, #0]
 80072c6:	e007      	b.n	80072d8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	7e9b      	ldrb	r3, [r3, #26]
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d108      	bne.n	80072f2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f042 0220 	orr.w	r2, r2, #32
 80072ee:	601a      	str	r2, [r3, #0]
 80072f0:	e007      	b.n	8007302 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f022 0220 	bic.w	r2, r2, #32
 8007300:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	7edb      	ldrb	r3, [r3, #27]
 8007306:	2b01      	cmp	r3, #1
 8007308:	d108      	bne.n	800731c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	681a      	ldr	r2, [r3, #0]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f022 0210 	bic.w	r2, r2, #16
 8007318:	601a      	str	r2, [r3, #0]
 800731a:	e007      	b.n	800732c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f042 0210 	orr.w	r2, r2, #16
 800732a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	7f1b      	ldrb	r3, [r3, #28]
 8007330:	2b01      	cmp	r3, #1
 8007332:	d108      	bne.n	8007346 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f042 0208 	orr.w	r2, r2, #8
 8007342:	601a      	str	r2, [r3, #0]
 8007344:	e007      	b.n	8007356 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f022 0208 	bic.w	r2, r2, #8
 8007354:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	7f5b      	ldrb	r3, [r3, #29]
 800735a:	2b01      	cmp	r3, #1
 800735c:	d108      	bne.n	8007370 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f042 0204 	orr.w	r2, r2, #4
 800736c:	601a      	str	r2, [r3, #0]
 800736e:	e007      	b.n	8007380 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f022 0204 	bic.w	r2, r2, #4
 800737e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	689a      	ldr	r2, [r3, #8]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	68db      	ldr	r3, [r3, #12]
 8007388:	431a      	orrs	r2, r3
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	691b      	ldr	r3, [r3, #16]
 800738e:	431a      	orrs	r2, r3
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	695b      	ldr	r3, [r3, #20]
 8007394:	ea42 0103 	orr.w	r1, r2, r3
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	1e5a      	subs	r2, r3, #1
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	430a      	orrs	r2, r1
 80073a4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2200      	movs	r2, #0
 80073aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3710      	adds	r7, #16
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
	...

080073c0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b087      	sub	sp, #28
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80073d6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80073d8:	7cfb      	ldrb	r3, [r7, #19]
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d003      	beq.n	80073e6 <HAL_CAN_ConfigFilter+0x26>
 80073de:	7cfb      	ldrb	r3, [r7, #19]
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	f040 80be 	bne.w	8007562 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80073e6:	4b65      	ldr	r3, [pc, #404]	; (800757c <HAL_CAN_ConfigFilter+0x1bc>)
 80073e8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80073f0:	f043 0201 	orr.w	r2, r3, #1
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007400:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007414:	021b      	lsls	r3, r3, #8
 8007416:	431a      	orrs	r2, r3
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	695b      	ldr	r3, [r3, #20]
 8007422:	f003 031f 	and.w	r3, r3, #31
 8007426:	2201      	movs	r2, #1
 8007428:	fa02 f303 	lsl.w	r3, r2, r3
 800742c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	43db      	mvns	r3, r3
 8007438:	401a      	ands	r2, r3
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	69db      	ldr	r3, [r3, #28]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d123      	bne.n	8007490 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	43db      	mvns	r3, r3
 8007452:	401a      	ands	r2, r3
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007466:	683a      	ldr	r2, [r7, #0]
 8007468:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800746a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	3248      	adds	r2, #72	; 0x48
 8007470:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007484:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007486:	6979      	ldr	r1, [r7, #20]
 8007488:	3348      	adds	r3, #72	; 0x48
 800748a:	00db      	lsls	r3, r3, #3
 800748c:	440b      	add	r3, r1
 800748e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	69db      	ldr	r3, [r3, #28]
 8007494:	2b01      	cmp	r3, #1
 8007496:	d122      	bne.n	80074de <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	431a      	orrs	r2, r3
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80074b4:	683a      	ldr	r2, [r7, #0]
 80074b6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80074b8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	3248      	adds	r2, #72	; 0x48
 80074be:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80074d2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80074d4:	6979      	ldr	r1, [r7, #20]
 80074d6:	3348      	adds	r3, #72	; 0x48
 80074d8:	00db      	lsls	r3, r3, #3
 80074da:	440b      	add	r3, r1
 80074dc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	699b      	ldr	r3, [r3, #24]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d109      	bne.n	80074fa <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	43db      	mvns	r3, r3
 80074f0:	401a      	ands	r2, r3
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80074f8:	e007      	b.n	800750a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	431a      	orrs	r2, r3
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d109      	bne.n	8007526 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	43db      	mvns	r3, r3
 800751c:	401a      	ands	r2, r3
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8007524:	e007      	b.n	8007536 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	431a      	orrs	r2, r3
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	6a1b      	ldr	r3, [r3, #32]
 800753a:	2b01      	cmp	r3, #1
 800753c:	d107      	bne.n	800754e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	431a      	orrs	r2, r3
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007554:	f023 0201 	bic.w	r2, r3, #1
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800755e:	2300      	movs	r3, #0
 8007560:	e006      	b.n	8007570 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007566:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
  }
}
 8007570:	4618      	mov	r0, r3
 8007572:	371c      	adds	r7, #28
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr
 800757c:	40006400 	.word	0x40006400

08007580 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800758e:	b2db      	uxtb	r3, r3
 8007590:	2b01      	cmp	r3, #1
 8007592:	d12e      	bne.n	80075f2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2202      	movs	r2, #2
 8007598:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f022 0201 	bic.w	r2, r2, #1
 80075aa:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80075ac:	f7ff f9ba 	bl	8006924 <HAL_GetTick>
 80075b0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80075b2:	e012      	b.n	80075da <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80075b4:	f7ff f9b6 	bl	8006924 <HAL_GetTick>
 80075b8:	4602      	mov	r2, r0
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	1ad3      	subs	r3, r2, r3
 80075be:	2b0a      	cmp	r3, #10
 80075c0:	d90b      	bls.n	80075da <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2205      	movs	r2, #5
 80075d2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e012      	b.n	8007600 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	f003 0301 	and.w	r3, r3, #1
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d1e5      	bne.n	80075b4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80075ee:	2300      	movs	r3, #0
 80075f0:	e006      	b.n	8007600 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075f6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
  }
}
 8007600:	4618      	mov	r0, r3
 8007602:	3710      	adds	r7, #16
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8007608:	b480      	push	{r7}
 800760a:	b089      	sub	sp, #36	; 0x24
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
 8007614:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f893 3020 	ldrb.w	r3, [r3, #32]
 800761c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8007626:	7ffb      	ldrb	r3, [r7, #31]
 8007628:	2b01      	cmp	r3, #1
 800762a:	d003      	beq.n	8007634 <HAL_CAN_AddTxMessage+0x2c>
 800762c:	7ffb      	ldrb	r3, [r7, #31]
 800762e:	2b02      	cmp	r3, #2
 8007630:	f040 80b8 	bne.w	80077a4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007634:	69bb      	ldr	r3, [r7, #24]
 8007636:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800763a:	2b00      	cmp	r3, #0
 800763c:	d10a      	bne.n	8007654 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007644:	2b00      	cmp	r3, #0
 8007646:	d105      	bne.n	8007654 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800764e:	2b00      	cmp	r3, #0
 8007650:	f000 80a0 	beq.w	8007794 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8007654:	69bb      	ldr	r3, [r7, #24]
 8007656:	0e1b      	lsrs	r3, r3, #24
 8007658:	f003 0303 	and.w	r3, r3, #3
 800765c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	2b02      	cmp	r3, #2
 8007662:	d907      	bls.n	8007674 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007668:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007670:	2301      	movs	r3, #1
 8007672:	e09e      	b.n	80077b2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8007674:	2201      	movs	r2, #1
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	409a      	lsls	r2, r3
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d10d      	bne.n	80076a2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007690:	68f9      	ldr	r1, [r7, #12]
 8007692:	6809      	ldr	r1, [r1, #0]
 8007694:	431a      	orrs	r2, r3
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	3318      	adds	r3, #24
 800769a:	011b      	lsls	r3, r3, #4
 800769c:	440b      	add	r3, r1
 800769e:	601a      	str	r2, [r3, #0]
 80076a0:	e00f      	b.n	80076c2 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80076ac:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80076b2:	68f9      	ldr	r1, [r7, #12]
 80076b4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80076b6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	3318      	adds	r3, #24
 80076bc:	011b      	lsls	r3, r3, #4
 80076be:	440b      	add	r3, r1
 80076c0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	6819      	ldr	r1, [r3, #0]
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	691a      	ldr	r2, [r3, #16]
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	3318      	adds	r3, #24
 80076ce:	011b      	lsls	r3, r3, #4
 80076d0:	440b      	add	r3, r1
 80076d2:	3304      	adds	r3, #4
 80076d4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	7d1b      	ldrb	r3, [r3, #20]
 80076da:	2b01      	cmp	r3, #1
 80076dc:	d111      	bne.n	8007702 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	697b      	ldr	r3, [r7, #20]
 80076e4:	3318      	adds	r3, #24
 80076e6:	011b      	lsls	r3, r3, #4
 80076e8:	4413      	add	r3, r2
 80076ea:	3304      	adds	r3, #4
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	68fa      	ldr	r2, [r7, #12]
 80076f0:	6811      	ldr	r1, [r2, #0]
 80076f2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	3318      	adds	r3, #24
 80076fa:	011b      	lsls	r3, r3, #4
 80076fc:	440b      	add	r3, r1
 80076fe:	3304      	adds	r3, #4
 8007700:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	3307      	adds	r3, #7
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	061a      	lsls	r2, r3, #24
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	3306      	adds	r3, #6
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	041b      	lsls	r3, r3, #16
 8007712:	431a      	orrs	r2, r3
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	3305      	adds	r3, #5
 8007718:	781b      	ldrb	r3, [r3, #0]
 800771a:	021b      	lsls	r3, r3, #8
 800771c:	4313      	orrs	r3, r2
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	3204      	adds	r2, #4
 8007722:	7812      	ldrb	r2, [r2, #0]
 8007724:	4610      	mov	r0, r2
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	6811      	ldr	r1, [r2, #0]
 800772a:	ea43 0200 	orr.w	r2, r3, r0
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	011b      	lsls	r3, r3, #4
 8007732:	440b      	add	r3, r1
 8007734:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8007738:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	3303      	adds	r3, #3
 800773e:	781b      	ldrb	r3, [r3, #0]
 8007740:	061a      	lsls	r2, r3, #24
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	3302      	adds	r3, #2
 8007746:	781b      	ldrb	r3, [r3, #0]
 8007748:	041b      	lsls	r3, r3, #16
 800774a:	431a      	orrs	r2, r3
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	3301      	adds	r3, #1
 8007750:	781b      	ldrb	r3, [r3, #0]
 8007752:	021b      	lsls	r3, r3, #8
 8007754:	4313      	orrs	r3, r2
 8007756:	687a      	ldr	r2, [r7, #4]
 8007758:	7812      	ldrb	r2, [r2, #0]
 800775a:	4610      	mov	r0, r2
 800775c:	68fa      	ldr	r2, [r7, #12]
 800775e:	6811      	ldr	r1, [r2, #0]
 8007760:	ea43 0200 	orr.w	r2, r3, r0
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	011b      	lsls	r3, r3, #4
 8007768:	440b      	add	r3, r1
 800776a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800776e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681a      	ldr	r2, [r3, #0]
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	3318      	adds	r3, #24
 8007778:	011b      	lsls	r3, r3, #4
 800777a:	4413      	add	r3, r2
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	68fa      	ldr	r2, [r7, #12]
 8007780:	6811      	ldr	r1, [r2, #0]
 8007782:	f043 0201 	orr.w	r2, r3, #1
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	3318      	adds	r3, #24
 800778a:	011b      	lsls	r3, r3, #4
 800778c:	440b      	add	r3, r1
 800778e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007790:	2300      	movs	r3, #0
 8007792:	e00e      	b.n	80077b2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007798:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	e006      	b.n	80077b2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
  }
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3724      	adds	r7, #36	; 0x24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077bc:	4770      	bx	lr

080077be <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80077be:	b480      	push	{r7}
 80077c0:	b087      	sub	sp, #28
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	60f8      	str	r0, [r7, #12]
 80077c6:	60b9      	str	r1, [r7, #8]
 80077c8:	607a      	str	r2, [r7, #4]
 80077ca:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80077d2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80077d4:	7dfb      	ldrb	r3, [r7, #23]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d003      	beq.n	80077e2 <HAL_CAN_GetRxMessage+0x24>
 80077da:	7dfb      	ldrb	r3, [r7, #23]
 80077dc:	2b02      	cmp	r3, #2
 80077de:	f040 80f3 	bne.w	80079c8 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d10e      	bne.n	8007806 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	68db      	ldr	r3, [r3, #12]
 80077ee:	f003 0303 	and.w	r3, r3, #3
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d116      	bne.n	8007824 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077fa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e0e7      	b.n	80079d6 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	691b      	ldr	r3, [r3, #16]
 800780c:	f003 0303 	and.w	r3, r3, #3
 8007810:	2b00      	cmp	r3, #0
 8007812:	d107      	bne.n	8007824 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007818:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007820:	2301      	movs	r3, #1
 8007822:	e0d8      	b.n	80079d6 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	331b      	adds	r3, #27
 800782c:	011b      	lsls	r3, r3, #4
 800782e:	4413      	add	r3, r2
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f003 0204 	and.w	r2, r3, #4
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d10c      	bne.n	800785c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681a      	ldr	r2, [r3, #0]
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	331b      	adds	r3, #27
 800784a:	011b      	lsls	r3, r3, #4
 800784c:	4413      	add	r3, r2
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	0d5b      	lsrs	r3, r3, #21
 8007852:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	601a      	str	r2, [r3, #0]
 800785a:	e00b      	b.n	8007874 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681a      	ldr	r2, [r3, #0]
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	331b      	adds	r3, #27
 8007864:	011b      	lsls	r3, r3, #4
 8007866:	4413      	add	r3, r2
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	08db      	lsrs	r3, r3, #3
 800786c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681a      	ldr	r2, [r3, #0]
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	331b      	adds	r3, #27
 800787c:	011b      	lsls	r3, r3, #4
 800787e:	4413      	add	r3, r2
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f003 0202 	and.w	r2, r3, #2
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	331b      	adds	r3, #27
 8007892:	011b      	lsls	r3, r3, #4
 8007894:	4413      	add	r3, r2
 8007896:	3304      	adds	r3, #4
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f003 020f 	and.w	r2, r3, #15
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681a      	ldr	r2, [r3, #0]
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	331b      	adds	r3, #27
 80078aa:	011b      	lsls	r3, r3, #4
 80078ac:	4413      	add	r3, r2
 80078ae:	3304      	adds	r3, #4
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	0a1b      	lsrs	r3, r3, #8
 80078b4:	b2da      	uxtb	r2, r3
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681a      	ldr	r2, [r3, #0]
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	331b      	adds	r3, #27
 80078c2:	011b      	lsls	r3, r3, #4
 80078c4:	4413      	add	r3, r2
 80078c6:	3304      	adds	r3, #4
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	0c1b      	lsrs	r3, r3, #16
 80078cc:	b29a      	uxth	r2, r3
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	011b      	lsls	r3, r3, #4
 80078da:	4413      	add	r3, r2
 80078dc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	b2da      	uxtb	r2, r3
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	011b      	lsls	r3, r3, #4
 80078f0:	4413      	add	r3, r2
 80078f2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	0a1a      	lsrs	r2, r3, #8
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	3301      	adds	r3, #1
 80078fe:	b2d2      	uxtb	r2, r2
 8007900:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	011b      	lsls	r3, r3, #4
 800790a:	4413      	add	r3, r2
 800790c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	0c1a      	lsrs	r2, r3, #16
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	3302      	adds	r3, #2
 8007918:	b2d2      	uxtb	r2, r2
 800791a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	011b      	lsls	r3, r3, #4
 8007924:	4413      	add	r3, r2
 8007926:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	0e1a      	lsrs	r2, r3, #24
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	3303      	adds	r3, #3
 8007932:	b2d2      	uxtb	r2, r2
 8007934:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681a      	ldr	r2, [r3, #0]
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	011b      	lsls	r3, r3, #4
 800793e:	4413      	add	r3, r2
 8007940:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007944:	681a      	ldr	r2, [r3, #0]
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	3304      	adds	r3, #4
 800794a:	b2d2      	uxtb	r2, r2
 800794c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	011b      	lsls	r3, r3, #4
 8007956:	4413      	add	r3, r2
 8007958:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	0a1a      	lsrs	r2, r3, #8
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	3305      	adds	r3, #5
 8007964:	b2d2      	uxtb	r2, r2
 8007966:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	011b      	lsls	r3, r3, #4
 8007970:	4413      	add	r3, r2
 8007972:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	0c1a      	lsrs	r2, r3, #16
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	3306      	adds	r3, #6
 800797e:	b2d2      	uxtb	r2, r2
 8007980:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	011b      	lsls	r3, r3, #4
 800798a:	4413      	add	r3, r2
 800798c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	0e1a      	lsrs	r2, r3, #24
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	3307      	adds	r3, #7
 8007998:	b2d2      	uxtb	r2, r2
 800799a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d108      	bne.n	80079b4 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	68da      	ldr	r2, [r3, #12]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f042 0220 	orr.w	r2, r2, #32
 80079b0:	60da      	str	r2, [r3, #12]
 80079b2:	e007      	b.n	80079c4 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	691a      	ldr	r2, [r3, #16]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f042 0220 	orr.w	r2, r2, #32
 80079c2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80079c4:	2300      	movs	r3, #0
 80079c6:	e006      	b.n	80079d6 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079cc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
  }
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	371c      	adds	r7, #28
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr

080079e2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80079e2:	b580      	push	{r7, lr}
 80079e4:	b08a      	sub	sp, #40	; 0x28
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80079ea:	2300      	movs	r3, #0
 80079ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	695b      	ldr	r3, [r3, #20]
 80079f4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	691b      	ldr	r3, [r3, #16]
 8007a14:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	699b      	ldr	r3, [r3, #24]
 8007a1c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8007a1e:	6a3b      	ldr	r3, [r7, #32]
 8007a20:	f003 0301 	and.w	r3, r3, #1
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d07c      	beq.n	8007b22 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	f003 0301 	and.w	r3, r3, #1
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d023      	beq.n	8007a7a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	2201      	movs	r2, #1
 8007a38:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	f003 0302 	and.w	r3, r3, #2
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d003      	beq.n	8007a4c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f000 f983 	bl	8007d50 <HAL_CAN_TxMailbox0CompleteCallback>
 8007a4a:	e016      	b.n	8007a7a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8007a4c:	69bb      	ldr	r3, [r7, #24]
 8007a4e:	f003 0304 	and.w	r3, r3, #4
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d004      	beq.n	8007a60 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8007a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a58:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007a5c:	627b      	str	r3, [r7, #36]	; 0x24
 8007a5e:	e00c      	b.n	8007a7a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	f003 0308 	and.w	r3, r3, #8
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d004      	beq.n	8007a74 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8007a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a6c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007a70:	627b      	str	r3, [r7, #36]	; 0x24
 8007a72:	e002      	b.n	8007a7a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f000 f989 	bl	8007d8c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d024      	beq.n	8007ace <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007a8c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8007a8e:	69bb      	ldr	r3, [r7, #24]
 8007a90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d003      	beq.n	8007aa0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f000 f963 	bl	8007d64 <HAL_CAN_TxMailbox1CompleteCallback>
 8007a9e:	e016      	b.n	8007ace <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8007aa0:	69bb      	ldr	r3, [r7, #24]
 8007aa2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d004      	beq.n	8007ab4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8007aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007ab0:	627b      	str	r3, [r7, #36]	; 0x24
 8007ab2:	e00c      	b.n	8007ace <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d004      	beq.n	8007ac8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8007abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007ac4:	627b      	str	r3, [r7, #36]	; 0x24
 8007ac6:	e002      	b.n	8007ace <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f000 f969 	bl	8007da0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8007ace:	69bb      	ldr	r3, [r7, #24]
 8007ad0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d024      	beq.n	8007b22 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007ae0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d003      	beq.n	8007af4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 f943 	bl	8007d78 <HAL_CAN_TxMailbox2CompleteCallback>
 8007af2:	e016      	b.n	8007b22 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8007af4:	69bb      	ldr	r3, [r7, #24]
 8007af6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d004      	beq.n	8007b08 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8007afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b04:	627b      	str	r3, [r7, #36]	; 0x24
 8007b06:	e00c      	b.n	8007b22 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8007b08:	69bb      	ldr	r3, [r7, #24]
 8007b0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d004      	beq.n	8007b1c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8007b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b18:	627b      	str	r3, [r7, #36]	; 0x24
 8007b1a:	e002      	b.n	8007b22 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 f949 	bl	8007db4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8007b22:	6a3b      	ldr	r3, [r7, #32]
 8007b24:	f003 0308 	and.w	r3, r3, #8
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d00c      	beq.n	8007b46 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	f003 0310 	and.w	r3, r3, #16
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d007      	beq.n	8007b46 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8007b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007b3c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	2210      	movs	r2, #16
 8007b44:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8007b46:	6a3b      	ldr	r3, [r7, #32]
 8007b48:	f003 0304 	and.w	r3, r3, #4
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d00b      	beq.n	8007b68 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	f003 0308 	and.w	r3, r3, #8
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d006      	beq.n	8007b68 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	2208      	movs	r2, #8
 8007b60:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f000 f93a 	bl	8007ddc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8007b68:	6a3b      	ldr	r3, [r7, #32]
 8007b6a:	f003 0302 	and.w	r3, r3, #2
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d009      	beq.n	8007b86 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	f003 0303 	and.w	r3, r3, #3
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d002      	beq.n	8007b86 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f000 f921 	bl	8007dc8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8007b86:	6a3b      	ldr	r3, [r7, #32]
 8007b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d00c      	beq.n	8007baa <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	f003 0310 	and.w	r3, r3, #16
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d007      	beq.n	8007baa <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8007b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007ba0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	2210      	movs	r2, #16
 8007ba8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8007baa:	6a3b      	ldr	r3, [r7, #32]
 8007bac:	f003 0320 	and.w	r3, r3, #32
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d00b      	beq.n	8007bcc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	f003 0308 	and.w	r3, r3, #8
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d006      	beq.n	8007bcc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2208      	movs	r2, #8
 8007bc4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f000 f91c 	bl	8007e04 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8007bcc:	6a3b      	ldr	r3, [r7, #32]
 8007bce:	f003 0310 	and.w	r3, r3, #16
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d009      	beq.n	8007bea <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	691b      	ldr	r3, [r3, #16]
 8007bdc:	f003 0303 	and.w	r3, r3, #3
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d002      	beq.n	8007bea <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f000 f903 	bl	8007df0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8007bea:	6a3b      	ldr	r3, [r7, #32]
 8007bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d00b      	beq.n	8007c0c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	f003 0310 	and.w	r3, r3, #16
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d006      	beq.n	8007c0c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	2210      	movs	r2, #16
 8007c04:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f000 f906 	bl	8007e18 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8007c0c:	6a3b      	ldr	r3, [r7, #32]
 8007c0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d00b      	beq.n	8007c2e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8007c16:	69fb      	ldr	r3, [r7, #28]
 8007c18:	f003 0308 	and.w	r3, r3, #8
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d006      	beq.n	8007c2e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	2208      	movs	r2, #8
 8007c26:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f000 f8ff 	bl	8007e2c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8007c2e:	6a3b      	ldr	r3, [r7, #32]
 8007c30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d07b      	beq.n	8007d30 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8007c38:	69fb      	ldr	r3, [r7, #28]
 8007c3a:	f003 0304 	and.w	r3, r3, #4
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d072      	beq.n	8007d28 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007c42:	6a3b      	ldr	r3, [r7, #32]
 8007c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d008      	beq.n	8007c5e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d003      	beq.n	8007c5e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8007c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c58:	f043 0301 	orr.w	r3, r3, #1
 8007c5c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007c5e:	6a3b      	ldr	r3, [r7, #32]
 8007c60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d008      	beq.n	8007c7a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d003      	beq.n	8007c7a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8007c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c74:	f043 0302 	orr.w	r3, r3, #2
 8007c78:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007c7a:	6a3b      	ldr	r3, [r7, #32]
 8007c7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d008      	beq.n	8007c96 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d003      	beq.n	8007c96 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8007c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c90:	f043 0304 	orr.w	r3, r3, #4
 8007c94:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007c96:	6a3b      	ldr	r3, [r7, #32]
 8007c98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d043      	beq.n	8007d28 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d03e      	beq.n	8007d28 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007cb0:	2b60      	cmp	r3, #96	; 0x60
 8007cb2:	d02b      	beq.n	8007d0c <HAL_CAN_IRQHandler+0x32a>
 8007cb4:	2b60      	cmp	r3, #96	; 0x60
 8007cb6:	d82e      	bhi.n	8007d16 <HAL_CAN_IRQHandler+0x334>
 8007cb8:	2b50      	cmp	r3, #80	; 0x50
 8007cba:	d022      	beq.n	8007d02 <HAL_CAN_IRQHandler+0x320>
 8007cbc:	2b50      	cmp	r3, #80	; 0x50
 8007cbe:	d82a      	bhi.n	8007d16 <HAL_CAN_IRQHandler+0x334>
 8007cc0:	2b40      	cmp	r3, #64	; 0x40
 8007cc2:	d019      	beq.n	8007cf8 <HAL_CAN_IRQHandler+0x316>
 8007cc4:	2b40      	cmp	r3, #64	; 0x40
 8007cc6:	d826      	bhi.n	8007d16 <HAL_CAN_IRQHandler+0x334>
 8007cc8:	2b30      	cmp	r3, #48	; 0x30
 8007cca:	d010      	beq.n	8007cee <HAL_CAN_IRQHandler+0x30c>
 8007ccc:	2b30      	cmp	r3, #48	; 0x30
 8007cce:	d822      	bhi.n	8007d16 <HAL_CAN_IRQHandler+0x334>
 8007cd0:	2b10      	cmp	r3, #16
 8007cd2:	d002      	beq.n	8007cda <HAL_CAN_IRQHandler+0x2f8>
 8007cd4:	2b20      	cmp	r3, #32
 8007cd6:	d005      	beq.n	8007ce4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8007cd8:	e01d      	b.n	8007d16 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8007cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cdc:	f043 0308 	orr.w	r3, r3, #8
 8007ce0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007ce2:	e019      	b.n	8007d18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8007ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce6:	f043 0310 	orr.w	r3, r3, #16
 8007cea:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007cec:	e014      	b.n	8007d18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8007cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cf0:	f043 0320 	orr.w	r3, r3, #32
 8007cf4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007cf6:	e00f      	b.n	8007d18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8007cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cfe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007d00:	e00a      	b.n	8007d18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8007d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d08:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007d0a:	e005      	b.n	8007d18 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8007d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d12:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007d14:	e000      	b.n	8007d18 <HAL_CAN_IRQHandler+0x336>
            break;
 8007d16:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	699a      	ldr	r2, [r3, #24]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007d26:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	2204      	movs	r2, #4
 8007d2e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8007d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d008      	beq.n	8007d48 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3c:	431a      	orrs	r2, r3
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 f87c 	bl	8007e40 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8007d48:	bf00      	nop
 8007d4a:	3728      	adds	r7, #40	; 0x28
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b083      	sub	sp, #12
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8007d58:	bf00      	nop
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8007d6c:	bf00      	nop
 8007d6e:	370c      	adds	r7, #12
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr

08007d78 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8007d80:	bf00      	nop
 8007d82:	370c      	adds	r7, #12
 8007d84:	46bd      	mov	sp, r7
 8007d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8a:	4770      	bx	lr

08007d8c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8007d94:	bf00      	nop
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8007da8:	bf00      	nop
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b083      	sub	sp, #12
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8007dbc:	bf00      	nop
 8007dbe:	370c      	adds	r7, #12
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr

08007dc8 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b083      	sub	sp, #12
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8007dd0:	bf00      	nop
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dda:	4770      	bx	lr

08007ddc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b083      	sub	sp, #12
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8007de4:	bf00      	nop
 8007de6:	370c      	adds	r7, #12
 8007de8:	46bd      	mov	sp, r7
 8007dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dee:	4770      	bx	lr

08007df0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007df0:	b480      	push	{r7}
 8007df2:	b083      	sub	sp, #12
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8007df8:	bf00      	nop
 8007dfa:	370c      	adds	r7, #12
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e02:	4770      	bx	lr

08007e04 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b083      	sub	sp, #12
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8007e0c:	bf00      	nop
 8007e0e:	370c      	adds	r7, #12
 8007e10:	46bd      	mov	sp, r7
 8007e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e16:	4770      	bx	lr

08007e18 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b083      	sub	sp, #12
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8007e20:	bf00      	nop
 8007e22:	370c      	adds	r7, #12
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr

08007e2c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b083      	sub	sp, #12
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8007e34:	bf00      	nop
 8007e36:	370c      	adds	r7, #12
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr

08007e40 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b083      	sub	sp, #12
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8007e48:	bf00      	nop
 8007e4a:	370c      	adds	r7, #12
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr

08007e54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b085      	sub	sp, #20
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f003 0307 	and.w	r3, r3, #7
 8007e62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007e64:	4b0c      	ldr	r3, [pc, #48]	; (8007e98 <__NVIC_SetPriorityGrouping+0x44>)
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007e6a:	68ba      	ldr	r2, [r7, #8]
 8007e6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007e70:	4013      	ands	r3, r2
 8007e72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007e7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007e80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007e86:	4a04      	ldr	r2, [pc, #16]	; (8007e98 <__NVIC_SetPriorityGrouping+0x44>)
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	60d3      	str	r3, [r2, #12]
}
 8007e8c:	bf00      	nop
 8007e8e:	3714      	adds	r7, #20
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr
 8007e98:	e000ed00 	.word	0xe000ed00

08007e9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007ea0:	4b04      	ldr	r3, [pc, #16]	; (8007eb4 <__NVIC_GetPriorityGrouping+0x18>)
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	0a1b      	lsrs	r3, r3, #8
 8007ea6:	f003 0307 	and.w	r3, r3, #7
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr
 8007eb4:	e000ed00 	.word	0xe000ed00

08007eb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b083      	sub	sp, #12
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	db0b      	blt.n	8007ee2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007eca:	79fb      	ldrb	r3, [r7, #7]
 8007ecc:	f003 021f 	and.w	r2, r3, #31
 8007ed0:	4907      	ldr	r1, [pc, #28]	; (8007ef0 <__NVIC_EnableIRQ+0x38>)
 8007ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ed6:	095b      	lsrs	r3, r3, #5
 8007ed8:	2001      	movs	r0, #1
 8007eda:	fa00 f202 	lsl.w	r2, r0, r2
 8007ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007ee2:	bf00      	nop
 8007ee4:	370c      	adds	r7, #12
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr
 8007eee:	bf00      	nop
 8007ef0:	e000e100 	.word	0xe000e100

08007ef4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b083      	sub	sp, #12
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	4603      	mov	r3, r0
 8007efc:	6039      	str	r1, [r7, #0]
 8007efe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	db0a      	blt.n	8007f1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	b2da      	uxtb	r2, r3
 8007f0c:	490c      	ldr	r1, [pc, #48]	; (8007f40 <__NVIC_SetPriority+0x4c>)
 8007f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f12:	0112      	lsls	r2, r2, #4
 8007f14:	b2d2      	uxtb	r2, r2
 8007f16:	440b      	add	r3, r1
 8007f18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007f1c:	e00a      	b.n	8007f34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	b2da      	uxtb	r2, r3
 8007f22:	4908      	ldr	r1, [pc, #32]	; (8007f44 <__NVIC_SetPriority+0x50>)
 8007f24:	79fb      	ldrb	r3, [r7, #7]
 8007f26:	f003 030f 	and.w	r3, r3, #15
 8007f2a:	3b04      	subs	r3, #4
 8007f2c:	0112      	lsls	r2, r2, #4
 8007f2e:	b2d2      	uxtb	r2, r2
 8007f30:	440b      	add	r3, r1
 8007f32:	761a      	strb	r2, [r3, #24]
}
 8007f34:	bf00      	nop
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr
 8007f40:	e000e100 	.word	0xe000e100
 8007f44:	e000ed00 	.word	0xe000ed00

08007f48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b089      	sub	sp, #36	; 0x24
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	60f8      	str	r0, [r7, #12]
 8007f50:	60b9      	str	r1, [r7, #8]
 8007f52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f003 0307 	and.w	r3, r3, #7
 8007f5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007f5c:	69fb      	ldr	r3, [r7, #28]
 8007f5e:	f1c3 0307 	rsb	r3, r3, #7
 8007f62:	2b04      	cmp	r3, #4
 8007f64:	bf28      	it	cs
 8007f66:	2304      	movcs	r3, #4
 8007f68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007f6a:	69fb      	ldr	r3, [r7, #28]
 8007f6c:	3304      	adds	r3, #4
 8007f6e:	2b06      	cmp	r3, #6
 8007f70:	d902      	bls.n	8007f78 <NVIC_EncodePriority+0x30>
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	3b03      	subs	r3, #3
 8007f76:	e000      	b.n	8007f7a <NVIC_EncodePriority+0x32>
 8007f78:	2300      	movs	r3, #0
 8007f7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007f80:	69bb      	ldr	r3, [r7, #24]
 8007f82:	fa02 f303 	lsl.w	r3, r2, r3
 8007f86:	43da      	mvns	r2, r3
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	401a      	ands	r2, r3
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007f90:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	fa01 f303 	lsl.w	r3, r1, r3
 8007f9a:	43d9      	mvns	r1, r3
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007fa0:	4313      	orrs	r3, r2
         );
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3724      	adds	r7, #36	; 0x24
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr
	...

08007fb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007fc0:	d301      	bcc.n	8007fc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e00f      	b.n	8007fe6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007fc6:	4a0a      	ldr	r2, [pc, #40]	; (8007ff0 <SysTick_Config+0x40>)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	3b01      	subs	r3, #1
 8007fcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007fce:	210f      	movs	r1, #15
 8007fd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007fd4:	f7ff ff8e 	bl	8007ef4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007fd8:	4b05      	ldr	r3, [pc, #20]	; (8007ff0 <SysTick_Config+0x40>)
 8007fda:	2200      	movs	r2, #0
 8007fdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007fde:	4b04      	ldr	r3, [pc, #16]	; (8007ff0 <SysTick_Config+0x40>)
 8007fe0:	2207      	movs	r2, #7
 8007fe2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3708      	adds	r7, #8
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}
 8007fee:	bf00      	nop
 8007ff0:	e000e010 	.word	0xe000e010

08007ff4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b082      	sub	sp, #8
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f7ff ff29 	bl	8007e54 <__NVIC_SetPriorityGrouping>
}
 8008002:	bf00      	nop
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}

0800800a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800800a:	b580      	push	{r7, lr}
 800800c:	b086      	sub	sp, #24
 800800e:	af00      	add	r7, sp, #0
 8008010:	4603      	mov	r3, r0
 8008012:	60b9      	str	r1, [r7, #8]
 8008014:	607a      	str	r2, [r7, #4]
 8008016:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008018:	2300      	movs	r3, #0
 800801a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800801c:	f7ff ff3e 	bl	8007e9c <__NVIC_GetPriorityGrouping>
 8008020:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	68b9      	ldr	r1, [r7, #8]
 8008026:	6978      	ldr	r0, [r7, #20]
 8008028:	f7ff ff8e 	bl	8007f48 <NVIC_EncodePriority>
 800802c:	4602      	mov	r2, r0
 800802e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008032:	4611      	mov	r1, r2
 8008034:	4618      	mov	r0, r3
 8008036:	f7ff ff5d 	bl	8007ef4 <__NVIC_SetPriority>
}
 800803a:	bf00      	nop
 800803c:	3718      	adds	r7, #24
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}

08008042 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008042:	b580      	push	{r7, lr}
 8008044:	b082      	sub	sp, #8
 8008046:	af00      	add	r7, sp, #0
 8008048:	4603      	mov	r3, r0
 800804a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800804c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008050:	4618      	mov	r0, r3
 8008052:	f7ff ff31 	bl	8007eb8 <__NVIC_EnableIRQ>
}
 8008056:	bf00      	nop
 8008058:	3708      	adds	r7, #8
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}

0800805e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800805e:	b580      	push	{r7, lr}
 8008060:	b082      	sub	sp, #8
 8008062:	af00      	add	r7, sp, #0
 8008064:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f7ff ffa2 	bl	8007fb0 <SysTick_Config>
 800806c:	4603      	mov	r3, r0
}
 800806e:	4618      	mov	r0, r3
 8008070:	3708      	adds	r7, #8
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b084      	sub	sp, #16
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008082:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008084:	f7fe fc4e 	bl	8006924 <HAL_GetTick>
 8008088:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008090:	b2db      	uxtb	r3, r3
 8008092:	2b02      	cmp	r3, #2
 8008094:	d008      	beq.n	80080a8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2280      	movs	r2, #128	; 0x80
 800809a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80080a4:	2301      	movs	r3, #1
 80080a6:	e052      	b.n	800814e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f022 0216 	bic.w	r2, r2, #22
 80080b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	695a      	ldr	r2, [r3, #20]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80080c6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d103      	bne.n	80080d8 <HAL_DMA_Abort+0x62>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d007      	beq.n	80080e8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	681a      	ldr	r2, [r3, #0]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f022 0208 	bic.w	r2, r2, #8
 80080e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	681a      	ldr	r2, [r3, #0]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f022 0201 	bic.w	r2, r2, #1
 80080f6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80080f8:	e013      	b.n	8008122 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80080fa:	f7fe fc13 	bl	8006924 <HAL_GetTick>
 80080fe:	4602      	mov	r2, r0
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	1ad3      	subs	r3, r2, r3
 8008104:	2b05      	cmp	r3, #5
 8008106:	d90c      	bls.n	8008122 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2220      	movs	r2, #32
 800810c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2203      	movs	r2, #3
 8008112:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800811e:	2303      	movs	r3, #3
 8008120:	e015      	b.n	800814e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 0301 	and.w	r3, r3, #1
 800812c:	2b00      	cmp	r3, #0
 800812e:	d1e4      	bne.n	80080fa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008134:	223f      	movs	r2, #63	; 0x3f
 8008136:	409a      	lsls	r2, r3
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2201      	movs	r2, #1
 8008140:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2200      	movs	r2, #0
 8008148:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800814c:	2300      	movs	r3, #0
}
 800814e:	4618      	mov	r0, r3
 8008150:	3710      	adds	r7, #16
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}

08008156 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008156:	b480      	push	{r7}
 8008158:	b083      	sub	sp, #12
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008164:	b2db      	uxtb	r3, r3
 8008166:	2b02      	cmp	r3, #2
 8008168:	d004      	beq.n	8008174 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2280      	movs	r2, #128	; 0x80
 800816e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008170:	2301      	movs	r3, #1
 8008172:	e00c      	b.n	800818e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2205      	movs	r2, #5
 8008178:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f022 0201 	bic.w	r2, r2, #1
 800818a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800818c:	2300      	movs	r3, #0
}
 800818e:	4618      	mov	r0, r3
 8008190:	370c      	adds	r7, #12
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr
	...

0800819c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800819c:	b480      	push	{r7}
 800819e:	b089      	sub	sp, #36	; 0x24
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
 80081a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80081a6:	2300      	movs	r3, #0
 80081a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80081aa:	2300      	movs	r3, #0
 80081ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80081ae:	2300      	movs	r3, #0
 80081b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80081b2:	2300      	movs	r3, #0
 80081b4:	61fb      	str	r3, [r7, #28]
 80081b6:	e165      	b.n	8008484 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80081b8:	2201      	movs	r2, #1
 80081ba:	69fb      	ldr	r3, [r7, #28]
 80081bc:	fa02 f303 	lsl.w	r3, r2, r3
 80081c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	697a      	ldr	r2, [r7, #20]
 80081c8:	4013      	ands	r3, r2
 80081ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80081cc:	693a      	ldr	r2, [r7, #16]
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	f040 8154 	bne.w	800847e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	f003 0303 	and.w	r3, r3, #3
 80081de:	2b01      	cmp	r3, #1
 80081e0:	d005      	beq.n	80081ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	685b      	ldr	r3, [r3, #4]
 80081e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80081ea:	2b02      	cmp	r3, #2
 80081ec:	d130      	bne.n	8008250 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	005b      	lsls	r3, r3, #1
 80081f8:	2203      	movs	r2, #3
 80081fa:	fa02 f303 	lsl.w	r3, r2, r3
 80081fe:	43db      	mvns	r3, r3
 8008200:	69ba      	ldr	r2, [r7, #24]
 8008202:	4013      	ands	r3, r2
 8008204:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	68da      	ldr	r2, [r3, #12]
 800820a:	69fb      	ldr	r3, [r7, #28]
 800820c:	005b      	lsls	r3, r3, #1
 800820e:	fa02 f303 	lsl.w	r3, r2, r3
 8008212:	69ba      	ldr	r2, [r7, #24]
 8008214:	4313      	orrs	r3, r2
 8008216:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	69ba      	ldr	r2, [r7, #24]
 800821c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008224:	2201      	movs	r2, #1
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	fa02 f303 	lsl.w	r3, r2, r3
 800822c:	43db      	mvns	r3, r3
 800822e:	69ba      	ldr	r2, [r7, #24]
 8008230:	4013      	ands	r3, r2
 8008232:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	091b      	lsrs	r3, r3, #4
 800823a:	f003 0201 	and.w	r2, r3, #1
 800823e:	69fb      	ldr	r3, [r7, #28]
 8008240:	fa02 f303 	lsl.w	r3, r2, r3
 8008244:	69ba      	ldr	r2, [r7, #24]
 8008246:	4313      	orrs	r3, r2
 8008248:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	69ba      	ldr	r2, [r7, #24]
 800824e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	f003 0303 	and.w	r3, r3, #3
 8008258:	2b03      	cmp	r3, #3
 800825a:	d017      	beq.n	800828c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	68db      	ldr	r3, [r3, #12]
 8008260:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008262:	69fb      	ldr	r3, [r7, #28]
 8008264:	005b      	lsls	r3, r3, #1
 8008266:	2203      	movs	r2, #3
 8008268:	fa02 f303 	lsl.w	r3, r2, r3
 800826c:	43db      	mvns	r3, r3
 800826e:	69ba      	ldr	r2, [r7, #24]
 8008270:	4013      	ands	r3, r2
 8008272:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	689a      	ldr	r2, [r3, #8]
 8008278:	69fb      	ldr	r3, [r7, #28]
 800827a:	005b      	lsls	r3, r3, #1
 800827c:	fa02 f303 	lsl.w	r3, r2, r3
 8008280:	69ba      	ldr	r2, [r7, #24]
 8008282:	4313      	orrs	r3, r2
 8008284:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	69ba      	ldr	r2, [r7, #24]
 800828a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	f003 0303 	and.w	r3, r3, #3
 8008294:	2b02      	cmp	r3, #2
 8008296:	d123      	bne.n	80082e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008298:	69fb      	ldr	r3, [r7, #28]
 800829a:	08da      	lsrs	r2, r3, #3
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	3208      	adds	r2, #8
 80082a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80082a6:	69fb      	ldr	r3, [r7, #28]
 80082a8:	f003 0307 	and.w	r3, r3, #7
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	220f      	movs	r2, #15
 80082b0:	fa02 f303 	lsl.w	r3, r2, r3
 80082b4:	43db      	mvns	r3, r3
 80082b6:	69ba      	ldr	r2, [r7, #24]
 80082b8:	4013      	ands	r3, r2
 80082ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	691a      	ldr	r2, [r3, #16]
 80082c0:	69fb      	ldr	r3, [r7, #28]
 80082c2:	f003 0307 	and.w	r3, r3, #7
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	fa02 f303 	lsl.w	r3, r2, r3
 80082cc:	69ba      	ldr	r2, [r7, #24]
 80082ce:	4313      	orrs	r3, r2
 80082d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80082d2:	69fb      	ldr	r3, [r7, #28]
 80082d4:	08da      	lsrs	r2, r3, #3
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	3208      	adds	r2, #8
 80082da:	69b9      	ldr	r1, [r7, #24]
 80082dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80082e6:	69fb      	ldr	r3, [r7, #28]
 80082e8:	005b      	lsls	r3, r3, #1
 80082ea:	2203      	movs	r2, #3
 80082ec:	fa02 f303 	lsl.w	r3, r2, r3
 80082f0:	43db      	mvns	r3, r3
 80082f2:	69ba      	ldr	r2, [r7, #24]
 80082f4:	4013      	ands	r3, r2
 80082f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	f003 0203 	and.w	r2, r3, #3
 8008300:	69fb      	ldr	r3, [r7, #28]
 8008302:	005b      	lsls	r3, r3, #1
 8008304:	fa02 f303 	lsl.w	r3, r2, r3
 8008308:	69ba      	ldr	r2, [r7, #24]
 800830a:	4313      	orrs	r3, r2
 800830c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	69ba      	ldr	r2, [r7, #24]
 8008312:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800831c:	2b00      	cmp	r3, #0
 800831e:	f000 80ae 	beq.w	800847e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008322:	2300      	movs	r3, #0
 8008324:	60fb      	str	r3, [r7, #12]
 8008326:	4b5d      	ldr	r3, [pc, #372]	; (800849c <HAL_GPIO_Init+0x300>)
 8008328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800832a:	4a5c      	ldr	r2, [pc, #368]	; (800849c <HAL_GPIO_Init+0x300>)
 800832c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008330:	6453      	str	r3, [r2, #68]	; 0x44
 8008332:	4b5a      	ldr	r3, [pc, #360]	; (800849c <HAL_GPIO_Init+0x300>)
 8008334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008336:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800833a:	60fb      	str	r3, [r7, #12]
 800833c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800833e:	4a58      	ldr	r2, [pc, #352]	; (80084a0 <HAL_GPIO_Init+0x304>)
 8008340:	69fb      	ldr	r3, [r7, #28]
 8008342:	089b      	lsrs	r3, r3, #2
 8008344:	3302      	adds	r3, #2
 8008346:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800834a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	f003 0303 	and.w	r3, r3, #3
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	220f      	movs	r2, #15
 8008356:	fa02 f303 	lsl.w	r3, r2, r3
 800835a:	43db      	mvns	r3, r3
 800835c:	69ba      	ldr	r2, [r7, #24]
 800835e:	4013      	ands	r3, r2
 8008360:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	4a4f      	ldr	r2, [pc, #316]	; (80084a4 <HAL_GPIO_Init+0x308>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d025      	beq.n	80083b6 <HAL_GPIO_Init+0x21a>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	4a4e      	ldr	r2, [pc, #312]	; (80084a8 <HAL_GPIO_Init+0x30c>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d01f      	beq.n	80083b2 <HAL_GPIO_Init+0x216>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	4a4d      	ldr	r2, [pc, #308]	; (80084ac <HAL_GPIO_Init+0x310>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d019      	beq.n	80083ae <HAL_GPIO_Init+0x212>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	4a4c      	ldr	r2, [pc, #304]	; (80084b0 <HAL_GPIO_Init+0x314>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d013      	beq.n	80083aa <HAL_GPIO_Init+0x20e>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	4a4b      	ldr	r2, [pc, #300]	; (80084b4 <HAL_GPIO_Init+0x318>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d00d      	beq.n	80083a6 <HAL_GPIO_Init+0x20a>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	4a4a      	ldr	r2, [pc, #296]	; (80084b8 <HAL_GPIO_Init+0x31c>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d007      	beq.n	80083a2 <HAL_GPIO_Init+0x206>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	4a49      	ldr	r2, [pc, #292]	; (80084bc <HAL_GPIO_Init+0x320>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d101      	bne.n	800839e <HAL_GPIO_Init+0x202>
 800839a:	2306      	movs	r3, #6
 800839c:	e00c      	b.n	80083b8 <HAL_GPIO_Init+0x21c>
 800839e:	2307      	movs	r3, #7
 80083a0:	e00a      	b.n	80083b8 <HAL_GPIO_Init+0x21c>
 80083a2:	2305      	movs	r3, #5
 80083a4:	e008      	b.n	80083b8 <HAL_GPIO_Init+0x21c>
 80083a6:	2304      	movs	r3, #4
 80083a8:	e006      	b.n	80083b8 <HAL_GPIO_Init+0x21c>
 80083aa:	2303      	movs	r3, #3
 80083ac:	e004      	b.n	80083b8 <HAL_GPIO_Init+0x21c>
 80083ae:	2302      	movs	r3, #2
 80083b0:	e002      	b.n	80083b8 <HAL_GPIO_Init+0x21c>
 80083b2:	2301      	movs	r3, #1
 80083b4:	e000      	b.n	80083b8 <HAL_GPIO_Init+0x21c>
 80083b6:	2300      	movs	r3, #0
 80083b8:	69fa      	ldr	r2, [r7, #28]
 80083ba:	f002 0203 	and.w	r2, r2, #3
 80083be:	0092      	lsls	r2, r2, #2
 80083c0:	4093      	lsls	r3, r2
 80083c2:	69ba      	ldr	r2, [r7, #24]
 80083c4:	4313      	orrs	r3, r2
 80083c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80083c8:	4935      	ldr	r1, [pc, #212]	; (80084a0 <HAL_GPIO_Init+0x304>)
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	089b      	lsrs	r3, r3, #2
 80083ce:	3302      	adds	r3, #2
 80083d0:	69ba      	ldr	r2, [r7, #24]
 80083d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80083d6:	4b3a      	ldr	r3, [pc, #232]	; (80084c0 <HAL_GPIO_Init+0x324>)
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	43db      	mvns	r3, r3
 80083e0:	69ba      	ldr	r2, [r7, #24]
 80083e2:	4013      	ands	r3, r2
 80083e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d003      	beq.n	80083fa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80083f2:	69ba      	ldr	r2, [r7, #24]
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	4313      	orrs	r3, r2
 80083f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80083fa:	4a31      	ldr	r2, [pc, #196]	; (80084c0 <HAL_GPIO_Init+0x324>)
 80083fc:	69bb      	ldr	r3, [r7, #24]
 80083fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008400:	4b2f      	ldr	r3, [pc, #188]	; (80084c0 <HAL_GPIO_Init+0x324>)
 8008402:	68db      	ldr	r3, [r3, #12]
 8008404:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	43db      	mvns	r3, r3
 800840a:	69ba      	ldr	r2, [r7, #24]
 800840c:	4013      	ands	r3, r2
 800840e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d003      	beq.n	8008424 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800841c:	69ba      	ldr	r2, [r7, #24]
 800841e:	693b      	ldr	r3, [r7, #16]
 8008420:	4313      	orrs	r3, r2
 8008422:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008424:	4a26      	ldr	r2, [pc, #152]	; (80084c0 <HAL_GPIO_Init+0x324>)
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800842a:	4b25      	ldr	r3, [pc, #148]	; (80084c0 <HAL_GPIO_Init+0x324>)
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	43db      	mvns	r3, r3
 8008434:	69ba      	ldr	r2, [r7, #24]
 8008436:	4013      	ands	r3, r2
 8008438:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008442:	2b00      	cmp	r3, #0
 8008444:	d003      	beq.n	800844e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8008446:	69ba      	ldr	r2, [r7, #24]
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	4313      	orrs	r3, r2
 800844c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800844e:	4a1c      	ldr	r2, [pc, #112]	; (80084c0 <HAL_GPIO_Init+0x324>)
 8008450:	69bb      	ldr	r3, [r7, #24]
 8008452:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008454:	4b1a      	ldr	r3, [pc, #104]	; (80084c0 <HAL_GPIO_Init+0x324>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	43db      	mvns	r3, r3
 800845e:	69ba      	ldr	r2, [r7, #24]
 8008460:	4013      	ands	r3, r2
 8008462:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800846c:	2b00      	cmp	r3, #0
 800846e:	d003      	beq.n	8008478 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008470:	69ba      	ldr	r2, [r7, #24]
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	4313      	orrs	r3, r2
 8008476:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008478:	4a11      	ldr	r2, [pc, #68]	; (80084c0 <HAL_GPIO_Init+0x324>)
 800847a:	69bb      	ldr	r3, [r7, #24]
 800847c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800847e:	69fb      	ldr	r3, [r7, #28]
 8008480:	3301      	adds	r3, #1
 8008482:	61fb      	str	r3, [r7, #28]
 8008484:	69fb      	ldr	r3, [r7, #28]
 8008486:	2b0f      	cmp	r3, #15
 8008488:	f67f ae96 	bls.w	80081b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800848c:	bf00      	nop
 800848e:	bf00      	nop
 8008490:	3724      	adds	r7, #36	; 0x24
 8008492:	46bd      	mov	sp, r7
 8008494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008498:	4770      	bx	lr
 800849a:	bf00      	nop
 800849c:	40023800 	.word	0x40023800
 80084a0:	40013800 	.word	0x40013800
 80084a4:	40020000 	.word	0x40020000
 80084a8:	40020400 	.word	0x40020400
 80084ac:	40020800 	.word	0x40020800
 80084b0:	40020c00 	.word	0x40020c00
 80084b4:	40021000 	.word	0x40021000
 80084b8:	40021400 	.word	0x40021400
 80084bc:	40021800 	.word	0x40021800
 80084c0:	40013c00 	.word	0x40013c00

080084c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b083      	sub	sp, #12
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	460b      	mov	r3, r1
 80084ce:	807b      	strh	r3, [r7, #2]
 80084d0:	4613      	mov	r3, r2
 80084d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80084d4:	787b      	ldrb	r3, [r7, #1]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d003      	beq.n	80084e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80084da:	887a      	ldrh	r2, [r7, #2]
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80084e0:	e003      	b.n	80084ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80084e2:	887b      	ldrh	r3, [r7, #2]
 80084e4:	041a      	lsls	r2, r3, #16
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	619a      	str	r2, [r3, #24]
}
 80084ea:	bf00      	nop
 80084ec:	370c      	adds	r7, #12
 80084ee:	46bd      	mov	sp, r7
 80084f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f4:	4770      	bx	lr
	...

080084f8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b082      	sub	sp, #8
 80084fc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80084fe:	2300      	movs	r3, #0
 8008500:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008502:	2300      	movs	r3, #0
 8008504:	603b      	str	r3, [r7, #0]
 8008506:	4b20      	ldr	r3, [pc, #128]	; (8008588 <HAL_PWREx_EnableOverDrive+0x90>)
 8008508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800850a:	4a1f      	ldr	r2, [pc, #124]	; (8008588 <HAL_PWREx_EnableOverDrive+0x90>)
 800850c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008510:	6413      	str	r3, [r2, #64]	; 0x40
 8008512:	4b1d      	ldr	r3, [pc, #116]	; (8008588 <HAL_PWREx_EnableOverDrive+0x90>)
 8008514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800851a:	603b      	str	r3, [r7, #0]
 800851c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800851e:	4b1b      	ldr	r3, [pc, #108]	; (800858c <HAL_PWREx_EnableOverDrive+0x94>)
 8008520:	2201      	movs	r2, #1
 8008522:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008524:	f7fe f9fe 	bl	8006924 <HAL_GetTick>
 8008528:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800852a:	e009      	b.n	8008540 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800852c:	f7fe f9fa 	bl	8006924 <HAL_GetTick>
 8008530:	4602      	mov	r2, r0
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	1ad3      	subs	r3, r2, r3
 8008536:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800853a:	d901      	bls.n	8008540 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800853c:	2303      	movs	r3, #3
 800853e:	e01f      	b.n	8008580 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008540:	4b13      	ldr	r3, [pc, #76]	; (8008590 <HAL_PWREx_EnableOverDrive+0x98>)
 8008542:	685b      	ldr	r3, [r3, #4]
 8008544:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800854c:	d1ee      	bne.n	800852c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800854e:	4b11      	ldr	r3, [pc, #68]	; (8008594 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008550:	2201      	movs	r2, #1
 8008552:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008554:	f7fe f9e6 	bl	8006924 <HAL_GetTick>
 8008558:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800855a:	e009      	b.n	8008570 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800855c:	f7fe f9e2 	bl	8006924 <HAL_GetTick>
 8008560:	4602      	mov	r2, r0
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	1ad3      	subs	r3, r2, r3
 8008566:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800856a:	d901      	bls.n	8008570 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800856c:	2303      	movs	r3, #3
 800856e:	e007      	b.n	8008580 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008570:	4b07      	ldr	r3, [pc, #28]	; (8008590 <HAL_PWREx_EnableOverDrive+0x98>)
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008578:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800857c:	d1ee      	bne.n	800855c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800857e:	2300      	movs	r3, #0
}
 8008580:	4618      	mov	r0, r3
 8008582:	3708      	adds	r7, #8
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	40023800 	.word	0x40023800
 800858c:	420e0040 	.word	0x420e0040
 8008590:	40007000 	.word	0x40007000
 8008594:	420e0044 	.word	0x420e0044

08008598 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b084      	sub	sp, #16
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
 80085a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d101      	bne.n	80085ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80085a8:	2301      	movs	r3, #1
 80085aa:	e0cc      	b.n	8008746 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80085ac:	4b68      	ldr	r3, [pc, #416]	; (8008750 <HAL_RCC_ClockConfig+0x1b8>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f003 030f 	and.w	r3, r3, #15
 80085b4:	683a      	ldr	r2, [r7, #0]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d90c      	bls.n	80085d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085ba:	4b65      	ldr	r3, [pc, #404]	; (8008750 <HAL_RCC_ClockConfig+0x1b8>)
 80085bc:	683a      	ldr	r2, [r7, #0]
 80085be:	b2d2      	uxtb	r2, r2
 80085c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80085c2:	4b63      	ldr	r3, [pc, #396]	; (8008750 <HAL_RCC_ClockConfig+0x1b8>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f003 030f 	and.w	r3, r3, #15
 80085ca:	683a      	ldr	r2, [r7, #0]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d001      	beq.n	80085d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80085d0:	2301      	movs	r3, #1
 80085d2:	e0b8      	b.n	8008746 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f003 0302 	and.w	r3, r3, #2
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d020      	beq.n	8008622 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f003 0304 	and.w	r3, r3, #4
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d005      	beq.n	80085f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80085ec:	4b59      	ldr	r3, [pc, #356]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 80085ee:	689b      	ldr	r3, [r3, #8]
 80085f0:	4a58      	ldr	r2, [pc, #352]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 80085f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80085f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f003 0308 	and.w	r3, r3, #8
 8008600:	2b00      	cmp	r3, #0
 8008602:	d005      	beq.n	8008610 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008604:	4b53      	ldr	r3, [pc, #332]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 8008606:	689b      	ldr	r3, [r3, #8]
 8008608:	4a52      	ldr	r2, [pc, #328]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 800860a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800860e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008610:	4b50      	ldr	r3, [pc, #320]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 8008612:	689b      	ldr	r3, [r3, #8]
 8008614:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	494d      	ldr	r1, [pc, #308]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 800861e:	4313      	orrs	r3, r2
 8008620:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f003 0301 	and.w	r3, r3, #1
 800862a:	2b00      	cmp	r3, #0
 800862c:	d044      	beq.n	80086b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	685b      	ldr	r3, [r3, #4]
 8008632:	2b01      	cmp	r3, #1
 8008634:	d107      	bne.n	8008646 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008636:	4b47      	ldr	r3, [pc, #284]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800863e:	2b00      	cmp	r3, #0
 8008640:	d119      	bne.n	8008676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	e07f      	b.n	8008746 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	2b02      	cmp	r3, #2
 800864c:	d003      	beq.n	8008656 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008652:	2b03      	cmp	r3, #3
 8008654:	d107      	bne.n	8008666 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008656:	4b3f      	ldr	r3, [pc, #252]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800865e:	2b00      	cmp	r3, #0
 8008660:	d109      	bne.n	8008676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e06f      	b.n	8008746 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008666:	4b3b      	ldr	r3, [pc, #236]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f003 0302 	and.w	r3, r3, #2
 800866e:	2b00      	cmp	r3, #0
 8008670:	d101      	bne.n	8008676 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008672:	2301      	movs	r3, #1
 8008674:	e067      	b.n	8008746 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008676:	4b37      	ldr	r3, [pc, #220]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 8008678:	689b      	ldr	r3, [r3, #8]
 800867a:	f023 0203 	bic.w	r2, r3, #3
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	4934      	ldr	r1, [pc, #208]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 8008684:	4313      	orrs	r3, r2
 8008686:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008688:	f7fe f94c 	bl	8006924 <HAL_GetTick>
 800868c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800868e:	e00a      	b.n	80086a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008690:	f7fe f948 	bl	8006924 <HAL_GetTick>
 8008694:	4602      	mov	r2, r0
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	1ad3      	subs	r3, r2, r3
 800869a:	f241 3288 	movw	r2, #5000	; 0x1388
 800869e:	4293      	cmp	r3, r2
 80086a0:	d901      	bls.n	80086a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80086a2:	2303      	movs	r3, #3
 80086a4:	e04f      	b.n	8008746 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086a6:	4b2b      	ldr	r3, [pc, #172]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 80086a8:	689b      	ldr	r3, [r3, #8]
 80086aa:	f003 020c 	and.w	r2, r3, #12
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	009b      	lsls	r3, r3, #2
 80086b4:	429a      	cmp	r2, r3
 80086b6:	d1eb      	bne.n	8008690 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80086b8:	4b25      	ldr	r3, [pc, #148]	; (8008750 <HAL_RCC_ClockConfig+0x1b8>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f003 030f 	and.w	r3, r3, #15
 80086c0:	683a      	ldr	r2, [r7, #0]
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d20c      	bcs.n	80086e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086c6:	4b22      	ldr	r3, [pc, #136]	; (8008750 <HAL_RCC_ClockConfig+0x1b8>)
 80086c8:	683a      	ldr	r2, [r7, #0]
 80086ca:	b2d2      	uxtb	r2, r2
 80086cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80086ce:	4b20      	ldr	r3, [pc, #128]	; (8008750 <HAL_RCC_ClockConfig+0x1b8>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f003 030f 	and.w	r3, r3, #15
 80086d6:	683a      	ldr	r2, [r7, #0]
 80086d8:	429a      	cmp	r2, r3
 80086da:	d001      	beq.n	80086e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80086dc:	2301      	movs	r3, #1
 80086de:	e032      	b.n	8008746 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 0304 	and.w	r3, r3, #4
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d008      	beq.n	80086fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80086ec:	4b19      	ldr	r3, [pc, #100]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	68db      	ldr	r3, [r3, #12]
 80086f8:	4916      	ldr	r1, [pc, #88]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 80086fa:	4313      	orrs	r3, r2
 80086fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f003 0308 	and.w	r3, r3, #8
 8008706:	2b00      	cmp	r3, #0
 8008708:	d009      	beq.n	800871e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800870a:	4b12      	ldr	r3, [pc, #72]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	691b      	ldr	r3, [r3, #16]
 8008716:	00db      	lsls	r3, r3, #3
 8008718:	490e      	ldr	r1, [pc, #56]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 800871a:	4313      	orrs	r3, r2
 800871c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800871e:	f000 f855 	bl	80087cc <HAL_RCC_GetSysClockFreq>
 8008722:	4602      	mov	r2, r0
 8008724:	4b0b      	ldr	r3, [pc, #44]	; (8008754 <HAL_RCC_ClockConfig+0x1bc>)
 8008726:	689b      	ldr	r3, [r3, #8]
 8008728:	091b      	lsrs	r3, r3, #4
 800872a:	f003 030f 	and.w	r3, r3, #15
 800872e:	490a      	ldr	r1, [pc, #40]	; (8008758 <HAL_RCC_ClockConfig+0x1c0>)
 8008730:	5ccb      	ldrb	r3, [r1, r3]
 8008732:	fa22 f303 	lsr.w	r3, r2, r3
 8008736:	4a09      	ldr	r2, [pc, #36]	; (800875c <HAL_RCC_ClockConfig+0x1c4>)
 8008738:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800873a:	4b09      	ldr	r3, [pc, #36]	; (8008760 <HAL_RCC_ClockConfig+0x1c8>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4618      	mov	r0, r3
 8008740:	f7fe f8ac 	bl	800689c <HAL_InitTick>

  return HAL_OK;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	3710      	adds	r7, #16
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}
 800874e:	bf00      	nop
 8008750:	40023c00 	.word	0x40023c00
 8008754:	40023800 	.word	0x40023800
 8008758:	080115a0 	.word	0x080115a0
 800875c:	20000040 	.word	0x20000040
 8008760:	20000044 	.word	0x20000044

08008764 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008764:	b480      	push	{r7}
 8008766:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008768:	4b03      	ldr	r3, [pc, #12]	; (8008778 <HAL_RCC_GetHCLKFreq+0x14>)
 800876a:	681b      	ldr	r3, [r3, #0]
}
 800876c:	4618      	mov	r0, r3
 800876e:	46bd      	mov	sp, r7
 8008770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008774:	4770      	bx	lr
 8008776:	bf00      	nop
 8008778:	20000040 	.word	0x20000040

0800877c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008780:	f7ff fff0 	bl	8008764 <HAL_RCC_GetHCLKFreq>
 8008784:	4602      	mov	r2, r0
 8008786:	4b05      	ldr	r3, [pc, #20]	; (800879c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	0a9b      	lsrs	r3, r3, #10
 800878c:	f003 0307 	and.w	r3, r3, #7
 8008790:	4903      	ldr	r1, [pc, #12]	; (80087a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008792:	5ccb      	ldrb	r3, [r1, r3]
 8008794:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008798:	4618      	mov	r0, r3
 800879a:	bd80      	pop	{r7, pc}
 800879c:	40023800 	.word	0x40023800
 80087a0:	080115b0 	.word	0x080115b0

080087a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80087a8:	f7ff ffdc 	bl	8008764 <HAL_RCC_GetHCLKFreq>
 80087ac:	4602      	mov	r2, r0
 80087ae:	4b05      	ldr	r3, [pc, #20]	; (80087c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	0b5b      	lsrs	r3, r3, #13
 80087b4:	f003 0307 	and.w	r3, r3, #7
 80087b8:	4903      	ldr	r1, [pc, #12]	; (80087c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80087ba:	5ccb      	ldrb	r3, [r1, r3]
 80087bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	bd80      	pop	{r7, pc}
 80087c4:	40023800 	.word	0x40023800
 80087c8:	080115b0 	.word	0x080115b0

080087cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80087cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80087d0:	b0ae      	sub	sp, #184	; 0xb8
 80087d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80087d4:	2300      	movs	r3, #0
 80087d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80087da:	2300      	movs	r3, #0
 80087dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80087e0:	2300      	movs	r3, #0
 80087e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80087e6:	2300      	movs	r3, #0
 80087e8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80087ec:	2300      	movs	r3, #0
 80087ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80087f2:	4bcb      	ldr	r3, [pc, #812]	; (8008b20 <HAL_RCC_GetSysClockFreq+0x354>)
 80087f4:	689b      	ldr	r3, [r3, #8]
 80087f6:	f003 030c 	and.w	r3, r3, #12
 80087fa:	2b0c      	cmp	r3, #12
 80087fc:	f200 8206 	bhi.w	8008c0c <HAL_RCC_GetSysClockFreq+0x440>
 8008800:	a201      	add	r2, pc, #4	; (adr r2, 8008808 <HAL_RCC_GetSysClockFreq+0x3c>)
 8008802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008806:	bf00      	nop
 8008808:	0800883d 	.word	0x0800883d
 800880c:	08008c0d 	.word	0x08008c0d
 8008810:	08008c0d 	.word	0x08008c0d
 8008814:	08008c0d 	.word	0x08008c0d
 8008818:	08008845 	.word	0x08008845
 800881c:	08008c0d 	.word	0x08008c0d
 8008820:	08008c0d 	.word	0x08008c0d
 8008824:	08008c0d 	.word	0x08008c0d
 8008828:	0800884d 	.word	0x0800884d
 800882c:	08008c0d 	.word	0x08008c0d
 8008830:	08008c0d 	.word	0x08008c0d
 8008834:	08008c0d 	.word	0x08008c0d
 8008838:	08008a3d 	.word	0x08008a3d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800883c:	4bb9      	ldr	r3, [pc, #740]	; (8008b24 <HAL_RCC_GetSysClockFreq+0x358>)
 800883e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8008842:	e1e7      	b.n	8008c14 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008844:	4bb8      	ldr	r3, [pc, #736]	; (8008b28 <HAL_RCC_GetSysClockFreq+0x35c>)
 8008846:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800884a:	e1e3      	b.n	8008c14 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800884c:	4bb4      	ldr	r3, [pc, #720]	; (8008b20 <HAL_RCC_GetSysClockFreq+0x354>)
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008854:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008858:	4bb1      	ldr	r3, [pc, #708]	; (8008b20 <HAL_RCC_GetSysClockFreq+0x354>)
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008860:	2b00      	cmp	r3, #0
 8008862:	d071      	beq.n	8008948 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008864:	4bae      	ldr	r3, [pc, #696]	; (8008b20 <HAL_RCC_GetSysClockFreq+0x354>)
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	099b      	lsrs	r3, r3, #6
 800886a:	2200      	movs	r2, #0
 800886c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008870:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8008874:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008878:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800887c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008880:	2300      	movs	r3, #0
 8008882:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008886:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800888a:	4622      	mov	r2, r4
 800888c:	462b      	mov	r3, r5
 800888e:	f04f 0000 	mov.w	r0, #0
 8008892:	f04f 0100 	mov.w	r1, #0
 8008896:	0159      	lsls	r1, r3, #5
 8008898:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800889c:	0150      	lsls	r0, r2, #5
 800889e:	4602      	mov	r2, r0
 80088a0:	460b      	mov	r3, r1
 80088a2:	4621      	mov	r1, r4
 80088a4:	1a51      	subs	r1, r2, r1
 80088a6:	6439      	str	r1, [r7, #64]	; 0x40
 80088a8:	4629      	mov	r1, r5
 80088aa:	eb63 0301 	sbc.w	r3, r3, r1
 80088ae:	647b      	str	r3, [r7, #68]	; 0x44
 80088b0:	f04f 0200 	mov.w	r2, #0
 80088b4:	f04f 0300 	mov.w	r3, #0
 80088b8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80088bc:	4649      	mov	r1, r9
 80088be:	018b      	lsls	r3, r1, #6
 80088c0:	4641      	mov	r1, r8
 80088c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80088c6:	4641      	mov	r1, r8
 80088c8:	018a      	lsls	r2, r1, #6
 80088ca:	4641      	mov	r1, r8
 80088cc:	1a51      	subs	r1, r2, r1
 80088ce:	63b9      	str	r1, [r7, #56]	; 0x38
 80088d0:	4649      	mov	r1, r9
 80088d2:	eb63 0301 	sbc.w	r3, r3, r1
 80088d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088d8:	f04f 0200 	mov.w	r2, #0
 80088dc:	f04f 0300 	mov.w	r3, #0
 80088e0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80088e4:	4649      	mov	r1, r9
 80088e6:	00cb      	lsls	r3, r1, #3
 80088e8:	4641      	mov	r1, r8
 80088ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088ee:	4641      	mov	r1, r8
 80088f0:	00ca      	lsls	r2, r1, #3
 80088f2:	4610      	mov	r0, r2
 80088f4:	4619      	mov	r1, r3
 80088f6:	4603      	mov	r3, r0
 80088f8:	4622      	mov	r2, r4
 80088fa:	189b      	adds	r3, r3, r2
 80088fc:	633b      	str	r3, [r7, #48]	; 0x30
 80088fe:	462b      	mov	r3, r5
 8008900:	460a      	mov	r2, r1
 8008902:	eb42 0303 	adc.w	r3, r2, r3
 8008906:	637b      	str	r3, [r7, #52]	; 0x34
 8008908:	f04f 0200 	mov.w	r2, #0
 800890c:	f04f 0300 	mov.w	r3, #0
 8008910:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008914:	4629      	mov	r1, r5
 8008916:	024b      	lsls	r3, r1, #9
 8008918:	4621      	mov	r1, r4
 800891a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800891e:	4621      	mov	r1, r4
 8008920:	024a      	lsls	r2, r1, #9
 8008922:	4610      	mov	r0, r2
 8008924:	4619      	mov	r1, r3
 8008926:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800892a:	2200      	movs	r2, #0
 800892c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008930:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008934:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8008938:	f7f8 f9c6 	bl	8000cc8 <__aeabi_uldivmod>
 800893c:	4602      	mov	r2, r0
 800893e:	460b      	mov	r3, r1
 8008940:	4613      	mov	r3, r2
 8008942:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008946:	e067      	b.n	8008a18 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008948:	4b75      	ldr	r3, [pc, #468]	; (8008b20 <HAL_RCC_GetSysClockFreq+0x354>)
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	099b      	lsrs	r3, r3, #6
 800894e:	2200      	movs	r2, #0
 8008950:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008954:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8008958:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800895c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008960:	67bb      	str	r3, [r7, #120]	; 0x78
 8008962:	2300      	movs	r3, #0
 8008964:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008966:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800896a:	4622      	mov	r2, r4
 800896c:	462b      	mov	r3, r5
 800896e:	f04f 0000 	mov.w	r0, #0
 8008972:	f04f 0100 	mov.w	r1, #0
 8008976:	0159      	lsls	r1, r3, #5
 8008978:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800897c:	0150      	lsls	r0, r2, #5
 800897e:	4602      	mov	r2, r0
 8008980:	460b      	mov	r3, r1
 8008982:	4621      	mov	r1, r4
 8008984:	1a51      	subs	r1, r2, r1
 8008986:	62b9      	str	r1, [r7, #40]	; 0x28
 8008988:	4629      	mov	r1, r5
 800898a:	eb63 0301 	sbc.w	r3, r3, r1
 800898e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008990:	f04f 0200 	mov.w	r2, #0
 8008994:	f04f 0300 	mov.w	r3, #0
 8008998:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800899c:	4649      	mov	r1, r9
 800899e:	018b      	lsls	r3, r1, #6
 80089a0:	4641      	mov	r1, r8
 80089a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80089a6:	4641      	mov	r1, r8
 80089a8:	018a      	lsls	r2, r1, #6
 80089aa:	4641      	mov	r1, r8
 80089ac:	ebb2 0a01 	subs.w	sl, r2, r1
 80089b0:	4649      	mov	r1, r9
 80089b2:	eb63 0b01 	sbc.w	fp, r3, r1
 80089b6:	f04f 0200 	mov.w	r2, #0
 80089ba:	f04f 0300 	mov.w	r3, #0
 80089be:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80089c2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80089c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80089ca:	4692      	mov	sl, r2
 80089cc:	469b      	mov	fp, r3
 80089ce:	4623      	mov	r3, r4
 80089d0:	eb1a 0303 	adds.w	r3, sl, r3
 80089d4:	623b      	str	r3, [r7, #32]
 80089d6:	462b      	mov	r3, r5
 80089d8:	eb4b 0303 	adc.w	r3, fp, r3
 80089dc:	627b      	str	r3, [r7, #36]	; 0x24
 80089de:	f04f 0200 	mov.w	r2, #0
 80089e2:	f04f 0300 	mov.w	r3, #0
 80089e6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80089ea:	4629      	mov	r1, r5
 80089ec:	028b      	lsls	r3, r1, #10
 80089ee:	4621      	mov	r1, r4
 80089f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80089f4:	4621      	mov	r1, r4
 80089f6:	028a      	lsls	r2, r1, #10
 80089f8:	4610      	mov	r0, r2
 80089fa:	4619      	mov	r1, r3
 80089fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008a00:	2200      	movs	r2, #0
 8008a02:	673b      	str	r3, [r7, #112]	; 0x70
 8008a04:	677a      	str	r2, [r7, #116]	; 0x74
 8008a06:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008a0a:	f7f8 f95d 	bl	8000cc8 <__aeabi_uldivmod>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	460b      	mov	r3, r1
 8008a12:	4613      	mov	r3, r2
 8008a14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008a18:	4b41      	ldr	r3, [pc, #260]	; (8008b20 <HAL_RCC_GetSysClockFreq+0x354>)
 8008a1a:	685b      	ldr	r3, [r3, #4]
 8008a1c:	0c1b      	lsrs	r3, r3, #16
 8008a1e:	f003 0303 	and.w	r3, r3, #3
 8008a22:	3301      	adds	r3, #1
 8008a24:	005b      	lsls	r3, r3, #1
 8008a26:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8008a2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008a2e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a36:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008a3a:	e0eb      	b.n	8008c14 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008a3c:	4b38      	ldr	r3, [pc, #224]	; (8008b20 <HAL_RCC_GetSysClockFreq+0x354>)
 8008a3e:	685b      	ldr	r3, [r3, #4]
 8008a40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008a44:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008a48:	4b35      	ldr	r3, [pc, #212]	; (8008b20 <HAL_RCC_GetSysClockFreq+0x354>)
 8008a4a:	685b      	ldr	r3, [r3, #4]
 8008a4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d06b      	beq.n	8008b2c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008a54:	4b32      	ldr	r3, [pc, #200]	; (8008b20 <HAL_RCC_GetSysClockFreq+0x354>)
 8008a56:	685b      	ldr	r3, [r3, #4]
 8008a58:	099b      	lsrs	r3, r3, #6
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	66bb      	str	r3, [r7, #104]	; 0x68
 8008a5e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008a60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008a62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a66:	663b      	str	r3, [r7, #96]	; 0x60
 8008a68:	2300      	movs	r3, #0
 8008a6a:	667b      	str	r3, [r7, #100]	; 0x64
 8008a6c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8008a70:	4622      	mov	r2, r4
 8008a72:	462b      	mov	r3, r5
 8008a74:	f04f 0000 	mov.w	r0, #0
 8008a78:	f04f 0100 	mov.w	r1, #0
 8008a7c:	0159      	lsls	r1, r3, #5
 8008a7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008a82:	0150      	lsls	r0, r2, #5
 8008a84:	4602      	mov	r2, r0
 8008a86:	460b      	mov	r3, r1
 8008a88:	4621      	mov	r1, r4
 8008a8a:	1a51      	subs	r1, r2, r1
 8008a8c:	61b9      	str	r1, [r7, #24]
 8008a8e:	4629      	mov	r1, r5
 8008a90:	eb63 0301 	sbc.w	r3, r3, r1
 8008a94:	61fb      	str	r3, [r7, #28]
 8008a96:	f04f 0200 	mov.w	r2, #0
 8008a9a:	f04f 0300 	mov.w	r3, #0
 8008a9e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8008aa2:	4659      	mov	r1, fp
 8008aa4:	018b      	lsls	r3, r1, #6
 8008aa6:	4651      	mov	r1, sl
 8008aa8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008aac:	4651      	mov	r1, sl
 8008aae:	018a      	lsls	r2, r1, #6
 8008ab0:	4651      	mov	r1, sl
 8008ab2:	ebb2 0801 	subs.w	r8, r2, r1
 8008ab6:	4659      	mov	r1, fp
 8008ab8:	eb63 0901 	sbc.w	r9, r3, r1
 8008abc:	f04f 0200 	mov.w	r2, #0
 8008ac0:	f04f 0300 	mov.w	r3, #0
 8008ac4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008ac8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008acc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008ad0:	4690      	mov	r8, r2
 8008ad2:	4699      	mov	r9, r3
 8008ad4:	4623      	mov	r3, r4
 8008ad6:	eb18 0303 	adds.w	r3, r8, r3
 8008ada:	613b      	str	r3, [r7, #16]
 8008adc:	462b      	mov	r3, r5
 8008ade:	eb49 0303 	adc.w	r3, r9, r3
 8008ae2:	617b      	str	r3, [r7, #20]
 8008ae4:	f04f 0200 	mov.w	r2, #0
 8008ae8:	f04f 0300 	mov.w	r3, #0
 8008aec:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008af0:	4629      	mov	r1, r5
 8008af2:	024b      	lsls	r3, r1, #9
 8008af4:	4621      	mov	r1, r4
 8008af6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008afa:	4621      	mov	r1, r4
 8008afc:	024a      	lsls	r2, r1, #9
 8008afe:	4610      	mov	r0, r2
 8008b00:	4619      	mov	r1, r3
 8008b02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008b06:	2200      	movs	r2, #0
 8008b08:	65bb      	str	r3, [r7, #88]	; 0x58
 8008b0a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8008b0c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008b10:	f7f8 f8da 	bl	8000cc8 <__aeabi_uldivmod>
 8008b14:	4602      	mov	r2, r0
 8008b16:	460b      	mov	r3, r1
 8008b18:	4613      	mov	r3, r2
 8008b1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008b1e:	e065      	b.n	8008bec <HAL_RCC_GetSysClockFreq+0x420>
 8008b20:	40023800 	.word	0x40023800
 8008b24:	00f42400 	.word	0x00f42400
 8008b28:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b2c:	4b3d      	ldr	r3, [pc, #244]	; (8008c24 <HAL_RCC_GetSysClockFreq+0x458>)
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	099b      	lsrs	r3, r3, #6
 8008b32:	2200      	movs	r2, #0
 8008b34:	4618      	mov	r0, r3
 8008b36:	4611      	mov	r1, r2
 8008b38:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008b3c:	653b      	str	r3, [r7, #80]	; 0x50
 8008b3e:	2300      	movs	r3, #0
 8008b40:	657b      	str	r3, [r7, #84]	; 0x54
 8008b42:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8008b46:	4642      	mov	r2, r8
 8008b48:	464b      	mov	r3, r9
 8008b4a:	f04f 0000 	mov.w	r0, #0
 8008b4e:	f04f 0100 	mov.w	r1, #0
 8008b52:	0159      	lsls	r1, r3, #5
 8008b54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008b58:	0150      	lsls	r0, r2, #5
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	460b      	mov	r3, r1
 8008b5e:	4641      	mov	r1, r8
 8008b60:	1a51      	subs	r1, r2, r1
 8008b62:	60b9      	str	r1, [r7, #8]
 8008b64:	4649      	mov	r1, r9
 8008b66:	eb63 0301 	sbc.w	r3, r3, r1
 8008b6a:	60fb      	str	r3, [r7, #12]
 8008b6c:	f04f 0200 	mov.w	r2, #0
 8008b70:	f04f 0300 	mov.w	r3, #0
 8008b74:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008b78:	4659      	mov	r1, fp
 8008b7a:	018b      	lsls	r3, r1, #6
 8008b7c:	4651      	mov	r1, sl
 8008b7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008b82:	4651      	mov	r1, sl
 8008b84:	018a      	lsls	r2, r1, #6
 8008b86:	4651      	mov	r1, sl
 8008b88:	1a54      	subs	r4, r2, r1
 8008b8a:	4659      	mov	r1, fp
 8008b8c:	eb63 0501 	sbc.w	r5, r3, r1
 8008b90:	f04f 0200 	mov.w	r2, #0
 8008b94:	f04f 0300 	mov.w	r3, #0
 8008b98:	00eb      	lsls	r3, r5, #3
 8008b9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008b9e:	00e2      	lsls	r2, r4, #3
 8008ba0:	4614      	mov	r4, r2
 8008ba2:	461d      	mov	r5, r3
 8008ba4:	4643      	mov	r3, r8
 8008ba6:	18e3      	adds	r3, r4, r3
 8008ba8:	603b      	str	r3, [r7, #0]
 8008baa:	464b      	mov	r3, r9
 8008bac:	eb45 0303 	adc.w	r3, r5, r3
 8008bb0:	607b      	str	r3, [r7, #4]
 8008bb2:	f04f 0200 	mov.w	r2, #0
 8008bb6:	f04f 0300 	mov.w	r3, #0
 8008bba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008bbe:	4629      	mov	r1, r5
 8008bc0:	028b      	lsls	r3, r1, #10
 8008bc2:	4621      	mov	r1, r4
 8008bc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008bc8:	4621      	mov	r1, r4
 8008bca:	028a      	lsls	r2, r1, #10
 8008bcc:	4610      	mov	r0, r2
 8008bce:	4619      	mov	r1, r3
 8008bd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	64bb      	str	r3, [r7, #72]	; 0x48
 8008bd8:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008bda:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008bde:	f7f8 f873 	bl	8000cc8 <__aeabi_uldivmod>
 8008be2:	4602      	mov	r2, r0
 8008be4:	460b      	mov	r3, r1
 8008be6:	4613      	mov	r3, r2
 8008be8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008bec:	4b0d      	ldr	r3, [pc, #52]	; (8008c24 <HAL_RCC_GetSysClockFreq+0x458>)
 8008bee:	685b      	ldr	r3, [r3, #4]
 8008bf0:	0f1b      	lsrs	r3, r3, #28
 8008bf2:	f003 0307 	and.w	r3, r3, #7
 8008bf6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8008bfa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008bfe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008c0a:	e003      	b.n	8008c14 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008c0c:	4b06      	ldr	r3, [pc, #24]	; (8008c28 <HAL_RCC_GetSysClockFreq+0x45c>)
 8008c0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008c12:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008c14:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	37b8      	adds	r7, #184	; 0xb8
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008c22:	bf00      	nop
 8008c24:	40023800 	.word	0x40023800
 8008c28:	00f42400 	.word	0x00f42400

08008c2c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b086      	sub	sp, #24
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d101      	bne.n	8008c3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	e28d      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f003 0301 	and.w	r3, r3, #1
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	f000 8083 	beq.w	8008d52 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008c4c:	4b94      	ldr	r3, [pc, #592]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008c4e:	689b      	ldr	r3, [r3, #8]
 8008c50:	f003 030c 	and.w	r3, r3, #12
 8008c54:	2b04      	cmp	r3, #4
 8008c56:	d019      	beq.n	8008c8c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008c58:	4b91      	ldr	r3, [pc, #580]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008c60:	2b08      	cmp	r3, #8
 8008c62:	d106      	bne.n	8008c72 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008c64:	4b8e      	ldr	r3, [pc, #568]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008c6c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008c70:	d00c      	beq.n	8008c8c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008c72:	4b8b      	ldr	r3, [pc, #556]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008c74:	689b      	ldr	r3, [r3, #8]
 8008c76:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008c7a:	2b0c      	cmp	r3, #12
 8008c7c:	d112      	bne.n	8008ca4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008c7e:	4b88      	ldr	r3, [pc, #544]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008c80:	685b      	ldr	r3, [r3, #4]
 8008c82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008c86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008c8a:	d10b      	bne.n	8008ca4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008c8c:	4b84      	ldr	r3, [pc, #528]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d05b      	beq.n	8008d50 <HAL_RCC_OscConfig+0x124>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d157      	bne.n	8008d50 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	e25a      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	685b      	ldr	r3, [r3, #4]
 8008ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cac:	d106      	bne.n	8008cbc <HAL_RCC_OscConfig+0x90>
 8008cae:	4b7c      	ldr	r3, [pc, #496]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a7b      	ldr	r2, [pc, #492]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008cb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008cb8:	6013      	str	r3, [r2, #0]
 8008cba:	e01d      	b.n	8008cf8 <HAL_RCC_OscConfig+0xcc>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008cc4:	d10c      	bne.n	8008ce0 <HAL_RCC_OscConfig+0xb4>
 8008cc6:	4b76      	ldr	r3, [pc, #472]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a75      	ldr	r2, [pc, #468]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008ccc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008cd0:	6013      	str	r3, [r2, #0]
 8008cd2:	4b73      	ldr	r3, [pc, #460]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a72      	ldr	r2, [pc, #456]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008cd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008cdc:	6013      	str	r3, [r2, #0]
 8008cde:	e00b      	b.n	8008cf8 <HAL_RCC_OscConfig+0xcc>
 8008ce0:	4b6f      	ldr	r3, [pc, #444]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4a6e      	ldr	r2, [pc, #440]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008ce6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008cea:	6013      	str	r3, [r2, #0]
 8008cec:	4b6c      	ldr	r3, [pc, #432]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a6b      	ldr	r2, [pc, #428]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008cf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008cf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d013      	beq.n	8008d28 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d00:	f7fd fe10 	bl	8006924 <HAL_GetTick>
 8008d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d06:	e008      	b.n	8008d1a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008d08:	f7fd fe0c 	bl	8006924 <HAL_GetTick>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	1ad3      	subs	r3, r2, r3
 8008d12:	2b64      	cmp	r3, #100	; 0x64
 8008d14:	d901      	bls.n	8008d1a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008d16:	2303      	movs	r3, #3
 8008d18:	e21f      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d1a:	4b61      	ldr	r3, [pc, #388]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d0f0      	beq.n	8008d08 <HAL_RCC_OscConfig+0xdc>
 8008d26:	e014      	b.n	8008d52 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d28:	f7fd fdfc 	bl	8006924 <HAL_GetTick>
 8008d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d2e:	e008      	b.n	8008d42 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008d30:	f7fd fdf8 	bl	8006924 <HAL_GetTick>
 8008d34:	4602      	mov	r2, r0
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	1ad3      	subs	r3, r2, r3
 8008d3a:	2b64      	cmp	r3, #100	; 0x64
 8008d3c:	d901      	bls.n	8008d42 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8008d3e:	2303      	movs	r3, #3
 8008d40:	e20b      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008d42:	4b57      	ldr	r3, [pc, #348]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d1f0      	bne.n	8008d30 <HAL_RCC_OscConfig+0x104>
 8008d4e:	e000      	b.n	8008d52 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f003 0302 	and.w	r3, r3, #2
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d06f      	beq.n	8008e3e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008d5e:	4b50      	ldr	r3, [pc, #320]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008d60:	689b      	ldr	r3, [r3, #8]
 8008d62:	f003 030c 	and.w	r3, r3, #12
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d017      	beq.n	8008d9a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008d6a:	4b4d      	ldr	r3, [pc, #308]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008d6c:	689b      	ldr	r3, [r3, #8]
 8008d6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008d72:	2b08      	cmp	r3, #8
 8008d74:	d105      	bne.n	8008d82 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008d76:	4b4a      	ldr	r3, [pc, #296]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008d78:	685b      	ldr	r3, [r3, #4]
 8008d7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d00b      	beq.n	8008d9a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008d82:	4b47      	ldr	r3, [pc, #284]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008d8a:	2b0c      	cmp	r3, #12
 8008d8c:	d11c      	bne.n	8008dc8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008d8e:	4b44      	ldr	r3, [pc, #272]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d116      	bne.n	8008dc8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008d9a:	4b41      	ldr	r3, [pc, #260]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 0302 	and.w	r3, r3, #2
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d005      	beq.n	8008db2 <HAL_RCC_OscConfig+0x186>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	68db      	ldr	r3, [r3, #12]
 8008daa:	2b01      	cmp	r3, #1
 8008dac:	d001      	beq.n	8008db2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8008dae:	2301      	movs	r3, #1
 8008db0:	e1d3      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008db2:	4b3b      	ldr	r3, [pc, #236]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	691b      	ldr	r3, [r3, #16]
 8008dbe:	00db      	lsls	r3, r3, #3
 8008dc0:	4937      	ldr	r1, [pc, #220]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008dc6:	e03a      	b.n	8008e3e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	68db      	ldr	r3, [r3, #12]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d020      	beq.n	8008e12 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008dd0:	4b34      	ldr	r3, [pc, #208]	; (8008ea4 <HAL_RCC_OscConfig+0x278>)
 8008dd2:	2201      	movs	r2, #1
 8008dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dd6:	f7fd fda5 	bl	8006924 <HAL_GetTick>
 8008dda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ddc:	e008      	b.n	8008df0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008dde:	f7fd fda1 	bl	8006924 <HAL_GetTick>
 8008de2:	4602      	mov	r2, r0
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	1ad3      	subs	r3, r2, r3
 8008de8:	2b02      	cmp	r3, #2
 8008dea:	d901      	bls.n	8008df0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008dec:	2303      	movs	r3, #3
 8008dee:	e1b4      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008df0:	4b2b      	ldr	r3, [pc, #172]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f003 0302 	and.w	r3, r3, #2
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d0f0      	beq.n	8008dde <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008dfc:	4b28      	ldr	r3, [pc, #160]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	691b      	ldr	r3, [r3, #16]
 8008e08:	00db      	lsls	r3, r3, #3
 8008e0a:	4925      	ldr	r1, [pc, #148]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	600b      	str	r3, [r1, #0]
 8008e10:	e015      	b.n	8008e3e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008e12:	4b24      	ldr	r3, [pc, #144]	; (8008ea4 <HAL_RCC_OscConfig+0x278>)
 8008e14:	2200      	movs	r2, #0
 8008e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e18:	f7fd fd84 	bl	8006924 <HAL_GetTick>
 8008e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008e1e:	e008      	b.n	8008e32 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008e20:	f7fd fd80 	bl	8006924 <HAL_GetTick>
 8008e24:	4602      	mov	r2, r0
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	1ad3      	subs	r3, r2, r3
 8008e2a:	2b02      	cmp	r3, #2
 8008e2c:	d901      	bls.n	8008e32 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008e2e:	2303      	movs	r3, #3
 8008e30:	e193      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008e32:	4b1b      	ldr	r3, [pc, #108]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 0302 	and.w	r3, r3, #2
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d1f0      	bne.n	8008e20 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f003 0308 	and.w	r3, r3, #8
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d036      	beq.n	8008eb8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	695b      	ldr	r3, [r3, #20]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d016      	beq.n	8008e80 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008e52:	4b15      	ldr	r3, [pc, #84]	; (8008ea8 <HAL_RCC_OscConfig+0x27c>)
 8008e54:	2201      	movs	r2, #1
 8008e56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e58:	f7fd fd64 	bl	8006924 <HAL_GetTick>
 8008e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008e5e:	e008      	b.n	8008e72 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008e60:	f7fd fd60 	bl	8006924 <HAL_GetTick>
 8008e64:	4602      	mov	r2, r0
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	1ad3      	subs	r3, r2, r3
 8008e6a:	2b02      	cmp	r3, #2
 8008e6c:	d901      	bls.n	8008e72 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8008e6e:	2303      	movs	r3, #3
 8008e70:	e173      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008e72:	4b0b      	ldr	r3, [pc, #44]	; (8008ea0 <HAL_RCC_OscConfig+0x274>)
 8008e74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008e76:	f003 0302 	and.w	r3, r3, #2
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d0f0      	beq.n	8008e60 <HAL_RCC_OscConfig+0x234>
 8008e7e:	e01b      	b.n	8008eb8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008e80:	4b09      	ldr	r3, [pc, #36]	; (8008ea8 <HAL_RCC_OscConfig+0x27c>)
 8008e82:	2200      	movs	r2, #0
 8008e84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e86:	f7fd fd4d 	bl	8006924 <HAL_GetTick>
 8008e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008e8c:	e00e      	b.n	8008eac <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008e8e:	f7fd fd49 	bl	8006924 <HAL_GetTick>
 8008e92:	4602      	mov	r2, r0
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	1ad3      	subs	r3, r2, r3
 8008e98:	2b02      	cmp	r3, #2
 8008e9a:	d907      	bls.n	8008eac <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008e9c:	2303      	movs	r3, #3
 8008e9e:	e15c      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
 8008ea0:	40023800 	.word	0x40023800
 8008ea4:	42470000 	.word	0x42470000
 8008ea8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008eac:	4b8a      	ldr	r3, [pc, #552]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008eae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008eb0:	f003 0302 	and.w	r3, r3, #2
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d1ea      	bne.n	8008e8e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f003 0304 	and.w	r3, r3, #4
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	f000 8097 	beq.w	8008ff4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008eca:	4b83      	ldr	r3, [pc, #524]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d10f      	bne.n	8008ef6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	60bb      	str	r3, [r7, #8]
 8008eda:	4b7f      	ldr	r3, [pc, #508]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ede:	4a7e      	ldr	r2, [pc, #504]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008ee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ee4:	6413      	str	r3, [r2, #64]	; 0x40
 8008ee6:	4b7c      	ldr	r3, [pc, #496]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008eee:	60bb      	str	r3, [r7, #8]
 8008ef0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ef6:	4b79      	ldr	r3, [pc, #484]	; (80090dc <HAL_RCC_OscConfig+0x4b0>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d118      	bne.n	8008f34 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008f02:	4b76      	ldr	r3, [pc, #472]	; (80090dc <HAL_RCC_OscConfig+0x4b0>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4a75      	ldr	r2, [pc, #468]	; (80090dc <HAL_RCC_OscConfig+0x4b0>)
 8008f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008f0e:	f7fd fd09 	bl	8006924 <HAL_GetTick>
 8008f12:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f14:	e008      	b.n	8008f28 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f16:	f7fd fd05 	bl	8006924 <HAL_GetTick>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	1ad3      	subs	r3, r2, r3
 8008f20:	2b02      	cmp	r3, #2
 8008f22:	d901      	bls.n	8008f28 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008f24:	2303      	movs	r3, #3
 8008f26:	e118      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008f28:	4b6c      	ldr	r3, [pc, #432]	; (80090dc <HAL_RCC_OscConfig+0x4b0>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d0f0      	beq.n	8008f16 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	689b      	ldr	r3, [r3, #8]
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d106      	bne.n	8008f4a <HAL_RCC_OscConfig+0x31e>
 8008f3c:	4b66      	ldr	r3, [pc, #408]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008f3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f40:	4a65      	ldr	r2, [pc, #404]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008f42:	f043 0301 	orr.w	r3, r3, #1
 8008f46:	6713      	str	r3, [r2, #112]	; 0x70
 8008f48:	e01c      	b.n	8008f84 <HAL_RCC_OscConfig+0x358>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	689b      	ldr	r3, [r3, #8]
 8008f4e:	2b05      	cmp	r3, #5
 8008f50:	d10c      	bne.n	8008f6c <HAL_RCC_OscConfig+0x340>
 8008f52:	4b61      	ldr	r3, [pc, #388]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f56:	4a60      	ldr	r2, [pc, #384]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008f58:	f043 0304 	orr.w	r3, r3, #4
 8008f5c:	6713      	str	r3, [r2, #112]	; 0x70
 8008f5e:	4b5e      	ldr	r3, [pc, #376]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f62:	4a5d      	ldr	r2, [pc, #372]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008f64:	f043 0301 	orr.w	r3, r3, #1
 8008f68:	6713      	str	r3, [r2, #112]	; 0x70
 8008f6a:	e00b      	b.n	8008f84 <HAL_RCC_OscConfig+0x358>
 8008f6c:	4b5a      	ldr	r3, [pc, #360]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f70:	4a59      	ldr	r2, [pc, #356]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008f72:	f023 0301 	bic.w	r3, r3, #1
 8008f76:	6713      	str	r3, [r2, #112]	; 0x70
 8008f78:	4b57      	ldr	r3, [pc, #348]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f7c:	4a56      	ldr	r2, [pc, #344]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008f7e:	f023 0304 	bic.w	r3, r3, #4
 8008f82:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	689b      	ldr	r3, [r3, #8]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d015      	beq.n	8008fb8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f8c:	f7fd fcca 	bl	8006924 <HAL_GetTick>
 8008f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f92:	e00a      	b.n	8008faa <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008f94:	f7fd fcc6 	bl	8006924 <HAL_GetTick>
 8008f98:	4602      	mov	r2, r0
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	1ad3      	subs	r3, r2, r3
 8008f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d901      	bls.n	8008faa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008fa6:	2303      	movs	r3, #3
 8008fa8:	e0d7      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008faa:	4b4b      	ldr	r3, [pc, #300]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008fac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fae:	f003 0302 	and.w	r3, r3, #2
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d0ee      	beq.n	8008f94 <HAL_RCC_OscConfig+0x368>
 8008fb6:	e014      	b.n	8008fe2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fb8:	f7fd fcb4 	bl	8006924 <HAL_GetTick>
 8008fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008fbe:	e00a      	b.n	8008fd6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008fc0:	f7fd fcb0 	bl	8006924 <HAL_GetTick>
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	1ad3      	subs	r3, r2, r3
 8008fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d901      	bls.n	8008fd6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008fd2:	2303      	movs	r3, #3
 8008fd4:	e0c1      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008fd6:	4b40      	ldr	r3, [pc, #256]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fda:	f003 0302 	and.w	r3, r3, #2
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d1ee      	bne.n	8008fc0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008fe2:	7dfb      	ldrb	r3, [r7, #23]
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d105      	bne.n	8008ff4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008fe8:	4b3b      	ldr	r3, [pc, #236]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fec:	4a3a      	ldr	r2, [pc, #232]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8008fee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008ff2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	699b      	ldr	r3, [r3, #24]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	f000 80ad 	beq.w	8009158 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008ffe:	4b36      	ldr	r3, [pc, #216]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8009000:	689b      	ldr	r3, [r3, #8]
 8009002:	f003 030c 	and.w	r3, r3, #12
 8009006:	2b08      	cmp	r3, #8
 8009008:	d060      	beq.n	80090cc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	699b      	ldr	r3, [r3, #24]
 800900e:	2b02      	cmp	r3, #2
 8009010:	d145      	bne.n	800909e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009012:	4b33      	ldr	r3, [pc, #204]	; (80090e0 <HAL_RCC_OscConfig+0x4b4>)
 8009014:	2200      	movs	r2, #0
 8009016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009018:	f7fd fc84 	bl	8006924 <HAL_GetTick>
 800901c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800901e:	e008      	b.n	8009032 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009020:	f7fd fc80 	bl	8006924 <HAL_GetTick>
 8009024:	4602      	mov	r2, r0
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	1ad3      	subs	r3, r2, r3
 800902a:	2b02      	cmp	r3, #2
 800902c:	d901      	bls.n	8009032 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800902e:	2303      	movs	r3, #3
 8009030:	e093      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009032:	4b29      	ldr	r3, [pc, #164]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800903a:	2b00      	cmp	r3, #0
 800903c:	d1f0      	bne.n	8009020 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	69da      	ldr	r2, [r3, #28]
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6a1b      	ldr	r3, [r3, #32]
 8009046:	431a      	orrs	r2, r3
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800904c:	019b      	lsls	r3, r3, #6
 800904e:	431a      	orrs	r2, r3
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009054:	085b      	lsrs	r3, r3, #1
 8009056:	3b01      	subs	r3, #1
 8009058:	041b      	lsls	r3, r3, #16
 800905a:	431a      	orrs	r2, r3
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009060:	061b      	lsls	r3, r3, #24
 8009062:	431a      	orrs	r2, r3
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009068:	071b      	lsls	r3, r3, #28
 800906a:	491b      	ldr	r1, [pc, #108]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 800906c:	4313      	orrs	r3, r2
 800906e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009070:	4b1b      	ldr	r3, [pc, #108]	; (80090e0 <HAL_RCC_OscConfig+0x4b4>)
 8009072:	2201      	movs	r2, #1
 8009074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009076:	f7fd fc55 	bl	8006924 <HAL_GetTick>
 800907a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800907c:	e008      	b.n	8009090 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800907e:	f7fd fc51 	bl	8006924 <HAL_GetTick>
 8009082:	4602      	mov	r2, r0
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	1ad3      	subs	r3, r2, r3
 8009088:	2b02      	cmp	r3, #2
 800908a:	d901      	bls.n	8009090 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800908c:	2303      	movs	r3, #3
 800908e:	e064      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009090:	4b11      	ldr	r3, [pc, #68]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009098:	2b00      	cmp	r3, #0
 800909a:	d0f0      	beq.n	800907e <HAL_RCC_OscConfig+0x452>
 800909c:	e05c      	b.n	8009158 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800909e:	4b10      	ldr	r3, [pc, #64]	; (80090e0 <HAL_RCC_OscConfig+0x4b4>)
 80090a0:	2200      	movs	r2, #0
 80090a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090a4:	f7fd fc3e 	bl	8006924 <HAL_GetTick>
 80090a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090aa:	e008      	b.n	80090be <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80090ac:	f7fd fc3a 	bl	8006924 <HAL_GetTick>
 80090b0:	4602      	mov	r2, r0
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	1ad3      	subs	r3, r2, r3
 80090b6:	2b02      	cmp	r3, #2
 80090b8:	d901      	bls.n	80090be <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80090ba:	2303      	movs	r3, #3
 80090bc:	e04d      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80090be:	4b06      	ldr	r3, [pc, #24]	; (80090d8 <HAL_RCC_OscConfig+0x4ac>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d1f0      	bne.n	80090ac <HAL_RCC_OscConfig+0x480>
 80090ca:	e045      	b.n	8009158 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	699b      	ldr	r3, [r3, #24]
 80090d0:	2b01      	cmp	r3, #1
 80090d2:	d107      	bne.n	80090e4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80090d4:	2301      	movs	r3, #1
 80090d6:	e040      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
 80090d8:	40023800 	.word	0x40023800
 80090dc:	40007000 	.word	0x40007000
 80090e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80090e4:	4b1f      	ldr	r3, [pc, #124]	; (8009164 <HAL_RCC_OscConfig+0x538>)
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	699b      	ldr	r3, [r3, #24]
 80090ee:	2b01      	cmp	r3, #1
 80090f0:	d030      	beq.n	8009154 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d129      	bne.n	8009154 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800910a:	429a      	cmp	r2, r3
 800910c:	d122      	bne.n	8009154 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800910e:	68fa      	ldr	r2, [r7, #12]
 8009110:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009114:	4013      	ands	r3, r2
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800911a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800911c:	4293      	cmp	r3, r2
 800911e:	d119      	bne.n	8009154 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800912a:	085b      	lsrs	r3, r3, #1
 800912c:	3b01      	subs	r3, #1
 800912e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009130:	429a      	cmp	r2, r3
 8009132:	d10f      	bne.n	8009154 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800913e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009140:	429a      	cmp	r2, r3
 8009142:	d107      	bne.n	8009154 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800914e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009150:	429a      	cmp	r2, r3
 8009152:	d001      	beq.n	8009158 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8009154:	2301      	movs	r3, #1
 8009156:	e000      	b.n	800915a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8009158:	2300      	movs	r3, #0
}
 800915a:	4618      	mov	r0, r3
 800915c:	3718      	adds	r7, #24
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
 8009162:	bf00      	nop
 8009164:	40023800 	.word	0x40023800

08009168 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b082      	sub	sp, #8
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d101      	bne.n	800917a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009176:	2301      	movs	r3, #1
 8009178:	e07b      	b.n	8009272 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800917e:	2b00      	cmp	r3, #0
 8009180:	d108      	bne.n	8009194 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800918a:	d009      	beq.n	80091a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2200      	movs	r2, #0
 8009190:	61da      	str	r2, [r3, #28]
 8009192:	e005      	b.n	80091a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2200      	movs	r2, #0
 8009198:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2200      	movs	r2, #0
 800919e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2200      	movs	r2, #0
 80091a4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80091ac:	b2db      	uxtb	r3, r3
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d106      	bne.n	80091c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2200      	movs	r2, #0
 80091b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f7fc fb9c 	bl	80058f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2202      	movs	r2, #2
 80091c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	681a      	ldr	r2, [r3, #0]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80091d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	689b      	ldr	r3, [r3, #8]
 80091e4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80091e8:	431a      	orrs	r2, r3
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	68db      	ldr	r3, [r3, #12]
 80091ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80091f2:	431a      	orrs	r2, r3
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	691b      	ldr	r3, [r3, #16]
 80091f8:	f003 0302 	and.w	r3, r3, #2
 80091fc:	431a      	orrs	r2, r3
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	695b      	ldr	r3, [r3, #20]
 8009202:	f003 0301 	and.w	r3, r3, #1
 8009206:	431a      	orrs	r2, r3
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	699b      	ldr	r3, [r3, #24]
 800920c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009210:	431a      	orrs	r2, r3
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	69db      	ldr	r3, [r3, #28]
 8009216:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800921a:	431a      	orrs	r2, r3
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6a1b      	ldr	r3, [r3, #32]
 8009220:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009224:	ea42 0103 	orr.w	r1, r2, r3
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800922c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	430a      	orrs	r2, r1
 8009236:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	699b      	ldr	r3, [r3, #24]
 800923c:	0c1b      	lsrs	r3, r3, #16
 800923e:	f003 0104 	and.w	r1, r3, #4
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009246:	f003 0210 	and.w	r2, r3, #16
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	430a      	orrs	r2, r1
 8009250:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	69da      	ldr	r2, [r3, #28]
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009260:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2201      	movs	r2, #1
 800926c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009270:	2300      	movs	r3, #0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3708      	adds	r7, #8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}

0800927a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800927a:	b580      	push	{r7, lr}
 800927c:	b08c      	sub	sp, #48	; 0x30
 800927e:	af00      	add	r7, sp, #0
 8009280:	60f8      	str	r0, [r7, #12]
 8009282:	60b9      	str	r1, [r7, #8]
 8009284:	607a      	str	r2, [r7, #4]
 8009286:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009288:	2301      	movs	r3, #1
 800928a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800928c:	2300      	movs	r3, #0
 800928e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009298:	2b01      	cmp	r3, #1
 800929a:	d101      	bne.n	80092a0 <HAL_SPI_TransmitReceive+0x26>
 800929c:	2302      	movs	r3, #2
 800929e:	e18a      	b.n	80095b6 <HAL_SPI_TransmitReceive+0x33c>
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2201      	movs	r2, #1
 80092a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80092a8:	f7fd fb3c 	bl	8006924 <HAL_GetTick>
 80092ac:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80092b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80092be:	887b      	ldrh	r3, [r7, #2]
 80092c0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80092c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80092c6:	2b01      	cmp	r3, #1
 80092c8:	d00f      	beq.n	80092ea <HAL_SPI_TransmitReceive+0x70>
 80092ca:	69fb      	ldr	r3, [r7, #28]
 80092cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80092d0:	d107      	bne.n	80092e2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	689b      	ldr	r3, [r3, #8]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d103      	bne.n	80092e2 <HAL_SPI_TransmitReceive+0x68>
 80092da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80092de:	2b04      	cmp	r3, #4
 80092e0:	d003      	beq.n	80092ea <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80092e2:	2302      	movs	r3, #2
 80092e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80092e8:	e15b      	b.n	80095a2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d005      	beq.n	80092fc <HAL_SPI_TransmitReceive+0x82>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d002      	beq.n	80092fc <HAL_SPI_TransmitReceive+0x82>
 80092f6:	887b      	ldrh	r3, [r7, #2]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d103      	bne.n	8009304 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80092fc:	2301      	movs	r3, #1
 80092fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009302:	e14e      	b.n	80095a2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800930a:	b2db      	uxtb	r3, r3
 800930c:	2b04      	cmp	r3, #4
 800930e:	d003      	beq.n	8009318 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2205      	movs	r2, #5
 8009314:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2200      	movs	r2, #0
 800931c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	687a      	ldr	r2, [r7, #4]
 8009322:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	887a      	ldrh	r2, [r7, #2]
 8009328:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	887a      	ldrh	r2, [r7, #2]
 800932e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	68ba      	ldr	r2, [r7, #8]
 8009334:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	887a      	ldrh	r2, [r7, #2]
 800933a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	887a      	ldrh	r2, [r7, #2]
 8009340:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	2200      	movs	r2, #0
 8009346:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2200      	movs	r2, #0
 800934c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009358:	2b40      	cmp	r3, #64	; 0x40
 800935a:	d007      	beq.n	800936c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800936a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	68db      	ldr	r3, [r3, #12]
 8009370:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009374:	d178      	bne.n	8009468 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	685b      	ldr	r3, [r3, #4]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d002      	beq.n	8009384 <HAL_SPI_TransmitReceive+0x10a>
 800937e:	8b7b      	ldrh	r3, [r7, #26]
 8009380:	2b01      	cmp	r3, #1
 8009382:	d166      	bne.n	8009452 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009388:	881a      	ldrh	r2, [r3, #0]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009394:	1c9a      	adds	r2, r3, #2
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800939e:	b29b      	uxth	r3, r3
 80093a0:	3b01      	subs	r3, #1
 80093a2:	b29a      	uxth	r2, r3
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80093a8:	e053      	b.n	8009452 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	689b      	ldr	r3, [r3, #8]
 80093b0:	f003 0302 	and.w	r3, r3, #2
 80093b4:	2b02      	cmp	r3, #2
 80093b6:	d11b      	bne.n	80093f0 <HAL_SPI_TransmitReceive+0x176>
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093bc:	b29b      	uxth	r3, r3
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d016      	beq.n	80093f0 <HAL_SPI_TransmitReceive+0x176>
 80093c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	d113      	bne.n	80093f0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093cc:	881a      	ldrh	r2, [r3, #0]
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093d8:	1c9a      	adds	r2, r3, #2
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093e2:	b29b      	uxth	r3, r3
 80093e4:	3b01      	subs	r3, #1
 80093e6:	b29a      	uxth	r2, r3
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80093ec:	2300      	movs	r3, #0
 80093ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	f003 0301 	and.w	r3, r3, #1
 80093fa:	2b01      	cmp	r3, #1
 80093fc:	d119      	bne.n	8009432 <HAL_SPI_TransmitReceive+0x1b8>
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009402:	b29b      	uxth	r3, r3
 8009404:	2b00      	cmp	r3, #0
 8009406:	d014      	beq.n	8009432 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	68da      	ldr	r2, [r3, #12]
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009412:	b292      	uxth	r2, r2
 8009414:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800941a:	1c9a      	adds	r2, r3, #2
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009424:	b29b      	uxth	r3, r3
 8009426:	3b01      	subs	r3, #1
 8009428:	b29a      	uxth	r2, r3
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800942e:	2301      	movs	r3, #1
 8009430:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009432:	f7fd fa77 	bl	8006924 <HAL_GetTick>
 8009436:	4602      	mov	r2, r0
 8009438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800943a:	1ad3      	subs	r3, r2, r3
 800943c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800943e:	429a      	cmp	r2, r3
 8009440:	d807      	bhi.n	8009452 <HAL_SPI_TransmitReceive+0x1d8>
 8009442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009444:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009448:	d003      	beq.n	8009452 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800944a:	2303      	movs	r3, #3
 800944c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009450:	e0a7      	b.n	80095a2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009456:	b29b      	uxth	r3, r3
 8009458:	2b00      	cmp	r3, #0
 800945a:	d1a6      	bne.n	80093aa <HAL_SPI_TransmitReceive+0x130>
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009460:	b29b      	uxth	r3, r3
 8009462:	2b00      	cmp	r3, #0
 8009464:	d1a1      	bne.n	80093aa <HAL_SPI_TransmitReceive+0x130>
 8009466:	e07c      	b.n	8009562 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d002      	beq.n	8009476 <HAL_SPI_TransmitReceive+0x1fc>
 8009470:	8b7b      	ldrh	r3, [r7, #26]
 8009472:	2b01      	cmp	r3, #1
 8009474:	d16b      	bne.n	800954e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	330c      	adds	r3, #12
 8009480:	7812      	ldrb	r2, [r2, #0]
 8009482:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009488:	1c5a      	adds	r2, r3, #1
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009492:	b29b      	uxth	r3, r3
 8009494:	3b01      	subs	r3, #1
 8009496:	b29a      	uxth	r2, r3
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800949c:	e057      	b.n	800954e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	f003 0302 	and.w	r3, r3, #2
 80094a8:	2b02      	cmp	r3, #2
 80094aa:	d11c      	bne.n	80094e6 <HAL_SPI_TransmitReceive+0x26c>
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80094b0:	b29b      	uxth	r3, r3
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d017      	beq.n	80094e6 <HAL_SPI_TransmitReceive+0x26c>
 80094b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094b8:	2b01      	cmp	r3, #1
 80094ba:	d114      	bne.n	80094e6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	330c      	adds	r3, #12
 80094c6:	7812      	ldrb	r2, [r2, #0]
 80094c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094ce:	1c5a      	adds	r2, r3, #1
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80094d8:	b29b      	uxth	r3, r3
 80094da:	3b01      	subs	r3, #1
 80094dc:	b29a      	uxth	r2, r3
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80094e2:	2300      	movs	r3, #0
 80094e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	689b      	ldr	r3, [r3, #8]
 80094ec:	f003 0301 	and.w	r3, r3, #1
 80094f0:	2b01      	cmp	r3, #1
 80094f2:	d119      	bne.n	8009528 <HAL_SPI_TransmitReceive+0x2ae>
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094f8:	b29b      	uxth	r3, r3
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d014      	beq.n	8009528 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	68da      	ldr	r2, [r3, #12]
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009508:	b2d2      	uxtb	r2, r2
 800950a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009510:	1c5a      	adds	r2, r3, #1
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800951a:	b29b      	uxth	r3, r3
 800951c:	3b01      	subs	r3, #1
 800951e:	b29a      	uxth	r2, r3
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009524:	2301      	movs	r3, #1
 8009526:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009528:	f7fd f9fc 	bl	8006924 <HAL_GetTick>
 800952c:	4602      	mov	r2, r0
 800952e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009530:	1ad3      	subs	r3, r2, r3
 8009532:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009534:	429a      	cmp	r2, r3
 8009536:	d803      	bhi.n	8009540 <HAL_SPI_TransmitReceive+0x2c6>
 8009538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800953a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800953e:	d102      	bne.n	8009546 <HAL_SPI_TransmitReceive+0x2cc>
 8009540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009542:	2b00      	cmp	r3, #0
 8009544:	d103      	bne.n	800954e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009546:	2303      	movs	r3, #3
 8009548:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800954c:	e029      	b.n	80095a2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009552:	b29b      	uxth	r3, r3
 8009554:	2b00      	cmp	r3, #0
 8009556:	d1a2      	bne.n	800949e <HAL_SPI_TransmitReceive+0x224>
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800955c:	b29b      	uxth	r3, r3
 800955e:	2b00      	cmp	r3, #0
 8009560:	d19d      	bne.n	800949e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009564:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009566:	68f8      	ldr	r0, [r7, #12]
 8009568:	f000 f8b2 	bl	80096d0 <SPI_EndRxTxTransaction>
 800956c:	4603      	mov	r3, r0
 800956e:	2b00      	cmp	r3, #0
 8009570:	d006      	beq.n	8009580 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009572:	2301      	movs	r3, #1
 8009574:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	2220      	movs	r2, #32
 800957c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800957e:	e010      	b.n	80095a2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d10b      	bne.n	80095a0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009588:	2300      	movs	r3, #0
 800958a:	617b      	str	r3, [r7, #20]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	68db      	ldr	r3, [r3, #12]
 8009592:	617b      	str	r3, [r7, #20]
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	689b      	ldr	r3, [r3, #8]
 800959a:	617b      	str	r3, [r7, #20]
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	e000      	b.n	80095a2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80095a0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2201      	movs	r2, #1
 80095a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2200      	movs	r2, #0
 80095ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80095b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	3730      	adds	r7, #48	; 0x30
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
	...

080095c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b088      	sub	sp, #32
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	603b      	str	r3, [r7, #0]
 80095cc:	4613      	mov	r3, r2
 80095ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80095d0:	f7fd f9a8 	bl	8006924 <HAL_GetTick>
 80095d4:	4602      	mov	r2, r0
 80095d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095d8:	1a9b      	subs	r3, r3, r2
 80095da:	683a      	ldr	r2, [r7, #0]
 80095dc:	4413      	add	r3, r2
 80095de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80095e0:	f7fd f9a0 	bl	8006924 <HAL_GetTick>
 80095e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80095e6:	4b39      	ldr	r3, [pc, #228]	; (80096cc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	015b      	lsls	r3, r3, #5
 80095ec:	0d1b      	lsrs	r3, r3, #20
 80095ee:	69fa      	ldr	r2, [r7, #28]
 80095f0:	fb02 f303 	mul.w	r3, r2, r3
 80095f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80095f6:	e054      	b.n	80096a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095fe:	d050      	beq.n	80096a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009600:	f7fd f990 	bl	8006924 <HAL_GetTick>
 8009604:	4602      	mov	r2, r0
 8009606:	69bb      	ldr	r3, [r7, #24]
 8009608:	1ad3      	subs	r3, r2, r3
 800960a:	69fa      	ldr	r2, [r7, #28]
 800960c:	429a      	cmp	r2, r3
 800960e:	d902      	bls.n	8009616 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009610:	69fb      	ldr	r3, [r7, #28]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d13d      	bne.n	8009692 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	685a      	ldr	r2, [r3, #4]
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009624:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	685b      	ldr	r3, [r3, #4]
 800962a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800962e:	d111      	bne.n	8009654 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	689b      	ldr	r3, [r3, #8]
 8009634:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009638:	d004      	beq.n	8009644 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	689b      	ldr	r3, [r3, #8]
 800963e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009642:	d107      	bne.n	8009654 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	681a      	ldr	r2, [r3, #0]
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009652:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009658:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800965c:	d10f      	bne.n	800967e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	681a      	ldr	r2, [r3, #0]
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800966c:	601a      	str	r2, [r3, #0]
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800967c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2201      	movs	r2, #1
 8009682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2200      	movs	r2, #0
 800968a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800968e:	2303      	movs	r3, #3
 8009690:	e017      	b.n	80096c2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d101      	bne.n	800969c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009698:	2300      	movs	r3, #0
 800969a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	3b01      	subs	r3, #1
 80096a0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	689a      	ldr	r2, [r3, #8]
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	4013      	ands	r3, r2
 80096ac:	68ba      	ldr	r2, [r7, #8]
 80096ae:	429a      	cmp	r2, r3
 80096b0:	bf0c      	ite	eq
 80096b2:	2301      	moveq	r3, #1
 80096b4:	2300      	movne	r3, #0
 80096b6:	b2db      	uxtb	r3, r3
 80096b8:	461a      	mov	r2, r3
 80096ba:	79fb      	ldrb	r3, [r7, #7]
 80096bc:	429a      	cmp	r2, r3
 80096be:	d19b      	bne.n	80095f8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80096c0:	2300      	movs	r3, #0
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3720      	adds	r7, #32
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	20000040 	.word	0x20000040

080096d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b088      	sub	sp, #32
 80096d4:	af02      	add	r7, sp, #8
 80096d6:	60f8      	str	r0, [r7, #12]
 80096d8:	60b9      	str	r1, [r7, #8]
 80096da:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80096dc:	4b1b      	ldr	r3, [pc, #108]	; (800974c <SPI_EndRxTxTransaction+0x7c>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4a1b      	ldr	r2, [pc, #108]	; (8009750 <SPI_EndRxTxTransaction+0x80>)
 80096e2:	fba2 2303 	umull	r2, r3, r2, r3
 80096e6:	0d5b      	lsrs	r3, r3, #21
 80096e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80096ec:	fb02 f303 	mul.w	r3, r2, r3
 80096f0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80096fa:	d112      	bne.n	8009722 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	9300      	str	r3, [sp, #0]
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	2200      	movs	r2, #0
 8009704:	2180      	movs	r1, #128	; 0x80
 8009706:	68f8      	ldr	r0, [r7, #12]
 8009708:	f7ff ff5a 	bl	80095c0 <SPI_WaitFlagStateUntilTimeout>
 800970c:	4603      	mov	r3, r0
 800970e:	2b00      	cmp	r3, #0
 8009710:	d016      	beq.n	8009740 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009716:	f043 0220 	orr.w	r2, r3, #32
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800971e:	2303      	movs	r3, #3
 8009720:	e00f      	b.n	8009742 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009722:	697b      	ldr	r3, [r7, #20]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d00a      	beq.n	800973e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	3b01      	subs	r3, #1
 800972c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	689b      	ldr	r3, [r3, #8]
 8009734:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009738:	2b80      	cmp	r3, #128	; 0x80
 800973a:	d0f2      	beq.n	8009722 <SPI_EndRxTxTransaction+0x52>
 800973c:	e000      	b.n	8009740 <SPI_EndRxTxTransaction+0x70>
        break;
 800973e:	bf00      	nop
  }

  return HAL_OK;
 8009740:	2300      	movs	r3, #0
}
 8009742:	4618      	mov	r0, r3
 8009744:	3718      	adds	r7, #24
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}
 800974a:	bf00      	nop
 800974c:	20000040 	.word	0x20000040
 8009750:	165e9f81 	.word	0x165e9f81

08009754 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b082      	sub	sp, #8
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d101      	bne.n	8009766 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009762:	2301      	movs	r3, #1
 8009764:	e041      	b.n	80097ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800976c:	b2db      	uxtb	r3, r3
 800976e:	2b00      	cmp	r3, #0
 8009770:	d106      	bne.n	8009780 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2200      	movs	r2, #0
 8009776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800977a:	6878      	ldr	r0, [r7, #4]
 800977c:	f7fc ff14 	bl	80065a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2202      	movs	r2, #2
 8009784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681a      	ldr	r2, [r3, #0]
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	3304      	adds	r3, #4
 8009790:	4619      	mov	r1, r3
 8009792:	4610      	mov	r0, r2
 8009794:	f000 fcec 	bl	800a170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2201      	movs	r2, #1
 800979c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2201      	movs	r2, #1
 80097a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2201      	movs	r2, #1
 80097ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2201      	movs	r2, #1
 80097b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2201      	movs	r2, #1
 80097bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2201      	movs	r2, #1
 80097c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2201      	movs	r2, #1
 80097cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2201      	movs	r2, #1
 80097d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2201      	movs	r2, #1
 80097dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2201      	movs	r2, #1
 80097e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80097e8:	2300      	movs	r3, #0
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	3708      	adds	r7, #8
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}
	...

080097f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b085      	sub	sp, #20
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009802:	b2db      	uxtb	r3, r3
 8009804:	2b01      	cmp	r3, #1
 8009806:	d001      	beq.n	800980c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009808:	2301      	movs	r3, #1
 800980a:	e046      	b.n	800989a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2202      	movs	r2, #2
 8009810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a23      	ldr	r2, [pc, #140]	; (80098a8 <HAL_TIM_Base_Start+0xb4>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d022      	beq.n	8009864 <HAL_TIM_Base_Start+0x70>
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009826:	d01d      	beq.n	8009864 <HAL_TIM_Base_Start+0x70>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	4a1f      	ldr	r2, [pc, #124]	; (80098ac <HAL_TIM_Base_Start+0xb8>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d018      	beq.n	8009864 <HAL_TIM_Base_Start+0x70>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	4a1e      	ldr	r2, [pc, #120]	; (80098b0 <HAL_TIM_Base_Start+0xbc>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d013      	beq.n	8009864 <HAL_TIM_Base_Start+0x70>
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	4a1c      	ldr	r2, [pc, #112]	; (80098b4 <HAL_TIM_Base_Start+0xc0>)
 8009842:	4293      	cmp	r3, r2
 8009844:	d00e      	beq.n	8009864 <HAL_TIM_Base_Start+0x70>
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	4a1b      	ldr	r2, [pc, #108]	; (80098b8 <HAL_TIM_Base_Start+0xc4>)
 800984c:	4293      	cmp	r3, r2
 800984e:	d009      	beq.n	8009864 <HAL_TIM_Base_Start+0x70>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	4a19      	ldr	r2, [pc, #100]	; (80098bc <HAL_TIM_Base_Start+0xc8>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d004      	beq.n	8009864 <HAL_TIM_Base_Start+0x70>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	4a18      	ldr	r2, [pc, #96]	; (80098c0 <HAL_TIM_Base_Start+0xcc>)
 8009860:	4293      	cmp	r3, r2
 8009862:	d111      	bne.n	8009888 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	f003 0307 	and.w	r3, r3, #7
 800986e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	2b06      	cmp	r3, #6
 8009874:	d010      	beq.n	8009898 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	681a      	ldr	r2, [r3, #0]
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f042 0201 	orr.w	r2, r2, #1
 8009884:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009886:	e007      	b.n	8009898 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	681a      	ldr	r2, [r3, #0]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	f042 0201 	orr.w	r2, r2, #1
 8009896:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009898:	2300      	movs	r3, #0
}
 800989a:	4618      	mov	r0, r3
 800989c:	3714      	adds	r7, #20
 800989e:	46bd      	mov	sp, r7
 80098a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a4:	4770      	bx	lr
 80098a6:	bf00      	nop
 80098a8:	40010000 	.word	0x40010000
 80098ac:	40000400 	.word	0x40000400
 80098b0:	40000800 	.word	0x40000800
 80098b4:	40000c00 	.word	0x40000c00
 80098b8:	40010400 	.word	0x40010400
 80098bc:	40014000 	.word	0x40014000
 80098c0:	40001800 	.word	0x40001800

080098c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80098c4:	b480      	push	{r7}
 80098c6:	b085      	sub	sp, #20
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098d2:	b2db      	uxtb	r3, r3
 80098d4:	2b01      	cmp	r3, #1
 80098d6:	d001      	beq.n	80098dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80098d8:	2301      	movs	r3, #1
 80098da:	e04e      	b.n	800997a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2202      	movs	r2, #2
 80098e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	68da      	ldr	r2, [r3, #12]
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f042 0201 	orr.w	r2, r2, #1
 80098f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	4a23      	ldr	r2, [pc, #140]	; (8009988 <HAL_TIM_Base_Start_IT+0xc4>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d022      	beq.n	8009944 <HAL_TIM_Base_Start_IT+0x80>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009906:	d01d      	beq.n	8009944 <HAL_TIM_Base_Start_IT+0x80>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	4a1f      	ldr	r2, [pc, #124]	; (800998c <HAL_TIM_Base_Start_IT+0xc8>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d018      	beq.n	8009944 <HAL_TIM_Base_Start_IT+0x80>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4a1e      	ldr	r2, [pc, #120]	; (8009990 <HAL_TIM_Base_Start_IT+0xcc>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d013      	beq.n	8009944 <HAL_TIM_Base_Start_IT+0x80>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	4a1c      	ldr	r2, [pc, #112]	; (8009994 <HAL_TIM_Base_Start_IT+0xd0>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d00e      	beq.n	8009944 <HAL_TIM_Base_Start_IT+0x80>
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	4a1b      	ldr	r2, [pc, #108]	; (8009998 <HAL_TIM_Base_Start_IT+0xd4>)
 800992c:	4293      	cmp	r3, r2
 800992e:	d009      	beq.n	8009944 <HAL_TIM_Base_Start_IT+0x80>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	4a19      	ldr	r2, [pc, #100]	; (800999c <HAL_TIM_Base_Start_IT+0xd8>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d004      	beq.n	8009944 <HAL_TIM_Base_Start_IT+0x80>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	4a18      	ldr	r2, [pc, #96]	; (80099a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8009940:	4293      	cmp	r3, r2
 8009942:	d111      	bne.n	8009968 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	689b      	ldr	r3, [r3, #8]
 800994a:	f003 0307 	and.w	r3, r3, #7
 800994e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2b06      	cmp	r3, #6
 8009954:	d010      	beq.n	8009978 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	681a      	ldr	r2, [r3, #0]
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f042 0201 	orr.w	r2, r2, #1
 8009964:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009966:	e007      	b.n	8009978 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	681a      	ldr	r2, [r3, #0]
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f042 0201 	orr.w	r2, r2, #1
 8009976:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009978:	2300      	movs	r3, #0
}
 800997a:	4618      	mov	r0, r3
 800997c:	3714      	adds	r7, #20
 800997e:	46bd      	mov	sp, r7
 8009980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009984:	4770      	bx	lr
 8009986:	bf00      	nop
 8009988:	40010000 	.word	0x40010000
 800998c:	40000400 	.word	0x40000400
 8009990:	40000800 	.word	0x40000800
 8009994:	40000c00 	.word	0x40000c00
 8009998:	40010400 	.word	0x40010400
 800999c:	40014000 	.word	0x40014000
 80099a0:	40001800 	.word	0x40001800

080099a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b082      	sub	sp, #8
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d101      	bne.n	80099b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80099b2:	2301      	movs	r3, #1
 80099b4:	e041      	b.n	8009a3a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099bc:	b2db      	uxtb	r3, r3
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d106      	bne.n	80099d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2200      	movs	r2, #0
 80099c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 f839 	bl	8009a42 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2202      	movs	r2, #2
 80099d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681a      	ldr	r2, [r3, #0]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	3304      	adds	r3, #4
 80099e0:	4619      	mov	r1, r3
 80099e2:	4610      	mov	r0, r2
 80099e4:	f000 fbc4 	bl	800a170 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2201      	movs	r2, #1
 80099ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2201      	movs	r2, #1
 80099f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2201      	movs	r2, #1
 80099fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2201      	movs	r2, #1
 8009a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2201      	movs	r2, #1
 8009a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2201      	movs	r2, #1
 8009a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2201      	movs	r2, #1
 8009a1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2201      	movs	r2, #1
 8009a24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2201      	movs	r2, #1
 8009a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009a38:	2300      	movs	r3, #0
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3708      	adds	r7, #8
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}

08009a42 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009a42:	b480      	push	{r7}
 8009a44:	b083      	sub	sp, #12
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009a4a:	bf00      	nop
 8009a4c:	370c      	adds	r7, #12
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a54:	4770      	bx	lr
	...

08009a58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d109      	bne.n	8009a7c <HAL_TIM_PWM_Start+0x24>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009a6e:	b2db      	uxtb	r3, r3
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	bf14      	ite	ne
 8009a74:	2301      	movne	r3, #1
 8009a76:	2300      	moveq	r3, #0
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	e022      	b.n	8009ac2 <HAL_TIM_PWM_Start+0x6a>
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	2b04      	cmp	r3, #4
 8009a80:	d109      	bne.n	8009a96 <HAL_TIM_PWM_Start+0x3e>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	2b01      	cmp	r3, #1
 8009a8c:	bf14      	ite	ne
 8009a8e:	2301      	movne	r3, #1
 8009a90:	2300      	moveq	r3, #0
 8009a92:	b2db      	uxtb	r3, r3
 8009a94:	e015      	b.n	8009ac2 <HAL_TIM_PWM_Start+0x6a>
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	2b08      	cmp	r3, #8
 8009a9a:	d109      	bne.n	8009ab0 <HAL_TIM_PWM_Start+0x58>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009aa2:	b2db      	uxtb	r3, r3
 8009aa4:	2b01      	cmp	r3, #1
 8009aa6:	bf14      	ite	ne
 8009aa8:	2301      	movne	r3, #1
 8009aaa:	2300      	moveq	r3, #0
 8009aac:	b2db      	uxtb	r3, r3
 8009aae:	e008      	b.n	8009ac2 <HAL_TIM_PWM_Start+0x6a>
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ab6:	b2db      	uxtb	r3, r3
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	bf14      	ite	ne
 8009abc:	2301      	movne	r3, #1
 8009abe:	2300      	moveq	r3, #0
 8009ac0:	b2db      	uxtb	r3, r3
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d001      	beq.n	8009aca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	e07c      	b.n	8009bc4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d104      	bne.n	8009ada <HAL_TIM_PWM_Start+0x82>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2202      	movs	r2, #2
 8009ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009ad8:	e013      	b.n	8009b02 <HAL_TIM_PWM_Start+0xaa>
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	2b04      	cmp	r3, #4
 8009ade:	d104      	bne.n	8009aea <HAL_TIM_PWM_Start+0x92>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2202      	movs	r2, #2
 8009ae4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009ae8:	e00b      	b.n	8009b02 <HAL_TIM_PWM_Start+0xaa>
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	2b08      	cmp	r3, #8
 8009aee:	d104      	bne.n	8009afa <HAL_TIM_PWM_Start+0xa2>
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2202      	movs	r2, #2
 8009af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009af8:	e003      	b.n	8009b02 <HAL_TIM_PWM_Start+0xaa>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2202      	movs	r2, #2
 8009afe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	2201      	movs	r2, #1
 8009b08:	6839      	ldr	r1, [r7, #0]
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f000 fe1a 	bl	800a744 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	4a2d      	ldr	r2, [pc, #180]	; (8009bcc <HAL_TIM_PWM_Start+0x174>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d004      	beq.n	8009b24 <HAL_TIM_PWM_Start+0xcc>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	4a2c      	ldr	r2, [pc, #176]	; (8009bd0 <HAL_TIM_PWM_Start+0x178>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d101      	bne.n	8009b28 <HAL_TIM_PWM_Start+0xd0>
 8009b24:	2301      	movs	r3, #1
 8009b26:	e000      	b.n	8009b2a <HAL_TIM_PWM_Start+0xd2>
 8009b28:	2300      	movs	r3, #0
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d007      	beq.n	8009b3e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009b3c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	4a22      	ldr	r2, [pc, #136]	; (8009bcc <HAL_TIM_PWM_Start+0x174>)
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d022      	beq.n	8009b8e <HAL_TIM_PWM_Start+0x136>
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b50:	d01d      	beq.n	8009b8e <HAL_TIM_PWM_Start+0x136>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4a1f      	ldr	r2, [pc, #124]	; (8009bd4 <HAL_TIM_PWM_Start+0x17c>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d018      	beq.n	8009b8e <HAL_TIM_PWM_Start+0x136>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a1d      	ldr	r2, [pc, #116]	; (8009bd8 <HAL_TIM_PWM_Start+0x180>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d013      	beq.n	8009b8e <HAL_TIM_PWM_Start+0x136>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a1c      	ldr	r2, [pc, #112]	; (8009bdc <HAL_TIM_PWM_Start+0x184>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d00e      	beq.n	8009b8e <HAL_TIM_PWM_Start+0x136>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a16      	ldr	r2, [pc, #88]	; (8009bd0 <HAL_TIM_PWM_Start+0x178>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d009      	beq.n	8009b8e <HAL_TIM_PWM_Start+0x136>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4a18      	ldr	r2, [pc, #96]	; (8009be0 <HAL_TIM_PWM_Start+0x188>)
 8009b80:	4293      	cmp	r3, r2
 8009b82:	d004      	beq.n	8009b8e <HAL_TIM_PWM_Start+0x136>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4a16      	ldr	r2, [pc, #88]	; (8009be4 <HAL_TIM_PWM_Start+0x18c>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d111      	bne.n	8009bb2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	689b      	ldr	r3, [r3, #8]
 8009b94:	f003 0307 	and.w	r3, r3, #7
 8009b98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	2b06      	cmp	r3, #6
 8009b9e:	d010      	beq.n	8009bc2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	681a      	ldr	r2, [r3, #0]
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f042 0201 	orr.w	r2, r2, #1
 8009bae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bb0:	e007      	b.n	8009bc2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f042 0201 	orr.w	r2, r2, #1
 8009bc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009bc2:	2300      	movs	r3, #0
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3710      	adds	r7, #16
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}
 8009bcc:	40010000 	.word	0x40010000
 8009bd0:	40010400 	.word	0x40010400
 8009bd4:	40000400 	.word	0x40000400
 8009bd8:	40000800 	.word	0x40000800
 8009bdc:	40000c00 	.word	0x40000c00
 8009be0:	40014000 	.word	0x40014000
 8009be4:	40001800 	.word	0x40001800

08009be8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b082      	sub	sp, #8
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	691b      	ldr	r3, [r3, #16]
 8009bf6:	f003 0302 	and.w	r3, r3, #2
 8009bfa:	2b02      	cmp	r3, #2
 8009bfc:	d122      	bne.n	8009c44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	68db      	ldr	r3, [r3, #12]
 8009c04:	f003 0302 	and.w	r3, r3, #2
 8009c08:	2b02      	cmp	r3, #2
 8009c0a:	d11b      	bne.n	8009c44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f06f 0202 	mvn.w	r2, #2
 8009c14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2201      	movs	r2, #1
 8009c1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	699b      	ldr	r3, [r3, #24]
 8009c22:	f003 0303 	and.w	r3, r3, #3
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d003      	beq.n	8009c32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f000 fa81 	bl	800a132 <HAL_TIM_IC_CaptureCallback>
 8009c30:	e005      	b.n	8009c3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c32:	6878      	ldr	r0, [r7, #4]
 8009c34:	f000 fa73 	bl	800a11e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 fa84 	bl	800a146 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2200      	movs	r2, #0
 8009c42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	691b      	ldr	r3, [r3, #16]
 8009c4a:	f003 0304 	and.w	r3, r3, #4
 8009c4e:	2b04      	cmp	r3, #4
 8009c50:	d122      	bne.n	8009c98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	68db      	ldr	r3, [r3, #12]
 8009c58:	f003 0304 	and.w	r3, r3, #4
 8009c5c:	2b04      	cmp	r3, #4
 8009c5e:	d11b      	bne.n	8009c98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f06f 0204 	mvn.w	r2, #4
 8009c68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2202      	movs	r2, #2
 8009c6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	699b      	ldr	r3, [r3, #24]
 8009c76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d003      	beq.n	8009c86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 fa57 	bl	800a132 <HAL_TIM_IC_CaptureCallback>
 8009c84:	e005      	b.n	8009c92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 fa49 	bl	800a11e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f000 fa5a 	bl	800a146 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2200      	movs	r2, #0
 8009c96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	691b      	ldr	r3, [r3, #16]
 8009c9e:	f003 0308 	and.w	r3, r3, #8
 8009ca2:	2b08      	cmp	r3, #8
 8009ca4:	d122      	bne.n	8009cec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	68db      	ldr	r3, [r3, #12]
 8009cac:	f003 0308 	and.w	r3, r3, #8
 8009cb0:	2b08      	cmp	r3, #8
 8009cb2:	d11b      	bne.n	8009cec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f06f 0208 	mvn.w	r2, #8
 8009cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2204      	movs	r2, #4
 8009cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	69db      	ldr	r3, [r3, #28]
 8009cca:	f003 0303 	and.w	r3, r3, #3
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d003      	beq.n	8009cda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 fa2d 	bl	800a132 <HAL_TIM_IC_CaptureCallback>
 8009cd8:	e005      	b.n	8009ce6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f000 fa1f 	bl	800a11e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f000 fa30 	bl	800a146 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	691b      	ldr	r3, [r3, #16]
 8009cf2:	f003 0310 	and.w	r3, r3, #16
 8009cf6:	2b10      	cmp	r3, #16
 8009cf8:	d122      	bne.n	8009d40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	68db      	ldr	r3, [r3, #12]
 8009d00:	f003 0310 	and.w	r3, r3, #16
 8009d04:	2b10      	cmp	r3, #16
 8009d06:	d11b      	bne.n	8009d40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f06f 0210 	mvn.w	r2, #16
 8009d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2208      	movs	r2, #8
 8009d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	69db      	ldr	r3, [r3, #28]
 8009d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d003      	beq.n	8009d2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d26:	6878      	ldr	r0, [r7, #4]
 8009d28:	f000 fa03 	bl	800a132 <HAL_TIM_IC_CaptureCallback>
 8009d2c:	e005      	b.n	8009d3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f000 f9f5 	bl	800a11e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f000 fa06 	bl	800a146 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	691b      	ldr	r3, [r3, #16]
 8009d46:	f003 0301 	and.w	r3, r3, #1
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d10e      	bne.n	8009d6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	68db      	ldr	r3, [r3, #12]
 8009d54:	f003 0301 	and.w	r3, r3, #1
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	d107      	bne.n	8009d6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f06f 0201 	mvn.w	r2, #1
 8009d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	f000 f9cf 	bl	800a10a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	691b      	ldr	r3, [r3, #16]
 8009d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d76:	2b80      	cmp	r3, #128	; 0x80
 8009d78:	d10e      	bne.n	8009d98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	68db      	ldr	r3, [r3, #12]
 8009d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d84:	2b80      	cmp	r3, #128	; 0x80
 8009d86:	d107      	bne.n	8009d98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f000 fdd4 	bl	800a940 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	691b      	ldr	r3, [r3, #16]
 8009d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009da2:	2b40      	cmp	r3, #64	; 0x40
 8009da4:	d10e      	bne.n	8009dc4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	68db      	ldr	r3, [r3, #12]
 8009dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009db0:	2b40      	cmp	r3, #64	; 0x40
 8009db2:	d107      	bne.n	8009dc4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f000 f9cb 	bl	800a15a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	691b      	ldr	r3, [r3, #16]
 8009dca:	f003 0320 	and.w	r3, r3, #32
 8009dce:	2b20      	cmp	r3, #32
 8009dd0:	d10e      	bne.n	8009df0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	68db      	ldr	r3, [r3, #12]
 8009dd8:	f003 0320 	and.w	r3, r3, #32
 8009ddc:	2b20      	cmp	r3, #32
 8009dde:	d107      	bne.n	8009df0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f06f 0220 	mvn.w	r2, #32
 8009de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 fd9e 	bl	800a92c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009df0:	bf00      	nop
 8009df2:	3708      	adds	r7, #8
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b086      	sub	sp, #24
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	60f8      	str	r0, [r7, #12]
 8009e00:	60b9      	str	r1, [r7, #8]
 8009e02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e04:	2300      	movs	r3, #0
 8009e06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d101      	bne.n	8009e16 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009e12:	2302      	movs	r3, #2
 8009e14:	e0ae      	b.n	8009f74 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2201      	movs	r2, #1
 8009e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2b0c      	cmp	r3, #12
 8009e22:	f200 809f 	bhi.w	8009f64 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009e26:	a201      	add	r2, pc, #4	; (adr r2, 8009e2c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e2c:	08009e61 	.word	0x08009e61
 8009e30:	08009f65 	.word	0x08009f65
 8009e34:	08009f65 	.word	0x08009f65
 8009e38:	08009f65 	.word	0x08009f65
 8009e3c:	08009ea1 	.word	0x08009ea1
 8009e40:	08009f65 	.word	0x08009f65
 8009e44:	08009f65 	.word	0x08009f65
 8009e48:	08009f65 	.word	0x08009f65
 8009e4c:	08009ee3 	.word	0x08009ee3
 8009e50:	08009f65 	.word	0x08009f65
 8009e54:	08009f65 	.word	0x08009f65
 8009e58:	08009f65 	.word	0x08009f65
 8009e5c:	08009f23 	.word	0x08009f23
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	68b9      	ldr	r1, [r7, #8]
 8009e66:	4618      	mov	r0, r3
 8009e68:	f000 fa22 	bl	800a2b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	699a      	ldr	r2, [r3, #24]
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f042 0208 	orr.w	r2, r2, #8
 8009e7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	699a      	ldr	r2, [r3, #24]
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f022 0204 	bic.w	r2, r2, #4
 8009e8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	6999      	ldr	r1, [r3, #24]
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	691a      	ldr	r2, [r3, #16]
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	430a      	orrs	r2, r1
 8009e9c:	619a      	str	r2, [r3, #24]
      break;
 8009e9e:	e064      	b.n	8009f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	68b9      	ldr	r1, [r7, #8]
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f000 fa72 	bl	800a390 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	699a      	ldr	r2, [r3, #24]
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009eba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	699a      	ldr	r2, [r3, #24]
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009eca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	6999      	ldr	r1, [r3, #24]
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	691b      	ldr	r3, [r3, #16]
 8009ed6:	021a      	lsls	r2, r3, #8
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	430a      	orrs	r2, r1
 8009ede:	619a      	str	r2, [r3, #24]
      break;
 8009ee0:	e043      	b.n	8009f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	68b9      	ldr	r1, [r7, #8]
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f000 fac7 	bl	800a47c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	69da      	ldr	r2, [r3, #28]
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f042 0208 	orr.w	r2, r2, #8
 8009efc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	69da      	ldr	r2, [r3, #28]
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f022 0204 	bic.w	r2, r2, #4
 8009f0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	69d9      	ldr	r1, [r3, #28]
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	691a      	ldr	r2, [r3, #16]
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	430a      	orrs	r2, r1
 8009f1e:	61da      	str	r2, [r3, #28]
      break;
 8009f20:	e023      	b.n	8009f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	68b9      	ldr	r1, [r7, #8]
 8009f28:	4618      	mov	r0, r3
 8009f2a:	f000 fb1b 	bl	800a564 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	69da      	ldr	r2, [r3, #28]
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	69da      	ldr	r2, [r3, #28]
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	69d9      	ldr	r1, [r3, #28]
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	691b      	ldr	r3, [r3, #16]
 8009f58:	021a      	lsls	r2, r3, #8
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	430a      	orrs	r2, r1
 8009f60:	61da      	str	r2, [r3, #28]
      break;
 8009f62:	e002      	b.n	8009f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009f64:	2301      	movs	r3, #1
 8009f66:	75fb      	strb	r3, [r7, #23]
      break;
 8009f68:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009f72:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f74:	4618      	mov	r0, r3
 8009f76:	3718      	adds	r7, #24
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	bd80      	pop	{r7, pc}

08009f7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b084      	sub	sp, #16
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
 8009f84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009f86:	2300      	movs	r3, #0
 8009f88:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f90:	2b01      	cmp	r3, #1
 8009f92:	d101      	bne.n	8009f98 <HAL_TIM_ConfigClockSource+0x1c>
 8009f94:	2302      	movs	r3, #2
 8009f96:	e0b4      	b.n	800a102 <HAL_TIM_ConfigClockSource+0x186>
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2202      	movs	r2, #2
 8009fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	689b      	ldr	r3, [r3, #8]
 8009fae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009fb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009fbe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	68ba      	ldr	r2, [r7, #8]
 8009fc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009fd0:	d03e      	beq.n	800a050 <HAL_TIM_ConfigClockSource+0xd4>
 8009fd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009fd6:	f200 8087 	bhi.w	800a0e8 <HAL_TIM_ConfigClockSource+0x16c>
 8009fda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fde:	f000 8086 	beq.w	800a0ee <HAL_TIM_ConfigClockSource+0x172>
 8009fe2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fe6:	d87f      	bhi.n	800a0e8 <HAL_TIM_ConfigClockSource+0x16c>
 8009fe8:	2b70      	cmp	r3, #112	; 0x70
 8009fea:	d01a      	beq.n	800a022 <HAL_TIM_ConfigClockSource+0xa6>
 8009fec:	2b70      	cmp	r3, #112	; 0x70
 8009fee:	d87b      	bhi.n	800a0e8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ff0:	2b60      	cmp	r3, #96	; 0x60
 8009ff2:	d050      	beq.n	800a096 <HAL_TIM_ConfigClockSource+0x11a>
 8009ff4:	2b60      	cmp	r3, #96	; 0x60
 8009ff6:	d877      	bhi.n	800a0e8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ff8:	2b50      	cmp	r3, #80	; 0x50
 8009ffa:	d03c      	beq.n	800a076 <HAL_TIM_ConfigClockSource+0xfa>
 8009ffc:	2b50      	cmp	r3, #80	; 0x50
 8009ffe:	d873      	bhi.n	800a0e8 <HAL_TIM_ConfigClockSource+0x16c>
 800a000:	2b40      	cmp	r3, #64	; 0x40
 800a002:	d058      	beq.n	800a0b6 <HAL_TIM_ConfigClockSource+0x13a>
 800a004:	2b40      	cmp	r3, #64	; 0x40
 800a006:	d86f      	bhi.n	800a0e8 <HAL_TIM_ConfigClockSource+0x16c>
 800a008:	2b30      	cmp	r3, #48	; 0x30
 800a00a:	d064      	beq.n	800a0d6 <HAL_TIM_ConfigClockSource+0x15a>
 800a00c:	2b30      	cmp	r3, #48	; 0x30
 800a00e:	d86b      	bhi.n	800a0e8 <HAL_TIM_ConfigClockSource+0x16c>
 800a010:	2b20      	cmp	r3, #32
 800a012:	d060      	beq.n	800a0d6 <HAL_TIM_ConfigClockSource+0x15a>
 800a014:	2b20      	cmp	r3, #32
 800a016:	d867      	bhi.n	800a0e8 <HAL_TIM_ConfigClockSource+0x16c>
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d05c      	beq.n	800a0d6 <HAL_TIM_ConfigClockSource+0x15a>
 800a01c:	2b10      	cmp	r3, #16
 800a01e:	d05a      	beq.n	800a0d6 <HAL_TIM_ConfigClockSource+0x15a>
 800a020:	e062      	b.n	800a0e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6818      	ldr	r0, [r3, #0]
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	6899      	ldr	r1, [r3, #8]
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	685a      	ldr	r2, [r3, #4]
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	68db      	ldr	r3, [r3, #12]
 800a032:	f000 fb67 	bl	800a704 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a044:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	68ba      	ldr	r2, [r7, #8]
 800a04c:	609a      	str	r2, [r3, #8]
      break;
 800a04e:	e04f      	b.n	800a0f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6818      	ldr	r0, [r3, #0]
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	6899      	ldr	r1, [r3, #8]
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	685a      	ldr	r2, [r3, #4]
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	68db      	ldr	r3, [r3, #12]
 800a060:	f000 fb50 	bl	800a704 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	689a      	ldr	r2, [r3, #8]
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a072:	609a      	str	r2, [r3, #8]
      break;
 800a074:	e03c      	b.n	800a0f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6818      	ldr	r0, [r3, #0]
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	6859      	ldr	r1, [r3, #4]
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	68db      	ldr	r3, [r3, #12]
 800a082:	461a      	mov	r2, r3
 800a084:	f000 fac4 	bl	800a610 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	2150      	movs	r1, #80	; 0x50
 800a08e:	4618      	mov	r0, r3
 800a090:	f000 fb1d 	bl	800a6ce <TIM_ITRx_SetConfig>
      break;
 800a094:	e02c      	b.n	800a0f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6818      	ldr	r0, [r3, #0]
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	6859      	ldr	r1, [r3, #4]
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	68db      	ldr	r3, [r3, #12]
 800a0a2:	461a      	mov	r2, r3
 800a0a4:	f000 fae3 	bl	800a66e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	2160      	movs	r1, #96	; 0x60
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f000 fb0d 	bl	800a6ce <TIM_ITRx_SetConfig>
      break;
 800a0b4:	e01c      	b.n	800a0f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6818      	ldr	r0, [r3, #0]
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	6859      	ldr	r1, [r3, #4]
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	68db      	ldr	r3, [r3, #12]
 800a0c2:	461a      	mov	r2, r3
 800a0c4:	f000 faa4 	bl	800a610 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	2140      	movs	r1, #64	; 0x40
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	f000 fafd 	bl	800a6ce <TIM_ITRx_SetConfig>
      break;
 800a0d4:	e00c      	b.n	800a0f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	4619      	mov	r1, r3
 800a0e0:	4610      	mov	r0, r2
 800a0e2:	f000 faf4 	bl	800a6ce <TIM_ITRx_SetConfig>
      break;
 800a0e6:	e003      	b.n	800a0f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a0e8:	2301      	movs	r3, #1
 800a0ea:	73fb      	strb	r3, [r7, #15]
      break;
 800a0ec:	e000      	b.n	800a0f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a0ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a100:	7bfb      	ldrb	r3, [r7, #15]
}
 800a102:	4618      	mov	r0, r3
 800a104:	3710      	adds	r7, #16
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}

0800a10a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a10a:	b480      	push	{r7}
 800a10c:	b083      	sub	sp, #12
 800a10e:	af00      	add	r7, sp, #0
 800a110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a112:	bf00      	nop
 800a114:	370c      	adds	r7, #12
 800a116:	46bd      	mov	sp, r7
 800a118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11c:	4770      	bx	lr

0800a11e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a11e:	b480      	push	{r7}
 800a120:	b083      	sub	sp, #12
 800a122:	af00      	add	r7, sp, #0
 800a124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a126:	bf00      	nop
 800a128:	370c      	adds	r7, #12
 800a12a:	46bd      	mov	sp, r7
 800a12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a130:	4770      	bx	lr

0800a132 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a132:	b480      	push	{r7}
 800a134:	b083      	sub	sp, #12
 800a136:	af00      	add	r7, sp, #0
 800a138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a13a:	bf00      	nop
 800a13c:	370c      	adds	r7, #12
 800a13e:	46bd      	mov	sp, r7
 800a140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a144:	4770      	bx	lr

0800a146 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a146:	b480      	push	{r7}
 800a148:	b083      	sub	sp, #12
 800a14a:	af00      	add	r7, sp, #0
 800a14c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a14e:	bf00      	nop
 800a150:	370c      	adds	r7, #12
 800a152:	46bd      	mov	sp, r7
 800a154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a158:	4770      	bx	lr

0800a15a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a15a:	b480      	push	{r7}
 800a15c:	b083      	sub	sp, #12
 800a15e:	af00      	add	r7, sp, #0
 800a160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a162:	bf00      	nop
 800a164:	370c      	adds	r7, #12
 800a166:	46bd      	mov	sp, r7
 800a168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16c:	4770      	bx	lr
	...

0800a170 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a170:	b480      	push	{r7}
 800a172:	b085      	sub	sp, #20
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
 800a178:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	4a40      	ldr	r2, [pc, #256]	; (800a284 <TIM_Base_SetConfig+0x114>)
 800a184:	4293      	cmp	r3, r2
 800a186:	d013      	beq.n	800a1b0 <TIM_Base_SetConfig+0x40>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a18e:	d00f      	beq.n	800a1b0 <TIM_Base_SetConfig+0x40>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	4a3d      	ldr	r2, [pc, #244]	; (800a288 <TIM_Base_SetConfig+0x118>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d00b      	beq.n	800a1b0 <TIM_Base_SetConfig+0x40>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	4a3c      	ldr	r2, [pc, #240]	; (800a28c <TIM_Base_SetConfig+0x11c>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d007      	beq.n	800a1b0 <TIM_Base_SetConfig+0x40>
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	4a3b      	ldr	r2, [pc, #236]	; (800a290 <TIM_Base_SetConfig+0x120>)
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d003      	beq.n	800a1b0 <TIM_Base_SetConfig+0x40>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	4a3a      	ldr	r2, [pc, #232]	; (800a294 <TIM_Base_SetConfig+0x124>)
 800a1ac:	4293      	cmp	r3, r2
 800a1ae:	d108      	bne.n	800a1c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	68fa      	ldr	r2, [r7, #12]
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	4a2f      	ldr	r2, [pc, #188]	; (800a284 <TIM_Base_SetConfig+0x114>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d02b      	beq.n	800a222 <TIM_Base_SetConfig+0xb2>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1d0:	d027      	beq.n	800a222 <TIM_Base_SetConfig+0xb2>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	4a2c      	ldr	r2, [pc, #176]	; (800a288 <TIM_Base_SetConfig+0x118>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d023      	beq.n	800a222 <TIM_Base_SetConfig+0xb2>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	4a2b      	ldr	r2, [pc, #172]	; (800a28c <TIM_Base_SetConfig+0x11c>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d01f      	beq.n	800a222 <TIM_Base_SetConfig+0xb2>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	4a2a      	ldr	r2, [pc, #168]	; (800a290 <TIM_Base_SetConfig+0x120>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d01b      	beq.n	800a222 <TIM_Base_SetConfig+0xb2>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	4a29      	ldr	r2, [pc, #164]	; (800a294 <TIM_Base_SetConfig+0x124>)
 800a1ee:	4293      	cmp	r3, r2
 800a1f0:	d017      	beq.n	800a222 <TIM_Base_SetConfig+0xb2>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	4a28      	ldr	r2, [pc, #160]	; (800a298 <TIM_Base_SetConfig+0x128>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d013      	beq.n	800a222 <TIM_Base_SetConfig+0xb2>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	4a27      	ldr	r2, [pc, #156]	; (800a29c <TIM_Base_SetConfig+0x12c>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d00f      	beq.n	800a222 <TIM_Base_SetConfig+0xb2>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	4a26      	ldr	r2, [pc, #152]	; (800a2a0 <TIM_Base_SetConfig+0x130>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d00b      	beq.n	800a222 <TIM_Base_SetConfig+0xb2>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	4a25      	ldr	r2, [pc, #148]	; (800a2a4 <TIM_Base_SetConfig+0x134>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d007      	beq.n	800a222 <TIM_Base_SetConfig+0xb2>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	4a24      	ldr	r2, [pc, #144]	; (800a2a8 <TIM_Base_SetConfig+0x138>)
 800a216:	4293      	cmp	r3, r2
 800a218:	d003      	beq.n	800a222 <TIM_Base_SetConfig+0xb2>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	4a23      	ldr	r2, [pc, #140]	; (800a2ac <TIM_Base_SetConfig+0x13c>)
 800a21e:	4293      	cmp	r3, r2
 800a220:	d108      	bne.n	800a234 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a228:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	68db      	ldr	r3, [r3, #12]
 800a22e:	68fa      	ldr	r2, [r7, #12]
 800a230:	4313      	orrs	r3, r2
 800a232:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	695b      	ldr	r3, [r3, #20]
 800a23e:	4313      	orrs	r3, r2
 800a240:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	68fa      	ldr	r2, [r7, #12]
 800a246:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	689a      	ldr	r2, [r3, #8]
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	681a      	ldr	r2, [r3, #0]
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	4a0a      	ldr	r2, [pc, #40]	; (800a284 <TIM_Base_SetConfig+0x114>)
 800a25c:	4293      	cmp	r3, r2
 800a25e:	d003      	beq.n	800a268 <TIM_Base_SetConfig+0xf8>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	4a0c      	ldr	r2, [pc, #48]	; (800a294 <TIM_Base_SetConfig+0x124>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d103      	bne.n	800a270 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	691a      	ldr	r2, [r3, #16]
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2201      	movs	r2, #1
 800a274:	615a      	str	r2, [r3, #20]
}
 800a276:	bf00      	nop
 800a278:	3714      	adds	r7, #20
 800a27a:	46bd      	mov	sp, r7
 800a27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a280:	4770      	bx	lr
 800a282:	bf00      	nop
 800a284:	40010000 	.word	0x40010000
 800a288:	40000400 	.word	0x40000400
 800a28c:	40000800 	.word	0x40000800
 800a290:	40000c00 	.word	0x40000c00
 800a294:	40010400 	.word	0x40010400
 800a298:	40014000 	.word	0x40014000
 800a29c:	40014400 	.word	0x40014400
 800a2a0:	40014800 	.word	0x40014800
 800a2a4:	40001800 	.word	0x40001800
 800a2a8:	40001c00 	.word	0x40001c00
 800a2ac:	40002000 	.word	0x40002000

0800a2b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a2b0:	b480      	push	{r7}
 800a2b2:	b087      	sub	sp, #28
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6a1b      	ldr	r3, [r3, #32]
 800a2be:	f023 0201 	bic.w	r2, r3, #1
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6a1b      	ldr	r3, [r3, #32]
 800a2ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	685b      	ldr	r3, [r3, #4]
 800a2d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	699b      	ldr	r3, [r3, #24]
 800a2d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	f023 0303 	bic.w	r3, r3, #3
 800a2e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	68fa      	ldr	r2, [r7, #12]
 800a2ee:	4313      	orrs	r3, r2
 800a2f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	f023 0302 	bic.w	r3, r3, #2
 800a2f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	697a      	ldr	r2, [r7, #20]
 800a300:	4313      	orrs	r3, r2
 800a302:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	4a20      	ldr	r2, [pc, #128]	; (800a388 <TIM_OC1_SetConfig+0xd8>)
 800a308:	4293      	cmp	r3, r2
 800a30a:	d003      	beq.n	800a314 <TIM_OC1_SetConfig+0x64>
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	4a1f      	ldr	r2, [pc, #124]	; (800a38c <TIM_OC1_SetConfig+0xdc>)
 800a310:	4293      	cmp	r3, r2
 800a312:	d10c      	bne.n	800a32e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a314:	697b      	ldr	r3, [r7, #20]
 800a316:	f023 0308 	bic.w	r3, r3, #8
 800a31a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	697a      	ldr	r2, [r7, #20]
 800a322:	4313      	orrs	r3, r2
 800a324:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	f023 0304 	bic.w	r3, r3, #4
 800a32c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	4a15      	ldr	r2, [pc, #84]	; (800a388 <TIM_OC1_SetConfig+0xd8>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d003      	beq.n	800a33e <TIM_OC1_SetConfig+0x8e>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	4a14      	ldr	r2, [pc, #80]	; (800a38c <TIM_OC1_SetConfig+0xdc>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d111      	bne.n	800a362 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a344:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a34c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	695b      	ldr	r3, [r3, #20]
 800a352:	693a      	ldr	r2, [r7, #16]
 800a354:	4313      	orrs	r3, r2
 800a356:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	699b      	ldr	r3, [r3, #24]
 800a35c:	693a      	ldr	r2, [r7, #16]
 800a35e:	4313      	orrs	r3, r2
 800a360:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	693a      	ldr	r2, [r7, #16]
 800a366:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	68fa      	ldr	r2, [r7, #12]
 800a36c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	685a      	ldr	r2, [r3, #4]
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	697a      	ldr	r2, [r7, #20]
 800a37a:	621a      	str	r2, [r3, #32]
}
 800a37c:	bf00      	nop
 800a37e:	371c      	adds	r7, #28
 800a380:	46bd      	mov	sp, r7
 800a382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a386:	4770      	bx	lr
 800a388:	40010000 	.word	0x40010000
 800a38c:	40010400 	.word	0x40010400

0800a390 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a390:	b480      	push	{r7}
 800a392:	b087      	sub	sp, #28
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
 800a398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	6a1b      	ldr	r3, [r3, #32]
 800a39e:	f023 0210 	bic.w	r2, r3, #16
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6a1b      	ldr	r3, [r3, #32]
 800a3aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	699b      	ldr	r3, [r3, #24]
 800a3b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a3be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	021b      	lsls	r3, r3, #8
 800a3ce:	68fa      	ldr	r2, [r7, #12]
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a3d4:	697b      	ldr	r3, [r7, #20]
 800a3d6:	f023 0320 	bic.w	r3, r3, #32
 800a3da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	689b      	ldr	r3, [r3, #8]
 800a3e0:	011b      	lsls	r3, r3, #4
 800a3e2:	697a      	ldr	r2, [r7, #20]
 800a3e4:	4313      	orrs	r3, r2
 800a3e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	4a22      	ldr	r2, [pc, #136]	; (800a474 <TIM_OC2_SetConfig+0xe4>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d003      	beq.n	800a3f8 <TIM_OC2_SetConfig+0x68>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	4a21      	ldr	r2, [pc, #132]	; (800a478 <TIM_OC2_SetConfig+0xe8>)
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d10d      	bne.n	800a414 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a3fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	68db      	ldr	r3, [r3, #12]
 800a404:	011b      	lsls	r3, r3, #4
 800a406:	697a      	ldr	r2, [r7, #20]
 800a408:	4313      	orrs	r3, r2
 800a40a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a412:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	4a17      	ldr	r2, [pc, #92]	; (800a474 <TIM_OC2_SetConfig+0xe4>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d003      	beq.n	800a424 <TIM_OC2_SetConfig+0x94>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	4a16      	ldr	r2, [pc, #88]	; (800a478 <TIM_OC2_SetConfig+0xe8>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d113      	bne.n	800a44c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a424:	693b      	ldr	r3, [r7, #16]
 800a426:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a42a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a432:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	695b      	ldr	r3, [r3, #20]
 800a438:	009b      	lsls	r3, r3, #2
 800a43a:	693a      	ldr	r2, [r7, #16]
 800a43c:	4313      	orrs	r3, r2
 800a43e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	699b      	ldr	r3, [r3, #24]
 800a444:	009b      	lsls	r3, r3, #2
 800a446:	693a      	ldr	r2, [r7, #16]
 800a448:	4313      	orrs	r3, r2
 800a44a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	693a      	ldr	r2, [r7, #16]
 800a450:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	68fa      	ldr	r2, [r7, #12]
 800a456:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	685a      	ldr	r2, [r3, #4]
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	697a      	ldr	r2, [r7, #20]
 800a464:	621a      	str	r2, [r3, #32]
}
 800a466:	bf00      	nop
 800a468:	371c      	adds	r7, #28
 800a46a:	46bd      	mov	sp, r7
 800a46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a470:	4770      	bx	lr
 800a472:	bf00      	nop
 800a474:	40010000 	.word	0x40010000
 800a478:	40010400 	.word	0x40010400

0800a47c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a47c:	b480      	push	{r7}
 800a47e:	b087      	sub	sp, #28
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
 800a484:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6a1b      	ldr	r3, [r3, #32]
 800a48a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6a1b      	ldr	r3, [r3, #32]
 800a496:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	685b      	ldr	r3, [r3, #4]
 800a49c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	69db      	ldr	r3, [r3, #28]
 800a4a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	f023 0303 	bic.w	r3, r3, #3
 800a4b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	68fa      	ldr	r2, [r7, #12]
 800a4ba:	4313      	orrs	r3, r2
 800a4bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a4be:	697b      	ldr	r3, [r7, #20]
 800a4c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a4c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	689b      	ldr	r3, [r3, #8]
 800a4ca:	021b      	lsls	r3, r3, #8
 800a4cc:	697a      	ldr	r2, [r7, #20]
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	4a21      	ldr	r2, [pc, #132]	; (800a55c <TIM_OC3_SetConfig+0xe0>)
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	d003      	beq.n	800a4e2 <TIM_OC3_SetConfig+0x66>
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	4a20      	ldr	r2, [pc, #128]	; (800a560 <TIM_OC3_SetConfig+0xe4>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d10d      	bne.n	800a4fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a4e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	68db      	ldr	r3, [r3, #12]
 800a4ee:	021b      	lsls	r3, r3, #8
 800a4f0:	697a      	ldr	r2, [r7, #20]
 800a4f2:	4313      	orrs	r3, r2
 800a4f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a4fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	4a16      	ldr	r2, [pc, #88]	; (800a55c <TIM_OC3_SetConfig+0xe0>)
 800a502:	4293      	cmp	r3, r2
 800a504:	d003      	beq.n	800a50e <TIM_OC3_SetConfig+0x92>
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	4a15      	ldr	r2, [pc, #84]	; (800a560 <TIM_OC3_SetConfig+0xe4>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d113      	bne.n	800a536 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a514:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a516:	693b      	ldr	r3, [r7, #16]
 800a518:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a51c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	695b      	ldr	r3, [r3, #20]
 800a522:	011b      	lsls	r3, r3, #4
 800a524:	693a      	ldr	r2, [r7, #16]
 800a526:	4313      	orrs	r3, r2
 800a528:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	699b      	ldr	r3, [r3, #24]
 800a52e:	011b      	lsls	r3, r3, #4
 800a530:	693a      	ldr	r2, [r7, #16]
 800a532:	4313      	orrs	r3, r2
 800a534:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	693a      	ldr	r2, [r7, #16]
 800a53a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	68fa      	ldr	r2, [r7, #12]
 800a540:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	685a      	ldr	r2, [r3, #4]
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	697a      	ldr	r2, [r7, #20]
 800a54e:	621a      	str	r2, [r3, #32]
}
 800a550:	bf00      	nop
 800a552:	371c      	adds	r7, #28
 800a554:	46bd      	mov	sp, r7
 800a556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55a:	4770      	bx	lr
 800a55c:	40010000 	.word	0x40010000
 800a560:	40010400 	.word	0x40010400

0800a564 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a564:	b480      	push	{r7}
 800a566:	b087      	sub	sp, #28
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
 800a56c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6a1b      	ldr	r3, [r3, #32]
 800a572:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6a1b      	ldr	r3, [r3, #32]
 800a57e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	685b      	ldr	r3, [r3, #4]
 800a584:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	69db      	ldr	r3, [r3, #28]
 800a58a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a592:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a59a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	021b      	lsls	r3, r3, #8
 800a5a2:	68fa      	ldr	r2, [r7, #12]
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a5a8:	693b      	ldr	r3, [r7, #16]
 800a5aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a5ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	689b      	ldr	r3, [r3, #8]
 800a5b4:	031b      	lsls	r3, r3, #12
 800a5b6:	693a      	ldr	r2, [r7, #16]
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	4a12      	ldr	r2, [pc, #72]	; (800a608 <TIM_OC4_SetConfig+0xa4>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d003      	beq.n	800a5cc <TIM_OC4_SetConfig+0x68>
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	4a11      	ldr	r2, [pc, #68]	; (800a60c <TIM_OC4_SetConfig+0xa8>)
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d109      	bne.n	800a5e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a5d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	695b      	ldr	r3, [r3, #20]
 800a5d8:	019b      	lsls	r3, r3, #6
 800a5da:	697a      	ldr	r2, [r7, #20]
 800a5dc:	4313      	orrs	r3, r2
 800a5de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	697a      	ldr	r2, [r7, #20]
 800a5e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	68fa      	ldr	r2, [r7, #12]
 800a5ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	685a      	ldr	r2, [r3, #4]
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	693a      	ldr	r2, [r7, #16]
 800a5f8:	621a      	str	r2, [r3, #32]
}
 800a5fa:	bf00      	nop
 800a5fc:	371c      	adds	r7, #28
 800a5fe:	46bd      	mov	sp, r7
 800a600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a604:	4770      	bx	lr
 800a606:	bf00      	nop
 800a608:	40010000 	.word	0x40010000
 800a60c:	40010400 	.word	0x40010400

0800a610 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a610:	b480      	push	{r7}
 800a612:	b087      	sub	sp, #28
 800a614:	af00      	add	r7, sp, #0
 800a616:	60f8      	str	r0, [r7, #12]
 800a618:	60b9      	str	r1, [r7, #8]
 800a61a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	6a1b      	ldr	r3, [r3, #32]
 800a620:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	6a1b      	ldr	r3, [r3, #32]
 800a626:	f023 0201 	bic.w	r2, r3, #1
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	699b      	ldr	r3, [r3, #24]
 800a632:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a634:	693b      	ldr	r3, [r7, #16]
 800a636:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a63a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	011b      	lsls	r3, r3, #4
 800a640:	693a      	ldr	r2, [r7, #16]
 800a642:	4313      	orrs	r3, r2
 800a644:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a646:	697b      	ldr	r3, [r7, #20]
 800a648:	f023 030a 	bic.w	r3, r3, #10
 800a64c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a64e:	697a      	ldr	r2, [r7, #20]
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	4313      	orrs	r3, r2
 800a654:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	693a      	ldr	r2, [r7, #16]
 800a65a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	697a      	ldr	r2, [r7, #20]
 800a660:	621a      	str	r2, [r3, #32]
}
 800a662:	bf00      	nop
 800a664:	371c      	adds	r7, #28
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr

0800a66e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a66e:	b480      	push	{r7}
 800a670:	b087      	sub	sp, #28
 800a672:	af00      	add	r7, sp, #0
 800a674:	60f8      	str	r0, [r7, #12]
 800a676:	60b9      	str	r1, [r7, #8]
 800a678:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	6a1b      	ldr	r3, [r3, #32]
 800a67e:	f023 0210 	bic.w	r2, r3, #16
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	699b      	ldr	r3, [r3, #24]
 800a68a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	6a1b      	ldr	r3, [r3, #32]
 800a690:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a692:	697b      	ldr	r3, [r7, #20]
 800a694:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a698:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	031b      	lsls	r3, r3, #12
 800a69e:	697a      	ldr	r2, [r7, #20]
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a6aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	011b      	lsls	r3, r3, #4
 800a6b0:	693a      	ldr	r2, [r7, #16]
 800a6b2:	4313      	orrs	r3, r2
 800a6b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	697a      	ldr	r2, [r7, #20]
 800a6ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	693a      	ldr	r2, [r7, #16]
 800a6c0:	621a      	str	r2, [r3, #32]
}
 800a6c2:	bf00      	nop
 800a6c4:	371c      	adds	r7, #28
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6cc:	4770      	bx	lr

0800a6ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a6ce:	b480      	push	{r7}
 800a6d0:	b085      	sub	sp, #20
 800a6d2:	af00      	add	r7, sp, #0
 800a6d4:	6078      	str	r0, [r7, #4]
 800a6d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	689b      	ldr	r3, [r3, #8]
 800a6dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a6e6:	683a      	ldr	r2, [r7, #0]
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	4313      	orrs	r3, r2
 800a6ec:	f043 0307 	orr.w	r3, r3, #7
 800a6f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	68fa      	ldr	r2, [r7, #12]
 800a6f6:	609a      	str	r2, [r3, #8]
}
 800a6f8:	bf00      	nop
 800a6fa:	3714      	adds	r7, #20
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr

0800a704 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a704:	b480      	push	{r7}
 800a706:	b087      	sub	sp, #28
 800a708:	af00      	add	r7, sp, #0
 800a70a:	60f8      	str	r0, [r7, #12]
 800a70c:	60b9      	str	r1, [r7, #8]
 800a70e:	607a      	str	r2, [r7, #4]
 800a710:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	689b      	ldr	r3, [r3, #8]
 800a716:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a71e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	021a      	lsls	r2, r3, #8
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	431a      	orrs	r2, r3
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	4313      	orrs	r3, r2
 800a72c:	697a      	ldr	r2, [r7, #20]
 800a72e:	4313      	orrs	r3, r2
 800a730:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	697a      	ldr	r2, [r7, #20]
 800a736:	609a      	str	r2, [r3, #8]
}
 800a738:	bf00      	nop
 800a73a:	371c      	adds	r7, #28
 800a73c:	46bd      	mov	sp, r7
 800a73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a742:	4770      	bx	lr

0800a744 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a744:	b480      	push	{r7}
 800a746:	b087      	sub	sp, #28
 800a748:	af00      	add	r7, sp, #0
 800a74a:	60f8      	str	r0, [r7, #12]
 800a74c:	60b9      	str	r1, [r7, #8]
 800a74e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a750:	68bb      	ldr	r3, [r7, #8]
 800a752:	f003 031f 	and.w	r3, r3, #31
 800a756:	2201      	movs	r2, #1
 800a758:	fa02 f303 	lsl.w	r3, r2, r3
 800a75c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	6a1a      	ldr	r2, [r3, #32]
 800a762:	697b      	ldr	r3, [r7, #20]
 800a764:	43db      	mvns	r3, r3
 800a766:	401a      	ands	r2, r3
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	6a1a      	ldr	r2, [r3, #32]
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	f003 031f 	and.w	r3, r3, #31
 800a776:	6879      	ldr	r1, [r7, #4]
 800a778:	fa01 f303 	lsl.w	r3, r1, r3
 800a77c:	431a      	orrs	r2, r3
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	621a      	str	r2, [r3, #32]
}
 800a782:	bf00      	nop
 800a784:	371c      	adds	r7, #28
 800a786:	46bd      	mov	sp, r7
 800a788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78c:	4770      	bx	lr
	...

0800a790 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a790:	b480      	push	{r7}
 800a792:	b085      	sub	sp, #20
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
 800a798:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	d101      	bne.n	800a7a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a7a4:	2302      	movs	r3, #2
 800a7a6:	e05a      	b.n	800a85e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2202      	movs	r2, #2
 800a7b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	685b      	ldr	r3, [r3, #4]
 800a7be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	689b      	ldr	r3, [r3, #8]
 800a7c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	68fa      	ldr	r2, [r7, #12]
 800a7d6:	4313      	orrs	r3, r2
 800a7d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	68fa      	ldr	r2, [r7, #12]
 800a7e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4a21      	ldr	r2, [pc, #132]	; (800a86c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d022      	beq.n	800a832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7f4:	d01d      	beq.n	800a832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	4a1d      	ldr	r2, [pc, #116]	; (800a870 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d018      	beq.n	800a832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4a1b      	ldr	r2, [pc, #108]	; (800a874 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d013      	beq.n	800a832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	4a1a      	ldr	r2, [pc, #104]	; (800a878 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a810:	4293      	cmp	r3, r2
 800a812:	d00e      	beq.n	800a832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	4a18      	ldr	r2, [pc, #96]	; (800a87c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a81a:	4293      	cmp	r3, r2
 800a81c:	d009      	beq.n	800a832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	4a17      	ldr	r2, [pc, #92]	; (800a880 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a824:	4293      	cmp	r3, r2
 800a826:	d004      	beq.n	800a832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	4a15      	ldr	r2, [pc, #84]	; (800a884 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a82e:	4293      	cmp	r3, r2
 800a830:	d10c      	bne.n	800a84c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a838:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	685b      	ldr	r3, [r3, #4]
 800a83e:	68ba      	ldr	r2, [r7, #8]
 800a840:	4313      	orrs	r3, r2
 800a842:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	68ba      	ldr	r2, [r7, #8]
 800a84a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2201      	movs	r2, #1
 800a850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2200      	movs	r2, #0
 800a858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a85c:	2300      	movs	r3, #0
}
 800a85e:	4618      	mov	r0, r3
 800a860:	3714      	adds	r7, #20
 800a862:	46bd      	mov	sp, r7
 800a864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a868:	4770      	bx	lr
 800a86a:	bf00      	nop
 800a86c:	40010000 	.word	0x40010000
 800a870:	40000400 	.word	0x40000400
 800a874:	40000800 	.word	0x40000800
 800a878:	40000c00 	.word	0x40000c00
 800a87c:	40010400 	.word	0x40010400
 800a880:	40014000 	.word	0x40014000
 800a884:	40001800 	.word	0x40001800

0800a888 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a888:	b480      	push	{r7}
 800a88a:	b085      	sub	sp, #20
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a892:	2300      	movs	r3, #0
 800a894:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a89c:	2b01      	cmp	r3, #1
 800a89e:	d101      	bne.n	800a8a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a8a0:	2302      	movs	r3, #2
 800a8a2:	e03d      	b.n	800a920 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	2201      	movs	r2, #1
 800a8a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	68db      	ldr	r3, [r3, #12]
 800a8b6:	4313      	orrs	r3, r2
 800a8b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	689b      	ldr	r3, [r3, #8]
 800a8c4:	4313      	orrs	r3, r2
 800a8c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	685b      	ldr	r3, [r3, #4]
 800a8d2:	4313      	orrs	r3, r2
 800a8d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4313      	orrs	r3, r2
 800a8e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	691b      	ldr	r3, [r3, #16]
 800a8ee:	4313      	orrs	r3, r2
 800a8f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a8f8:	683b      	ldr	r3, [r7, #0]
 800a8fa:	695b      	ldr	r3, [r3, #20]
 800a8fc:	4313      	orrs	r3, r2
 800a8fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	69db      	ldr	r3, [r3, #28]
 800a90a:	4313      	orrs	r3, r2
 800a90c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	68fa      	ldr	r2, [r7, #12]
 800a914:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2200      	movs	r2, #0
 800a91a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a91e:	2300      	movs	r3, #0
}
 800a920:	4618      	mov	r0, r3
 800a922:	3714      	adds	r7, #20
 800a924:	46bd      	mov	sp, r7
 800a926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92a:	4770      	bx	lr

0800a92c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a92c:	b480      	push	{r7}
 800a92e:	b083      	sub	sp, #12
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a934:	bf00      	nop
 800a936:	370c      	adds	r7, #12
 800a938:	46bd      	mov	sp, r7
 800a93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93e:	4770      	bx	lr

0800a940 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a940:	b480      	push	{r7}
 800a942:	b083      	sub	sp, #12
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a948:	bf00      	nop
 800a94a:	370c      	adds	r7, #12
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr

0800a954 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b082      	sub	sp, #8
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d101      	bne.n	800a966 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a962:	2301      	movs	r3, #1
 800a964:	e03f      	b.n	800a9e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a96c:	b2db      	uxtb	r3, r3
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d106      	bne.n	800a980 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2200      	movs	r2, #0
 800a976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a97a:	6878      	ldr	r0, [r7, #4]
 800a97c:	f7fb fece 	bl	800671c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2224      	movs	r2, #36	; 0x24
 800a984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	68da      	ldr	r2, [r3, #12]
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a996:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	f000 fddf 	bl	800b55c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	691a      	ldr	r2, [r3, #16]
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a9ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	695a      	ldr	r2, [r3, #20]
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a9bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	68da      	ldr	r2, [r3, #12]
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a9cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2220      	movs	r2, #32
 800a9d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2220      	movs	r2, #32
 800a9e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a9e4:	2300      	movs	r3, #0
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	3708      	adds	r7, #8
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bd80      	pop	{r7, pc}

0800a9ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a9ee:	b580      	push	{r7, lr}
 800a9f0:	b08a      	sub	sp, #40	; 0x28
 800a9f2:	af02      	add	r7, sp, #8
 800a9f4:	60f8      	str	r0, [r7, #12]
 800a9f6:	60b9      	str	r1, [r7, #8]
 800a9f8:	603b      	str	r3, [r7, #0]
 800a9fa:	4613      	mov	r3, r2
 800a9fc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa08:	b2db      	uxtb	r3, r3
 800aa0a:	2b20      	cmp	r3, #32
 800aa0c:	d17c      	bne.n	800ab08 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d002      	beq.n	800aa1a <HAL_UART_Transmit+0x2c>
 800aa14:	88fb      	ldrh	r3, [r7, #6]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d101      	bne.n	800aa1e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800aa1a:	2301      	movs	r3, #1
 800aa1c:	e075      	b.n	800ab0a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d101      	bne.n	800aa2c <HAL_UART_Transmit+0x3e>
 800aa28:	2302      	movs	r3, #2
 800aa2a:	e06e      	b.n	800ab0a <HAL_UART_Transmit+0x11c>
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	2201      	movs	r2, #1
 800aa30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	2200      	movs	r2, #0
 800aa38:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	2221      	movs	r2, #33	; 0x21
 800aa3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800aa42:	f7fb ff6f 	bl	8006924 <HAL_GetTick>
 800aa46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	88fa      	ldrh	r2, [r7, #6]
 800aa4c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	88fa      	ldrh	r2, [r7, #6]
 800aa52:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	689b      	ldr	r3, [r3, #8]
 800aa58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa5c:	d108      	bne.n	800aa70 <HAL_UART_Transmit+0x82>
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	691b      	ldr	r3, [r3, #16]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d104      	bne.n	800aa70 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800aa66:	2300      	movs	r3, #0
 800aa68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800aa6a:	68bb      	ldr	r3, [r7, #8]
 800aa6c:	61bb      	str	r3, [r7, #24]
 800aa6e:	e003      	b.n	800aa78 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800aa74:	2300      	movs	r3, #0
 800aa76:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800aa80:	e02a      	b.n	800aad8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	9300      	str	r3, [sp, #0]
 800aa86:	697b      	ldr	r3, [r7, #20]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	2180      	movs	r1, #128	; 0x80
 800aa8c:	68f8      	ldr	r0, [r7, #12]
 800aa8e:	f000 fb1f 	bl	800b0d0 <UART_WaitOnFlagUntilTimeout>
 800aa92:	4603      	mov	r3, r0
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d001      	beq.n	800aa9c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800aa98:	2303      	movs	r3, #3
 800aa9a:	e036      	b.n	800ab0a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800aa9c:	69fb      	ldr	r3, [r7, #28]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d10b      	bne.n	800aaba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aaa2:	69bb      	ldr	r3, [r7, #24]
 800aaa4:	881b      	ldrh	r3, [r3, #0]
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aab0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800aab2:	69bb      	ldr	r3, [r7, #24]
 800aab4:	3302      	adds	r3, #2
 800aab6:	61bb      	str	r3, [r7, #24]
 800aab8:	e007      	b.n	800aaca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800aaba:	69fb      	ldr	r3, [r7, #28]
 800aabc:	781a      	ldrb	r2, [r3, #0]
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800aac4:	69fb      	ldr	r3, [r7, #28]
 800aac6:	3301      	adds	r3, #1
 800aac8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aace:	b29b      	uxth	r3, r3
 800aad0:	3b01      	subs	r3, #1
 800aad2:	b29a      	uxth	r2, r3
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aadc:	b29b      	uxth	r3, r3
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d1cf      	bne.n	800aa82 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	9300      	str	r3, [sp, #0]
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	2200      	movs	r2, #0
 800aaea:	2140      	movs	r1, #64	; 0x40
 800aaec:	68f8      	ldr	r0, [r7, #12]
 800aaee:	f000 faef 	bl	800b0d0 <UART_WaitOnFlagUntilTimeout>
 800aaf2:	4603      	mov	r3, r0
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d001      	beq.n	800aafc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800aaf8:	2303      	movs	r3, #3
 800aafa:	e006      	b.n	800ab0a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	2220      	movs	r2, #32
 800ab00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800ab04:	2300      	movs	r3, #0
 800ab06:	e000      	b.n	800ab0a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800ab08:	2302      	movs	r3, #2
  }
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	3720      	adds	r7, #32
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	bd80      	pop	{r7, pc}

0800ab12 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ab12:	b580      	push	{r7, lr}
 800ab14:	b084      	sub	sp, #16
 800ab16:	af00      	add	r7, sp, #0
 800ab18:	60f8      	str	r0, [r7, #12]
 800ab1a:	60b9      	str	r1, [r7, #8]
 800ab1c:	4613      	mov	r3, r2
 800ab1e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ab26:	b2db      	uxtb	r3, r3
 800ab28:	2b20      	cmp	r3, #32
 800ab2a:	d11d      	bne.n	800ab68 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab2c:	68bb      	ldr	r3, [r7, #8]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d002      	beq.n	800ab38 <HAL_UART_Receive_IT+0x26>
 800ab32:	88fb      	ldrh	r3, [r7, #6]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d101      	bne.n	800ab3c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ab38:	2301      	movs	r3, #1
 800ab3a:	e016      	b.n	800ab6a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab42:	2b01      	cmp	r3, #1
 800ab44:	d101      	bne.n	800ab4a <HAL_UART_Receive_IT+0x38>
 800ab46:	2302      	movs	r3, #2
 800ab48:	e00f      	b.n	800ab6a <HAL_UART_Receive_IT+0x58>
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	2201      	movs	r2, #1
 800ab4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	2200      	movs	r2, #0
 800ab56:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ab58:	88fb      	ldrh	r3, [r7, #6]
 800ab5a:	461a      	mov	r2, r3
 800ab5c:	68b9      	ldr	r1, [r7, #8]
 800ab5e:	68f8      	ldr	r0, [r7, #12]
 800ab60:	f000 fb24 	bl	800b1ac <UART_Start_Receive_IT>
 800ab64:	4603      	mov	r3, r0
 800ab66:	e000      	b.n	800ab6a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800ab68:	2302      	movs	r3, #2
  }
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3710      	adds	r7, #16
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
	...

0800ab74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b0ba      	sub	sp, #232	; 0xe8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	68db      	ldr	r3, [r3, #12]
 800ab8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	695b      	ldr	r3, [r3, #20]
 800ab96:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800aba0:	2300      	movs	r3, #0
 800aba2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800aba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800abaa:	f003 030f 	and.w	r3, r3, #15
 800abae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800abb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d10f      	bne.n	800abda <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800abba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800abbe:	f003 0320 	and.w	r3, r3, #32
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d009      	beq.n	800abda <HAL_UART_IRQHandler+0x66>
 800abc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800abca:	f003 0320 	and.w	r3, r3, #32
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d003      	beq.n	800abda <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800abd2:	6878      	ldr	r0, [r7, #4]
 800abd4:	f000 fc07 	bl	800b3e6 <UART_Receive_IT>
      return;
 800abd8:	e256      	b.n	800b088 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800abda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800abde:	2b00      	cmp	r3, #0
 800abe0:	f000 80de 	beq.w	800ada0 <HAL_UART_IRQHandler+0x22c>
 800abe4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800abe8:	f003 0301 	and.w	r3, r3, #1
 800abec:	2b00      	cmp	r3, #0
 800abee:	d106      	bne.n	800abfe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800abf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800abf4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	f000 80d1 	beq.w	800ada0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800abfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac02:	f003 0301 	and.w	r3, r3, #1
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d00b      	beq.n	800ac22 <HAL_UART_IRQHandler+0xae>
 800ac0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ac0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d005      	beq.n	800ac22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac1a:	f043 0201 	orr.w	r2, r3, #1
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ac22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac26:	f003 0304 	and.w	r3, r3, #4
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d00b      	beq.n	800ac46 <HAL_UART_IRQHandler+0xd2>
 800ac2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ac32:	f003 0301 	and.w	r3, r3, #1
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d005      	beq.n	800ac46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac3e:	f043 0202 	orr.w	r2, r3, #2
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ac46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac4a:	f003 0302 	and.w	r3, r3, #2
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d00b      	beq.n	800ac6a <HAL_UART_IRQHandler+0xf6>
 800ac52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ac56:	f003 0301 	and.w	r3, r3, #1
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d005      	beq.n	800ac6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac62:	f043 0204 	orr.w	r2, r3, #4
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ac6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac6e:	f003 0308 	and.w	r3, r3, #8
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d011      	beq.n	800ac9a <HAL_UART_IRQHandler+0x126>
 800ac76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ac7a:	f003 0320 	and.w	r3, r3, #32
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d105      	bne.n	800ac8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ac82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ac86:	f003 0301 	and.w	r3, r3, #1
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d005      	beq.n	800ac9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac92:	f043 0208 	orr.w	r2, r3, #8
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	f000 81ed 	beq.w	800b07e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800aca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aca8:	f003 0320 	and.w	r3, r3, #32
 800acac:	2b00      	cmp	r3, #0
 800acae:	d008      	beq.n	800acc2 <HAL_UART_IRQHandler+0x14e>
 800acb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800acb4:	f003 0320 	and.w	r3, r3, #32
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d002      	beq.n	800acc2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800acbc:	6878      	ldr	r0, [r7, #4]
 800acbe:	f000 fb92 	bl	800b3e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	695b      	ldr	r3, [r3, #20]
 800acc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800accc:	2b40      	cmp	r3, #64	; 0x40
 800acce:	bf0c      	ite	eq
 800acd0:	2301      	moveq	r3, #1
 800acd2:	2300      	movne	r3, #0
 800acd4:	b2db      	uxtb	r3, r3
 800acd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acde:	f003 0308 	and.w	r3, r3, #8
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d103      	bne.n	800acee <HAL_UART_IRQHandler+0x17a>
 800ace6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800acea:	2b00      	cmp	r3, #0
 800acec:	d04f      	beq.n	800ad8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800acee:	6878      	ldr	r0, [r7, #4]
 800acf0:	f000 fa9a 	bl	800b228 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	695b      	ldr	r3, [r3, #20]
 800acfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800acfe:	2b40      	cmp	r3, #64	; 0x40
 800ad00:	d141      	bne.n	800ad86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	3314      	adds	r3, #20
 800ad08:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ad10:	e853 3f00 	ldrex	r3, [r3]
 800ad14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ad18:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ad1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ad20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	3314      	adds	r3, #20
 800ad2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800ad2e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800ad32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800ad3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800ad3e:	e841 2300 	strex	r3, r2, [r1]
 800ad42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800ad46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d1d9      	bne.n	800ad02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d013      	beq.n	800ad7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad5a:	4a7d      	ldr	r2, [pc, #500]	; (800af50 <HAL_UART_IRQHandler+0x3dc>)
 800ad5c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad62:	4618      	mov	r0, r3
 800ad64:	f7fd f9f7 	bl	8008156 <HAL_DMA_Abort_IT>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d016      	beq.n	800ad9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad74:	687a      	ldr	r2, [r7, #4]
 800ad76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ad78:	4610      	mov	r0, r2
 800ad7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad7c:	e00e      	b.n	800ad9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f000 f990 	bl	800b0a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad84:	e00a      	b.n	800ad9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f000 f98c 	bl	800b0a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad8c:	e006      	b.n	800ad9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f000 f988 	bl	800b0a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2200      	movs	r2, #0
 800ad98:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800ad9a:	e170      	b.n	800b07e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad9c:	bf00      	nop
    return;
 800ad9e:	e16e      	b.n	800b07e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ada4:	2b01      	cmp	r3, #1
 800ada6:	f040 814a 	bne.w	800b03e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800adaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adae:	f003 0310 	and.w	r3, r3, #16
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	f000 8143 	beq.w	800b03e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800adb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800adbc:	f003 0310 	and.w	r3, r3, #16
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	f000 813c 	beq.w	800b03e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800adc6:	2300      	movs	r3, #0
 800adc8:	60bb      	str	r3, [r7, #8]
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	60bb      	str	r3, [r7, #8]
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	685b      	ldr	r3, [r3, #4]
 800add8:	60bb      	str	r3, [r7, #8]
 800adda:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	695b      	ldr	r3, [r3, #20]
 800ade2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ade6:	2b40      	cmp	r3, #64	; 0x40
 800ade8:	f040 80b4 	bne.w	800af54 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800adf8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	f000 8140 	beq.w	800b082 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ae06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ae0a:	429a      	cmp	r2, r3
 800ae0c:	f080 8139 	bcs.w	800b082 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800ae16:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae1c:	69db      	ldr	r3, [r3, #28]
 800ae1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae22:	f000 8088 	beq.w	800af36 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	330c      	adds	r3, #12
 800ae2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800ae34:	e853 3f00 	ldrex	r3, [r3]
 800ae38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800ae3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ae40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	330c      	adds	r3, #12
 800ae4e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800ae52:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ae56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800ae5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800ae62:	e841 2300 	strex	r3, r2, [r1]
 800ae66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800ae6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d1d9      	bne.n	800ae26 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	3314      	adds	r3, #20
 800ae78:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ae7c:	e853 3f00 	ldrex	r3, [r3]
 800ae80:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800ae82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ae84:	f023 0301 	bic.w	r3, r3, #1
 800ae88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	3314      	adds	r3, #20
 800ae92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ae96:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ae9a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae9c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ae9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800aea2:	e841 2300 	strex	r3, r2, [r1]
 800aea6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800aea8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d1e1      	bne.n	800ae72 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	3314      	adds	r3, #20
 800aeb4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeb6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800aeb8:	e853 3f00 	ldrex	r3, [r3]
 800aebc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800aebe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aec0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aec4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	3314      	adds	r3, #20
 800aece:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800aed2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800aed4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aed6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800aed8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800aeda:	e841 2300 	strex	r3, r2, [r1]
 800aede:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800aee0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d1e3      	bne.n	800aeae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	2220      	movs	r2, #32
 800aeea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	2200      	movs	r2, #0
 800aef2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	330c      	adds	r3, #12
 800aefa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aefc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aefe:	e853 3f00 	ldrex	r3, [r3]
 800af02:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800af04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af06:	f023 0310 	bic.w	r3, r3, #16
 800af0a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	330c      	adds	r3, #12
 800af14:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800af18:	65ba      	str	r2, [r7, #88]	; 0x58
 800af1a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af1c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800af1e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800af20:	e841 2300 	strex	r3, r2, [r1]
 800af24:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800af26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d1e3      	bne.n	800aef4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af30:	4618      	mov	r0, r3
 800af32:	f7fd f8a0 	bl	8008076 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800af3e:	b29b      	uxth	r3, r3
 800af40:	1ad3      	subs	r3, r2, r3
 800af42:	b29b      	uxth	r3, r3
 800af44:	4619      	mov	r1, r3
 800af46:	6878      	ldr	r0, [r7, #4]
 800af48:	f000 f8b6 	bl	800b0b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800af4c:	e099      	b.n	800b082 <HAL_UART_IRQHandler+0x50e>
 800af4e:	bf00      	nop
 800af50:	0800b2ef 	.word	0x0800b2ef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800af5c:	b29b      	uxth	r3, r3
 800af5e:	1ad3      	subs	r3, r2, r3
 800af60:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800af68:	b29b      	uxth	r3, r3
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	f000 808b 	beq.w	800b086 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800af70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800af74:	2b00      	cmp	r3, #0
 800af76:	f000 8086 	beq.w	800b086 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	330c      	adds	r3, #12
 800af80:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af84:	e853 3f00 	ldrex	r3, [r3]
 800af88:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800af8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af8c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800af90:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	330c      	adds	r3, #12
 800af9a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800af9e:	647a      	str	r2, [r7, #68]	; 0x44
 800afa0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800afa4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800afa6:	e841 2300 	strex	r3, r2, [r1]
 800afaa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800afac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d1e3      	bne.n	800af7a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	3314      	adds	r3, #20
 800afb8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afbc:	e853 3f00 	ldrex	r3, [r3]
 800afc0:	623b      	str	r3, [r7, #32]
   return(result);
 800afc2:	6a3b      	ldr	r3, [r7, #32]
 800afc4:	f023 0301 	bic.w	r3, r3, #1
 800afc8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	3314      	adds	r3, #20
 800afd2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800afd6:	633a      	str	r2, [r7, #48]	; 0x30
 800afd8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800afdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800afde:	e841 2300 	strex	r3, r2, [r1]
 800afe2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800afe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d1e3      	bne.n	800afb2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2220      	movs	r2, #32
 800afee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2200      	movs	r2, #0
 800aff6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	330c      	adds	r3, #12
 800affe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b000:	693b      	ldr	r3, [r7, #16]
 800b002:	e853 3f00 	ldrex	r3, [r3]
 800b006:	60fb      	str	r3, [r7, #12]
   return(result);
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f023 0310 	bic.w	r3, r3, #16
 800b00e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	330c      	adds	r3, #12
 800b018:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b01c:	61fa      	str	r2, [r7, #28]
 800b01e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b020:	69b9      	ldr	r1, [r7, #24]
 800b022:	69fa      	ldr	r2, [r7, #28]
 800b024:	e841 2300 	strex	r3, r2, [r1]
 800b028:	617b      	str	r3, [r7, #20]
   return(result);
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d1e3      	bne.n	800aff8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b030:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b034:	4619      	mov	r1, r3
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 f83e 	bl	800b0b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b03c:	e023      	b.n	800b086 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b03e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b046:	2b00      	cmp	r3, #0
 800b048:	d009      	beq.n	800b05e <HAL_UART_IRQHandler+0x4ea>
 800b04a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b04e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b052:	2b00      	cmp	r3, #0
 800b054:	d003      	beq.n	800b05e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f000 f95d 	bl	800b316 <UART_Transmit_IT>
    return;
 800b05c:	e014      	b.n	800b088 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b05e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b066:	2b00      	cmp	r3, #0
 800b068:	d00e      	beq.n	800b088 <HAL_UART_IRQHandler+0x514>
 800b06a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b06e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b072:	2b00      	cmp	r3, #0
 800b074:	d008      	beq.n	800b088 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f000 f99d 	bl	800b3b6 <UART_EndTransmit_IT>
    return;
 800b07c:	e004      	b.n	800b088 <HAL_UART_IRQHandler+0x514>
    return;
 800b07e:	bf00      	nop
 800b080:	e002      	b.n	800b088 <HAL_UART_IRQHandler+0x514>
      return;
 800b082:	bf00      	nop
 800b084:	e000      	b.n	800b088 <HAL_UART_IRQHandler+0x514>
      return;
 800b086:	bf00      	nop
  }
}
 800b088:	37e8      	adds	r7, #232	; 0xe8
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}
 800b08e:	bf00      	nop

0800b090 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b090:	b480      	push	{r7}
 800b092:	b083      	sub	sp, #12
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b098:	bf00      	nop
 800b09a:	370c      	adds	r7, #12
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr

0800b0a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b083      	sub	sp, #12
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b0ac:	bf00      	nop
 800b0ae:	370c      	adds	r7, #12
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b6:	4770      	bx	lr

0800b0b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b083      	sub	sp, #12
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
 800b0c0:	460b      	mov	r3, r1
 800b0c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b0c4:	bf00      	nop
 800b0c6:	370c      	adds	r7, #12
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ce:	4770      	bx	lr

0800b0d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b090      	sub	sp, #64	; 0x40
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	60f8      	str	r0, [r7, #12]
 800b0d8:	60b9      	str	r1, [r7, #8]
 800b0da:	603b      	str	r3, [r7, #0]
 800b0dc:	4613      	mov	r3, r2
 800b0de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b0e0:	e050      	b.n	800b184 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b0e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b0e8:	d04c      	beq.n	800b184 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b0ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d007      	beq.n	800b100 <UART_WaitOnFlagUntilTimeout+0x30>
 800b0f0:	f7fb fc18 	bl	8006924 <HAL_GetTick>
 800b0f4:	4602      	mov	r2, r0
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	1ad3      	subs	r3, r2, r3
 800b0fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b0fc:	429a      	cmp	r2, r3
 800b0fe:	d241      	bcs.n	800b184 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	330c      	adds	r3, #12
 800b106:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b10a:	e853 3f00 	ldrex	r3, [r3]
 800b10e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b112:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b116:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	330c      	adds	r3, #12
 800b11e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b120:	637a      	str	r2, [r7, #52]	; 0x34
 800b122:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b124:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b126:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b128:	e841 2300 	strex	r3, r2, [r1]
 800b12c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b12e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b130:	2b00      	cmp	r3, #0
 800b132:	d1e5      	bne.n	800b100 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	3314      	adds	r3, #20
 800b13a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b13c:	697b      	ldr	r3, [r7, #20]
 800b13e:	e853 3f00 	ldrex	r3, [r3]
 800b142:	613b      	str	r3, [r7, #16]
   return(result);
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	f023 0301 	bic.w	r3, r3, #1
 800b14a:	63bb      	str	r3, [r7, #56]	; 0x38
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	3314      	adds	r3, #20
 800b152:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b154:	623a      	str	r2, [r7, #32]
 800b156:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b158:	69f9      	ldr	r1, [r7, #28]
 800b15a:	6a3a      	ldr	r2, [r7, #32]
 800b15c:	e841 2300 	strex	r3, r2, [r1]
 800b160:	61bb      	str	r3, [r7, #24]
   return(result);
 800b162:	69bb      	ldr	r3, [r7, #24]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d1e5      	bne.n	800b134 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	2220      	movs	r2, #32
 800b16c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	2220      	movs	r2, #32
 800b174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	2200      	movs	r2, #0
 800b17c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800b180:	2303      	movs	r3, #3
 800b182:	e00f      	b.n	800b1a4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	681a      	ldr	r2, [r3, #0]
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	4013      	ands	r3, r2
 800b18e:	68ba      	ldr	r2, [r7, #8]
 800b190:	429a      	cmp	r2, r3
 800b192:	bf0c      	ite	eq
 800b194:	2301      	moveq	r3, #1
 800b196:	2300      	movne	r3, #0
 800b198:	b2db      	uxtb	r3, r3
 800b19a:	461a      	mov	r2, r3
 800b19c:	79fb      	ldrb	r3, [r7, #7]
 800b19e:	429a      	cmp	r2, r3
 800b1a0:	d09f      	beq.n	800b0e2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b1a2:	2300      	movs	r3, #0
}
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	3740      	adds	r7, #64	; 0x40
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	bd80      	pop	{r7, pc}

0800b1ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	b085      	sub	sp, #20
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	60f8      	str	r0, [r7, #12]
 800b1b4:	60b9      	str	r1, [r7, #8]
 800b1b6:	4613      	mov	r3, r2
 800b1b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	68ba      	ldr	r2, [r7, #8]
 800b1be:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	88fa      	ldrh	r2, [r7, #6]
 800b1c4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	88fa      	ldrh	r2, [r7, #6]
 800b1ca:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	2222      	movs	r2, #34	; 0x22
 800b1d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	2200      	movs	r2, #0
 800b1de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	691b      	ldr	r3, [r3, #16]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d007      	beq.n	800b1fa <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	68da      	ldr	r2, [r3, #12]
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b1f8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	695a      	ldr	r2, [r3, #20]
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f042 0201 	orr.w	r2, r2, #1
 800b208:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	68da      	ldr	r2, [r3, #12]
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f042 0220 	orr.w	r2, r2, #32
 800b218:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b21a:	2300      	movs	r3, #0
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3714      	adds	r7, #20
 800b220:	46bd      	mov	sp, r7
 800b222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b226:	4770      	bx	lr

0800b228 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b228:	b480      	push	{r7}
 800b22a:	b095      	sub	sp, #84	; 0x54
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	330c      	adds	r3, #12
 800b236:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b23a:	e853 3f00 	ldrex	r3, [r3]
 800b23e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b242:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b246:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	330c      	adds	r3, #12
 800b24e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b250:	643a      	str	r2, [r7, #64]	; 0x40
 800b252:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b254:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b256:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b258:	e841 2300 	strex	r3, r2, [r1]
 800b25c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b25e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b260:	2b00      	cmp	r3, #0
 800b262:	d1e5      	bne.n	800b230 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	3314      	adds	r3, #20
 800b26a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b26c:	6a3b      	ldr	r3, [r7, #32]
 800b26e:	e853 3f00 	ldrex	r3, [r3]
 800b272:	61fb      	str	r3, [r7, #28]
   return(result);
 800b274:	69fb      	ldr	r3, [r7, #28]
 800b276:	f023 0301 	bic.w	r3, r3, #1
 800b27a:	64bb      	str	r3, [r7, #72]	; 0x48
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	3314      	adds	r3, #20
 800b282:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b284:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b286:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b288:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b28a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b28c:	e841 2300 	strex	r3, r2, [r1]
 800b290:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b294:	2b00      	cmp	r3, #0
 800b296:	d1e5      	bne.n	800b264 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b29c:	2b01      	cmp	r3, #1
 800b29e:	d119      	bne.n	800b2d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	330c      	adds	r3, #12
 800b2a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	e853 3f00 	ldrex	r3, [r3]
 800b2ae:	60bb      	str	r3, [r7, #8]
   return(result);
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	f023 0310 	bic.w	r3, r3, #16
 800b2b6:	647b      	str	r3, [r7, #68]	; 0x44
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	330c      	adds	r3, #12
 800b2be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b2c0:	61ba      	str	r2, [r7, #24]
 800b2c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2c4:	6979      	ldr	r1, [r7, #20]
 800b2c6:	69ba      	ldr	r2, [r7, #24]
 800b2c8:	e841 2300 	strex	r3, r2, [r1]
 800b2cc:	613b      	str	r3, [r7, #16]
   return(result);
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d1e5      	bne.n	800b2a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2220      	movs	r2, #32
 800b2d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b2e2:	bf00      	nop
 800b2e4:	3754      	adds	r7, #84	; 0x54
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ec:	4770      	bx	lr

0800b2ee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b2ee:	b580      	push	{r7, lr}
 800b2f0:	b084      	sub	sp, #16
 800b2f2:	af00      	add	r7, sp, #0
 800b2f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	2200      	movs	r2, #0
 800b300:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	2200      	movs	r2, #0
 800b306:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b308:	68f8      	ldr	r0, [r7, #12]
 800b30a:	f7ff fecb 	bl	800b0a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b30e:	bf00      	nop
 800b310:	3710      	adds	r7, #16
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}

0800b316 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b316:	b480      	push	{r7}
 800b318:	b085      	sub	sp, #20
 800b31a:	af00      	add	r7, sp, #0
 800b31c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b324:	b2db      	uxtb	r3, r3
 800b326:	2b21      	cmp	r3, #33	; 0x21
 800b328:	d13e      	bne.n	800b3a8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	689b      	ldr	r3, [r3, #8]
 800b32e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b332:	d114      	bne.n	800b35e <UART_Transmit_IT+0x48>
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	691b      	ldr	r3, [r3, #16]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d110      	bne.n	800b35e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	6a1b      	ldr	r3, [r3, #32]
 800b340:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	881b      	ldrh	r3, [r3, #0]
 800b346:	461a      	mov	r2, r3
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b350:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	6a1b      	ldr	r3, [r3, #32]
 800b356:	1c9a      	adds	r2, r3, #2
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	621a      	str	r2, [r3, #32]
 800b35c:	e008      	b.n	800b370 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6a1b      	ldr	r3, [r3, #32]
 800b362:	1c59      	adds	r1, r3, #1
 800b364:	687a      	ldr	r2, [r7, #4]
 800b366:	6211      	str	r1, [r2, #32]
 800b368:	781a      	ldrb	r2, [r3, #0]
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b374:	b29b      	uxth	r3, r3
 800b376:	3b01      	subs	r3, #1
 800b378:	b29b      	uxth	r3, r3
 800b37a:	687a      	ldr	r2, [r7, #4]
 800b37c:	4619      	mov	r1, r3
 800b37e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b380:	2b00      	cmp	r3, #0
 800b382:	d10f      	bne.n	800b3a4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	68da      	ldr	r2, [r3, #12]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b392:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	68da      	ldr	r2, [r3, #12]
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b3a2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	e000      	b.n	800b3aa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b3a8:	2302      	movs	r3, #2
  }
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3714      	adds	r7, #20
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b4:	4770      	bx	lr

0800b3b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b3b6:	b580      	push	{r7, lr}
 800b3b8:	b082      	sub	sp, #8
 800b3ba:	af00      	add	r7, sp, #0
 800b3bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	68da      	ldr	r2, [r3, #12]
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b3cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2220      	movs	r2, #32
 800b3d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b3d6:	6878      	ldr	r0, [r7, #4]
 800b3d8:	f7ff fe5a 	bl	800b090 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b3dc:	2300      	movs	r3, #0
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	3708      	adds	r7, #8
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd80      	pop	{r7, pc}

0800b3e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b3e6:	b580      	push	{r7, lr}
 800b3e8:	b08c      	sub	sp, #48	; 0x30
 800b3ea:	af00      	add	r7, sp, #0
 800b3ec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b3f4:	b2db      	uxtb	r3, r3
 800b3f6:	2b22      	cmp	r3, #34	; 0x22
 800b3f8:	f040 80ab 	bne.w	800b552 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	689b      	ldr	r3, [r3, #8]
 800b400:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b404:	d117      	bne.n	800b436 <UART_Receive_IT+0x50>
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	691b      	ldr	r3, [r3, #16]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d113      	bne.n	800b436 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b40e:	2300      	movs	r3, #0
 800b410:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b416:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	685b      	ldr	r3, [r3, #4]
 800b41e:	b29b      	uxth	r3, r3
 800b420:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b424:	b29a      	uxth	r2, r3
 800b426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b428:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b42e:	1c9a      	adds	r2, r3, #2
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	629a      	str	r2, [r3, #40]	; 0x28
 800b434:	e026      	b.n	800b484 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b43a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b43c:	2300      	movs	r3, #0
 800b43e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	689b      	ldr	r3, [r3, #8]
 800b444:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b448:	d007      	beq.n	800b45a <UART_Receive_IT+0x74>
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	689b      	ldr	r3, [r3, #8]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d10a      	bne.n	800b468 <UART_Receive_IT+0x82>
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	691b      	ldr	r3, [r3, #16]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d106      	bne.n	800b468 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	685b      	ldr	r3, [r3, #4]
 800b460:	b2da      	uxtb	r2, r3
 800b462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b464:	701a      	strb	r2, [r3, #0]
 800b466:	e008      	b.n	800b47a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	685b      	ldr	r3, [r3, #4]
 800b46e:	b2db      	uxtb	r3, r3
 800b470:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b474:	b2da      	uxtb	r2, r3
 800b476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b478:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b47e:	1c5a      	adds	r2, r3, #1
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b488:	b29b      	uxth	r3, r3
 800b48a:	3b01      	subs	r3, #1
 800b48c:	b29b      	uxth	r3, r3
 800b48e:	687a      	ldr	r2, [r7, #4]
 800b490:	4619      	mov	r1, r3
 800b492:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b494:	2b00      	cmp	r3, #0
 800b496:	d15a      	bne.n	800b54e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	68da      	ldr	r2, [r3, #12]
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	f022 0220 	bic.w	r2, r2, #32
 800b4a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	68da      	ldr	r2, [r3, #12]
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b4b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	695a      	ldr	r2, [r3, #20]
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f022 0201 	bic.w	r2, r2, #1
 800b4c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2220      	movs	r2, #32
 800b4cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4d4:	2b01      	cmp	r3, #1
 800b4d6:	d135      	bne.n	800b544 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	2200      	movs	r2, #0
 800b4dc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	330c      	adds	r3, #12
 800b4e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4e6:	697b      	ldr	r3, [r7, #20]
 800b4e8:	e853 3f00 	ldrex	r3, [r3]
 800b4ec:	613b      	str	r3, [r7, #16]
   return(result);
 800b4ee:	693b      	ldr	r3, [r7, #16]
 800b4f0:	f023 0310 	bic.w	r3, r3, #16
 800b4f4:	627b      	str	r3, [r7, #36]	; 0x24
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	330c      	adds	r3, #12
 800b4fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4fe:	623a      	str	r2, [r7, #32]
 800b500:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b502:	69f9      	ldr	r1, [r7, #28]
 800b504:	6a3a      	ldr	r2, [r7, #32]
 800b506:	e841 2300 	strex	r3, r2, [r1]
 800b50a:	61bb      	str	r3, [r7, #24]
   return(result);
 800b50c:	69bb      	ldr	r3, [r7, #24]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d1e5      	bne.n	800b4de <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	f003 0310 	and.w	r3, r3, #16
 800b51c:	2b10      	cmp	r3, #16
 800b51e:	d10a      	bne.n	800b536 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b520:	2300      	movs	r3, #0
 800b522:	60fb      	str	r3, [r7, #12]
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	60fb      	str	r3, [r7, #12]
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	685b      	ldr	r3, [r3, #4]
 800b532:	60fb      	str	r3, [r7, #12]
 800b534:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b53a:	4619      	mov	r1, r3
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f7ff fdbb 	bl	800b0b8 <HAL_UARTEx_RxEventCallback>
 800b542:	e002      	b.n	800b54a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	f7fb f94b 	bl	80067e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b54a:	2300      	movs	r3, #0
 800b54c:	e002      	b.n	800b554 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b54e:	2300      	movs	r3, #0
 800b550:	e000      	b.n	800b554 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b552:	2302      	movs	r3, #2
  }
}
 800b554:	4618      	mov	r0, r3
 800b556:	3730      	adds	r7, #48	; 0x30
 800b558:	46bd      	mov	sp, r7
 800b55a:	bd80      	pop	{r7, pc}

0800b55c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b55c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b560:	b0c0      	sub	sp, #256	; 0x100
 800b562:	af00      	add	r7, sp, #0
 800b564:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	691b      	ldr	r3, [r3, #16]
 800b570:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b578:	68d9      	ldr	r1, [r3, #12]
 800b57a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b57e:	681a      	ldr	r2, [r3, #0]
 800b580:	ea40 0301 	orr.w	r3, r0, r1
 800b584:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b58a:	689a      	ldr	r2, [r3, #8]
 800b58c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b590:	691b      	ldr	r3, [r3, #16]
 800b592:	431a      	orrs	r2, r3
 800b594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b598:	695b      	ldr	r3, [r3, #20]
 800b59a:	431a      	orrs	r2, r3
 800b59c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5a0:	69db      	ldr	r3, [r3, #28]
 800b5a2:	4313      	orrs	r3, r2
 800b5a4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b5a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	68db      	ldr	r3, [r3, #12]
 800b5b0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b5b4:	f021 010c 	bic.w	r1, r1, #12
 800b5b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5bc:	681a      	ldr	r2, [r3, #0]
 800b5be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b5c2:	430b      	orrs	r3, r1
 800b5c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b5c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	695b      	ldr	r3, [r3, #20]
 800b5ce:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b5d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5d6:	6999      	ldr	r1, [r3, #24]
 800b5d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5dc:	681a      	ldr	r2, [r3, #0]
 800b5de:	ea40 0301 	orr.w	r3, r0, r1
 800b5e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b5e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5e8:	681a      	ldr	r2, [r3, #0]
 800b5ea:	4b8f      	ldr	r3, [pc, #572]	; (800b828 <UART_SetConfig+0x2cc>)
 800b5ec:	429a      	cmp	r2, r3
 800b5ee:	d005      	beq.n	800b5fc <UART_SetConfig+0xa0>
 800b5f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5f4:	681a      	ldr	r2, [r3, #0]
 800b5f6:	4b8d      	ldr	r3, [pc, #564]	; (800b82c <UART_SetConfig+0x2d0>)
 800b5f8:	429a      	cmp	r2, r3
 800b5fa:	d104      	bne.n	800b606 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b5fc:	f7fd f8d2 	bl	80087a4 <HAL_RCC_GetPCLK2Freq>
 800b600:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b604:	e003      	b.n	800b60e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b606:	f7fd f8b9 	bl	800877c <HAL_RCC_GetPCLK1Freq>
 800b60a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b60e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b612:	69db      	ldr	r3, [r3, #28]
 800b614:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b618:	f040 810c 	bne.w	800b834 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b61c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b620:	2200      	movs	r2, #0
 800b622:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b626:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b62a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b62e:	4622      	mov	r2, r4
 800b630:	462b      	mov	r3, r5
 800b632:	1891      	adds	r1, r2, r2
 800b634:	65b9      	str	r1, [r7, #88]	; 0x58
 800b636:	415b      	adcs	r3, r3
 800b638:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b63a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b63e:	4621      	mov	r1, r4
 800b640:	eb12 0801 	adds.w	r8, r2, r1
 800b644:	4629      	mov	r1, r5
 800b646:	eb43 0901 	adc.w	r9, r3, r1
 800b64a:	f04f 0200 	mov.w	r2, #0
 800b64e:	f04f 0300 	mov.w	r3, #0
 800b652:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b656:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b65a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b65e:	4690      	mov	r8, r2
 800b660:	4699      	mov	r9, r3
 800b662:	4623      	mov	r3, r4
 800b664:	eb18 0303 	adds.w	r3, r8, r3
 800b668:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b66c:	462b      	mov	r3, r5
 800b66e:	eb49 0303 	adc.w	r3, r9, r3
 800b672:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b67a:	685b      	ldr	r3, [r3, #4]
 800b67c:	2200      	movs	r2, #0
 800b67e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b682:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b686:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b68a:	460b      	mov	r3, r1
 800b68c:	18db      	adds	r3, r3, r3
 800b68e:	653b      	str	r3, [r7, #80]	; 0x50
 800b690:	4613      	mov	r3, r2
 800b692:	eb42 0303 	adc.w	r3, r2, r3
 800b696:	657b      	str	r3, [r7, #84]	; 0x54
 800b698:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b69c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b6a0:	f7f5 fb12 	bl	8000cc8 <__aeabi_uldivmod>
 800b6a4:	4602      	mov	r2, r0
 800b6a6:	460b      	mov	r3, r1
 800b6a8:	4b61      	ldr	r3, [pc, #388]	; (800b830 <UART_SetConfig+0x2d4>)
 800b6aa:	fba3 2302 	umull	r2, r3, r3, r2
 800b6ae:	095b      	lsrs	r3, r3, #5
 800b6b0:	011c      	lsls	r4, r3, #4
 800b6b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b6bc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b6c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b6c4:	4642      	mov	r2, r8
 800b6c6:	464b      	mov	r3, r9
 800b6c8:	1891      	adds	r1, r2, r2
 800b6ca:	64b9      	str	r1, [r7, #72]	; 0x48
 800b6cc:	415b      	adcs	r3, r3
 800b6ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b6d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b6d4:	4641      	mov	r1, r8
 800b6d6:	eb12 0a01 	adds.w	sl, r2, r1
 800b6da:	4649      	mov	r1, r9
 800b6dc:	eb43 0b01 	adc.w	fp, r3, r1
 800b6e0:	f04f 0200 	mov.w	r2, #0
 800b6e4:	f04f 0300 	mov.w	r3, #0
 800b6e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b6ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b6f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b6f4:	4692      	mov	sl, r2
 800b6f6:	469b      	mov	fp, r3
 800b6f8:	4643      	mov	r3, r8
 800b6fa:	eb1a 0303 	adds.w	r3, sl, r3
 800b6fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b702:	464b      	mov	r3, r9
 800b704:	eb4b 0303 	adc.w	r3, fp, r3
 800b708:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b70c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	2200      	movs	r2, #0
 800b714:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b718:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b71c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b720:	460b      	mov	r3, r1
 800b722:	18db      	adds	r3, r3, r3
 800b724:	643b      	str	r3, [r7, #64]	; 0x40
 800b726:	4613      	mov	r3, r2
 800b728:	eb42 0303 	adc.w	r3, r2, r3
 800b72c:	647b      	str	r3, [r7, #68]	; 0x44
 800b72e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b732:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b736:	f7f5 fac7 	bl	8000cc8 <__aeabi_uldivmod>
 800b73a:	4602      	mov	r2, r0
 800b73c:	460b      	mov	r3, r1
 800b73e:	4611      	mov	r1, r2
 800b740:	4b3b      	ldr	r3, [pc, #236]	; (800b830 <UART_SetConfig+0x2d4>)
 800b742:	fba3 2301 	umull	r2, r3, r3, r1
 800b746:	095b      	lsrs	r3, r3, #5
 800b748:	2264      	movs	r2, #100	; 0x64
 800b74a:	fb02 f303 	mul.w	r3, r2, r3
 800b74e:	1acb      	subs	r3, r1, r3
 800b750:	00db      	lsls	r3, r3, #3
 800b752:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b756:	4b36      	ldr	r3, [pc, #216]	; (800b830 <UART_SetConfig+0x2d4>)
 800b758:	fba3 2302 	umull	r2, r3, r3, r2
 800b75c:	095b      	lsrs	r3, r3, #5
 800b75e:	005b      	lsls	r3, r3, #1
 800b760:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b764:	441c      	add	r4, r3
 800b766:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b76a:	2200      	movs	r2, #0
 800b76c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b770:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b774:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b778:	4642      	mov	r2, r8
 800b77a:	464b      	mov	r3, r9
 800b77c:	1891      	adds	r1, r2, r2
 800b77e:	63b9      	str	r1, [r7, #56]	; 0x38
 800b780:	415b      	adcs	r3, r3
 800b782:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b784:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b788:	4641      	mov	r1, r8
 800b78a:	1851      	adds	r1, r2, r1
 800b78c:	6339      	str	r1, [r7, #48]	; 0x30
 800b78e:	4649      	mov	r1, r9
 800b790:	414b      	adcs	r3, r1
 800b792:	637b      	str	r3, [r7, #52]	; 0x34
 800b794:	f04f 0200 	mov.w	r2, #0
 800b798:	f04f 0300 	mov.w	r3, #0
 800b79c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b7a0:	4659      	mov	r1, fp
 800b7a2:	00cb      	lsls	r3, r1, #3
 800b7a4:	4651      	mov	r1, sl
 800b7a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b7aa:	4651      	mov	r1, sl
 800b7ac:	00ca      	lsls	r2, r1, #3
 800b7ae:	4610      	mov	r0, r2
 800b7b0:	4619      	mov	r1, r3
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	4642      	mov	r2, r8
 800b7b6:	189b      	adds	r3, r3, r2
 800b7b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b7bc:	464b      	mov	r3, r9
 800b7be:	460a      	mov	r2, r1
 800b7c0:	eb42 0303 	adc.w	r3, r2, r3
 800b7c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b7c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b7cc:	685b      	ldr	r3, [r3, #4]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b7d4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b7d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b7dc:	460b      	mov	r3, r1
 800b7de:	18db      	adds	r3, r3, r3
 800b7e0:	62bb      	str	r3, [r7, #40]	; 0x28
 800b7e2:	4613      	mov	r3, r2
 800b7e4:	eb42 0303 	adc.w	r3, r2, r3
 800b7e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b7ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b7ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b7f2:	f7f5 fa69 	bl	8000cc8 <__aeabi_uldivmod>
 800b7f6:	4602      	mov	r2, r0
 800b7f8:	460b      	mov	r3, r1
 800b7fa:	4b0d      	ldr	r3, [pc, #52]	; (800b830 <UART_SetConfig+0x2d4>)
 800b7fc:	fba3 1302 	umull	r1, r3, r3, r2
 800b800:	095b      	lsrs	r3, r3, #5
 800b802:	2164      	movs	r1, #100	; 0x64
 800b804:	fb01 f303 	mul.w	r3, r1, r3
 800b808:	1ad3      	subs	r3, r2, r3
 800b80a:	00db      	lsls	r3, r3, #3
 800b80c:	3332      	adds	r3, #50	; 0x32
 800b80e:	4a08      	ldr	r2, [pc, #32]	; (800b830 <UART_SetConfig+0x2d4>)
 800b810:	fba2 2303 	umull	r2, r3, r2, r3
 800b814:	095b      	lsrs	r3, r3, #5
 800b816:	f003 0207 	and.w	r2, r3, #7
 800b81a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	4422      	add	r2, r4
 800b822:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b824:	e105      	b.n	800ba32 <UART_SetConfig+0x4d6>
 800b826:	bf00      	nop
 800b828:	40011000 	.word	0x40011000
 800b82c:	40011400 	.word	0x40011400
 800b830:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b834:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b838:	2200      	movs	r2, #0
 800b83a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b83e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b842:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b846:	4642      	mov	r2, r8
 800b848:	464b      	mov	r3, r9
 800b84a:	1891      	adds	r1, r2, r2
 800b84c:	6239      	str	r1, [r7, #32]
 800b84e:	415b      	adcs	r3, r3
 800b850:	627b      	str	r3, [r7, #36]	; 0x24
 800b852:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b856:	4641      	mov	r1, r8
 800b858:	1854      	adds	r4, r2, r1
 800b85a:	4649      	mov	r1, r9
 800b85c:	eb43 0501 	adc.w	r5, r3, r1
 800b860:	f04f 0200 	mov.w	r2, #0
 800b864:	f04f 0300 	mov.w	r3, #0
 800b868:	00eb      	lsls	r3, r5, #3
 800b86a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b86e:	00e2      	lsls	r2, r4, #3
 800b870:	4614      	mov	r4, r2
 800b872:	461d      	mov	r5, r3
 800b874:	4643      	mov	r3, r8
 800b876:	18e3      	adds	r3, r4, r3
 800b878:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b87c:	464b      	mov	r3, r9
 800b87e:	eb45 0303 	adc.w	r3, r5, r3
 800b882:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	2200      	movs	r2, #0
 800b88e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b892:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b896:	f04f 0200 	mov.w	r2, #0
 800b89a:	f04f 0300 	mov.w	r3, #0
 800b89e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b8a2:	4629      	mov	r1, r5
 800b8a4:	008b      	lsls	r3, r1, #2
 800b8a6:	4621      	mov	r1, r4
 800b8a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b8ac:	4621      	mov	r1, r4
 800b8ae:	008a      	lsls	r2, r1, #2
 800b8b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b8b4:	f7f5 fa08 	bl	8000cc8 <__aeabi_uldivmod>
 800b8b8:	4602      	mov	r2, r0
 800b8ba:	460b      	mov	r3, r1
 800b8bc:	4b60      	ldr	r3, [pc, #384]	; (800ba40 <UART_SetConfig+0x4e4>)
 800b8be:	fba3 2302 	umull	r2, r3, r3, r2
 800b8c2:	095b      	lsrs	r3, r3, #5
 800b8c4:	011c      	lsls	r4, r3, #4
 800b8c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b8d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b8d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b8d8:	4642      	mov	r2, r8
 800b8da:	464b      	mov	r3, r9
 800b8dc:	1891      	adds	r1, r2, r2
 800b8de:	61b9      	str	r1, [r7, #24]
 800b8e0:	415b      	adcs	r3, r3
 800b8e2:	61fb      	str	r3, [r7, #28]
 800b8e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b8e8:	4641      	mov	r1, r8
 800b8ea:	1851      	adds	r1, r2, r1
 800b8ec:	6139      	str	r1, [r7, #16]
 800b8ee:	4649      	mov	r1, r9
 800b8f0:	414b      	adcs	r3, r1
 800b8f2:	617b      	str	r3, [r7, #20]
 800b8f4:	f04f 0200 	mov.w	r2, #0
 800b8f8:	f04f 0300 	mov.w	r3, #0
 800b8fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b900:	4659      	mov	r1, fp
 800b902:	00cb      	lsls	r3, r1, #3
 800b904:	4651      	mov	r1, sl
 800b906:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b90a:	4651      	mov	r1, sl
 800b90c:	00ca      	lsls	r2, r1, #3
 800b90e:	4610      	mov	r0, r2
 800b910:	4619      	mov	r1, r3
 800b912:	4603      	mov	r3, r0
 800b914:	4642      	mov	r2, r8
 800b916:	189b      	adds	r3, r3, r2
 800b918:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b91c:	464b      	mov	r3, r9
 800b91e:	460a      	mov	r2, r1
 800b920:	eb42 0303 	adc.w	r3, r2, r3
 800b924:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b92c:	685b      	ldr	r3, [r3, #4]
 800b92e:	2200      	movs	r2, #0
 800b930:	67bb      	str	r3, [r7, #120]	; 0x78
 800b932:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b934:	f04f 0200 	mov.w	r2, #0
 800b938:	f04f 0300 	mov.w	r3, #0
 800b93c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b940:	4649      	mov	r1, r9
 800b942:	008b      	lsls	r3, r1, #2
 800b944:	4641      	mov	r1, r8
 800b946:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b94a:	4641      	mov	r1, r8
 800b94c:	008a      	lsls	r2, r1, #2
 800b94e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b952:	f7f5 f9b9 	bl	8000cc8 <__aeabi_uldivmod>
 800b956:	4602      	mov	r2, r0
 800b958:	460b      	mov	r3, r1
 800b95a:	4b39      	ldr	r3, [pc, #228]	; (800ba40 <UART_SetConfig+0x4e4>)
 800b95c:	fba3 1302 	umull	r1, r3, r3, r2
 800b960:	095b      	lsrs	r3, r3, #5
 800b962:	2164      	movs	r1, #100	; 0x64
 800b964:	fb01 f303 	mul.w	r3, r1, r3
 800b968:	1ad3      	subs	r3, r2, r3
 800b96a:	011b      	lsls	r3, r3, #4
 800b96c:	3332      	adds	r3, #50	; 0x32
 800b96e:	4a34      	ldr	r2, [pc, #208]	; (800ba40 <UART_SetConfig+0x4e4>)
 800b970:	fba2 2303 	umull	r2, r3, r2, r3
 800b974:	095b      	lsrs	r3, r3, #5
 800b976:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b97a:	441c      	add	r4, r3
 800b97c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b980:	2200      	movs	r2, #0
 800b982:	673b      	str	r3, [r7, #112]	; 0x70
 800b984:	677a      	str	r2, [r7, #116]	; 0x74
 800b986:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b98a:	4642      	mov	r2, r8
 800b98c:	464b      	mov	r3, r9
 800b98e:	1891      	adds	r1, r2, r2
 800b990:	60b9      	str	r1, [r7, #8]
 800b992:	415b      	adcs	r3, r3
 800b994:	60fb      	str	r3, [r7, #12]
 800b996:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b99a:	4641      	mov	r1, r8
 800b99c:	1851      	adds	r1, r2, r1
 800b99e:	6039      	str	r1, [r7, #0]
 800b9a0:	4649      	mov	r1, r9
 800b9a2:	414b      	adcs	r3, r1
 800b9a4:	607b      	str	r3, [r7, #4]
 800b9a6:	f04f 0200 	mov.w	r2, #0
 800b9aa:	f04f 0300 	mov.w	r3, #0
 800b9ae:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b9b2:	4659      	mov	r1, fp
 800b9b4:	00cb      	lsls	r3, r1, #3
 800b9b6:	4651      	mov	r1, sl
 800b9b8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b9bc:	4651      	mov	r1, sl
 800b9be:	00ca      	lsls	r2, r1, #3
 800b9c0:	4610      	mov	r0, r2
 800b9c2:	4619      	mov	r1, r3
 800b9c4:	4603      	mov	r3, r0
 800b9c6:	4642      	mov	r2, r8
 800b9c8:	189b      	adds	r3, r3, r2
 800b9ca:	66bb      	str	r3, [r7, #104]	; 0x68
 800b9cc:	464b      	mov	r3, r9
 800b9ce:	460a      	mov	r2, r1
 800b9d0:	eb42 0303 	adc.w	r3, r2, r3
 800b9d4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b9d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9da:	685b      	ldr	r3, [r3, #4]
 800b9dc:	2200      	movs	r2, #0
 800b9de:	663b      	str	r3, [r7, #96]	; 0x60
 800b9e0:	667a      	str	r2, [r7, #100]	; 0x64
 800b9e2:	f04f 0200 	mov.w	r2, #0
 800b9e6:	f04f 0300 	mov.w	r3, #0
 800b9ea:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b9ee:	4649      	mov	r1, r9
 800b9f0:	008b      	lsls	r3, r1, #2
 800b9f2:	4641      	mov	r1, r8
 800b9f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b9f8:	4641      	mov	r1, r8
 800b9fa:	008a      	lsls	r2, r1, #2
 800b9fc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800ba00:	f7f5 f962 	bl	8000cc8 <__aeabi_uldivmod>
 800ba04:	4602      	mov	r2, r0
 800ba06:	460b      	mov	r3, r1
 800ba08:	4b0d      	ldr	r3, [pc, #52]	; (800ba40 <UART_SetConfig+0x4e4>)
 800ba0a:	fba3 1302 	umull	r1, r3, r3, r2
 800ba0e:	095b      	lsrs	r3, r3, #5
 800ba10:	2164      	movs	r1, #100	; 0x64
 800ba12:	fb01 f303 	mul.w	r3, r1, r3
 800ba16:	1ad3      	subs	r3, r2, r3
 800ba18:	011b      	lsls	r3, r3, #4
 800ba1a:	3332      	adds	r3, #50	; 0x32
 800ba1c:	4a08      	ldr	r2, [pc, #32]	; (800ba40 <UART_SetConfig+0x4e4>)
 800ba1e:	fba2 2303 	umull	r2, r3, r2, r3
 800ba22:	095b      	lsrs	r3, r3, #5
 800ba24:	f003 020f 	and.w	r2, r3, #15
 800ba28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	4422      	add	r2, r4
 800ba30:	609a      	str	r2, [r3, #8]
}
 800ba32:	bf00      	nop
 800ba34:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ba3e:	bf00      	nop
 800ba40:	51eb851f 	.word	0x51eb851f

0800ba44 <atof>:
 800ba44:	2100      	movs	r1, #0
 800ba46:	f001 bb61 	b.w	800d10c <strtod>

0800ba4a <atoi>:
 800ba4a:	220a      	movs	r2, #10
 800ba4c:	2100      	movs	r1, #0
 800ba4e:	f001 bbeb 	b.w	800d228 <strtol>
	...

0800ba54 <__errno>:
 800ba54:	4b01      	ldr	r3, [pc, #4]	; (800ba5c <__errno+0x8>)
 800ba56:	6818      	ldr	r0, [r3, #0]
 800ba58:	4770      	bx	lr
 800ba5a:	bf00      	nop
 800ba5c:	2000004c 	.word	0x2000004c

0800ba60 <__libc_init_array>:
 800ba60:	b570      	push	{r4, r5, r6, lr}
 800ba62:	4d0d      	ldr	r5, [pc, #52]	; (800ba98 <__libc_init_array+0x38>)
 800ba64:	4c0d      	ldr	r4, [pc, #52]	; (800ba9c <__libc_init_array+0x3c>)
 800ba66:	1b64      	subs	r4, r4, r5
 800ba68:	10a4      	asrs	r4, r4, #2
 800ba6a:	2600      	movs	r6, #0
 800ba6c:	42a6      	cmp	r6, r4
 800ba6e:	d109      	bne.n	800ba84 <__libc_init_array+0x24>
 800ba70:	4d0b      	ldr	r5, [pc, #44]	; (800baa0 <__libc_init_array+0x40>)
 800ba72:	4c0c      	ldr	r4, [pc, #48]	; (800baa4 <__libc_init_array+0x44>)
 800ba74:	f004 fcaa 	bl	80103cc <_init>
 800ba78:	1b64      	subs	r4, r4, r5
 800ba7a:	10a4      	asrs	r4, r4, #2
 800ba7c:	2600      	movs	r6, #0
 800ba7e:	42a6      	cmp	r6, r4
 800ba80:	d105      	bne.n	800ba8e <__libc_init_array+0x2e>
 800ba82:	bd70      	pop	{r4, r5, r6, pc}
 800ba84:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba88:	4798      	blx	r3
 800ba8a:	3601      	adds	r6, #1
 800ba8c:	e7ee      	b.n	800ba6c <__libc_init_array+0xc>
 800ba8e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba92:	4798      	blx	r3
 800ba94:	3601      	adds	r6, #1
 800ba96:	e7f2      	b.n	800ba7e <__libc_init_array+0x1e>
 800ba98:	08011aa0 	.word	0x08011aa0
 800ba9c:	08011aa0 	.word	0x08011aa0
 800baa0:	08011aa0 	.word	0x08011aa0
 800baa4:	08011aa4 	.word	0x08011aa4

0800baa8 <memcpy>:
 800baa8:	440a      	add	r2, r1
 800baaa:	4291      	cmp	r1, r2
 800baac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bab0:	d100      	bne.n	800bab4 <memcpy+0xc>
 800bab2:	4770      	bx	lr
 800bab4:	b510      	push	{r4, lr}
 800bab6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800baba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800babe:	4291      	cmp	r1, r2
 800bac0:	d1f9      	bne.n	800bab6 <memcpy+0xe>
 800bac2:	bd10      	pop	{r4, pc}

0800bac4 <memset>:
 800bac4:	4402      	add	r2, r0
 800bac6:	4603      	mov	r3, r0
 800bac8:	4293      	cmp	r3, r2
 800baca:	d100      	bne.n	800bace <memset+0xa>
 800bacc:	4770      	bx	lr
 800bace:	f803 1b01 	strb.w	r1, [r3], #1
 800bad2:	e7f9      	b.n	800bac8 <memset+0x4>

0800bad4 <__cvt>:
 800bad4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bad8:	ec55 4b10 	vmov	r4, r5, d0
 800badc:	2d00      	cmp	r5, #0
 800bade:	460e      	mov	r6, r1
 800bae0:	4619      	mov	r1, r3
 800bae2:	462b      	mov	r3, r5
 800bae4:	bfbb      	ittet	lt
 800bae6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800baea:	461d      	movlt	r5, r3
 800baec:	2300      	movge	r3, #0
 800baee:	232d      	movlt	r3, #45	; 0x2d
 800baf0:	700b      	strb	r3, [r1, #0]
 800baf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800baf4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800baf8:	4691      	mov	r9, r2
 800bafa:	f023 0820 	bic.w	r8, r3, #32
 800bafe:	bfbc      	itt	lt
 800bb00:	4622      	movlt	r2, r4
 800bb02:	4614      	movlt	r4, r2
 800bb04:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bb08:	d005      	beq.n	800bb16 <__cvt+0x42>
 800bb0a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bb0e:	d100      	bne.n	800bb12 <__cvt+0x3e>
 800bb10:	3601      	adds	r6, #1
 800bb12:	2102      	movs	r1, #2
 800bb14:	e000      	b.n	800bb18 <__cvt+0x44>
 800bb16:	2103      	movs	r1, #3
 800bb18:	ab03      	add	r3, sp, #12
 800bb1a:	9301      	str	r3, [sp, #4]
 800bb1c:	ab02      	add	r3, sp, #8
 800bb1e:	9300      	str	r3, [sp, #0]
 800bb20:	ec45 4b10 	vmov	d0, r4, r5
 800bb24:	4653      	mov	r3, sl
 800bb26:	4632      	mov	r2, r6
 800bb28:	f001 fcd6 	bl	800d4d8 <_dtoa_r>
 800bb2c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bb30:	4607      	mov	r7, r0
 800bb32:	d102      	bne.n	800bb3a <__cvt+0x66>
 800bb34:	f019 0f01 	tst.w	r9, #1
 800bb38:	d022      	beq.n	800bb80 <__cvt+0xac>
 800bb3a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bb3e:	eb07 0906 	add.w	r9, r7, r6
 800bb42:	d110      	bne.n	800bb66 <__cvt+0x92>
 800bb44:	783b      	ldrb	r3, [r7, #0]
 800bb46:	2b30      	cmp	r3, #48	; 0x30
 800bb48:	d10a      	bne.n	800bb60 <__cvt+0x8c>
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	4620      	mov	r0, r4
 800bb50:	4629      	mov	r1, r5
 800bb52:	f7f4 ffd9 	bl	8000b08 <__aeabi_dcmpeq>
 800bb56:	b918      	cbnz	r0, 800bb60 <__cvt+0x8c>
 800bb58:	f1c6 0601 	rsb	r6, r6, #1
 800bb5c:	f8ca 6000 	str.w	r6, [sl]
 800bb60:	f8da 3000 	ldr.w	r3, [sl]
 800bb64:	4499      	add	r9, r3
 800bb66:	2200      	movs	r2, #0
 800bb68:	2300      	movs	r3, #0
 800bb6a:	4620      	mov	r0, r4
 800bb6c:	4629      	mov	r1, r5
 800bb6e:	f7f4 ffcb 	bl	8000b08 <__aeabi_dcmpeq>
 800bb72:	b108      	cbz	r0, 800bb78 <__cvt+0xa4>
 800bb74:	f8cd 900c 	str.w	r9, [sp, #12]
 800bb78:	2230      	movs	r2, #48	; 0x30
 800bb7a:	9b03      	ldr	r3, [sp, #12]
 800bb7c:	454b      	cmp	r3, r9
 800bb7e:	d307      	bcc.n	800bb90 <__cvt+0xbc>
 800bb80:	9b03      	ldr	r3, [sp, #12]
 800bb82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bb84:	1bdb      	subs	r3, r3, r7
 800bb86:	4638      	mov	r0, r7
 800bb88:	6013      	str	r3, [r2, #0]
 800bb8a:	b004      	add	sp, #16
 800bb8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb90:	1c59      	adds	r1, r3, #1
 800bb92:	9103      	str	r1, [sp, #12]
 800bb94:	701a      	strb	r2, [r3, #0]
 800bb96:	e7f0      	b.n	800bb7a <__cvt+0xa6>

0800bb98 <__exponent>:
 800bb98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	2900      	cmp	r1, #0
 800bb9e:	bfb8      	it	lt
 800bba0:	4249      	neglt	r1, r1
 800bba2:	f803 2b02 	strb.w	r2, [r3], #2
 800bba6:	bfb4      	ite	lt
 800bba8:	222d      	movlt	r2, #45	; 0x2d
 800bbaa:	222b      	movge	r2, #43	; 0x2b
 800bbac:	2909      	cmp	r1, #9
 800bbae:	7042      	strb	r2, [r0, #1]
 800bbb0:	dd2a      	ble.n	800bc08 <__exponent+0x70>
 800bbb2:	f10d 0407 	add.w	r4, sp, #7
 800bbb6:	46a4      	mov	ip, r4
 800bbb8:	270a      	movs	r7, #10
 800bbba:	46a6      	mov	lr, r4
 800bbbc:	460a      	mov	r2, r1
 800bbbe:	fb91 f6f7 	sdiv	r6, r1, r7
 800bbc2:	fb07 1516 	mls	r5, r7, r6, r1
 800bbc6:	3530      	adds	r5, #48	; 0x30
 800bbc8:	2a63      	cmp	r2, #99	; 0x63
 800bbca:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800bbce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800bbd2:	4631      	mov	r1, r6
 800bbd4:	dcf1      	bgt.n	800bbba <__exponent+0x22>
 800bbd6:	3130      	adds	r1, #48	; 0x30
 800bbd8:	f1ae 0502 	sub.w	r5, lr, #2
 800bbdc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800bbe0:	1c44      	adds	r4, r0, #1
 800bbe2:	4629      	mov	r1, r5
 800bbe4:	4561      	cmp	r1, ip
 800bbe6:	d30a      	bcc.n	800bbfe <__exponent+0x66>
 800bbe8:	f10d 0209 	add.w	r2, sp, #9
 800bbec:	eba2 020e 	sub.w	r2, r2, lr
 800bbf0:	4565      	cmp	r5, ip
 800bbf2:	bf88      	it	hi
 800bbf4:	2200      	movhi	r2, #0
 800bbf6:	4413      	add	r3, r2
 800bbf8:	1a18      	subs	r0, r3, r0
 800bbfa:	b003      	add	sp, #12
 800bbfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc02:	f804 2f01 	strb.w	r2, [r4, #1]!
 800bc06:	e7ed      	b.n	800bbe4 <__exponent+0x4c>
 800bc08:	2330      	movs	r3, #48	; 0x30
 800bc0a:	3130      	adds	r1, #48	; 0x30
 800bc0c:	7083      	strb	r3, [r0, #2]
 800bc0e:	70c1      	strb	r1, [r0, #3]
 800bc10:	1d03      	adds	r3, r0, #4
 800bc12:	e7f1      	b.n	800bbf8 <__exponent+0x60>

0800bc14 <_printf_float>:
 800bc14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc18:	ed2d 8b02 	vpush	{d8}
 800bc1c:	b08d      	sub	sp, #52	; 0x34
 800bc1e:	460c      	mov	r4, r1
 800bc20:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800bc24:	4616      	mov	r6, r2
 800bc26:	461f      	mov	r7, r3
 800bc28:	4605      	mov	r5, r0
 800bc2a:	f002 ff69 	bl	800eb00 <_localeconv_r>
 800bc2e:	f8d0 a000 	ldr.w	sl, [r0]
 800bc32:	4650      	mov	r0, sl
 800bc34:	f7f4 faec 	bl	8000210 <strlen>
 800bc38:	2300      	movs	r3, #0
 800bc3a:	930a      	str	r3, [sp, #40]	; 0x28
 800bc3c:	6823      	ldr	r3, [r4, #0]
 800bc3e:	9305      	str	r3, [sp, #20]
 800bc40:	f8d8 3000 	ldr.w	r3, [r8]
 800bc44:	f894 b018 	ldrb.w	fp, [r4, #24]
 800bc48:	3307      	adds	r3, #7
 800bc4a:	f023 0307 	bic.w	r3, r3, #7
 800bc4e:	f103 0208 	add.w	r2, r3, #8
 800bc52:	f8c8 2000 	str.w	r2, [r8]
 800bc56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bc5e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bc62:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bc66:	9307      	str	r3, [sp, #28]
 800bc68:	f8cd 8018 	str.w	r8, [sp, #24]
 800bc6c:	ee08 0a10 	vmov	s16, r0
 800bc70:	4b9f      	ldr	r3, [pc, #636]	; (800bef0 <_printf_float+0x2dc>)
 800bc72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bc76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bc7a:	f7f4 ff77 	bl	8000b6c <__aeabi_dcmpun>
 800bc7e:	bb88      	cbnz	r0, 800bce4 <_printf_float+0xd0>
 800bc80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bc84:	4b9a      	ldr	r3, [pc, #616]	; (800bef0 <_printf_float+0x2dc>)
 800bc86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bc8a:	f7f4 ff51 	bl	8000b30 <__aeabi_dcmple>
 800bc8e:	bb48      	cbnz	r0, 800bce4 <_printf_float+0xd0>
 800bc90:	2200      	movs	r2, #0
 800bc92:	2300      	movs	r3, #0
 800bc94:	4640      	mov	r0, r8
 800bc96:	4649      	mov	r1, r9
 800bc98:	f7f4 ff40 	bl	8000b1c <__aeabi_dcmplt>
 800bc9c:	b110      	cbz	r0, 800bca4 <_printf_float+0x90>
 800bc9e:	232d      	movs	r3, #45	; 0x2d
 800bca0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bca4:	4b93      	ldr	r3, [pc, #588]	; (800bef4 <_printf_float+0x2e0>)
 800bca6:	4894      	ldr	r0, [pc, #592]	; (800bef8 <_printf_float+0x2e4>)
 800bca8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800bcac:	bf94      	ite	ls
 800bcae:	4698      	movls	r8, r3
 800bcb0:	4680      	movhi	r8, r0
 800bcb2:	2303      	movs	r3, #3
 800bcb4:	6123      	str	r3, [r4, #16]
 800bcb6:	9b05      	ldr	r3, [sp, #20]
 800bcb8:	f023 0204 	bic.w	r2, r3, #4
 800bcbc:	6022      	str	r2, [r4, #0]
 800bcbe:	f04f 0900 	mov.w	r9, #0
 800bcc2:	9700      	str	r7, [sp, #0]
 800bcc4:	4633      	mov	r3, r6
 800bcc6:	aa0b      	add	r2, sp, #44	; 0x2c
 800bcc8:	4621      	mov	r1, r4
 800bcca:	4628      	mov	r0, r5
 800bccc:	f000 f9d8 	bl	800c080 <_printf_common>
 800bcd0:	3001      	adds	r0, #1
 800bcd2:	f040 8090 	bne.w	800bdf6 <_printf_float+0x1e2>
 800bcd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bcda:	b00d      	add	sp, #52	; 0x34
 800bcdc:	ecbd 8b02 	vpop	{d8}
 800bce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bce4:	4642      	mov	r2, r8
 800bce6:	464b      	mov	r3, r9
 800bce8:	4640      	mov	r0, r8
 800bcea:	4649      	mov	r1, r9
 800bcec:	f7f4 ff3e 	bl	8000b6c <__aeabi_dcmpun>
 800bcf0:	b140      	cbz	r0, 800bd04 <_printf_float+0xf0>
 800bcf2:	464b      	mov	r3, r9
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	bfbc      	itt	lt
 800bcf8:	232d      	movlt	r3, #45	; 0x2d
 800bcfa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bcfe:	487f      	ldr	r0, [pc, #508]	; (800befc <_printf_float+0x2e8>)
 800bd00:	4b7f      	ldr	r3, [pc, #508]	; (800bf00 <_printf_float+0x2ec>)
 800bd02:	e7d1      	b.n	800bca8 <_printf_float+0x94>
 800bd04:	6863      	ldr	r3, [r4, #4]
 800bd06:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800bd0a:	9206      	str	r2, [sp, #24]
 800bd0c:	1c5a      	adds	r2, r3, #1
 800bd0e:	d13f      	bne.n	800bd90 <_printf_float+0x17c>
 800bd10:	2306      	movs	r3, #6
 800bd12:	6063      	str	r3, [r4, #4]
 800bd14:	9b05      	ldr	r3, [sp, #20]
 800bd16:	6861      	ldr	r1, [r4, #4]
 800bd18:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	9303      	str	r3, [sp, #12]
 800bd20:	ab0a      	add	r3, sp, #40	; 0x28
 800bd22:	e9cd b301 	strd	fp, r3, [sp, #4]
 800bd26:	ab09      	add	r3, sp, #36	; 0x24
 800bd28:	ec49 8b10 	vmov	d0, r8, r9
 800bd2c:	9300      	str	r3, [sp, #0]
 800bd2e:	6022      	str	r2, [r4, #0]
 800bd30:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800bd34:	4628      	mov	r0, r5
 800bd36:	f7ff fecd 	bl	800bad4 <__cvt>
 800bd3a:	9b06      	ldr	r3, [sp, #24]
 800bd3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bd3e:	2b47      	cmp	r3, #71	; 0x47
 800bd40:	4680      	mov	r8, r0
 800bd42:	d108      	bne.n	800bd56 <_printf_float+0x142>
 800bd44:	1cc8      	adds	r0, r1, #3
 800bd46:	db02      	blt.n	800bd4e <_printf_float+0x13a>
 800bd48:	6863      	ldr	r3, [r4, #4]
 800bd4a:	4299      	cmp	r1, r3
 800bd4c:	dd41      	ble.n	800bdd2 <_printf_float+0x1be>
 800bd4e:	f1ab 0b02 	sub.w	fp, fp, #2
 800bd52:	fa5f fb8b 	uxtb.w	fp, fp
 800bd56:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bd5a:	d820      	bhi.n	800bd9e <_printf_float+0x18a>
 800bd5c:	3901      	subs	r1, #1
 800bd5e:	465a      	mov	r2, fp
 800bd60:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bd64:	9109      	str	r1, [sp, #36]	; 0x24
 800bd66:	f7ff ff17 	bl	800bb98 <__exponent>
 800bd6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd6c:	1813      	adds	r3, r2, r0
 800bd6e:	2a01      	cmp	r2, #1
 800bd70:	4681      	mov	r9, r0
 800bd72:	6123      	str	r3, [r4, #16]
 800bd74:	dc02      	bgt.n	800bd7c <_printf_float+0x168>
 800bd76:	6822      	ldr	r2, [r4, #0]
 800bd78:	07d2      	lsls	r2, r2, #31
 800bd7a:	d501      	bpl.n	800bd80 <_printf_float+0x16c>
 800bd7c:	3301      	adds	r3, #1
 800bd7e:	6123      	str	r3, [r4, #16]
 800bd80:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d09c      	beq.n	800bcc2 <_printf_float+0xae>
 800bd88:	232d      	movs	r3, #45	; 0x2d
 800bd8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd8e:	e798      	b.n	800bcc2 <_printf_float+0xae>
 800bd90:	9a06      	ldr	r2, [sp, #24]
 800bd92:	2a47      	cmp	r2, #71	; 0x47
 800bd94:	d1be      	bne.n	800bd14 <_printf_float+0x100>
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d1bc      	bne.n	800bd14 <_printf_float+0x100>
 800bd9a:	2301      	movs	r3, #1
 800bd9c:	e7b9      	b.n	800bd12 <_printf_float+0xfe>
 800bd9e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800bda2:	d118      	bne.n	800bdd6 <_printf_float+0x1c2>
 800bda4:	2900      	cmp	r1, #0
 800bda6:	6863      	ldr	r3, [r4, #4]
 800bda8:	dd0b      	ble.n	800bdc2 <_printf_float+0x1ae>
 800bdaa:	6121      	str	r1, [r4, #16]
 800bdac:	b913      	cbnz	r3, 800bdb4 <_printf_float+0x1a0>
 800bdae:	6822      	ldr	r2, [r4, #0]
 800bdb0:	07d0      	lsls	r0, r2, #31
 800bdb2:	d502      	bpl.n	800bdba <_printf_float+0x1a6>
 800bdb4:	3301      	adds	r3, #1
 800bdb6:	440b      	add	r3, r1
 800bdb8:	6123      	str	r3, [r4, #16]
 800bdba:	65a1      	str	r1, [r4, #88]	; 0x58
 800bdbc:	f04f 0900 	mov.w	r9, #0
 800bdc0:	e7de      	b.n	800bd80 <_printf_float+0x16c>
 800bdc2:	b913      	cbnz	r3, 800bdca <_printf_float+0x1b6>
 800bdc4:	6822      	ldr	r2, [r4, #0]
 800bdc6:	07d2      	lsls	r2, r2, #31
 800bdc8:	d501      	bpl.n	800bdce <_printf_float+0x1ba>
 800bdca:	3302      	adds	r3, #2
 800bdcc:	e7f4      	b.n	800bdb8 <_printf_float+0x1a4>
 800bdce:	2301      	movs	r3, #1
 800bdd0:	e7f2      	b.n	800bdb8 <_printf_float+0x1a4>
 800bdd2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800bdd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdd8:	4299      	cmp	r1, r3
 800bdda:	db05      	blt.n	800bde8 <_printf_float+0x1d4>
 800bddc:	6823      	ldr	r3, [r4, #0]
 800bdde:	6121      	str	r1, [r4, #16]
 800bde0:	07d8      	lsls	r0, r3, #31
 800bde2:	d5ea      	bpl.n	800bdba <_printf_float+0x1a6>
 800bde4:	1c4b      	adds	r3, r1, #1
 800bde6:	e7e7      	b.n	800bdb8 <_printf_float+0x1a4>
 800bde8:	2900      	cmp	r1, #0
 800bdea:	bfd4      	ite	le
 800bdec:	f1c1 0202 	rsble	r2, r1, #2
 800bdf0:	2201      	movgt	r2, #1
 800bdf2:	4413      	add	r3, r2
 800bdf4:	e7e0      	b.n	800bdb8 <_printf_float+0x1a4>
 800bdf6:	6823      	ldr	r3, [r4, #0]
 800bdf8:	055a      	lsls	r2, r3, #21
 800bdfa:	d407      	bmi.n	800be0c <_printf_float+0x1f8>
 800bdfc:	6923      	ldr	r3, [r4, #16]
 800bdfe:	4642      	mov	r2, r8
 800be00:	4631      	mov	r1, r6
 800be02:	4628      	mov	r0, r5
 800be04:	47b8      	blx	r7
 800be06:	3001      	adds	r0, #1
 800be08:	d12c      	bne.n	800be64 <_printf_float+0x250>
 800be0a:	e764      	b.n	800bcd6 <_printf_float+0xc2>
 800be0c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800be10:	f240 80e0 	bls.w	800bfd4 <_printf_float+0x3c0>
 800be14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800be18:	2200      	movs	r2, #0
 800be1a:	2300      	movs	r3, #0
 800be1c:	f7f4 fe74 	bl	8000b08 <__aeabi_dcmpeq>
 800be20:	2800      	cmp	r0, #0
 800be22:	d034      	beq.n	800be8e <_printf_float+0x27a>
 800be24:	4a37      	ldr	r2, [pc, #220]	; (800bf04 <_printf_float+0x2f0>)
 800be26:	2301      	movs	r3, #1
 800be28:	4631      	mov	r1, r6
 800be2a:	4628      	mov	r0, r5
 800be2c:	47b8      	blx	r7
 800be2e:	3001      	adds	r0, #1
 800be30:	f43f af51 	beq.w	800bcd6 <_printf_float+0xc2>
 800be34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800be38:	429a      	cmp	r2, r3
 800be3a:	db02      	blt.n	800be42 <_printf_float+0x22e>
 800be3c:	6823      	ldr	r3, [r4, #0]
 800be3e:	07d8      	lsls	r0, r3, #31
 800be40:	d510      	bpl.n	800be64 <_printf_float+0x250>
 800be42:	ee18 3a10 	vmov	r3, s16
 800be46:	4652      	mov	r2, sl
 800be48:	4631      	mov	r1, r6
 800be4a:	4628      	mov	r0, r5
 800be4c:	47b8      	blx	r7
 800be4e:	3001      	adds	r0, #1
 800be50:	f43f af41 	beq.w	800bcd6 <_printf_float+0xc2>
 800be54:	f04f 0800 	mov.w	r8, #0
 800be58:	f104 091a 	add.w	r9, r4, #26
 800be5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be5e:	3b01      	subs	r3, #1
 800be60:	4543      	cmp	r3, r8
 800be62:	dc09      	bgt.n	800be78 <_printf_float+0x264>
 800be64:	6823      	ldr	r3, [r4, #0]
 800be66:	079b      	lsls	r3, r3, #30
 800be68:	f100 8105 	bmi.w	800c076 <_printf_float+0x462>
 800be6c:	68e0      	ldr	r0, [r4, #12]
 800be6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be70:	4298      	cmp	r0, r3
 800be72:	bfb8      	it	lt
 800be74:	4618      	movlt	r0, r3
 800be76:	e730      	b.n	800bcda <_printf_float+0xc6>
 800be78:	2301      	movs	r3, #1
 800be7a:	464a      	mov	r2, r9
 800be7c:	4631      	mov	r1, r6
 800be7e:	4628      	mov	r0, r5
 800be80:	47b8      	blx	r7
 800be82:	3001      	adds	r0, #1
 800be84:	f43f af27 	beq.w	800bcd6 <_printf_float+0xc2>
 800be88:	f108 0801 	add.w	r8, r8, #1
 800be8c:	e7e6      	b.n	800be5c <_printf_float+0x248>
 800be8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be90:	2b00      	cmp	r3, #0
 800be92:	dc39      	bgt.n	800bf08 <_printf_float+0x2f4>
 800be94:	4a1b      	ldr	r2, [pc, #108]	; (800bf04 <_printf_float+0x2f0>)
 800be96:	2301      	movs	r3, #1
 800be98:	4631      	mov	r1, r6
 800be9a:	4628      	mov	r0, r5
 800be9c:	47b8      	blx	r7
 800be9e:	3001      	adds	r0, #1
 800bea0:	f43f af19 	beq.w	800bcd6 <_printf_float+0xc2>
 800bea4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bea8:	4313      	orrs	r3, r2
 800beaa:	d102      	bne.n	800beb2 <_printf_float+0x29e>
 800beac:	6823      	ldr	r3, [r4, #0]
 800beae:	07d9      	lsls	r1, r3, #31
 800beb0:	d5d8      	bpl.n	800be64 <_printf_float+0x250>
 800beb2:	ee18 3a10 	vmov	r3, s16
 800beb6:	4652      	mov	r2, sl
 800beb8:	4631      	mov	r1, r6
 800beba:	4628      	mov	r0, r5
 800bebc:	47b8      	blx	r7
 800bebe:	3001      	adds	r0, #1
 800bec0:	f43f af09 	beq.w	800bcd6 <_printf_float+0xc2>
 800bec4:	f04f 0900 	mov.w	r9, #0
 800bec8:	f104 0a1a 	add.w	sl, r4, #26
 800becc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bece:	425b      	negs	r3, r3
 800bed0:	454b      	cmp	r3, r9
 800bed2:	dc01      	bgt.n	800bed8 <_printf_float+0x2c4>
 800bed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bed6:	e792      	b.n	800bdfe <_printf_float+0x1ea>
 800bed8:	2301      	movs	r3, #1
 800beda:	4652      	mov	r2, sl
 800bedc:	4631      	mov	r1, r6
 800bede:	4628      	mov	r0, r5
 800bee0:	47b8      	blx	r7
 800bee2:	3001      	adds	r0, #1
 800bee4:	f43f aef7 	beq.w	800bcd6 <_printf_float+0xc2>
 800bee8:	f109 0901 	add.w	r9, r9, #1
 800beec:	e7ee      	b.n	800becc <_printf_float+0x2b8>
 800beee:	bf00      	nop
 800bef0:	7fefffff 	.word	0x7fefffff
 800bef4:	080115bc 	.word	0x080115bc
 800bef8:	080115c0 	.word	0x080115c0
 800befc:	080115c8 	.word	0x080115c8
 800bf00:	080115c4 	.word	0x080115c4
 800bf04:	080115cc 	.word	0x080115cc
 800bf08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bf0a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bf0c:	429a      	cmp	r2, r3
 800bf0e:	bfa8      	it	ge
 800bf10:	461a      	movge	r2, r3
 800bf12:	2a00      	cmp	r2, #0
 800bf14:	4691      	mov	r9, r2
 800bf16:	dc37      	bgt.n	800bf88 <_printf_float+0x374>
 800bf18:	f04f 0b00 	mov.w	fp, #0
 800bf1c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bf20:	f104 021a 	add.w	r2, r4, #26
 800bf24:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bf26:	9305      	str	r3, [sp, #20]
 800bf28:	eba3 0309 	sub.w	r3, r3, r9
 800bf2c:	455b      	cmp	r3, fp
 800bf2e:	dc33      	bgt.n	800bf98 <_printf_float+0x384>
 800bf30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bf34:	429a      	cmp	r2, r3
 800bf36:	db3b      	blt.n	800bfb0 <_printf_float+0x39c>
 800bf38:	6823      	ldr	r3, [r4, #0]
 800bf3a:	07da      	lsls	r2, r3, #31
 800bf3c:	d438      	bmi.n	800bfb0 <_printf_float+0x39c>
 800bf3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf40:	9a05      	ldr	r2, [sp, #20]
 800bf42:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bf44:	1a9a      	subs	r2, r3, r2
 800bf46:	eba3 0901 	sub.w	r9, r3, r1
 800bf4a:	4591      	cmp	r9, r2
 800bf4c:	bfa8      	it	ge
 800bf4e:	4691      	movge	r9, r2
 800bf50:	f1b9 0f00 	cmp.w	r9, #0
 800bf54:	dc35      	bgt.n	800bfc2 <_printf_float+0x3ae>
 800bf56:	f04f 0800 	mov.w	r8, #0
 800bf5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bf5e:	f104 0a1a 	add.w	sl, r4, #26
 800bf62:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bf66:	1a9b      	subs	r3, r3, r2
 800bf68:	eba3 0309 	sub.w	r3, r3, r9
 800bf6c:	4543      	cmp	r3, r8
 800bf6e:	f77f af79 	ble.w	800be64 <_printf_float+0x250>
 800bf72:	2301      	movs	r3, #1
 800bf74:	4652      	mov	r2, sl
 800bf76:	4631      	mov	r1, r6
 800bf78:	4628      	mov	r0, r5
 800bf7a:	47b8      	blx	r7
 800bf7c:	3001      	adds	r0, #1
 800bf7e:	f43f aeaa 	beq.w	800bcd6 <_printf_float+0xc2>
 800bf82:	f108 0801 	add.w	r8, r8, #1
 800bf86:	e7ec      	b.n	800bf62 <_printf_float+0x34e>
 800bf88:	4613      	mov	r3, r2
 800bf8a:	4631      	mov	r1, r6
 800bf8c:	4642      	mov	r2, r8
 800bf8e:	4628      	mov	r0, r5
 800bf90:	47b8      	blx	r7
 800bf92:	3001      	adds	r0, #1
 800bf94:	d1c0      	bne.n	800bf18 <_printf_float+0x304>
 800bf96:	e69e      	b.n	800bcd6 <_printf_float+0xc2>
 800bf98:	2301      	movs	r3, #1
 800bf9a:	4631      	mov	r1, r6
 800bf9c:	4628      	mov	r0, r5
 800bf9e:	9205      	str	r2, [sp, #20]
 800bfa0:	47b8      	blx	r7
 800bfa2:	3001      	adds	r0, #1
 800bfa4:	f43f ae97 	beq.w	800bcd6 <_printf_float+0xc2>
 800bfa8:	9a05      	ldr	r2, [sp, #20]
 800bfaa:	f10b 0b01 	add.w	fp, fp, #1
 800bfae:	e7b9      	b.n	800bf24 <_printf_float+0x310>
 800bfb0:	ee18 3a10 	vmov	r3, s16
 800bfb4:	4652      	mov	r2, sl
 800bfb6:	4631      	mov	r1, r6
 800bfb8:	4628      	mov	r0, r5
 800bfba:	47b8      	blx	r7
 800bfbc:	3001      	adds	r0, #1
 800bfbe:	d1be      	bne.n	800bf3e <_printf_float+0x32a>
 800bfc0:	e689      	b.n	800bcd6 <_printf_float+0xc2>
 800bfc2:	9a05      	ldr	r2, [sp, #20]
 800bfc4:	464b      	mov	r3, r9
 800bfc6:	4442      	add	r2, r8
 800bfc8:	4631      	mov	r1, r6
 800bfca:	4628      	mov	r0, r5
 800bfcc:	47b8      	blx	r7
 800bfce:	3001      	adds	r0, #1
 800bfd0:	d1c1      	bne.n	800bf56 <_printf_float+0x342>
 800bfd2:	e680      	b.n	800bcd6 <_printf_float+0xc2>
 800bfd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bfd6:	2a01      	cmp	r2, #1
 800bfd8:	dc01      	bgt.n	800bfde <_printf_float+0x3ca>
 800bfda:	07db      	lsls	r3, r3, #31
 800bfdc:	d538      	bpl.n	800c050 <_printf_float+0x43c>
 800bfde:	2301      	movs	r3, #1
 800bfe0:	4642      	mov	r2, r8
 800bfe2:	4631      	mov	r1, r6
 800bfe4:	4628      	mov	r0, r5
 800bfe6:	47b8      	blx	r7
 800bfe8:	3001      	adds	r0, #1
 800bfea:	f43f ae74 	beq.w	800bcd6 <_printf_float+0xc2>
 800bfee:	ee18 3a10 	vmov	r3, s16
 800bff2:	4652      	mov	r2, sl
 800bff4:	4631      	mov	r1, r6
 800bff6:	4628      	mov	r0, r5
 800bff8:	47b8      	blx	r7
 800bffa:	3001      	adds	r0, #1
 800bffc:	f43f ae6b 	beq.w	800bcd6 <_printf_float+0xc2>
 800c000:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c004:	2200      	movs	r2, #0
 800c006:	2300      	movs	r3, #0
 800c008:	f7f4 fd7e 	bl	8000b08 <__aeabi_dcmpeq>
 800c00c:	b9d8      	cbnz	r0, 800c046 <_printf_float+0x432>
 800c00e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c010:	f108 0201 	add.w	r2, r8, #1
 800c014:	3b01      	subs	r3, #1
 800c016:	4631      	mov	r1, r6
 800c018:	4628      	mov	r0, r5
 800c01a:	47b8      	blx	r7
 800c01c:	3001      	adds	r0, #1
 800c01e:	d10e      	bne.n	800c03e <_printf_float+0x42a>
 800c020:	e659      	b.n	800bcd6 <_printf_float+0xc2>
 800c022:	2301      	movs	r3, #1
 800c024:	4652      	mov	r2, sl
 800c026:	4631      	mov	r1, r6
 800c028:	4628      	mov	r0, r5
 800c02a:	47b8      	blx	r7
 800c02c:	3001      	adds	r0, #1
 800c02e:	f43f ae52 	beq.w	800bcd6 <_printf_float+0xc2>
 800c032:	f108 0801 	add.w	r8, r8, #1
 800c036:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c038:	3b01      	subs	r3, #1
 800c03a:	4543      	cmp	r3, r8
 800c03c:	dcf1      	bgt.n	800c022 <_printf_float+0x40e>
 800c03e:	464b      	mov	r3, r9
 800c040:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c044:	e6dc      	b.n	800be00 <_printf_float+0x1ec>
 800c046:	f04f 0800 	mov.w	r8, #0
 800c04a:	f104 0a1a 	add.w	sl, r4, #26
 800c04e:	e7f2      	b.n	800c036 <_printf_float+0x422>
 800c050:	2301      	movs	r3, #1
 800c052:	4642      	mov	r2, r8
 800c054:	e7df      	b.n	800c016 <_printf_float+0x402>
 800c056:	2301      	movs	r3, #1
 800c058:	464a      	mov	r2, r9
 800c05a:	4631      	mov	r1, r6
 800c05c:	4628      	mov	r0, r5
 800c05e:	47b8      	blx	r7
 800c060:	3001      	adds	r0, #1
 800c062:	f43f ae38 	beq.w	800bcd6 <_printf_float+0xc2>
 800c066:	f108 0801 	add.w	r8, r8, #1
 800c06a:	68e3      	ldr	r3, [r4, #12]
 800c06c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c06e:	1a5b      	subs	r3, r3, r1
 800c070:	4543      	cmp	r3, r8
 800c072:	dcf0      	bgt.n	800c056 <_printf_float+0x442>
 800c074:	e6fa      	b.n	800be6c <_printf_float+0x258>
 800c076:	f04f 0800 	mov.w	r8, #0
 800c07a:	f104 0919 	add.w	r9, r4, #25
 800c07e:	e7f4      	b.n	800c06a <_printf_float+0x456>

0800c080 <_printf_common>:
 800c080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c084:	4616      	mov	r6, r2
 800c086:	4699      	mov	r9, r3
 800c088:	688a      	ldr	r2, [r1, #8]
 800c08a:	690b      	ldr	r3, [r1, #16]
 800c08c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c090:	4293      	cmp	r3, r2
 800c092:	bfb8      	it	lt
 800c094:	4613      	movlt	r3, r2
 800c096:	6033      	str	r3, [r6, #0]
 800c098:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c09c:	4607      	mov	r7, r0
 800c09e:	460c      	mov	r4, r1
 800c0a0:	b10a      	cbz	r2, 800c0a6 <_printf_common+0x26>
 800c0a2:	3301      	adds	r3, #1
 800c0a4:	6033      	str	r3, [r6, #0]
 800c0a6:	6823      	ldr	r3, [r4, #0]
 800c0a8:	0699      	lsls	r1, r3, #26
 800c0aa:	bf42      	ittt	mi
 800c0ac:	6833      	ldrmi	r3, [r6, #0]
 800c0ae:	3302      	addmi	r3, #2
 800c0b0:	6033      	strmi	r3, [r6, #0]
 800c0b2:	6825      	ldr	r5, [r4, #0]
 800c0b4:	f015 0506 	ands.w	r5, r5, #6
 800c0b8:	d106      	bne.n	800c0c8 <_printf_common+0x48>
 800c0ba:	f104 0a19 	add.w	sl, r4, #25
 800c0be:	68e3      	ldr	r3, [r4, #12]
 800c0c0:	6832      	ldr	r2, [r6, #0]
 800c0c2:	1a9b      	subs	r3, r3, r2
 800c0c4:	42ab      	cmp	r3, r5
 800c0c6:	dc26      	bgt.n	800c116 <_printf_common+0x96>
 800c0c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c0cc:	1e13      	subs	r3, r2, #0
 800c0ce:	6822      	ldr	r2, [r4, #0]
 800c0d0:	bf18      	it	ne
 800c0d2:	2301      	movne	r3, #1
 800c0d4:	0692      	lsls	r2, r2, #26
 800c0d6:	d42b      	bmi.n	800c130 <_printf_common+0xb0>
 800c0d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c0dc:	4649      	mov	r1, r9
 800c0de:	4638      	mov	r0, r7
 800c0e0:	47c0      	blx	r8
 800c0e2:	3001      	adds	r0, #1
 800c0e4:	d01e      	beq.n	800c124 <_printf_common+0xa4>
 800c0e6:	6823      	ldr	r3, [r4, #0]
 800c0e8:	68e5      	ldr	r5, [r4, #12]
 800c0ea:	6832      	ldr	r2, [r6, #0]
 800c0ec:	f003 0306 	and.w	r3, r3, #6
 800c0f0:	2b04      	cmp	r3, #4
 800c0f2:	bf08      	it	eq
 800c0f4:	1aad      	subeq	r5, r5, r2
 800c0f6:	68a3      	ldr	r3, [r4, #8]
 800c0f8:	6922      	ldr	r2, [r4, #16]
 800c0fa:	bf0c      	ite	eq
 800c0fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c100:	2500      	movne	r5, #0
 800c102:	4293      	cmp	r3, r2
 800c104:	bfc4      	itt	gt
 800c106:	1a9b      	subgt	r3, r3, r2
 800c108:	18ed      	addgt	r5, r5, r3
 800c10a:	2600      	movs	r6, #0
 800c10c:	341a      	adds	r4, #26
 800c10e:	42b5      	cmp	r5, r6
 800c110:	d11a      	bne.n	800c148 <_printf_common+0xc8>
 800c112:	2000      	movs	r0, #0
 800c114:	e008      	b.n	800c128 <_printf_common+0xa8>
 800c116:	2301      	movs	r3, #1
 800c118:	4652      	mov	r2, sl
 800c11a:	4649      	mov	r1, r9
 800c11c:	4638      	mov	r0, r7
 800c11e:	47c0      	blx	r8
 800c120:	3001      	adds	r0, #1
 800c122:	d103      	bne.n	800c12c <_printf_common+0xac>
 800c124:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c12c:	3501      	adds	r5, #1
 800c12e:	e7c6      	b.n	800c0be <_printf_common+0x3e>
 800c130:	18e1      	adds	r1, r4, r3
 800c132:	1c5a      	adds	r2, r3, #1
 800c134:	2030      	movs	r0, #48	; 0x30
 800c136:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c13a:	4422      	add	r2, r4
 800c13c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c140:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c144:	3302      	adds	r3, #2
 800c146:	e7c7      	b.n	800c0d8 <_printf_common+0x58>
 800c148:	2301      	movs	r3, #1
 800c14a:	4622      	mov	r2, r4
 800c14c:	4649      	mov	r1, r9
 800c14e:	4638      	mov	r0, r7
 800c150:	47c0      	blx	r8
 800c152:	3001      	adds	r0, #1
 800c154:	d0e6      	beq.n	800c124 <_printf_common+0xa4>
 800c156:	3601      	adds	r6, #1
 800c158:	e7d9      	b.n	800c10e <_printf_common+0x8e>
	...

0800c15c <_printf_i>:
 800c15c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c160:	7e0f      	ldrb	r7, [r1, #24]
 800c162:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c164:	2f78      	cmp	r7, #120	; 0x78
 800c166:	4691      	mov	r9, r2
 800c168:	4680      	mov	r8, r0
 800c16a:	460c      	mov	r4, r1
 800c16c:	469a      	mov	sl, r3
 800c16e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c172:	d807      	bhi.n	800c184 <_printf_i+0x28>
 800c174:	2f62      	cmp	r7, #98	; 0x62
 800c176:	d80a      	bhi.n	800c18e <_printf_i+0x32>
 800c178:	2f00      	cmp	r7, #0
 800c17a:	f000 80d8 	beq.w	800c32e <_printf_i+0x1d2>
 800c17e:	2f58      	cmp	r7, #88	; 0x58
 800c180:	f000 80a3 	beq.w	800c2ca <_printf_i+0x16e>
 800c184:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c188:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c18c:	e03a      	b.n	800c204 <_printf_i+0xa8>
 800c18e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c192:	2b15      	cmp	r3, #21
 800c194:	d8f6      	bhi.n	800c184 <_printf_i+0x28>
 800c196:	a101      	add	r1, pc, #4	; (adr r1, 800c19c <_printf_i+0x40>)
 800c198:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c19c:	0800c1f5 	.word	0x0800c1f5
 800c1a0:	0800c209 	.word	0x0800c209
 800c1a4:	0800c185 	.word	0x0800c185
 800c1a8:	0800c185 	.word	0x0800c185
 800c1ac:	0800c185 	.word	0x0800c185
 800c1b0:	0800c185 	.word	0x0800c185
 800c1b4:	0800c209 	.word	0x0800c209
 800c1b8:	0800c185 	.word	0x0800c185
 800c1bc:	0800c185 	.word	0x0800c185
 800c1c0:	0800c185 	.word	0x0800c185
 800c1c4:	0800c185 	.word	0x0800c185
 800c1c8:	0800c315 	.word	0x0800c315
 800c1cc:	0800c239 	.word	0x0800c239
 800c1d0:	0800c2f7 	.word	0x0800c2f7
 800c1d4:	0800c185 	.word	0x0800c185
 800c1d8:	0800c185 	.word	0x0800c185
 800c1dc:	0800c337 	.word	0x0800c337
 800c1e0:	0800c185 	.word	0x0800c185
 800c1e4:	0800c239 	.word	0x0800c239
 800c1e8:	0800c185 	.word	0x0800c185
 800c1ec:	0800c185 	.word	0x0800c185
 800c1f0:	0800c2ff 	.word	0x0800c2ff
 800c1f4:	682b      	ldr	r3, [r5, #0]
 800c1f6:	1d1a      	adds	r2, r3, #4
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	602a      	str	r2, [r5, #0]
 800c1fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c200:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c204:	2301      	movs	r3, #1
 800c206:	e0a3      	b.n	800c350 <_printf_i+0x1f4>
 800c208:	6820      	ldr	r0, [r4, #0]
 800c20a:	6829      	ldr	r1, [r5, #0]
 800c20c:	0606      	lsls	r6, r0, #24
 800c20e:	f101 0304 	add.w	r3, r1, #4
 800c212:	d50a      	bpl.n	800c22a <_printf_i+0xce>
 800c214:	680e      	ldr	r6, [r1, #0]
 800c216:	602b      	str	r3, [r5, #0]
 800c218:	2e00      	cmp	r6, #0
 800c21a:	da03      	bge.n	800c224 <_printf_i+0xc8>
 800c21c:	232d      	movs	r3, #45	; 0x2d
 800c21e:	4276      	negs	r6, r6
 800c220:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c224:	485e      	ldr	r0, [pc, #376]	; (800c3a0 <_printf_i+0x244>)
 800c226:	230a      	movs	r3, #10
 800c228:	e019      	b.n	800c25e <_printf_i+0x102>
 800c22a:	680e      	ldr	r6, [r1, #0]
 800c22c:	602b      	str	r3, [r5, #0]
 800c22e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c232:	bf18      	it	ne
 800c234:	b236      	sxthne	r6, r6
 800c236:	e7ef      	b.n	800c218 <_printf_i+0xbc>
 800c238:	682b      	ldr	r3, [r5, #0]
 800c23a:	6820      	ldr	r0, [r4, #0]
 800c23c:	1d19      	adds	r1, r3, #4
 800c23e:	6029      	str	r1, [r5, #0]
 800c240:	0601      	lsls	r1, r0, #24
 800c242:	d501      	bpl.n	800c248 <_printf_i+0xec>
 800c244:	681e      	ldr	r6, [r3, #0]
 800c246:	e002      	b.n	800c24e <_printf_i+0xf2>
 800c248:	0646      	lsls	r6, r0, #25
 800c24a:	d5fb      	bpl.n	800c244 <_printf_i+0xe8>
 800c24c:	881e      	ldrh	r6, [r3, #0]
 800c24e:	4854      	ldr	r0, [pc, #336]	; (800c3a0 <_printf_i+0x244>)
 800c250:	2f6f      	cmp	r7, #111	; 0x6f
 800c252:	bf0c      	ite	eq
 800c254:	2308      	moveq	r3, #8
 800c256:	230a      	movne	r3, #10
 800c258:	2100      	movs	r1, #0
 800c25a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c25e:	6865      	ldr	r5, [r4, #4]
 800c260:	60a5      	str	r5, [r4, #8]
 800c262:	2d00      	cmp	r5, #0
 800c264:	bfa2      	ittt	ge
 800c266:	6821      	ldrge	r1, [r4, #0]
 800c268:	f021 0104 	bicge.w	r1, r1, #4
 800c26c:	6021      	strge	r1, [r4, #0]
 800c26e:	b90e      	cbnz	r6, 800c274 <_printf_i+0x118>
 800c270:	2d00      	cmp	r5, #0
 800c272:	d04d      	beq.n	800c310 <_printf_i+0x1b4>
 800c274:	4615      	mov	r5, r2
 800c276:	fbb6 f1f3 	udiv	r1, r6, r3
 800c27a:	fb03 6711 	mls	r7, r3, r1, r6
 800c27e:	5dc7      	ldrb	r7, [r0, r7]
 800c280:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c284:	4637      	mov	r7, r6
 800c286:	42bb      	cmp	r3, r7
 800c288:	460e      	mov	r6, r1
 800c28a:	d9f4      	bls.n	800c276 <_printf_i+0x11a>
 800c28c:	2b08      	cmp	r3, #8
 800c28e:	d10b      	bne.n	800c2a8 <_printf_i+0x14c>
 800c290:	6823      	ldr	r3, [r4, #0]
 800c292:	07de      	lsls	r6, r3, #31
 800c294:	d508      	bpl.n	800c2a8 <_printf_i+0x14c>
 800c296:	6923      	ldr	r3, [r4, #16]
 800c298:	6861      	ldr	r1, [r4, #4]
 800c29a:	4299      	cmp	r1, r3
 800c29c:	bfde      	ittt	le
 800c29e:	2330      	movle	r3, #48	; 0x30
 800c2a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c2a4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c2a8:	1b52      	subs	r2, r2, r5
 800c2aa:	6122      	str	r2, [r4, #16]
 800c2ac:	f8cd a000 	str.w	sl, [sp]
 800c2b0:	464b      	mov	r3, r9
 800c2b2:	aa03      	add	r2, sp, #12
 800c2b4:	4621      	mov	r1, r4
 800c2b6:	4640      	mov	r0, r8
 800c2b8:	f7ff fee2 	bl	800c080 <_printf_common>
 800c2bc:	3001      	adds	r0, #1
 800c2be:	d14c      	bne.n	800c35a <_printf_i+0x1fe>
 800c2c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c2c4:	b004      	add	sp, #16
 800c2c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2ca:	4835      	ldr	r0, [pc, #212]	; (800c3a0 <_printf_i+0x244>)
 800c2cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c2d0:	6829      	ldr	r1, [r5, #0]
 800c2d2:	6823      	ldr	r3, [r4, #0]
 800c2d4:	f851 6b04 	ldr.w	r6, [r1], #4
 800c2d8:	6029      	str	r1, [r5, #0]
 800c2da:	061d      	lsls	r5, r3, #24
 800c2dc:	d514      	bpl.n	800c308 <_printf_i+0x1ac>
 800c2de:	07df      	lsls	r7, r3, #31
 800c2e0:	bf44      	itt	mi
 800c2e2:	f043 0320 	orrmi.w	r3, r3, #32
 800c2e6:	6023      	strmi	r3, [r4, #0]
 800c2e8:	b91e      	cbnz	r6, 800c2f2 <_printf_i+0x196>
 800c2ea:	6823      	ldr	r3, [r4, #0]
 800c2ec:	f023 0320 	bic.w	r3, r3, #32
 800c2f0:	6023      	str	r3, [r4, #0]
 800c2f2:	2310      	movs	r3, #16
 800c2f4:	e7b0      	b.n	800c258 <_printf_i+0xfc>
 800c2f6:	6823      	ldr	r3, [r4, #0]
 800c2f8:	f043 0320 	orr.w	r3, r3, #32
 800c2fc:	6023      	str	r3, [r4, #0]
 800c2fe:	2378      	movs	r3, #120	; 0x78
 800c300:	4828      	ldr	r0, [pc, #160]	; (800c3a4 <_printf_i+0x248>)
 800c302:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c306:	e7e3      	b.n	800c2d0 <_printf_i+0x174>
 800c308:	0659      	lsls	r1, r3, #25
 800c30a:	bf48      	it	mi
 800c30c:	b2b6      	uxthmi	r6, r6
 800c30e:	e7e6      	b.n	800c2de <_printf_i+0x182>
 800c310:	4615      	mov	r5, r2
 800c312:	e7bb      	b.n	800c28c <_printf_i+0x130>
 800c314:	682b      	ldr	r3, [r5, #0]
 800c316:	6826      	ldr	r6, [r4, #0]
 800c318:	6961      	ldr	r1, [r4, #20]
 800c31a:	1d18      	adds	r0, r3, #4
 800c31c:	6028      	str	r0, [r5, #0]
 800c31e:	0635      	lsls	r5, r6, #24
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	d501      	bpl.n	800c328 <_printf_i+0x1cc>
 800c324:	6019      	str	r1, [r3, #0]
 800c326:	e002      	b.n	800c32e <_printf_i+0x1d2>
 800c328:	0670      	lsls	r0, r6, #25
 800c32a:	d5fb      	bpl.n	800c324 <_printf_i+0x1c8>
 800c32c:	8019      	strh	r1, [r3, #0]
 800c32e:	2300      	movs	r3, #0
 800c330:	6123      	str	r3, [r4, #16]
 800c332:	4615      	mov	r5, r2
 800c334:	e7ba      	b.n	800c2ac <_printf_i+0x150>
 800c336:	682b      	ldr	r3, [r5, #0]
 800c338:	1d1a      	adds	r2, r3, #4
 800c33a:	602a      	str	r2, [r5, #0]
 800c33c:	681d      	ldr	r5, [r3, #0]
 800c33e:	6862      	ldr	r2, [r4, #4]
 800c340:	2100      	movs	r1, #0
 800c342:	4628      	mov	r0, r5
 800c344:	f7f3 ff6c 	bl	8000220 <memchr>
 800c348:	b108      	cbz	r0, 800c34e <_printf_i+0x1f2>
 800c34a:	1b40      	subs	r0, r0, r5
 800c34c:	6060      	str	r0, [r4, #4]
 800c34e:	6863      	ldr	r3, [r4, #4]
 800c350:	6123      	str	r3, [r4, #16]
 800c352:	2300      	movs	r3, #0
 800c354:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c358:	e7a8      	b.n	800c2ac <_printf_i+0x150>
 800c35a:	6923      	ldr	r3, [r4, #16]
 800c35c:	462a      	mov	r2, r5
 800c35e:	4649      	mov	r1, r9
 800c360:	4640      	mov	r0, r8
 800c362:	47d0      	blx	sl
 800c364:	3001      	adds	r0, #1
 800c366:	d0ab      	beq.n	800c2c0 <_printf_i+0x164>
 800c368:	6823      	ldr	r3, [r4, #0]
 800c36a:	079b      	lsls	r3, r3, #30
 800c36c:	d413      	bmi.n	800c396 <_printf_i+0x23a>
 800c36e:	68e0      	ldr	r0, [r4, #12]
 800c370:	9b03      	ldr	r3, [sp, #12]
 800c372:	4298      	cmp	r0, r3
 800c374:	bfb8      	it	lt
 800c376:	4618      	movlt	r0, r3
 800c378:	e7a4      	b.n	800c2c4 <_printf_i+0x168>
 800c37a:	2301      	movs	r3, #1
 800c37c:	4632      	mov	r2, r6
 800c37e:	4649      	mov	r1, r9
 800c380:	4640      	mov	r0, r8
 800c382:	47d0      	blx	sl
 800c384:	3001      	adds	r0, #1
 800c386:	d09b      	beq.n	800c2c0 <_printf_i+0x164>
 800c388:	3501      	adds	r5, #1
 800c38a:	68e3      	ldr	r3, [r4, #12]
 800c38c:	9903      	ldr	r1, [sp, #12]
 800c38e:	1a5b      	subs	r3, r3, r1
 800c390:	42ab      	cmp	r3, r5
 800c392:	dcf2      	bgt.n	800c37a <_printf_i+0x21e>
 800c394:	e7eb      	b.n	800c36e <_printf_i+0x212>
 800c396:	2500      	movs	r5, #0
 800c398:	f104 0619 	add.w	r6, r4, #25
 800c39c:	e7f5      	b.n	800c38a <_printf_i+0x22e>
 800c39e:	bf00      	nop
 800c3a0:	080115ce 	.word	0x080115ce
 800c3a4:	080115df 	.word	0x080115df

0800c3a8 <iprintf>:
 800c3a8:	b40f      	push	{r0, r1, r2, r3}
 800c3aa:	4b0a      	ldr	r3, [pc, #40]	; (800c3d4 <iprintf+0x2c>)
 800c3ac:	b513      	push	{r0, r1, r4, lr}
 800c3ae:	681c      	ldr	r4, [r3, #0]
 800c3b0:	b124      	cbz	r4, 800c3bc <iprintf+0x14>
 800c3b2:	69a3      	ldr	r3, [r4, #24]
 800c3b4:	b913      	cbnz	r3, 800c3bc <iprintf+0x14>
 800c3b6:	4620      	mov	r0, r4
 800c3b8:	f001 ff96 	bl	800e2e8 <__sinit>
 800c3bc:	ab05      	add	r3, sp, #20
 800c3be:	9a04      	ldr	r2, [sp, #16]
 800c3c0:	68a1      	ldr	r1, [r4, #8]
 800c3c2:	9301      	str	r3, [sp, #4]
 800c3c4:	4620      	mov	r0, r4
 800c3c6:	f003 fa03 	bl	800f7d0 <_vfiprintf_r>
 800c3ca:	b002      	add	sp, #8
 800c3cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3d0:	b004      	add	sp, #16
 800c3d2:	4770      	bx	lr
 800c3d4:	2000004c 	.word	0x2000004c

0800c3d8 <_puts_r>:
 800c3d8:	b570      	push	{r4, r5, r6, lr}
 800c3da:	460e      	mov	r6, r1
 800c3dc:	4605      	mov	r5, r0
 800c3de:	b118      	cbz	r0, 800c3e8 <_puts_r+0x10>
 800c3e0:	6983      	ldr	r3, [r0, #24]
 800c3e2:	b90b      	cbnz	r3, 800c3e8 <_puts_r+0x10>
 800c3e4:	f001 ff80 	bl	800e2e8 <__sinit>
 800c3e8:	69ab      	ldr	r3, [r5, #24]
 800c3ea:	68ac      	ldr	r4, [r5, #8]
 800c3ec:	b913      	cbnz	r3, 800c3f4 <_puts_r+0x1c>
 800c3ee:	4628      	mov	r0, r5
 800c3f0:	f001 ff7a 	bl	800e2e8 <__sinit>
 800c3f4:	4b2c      	ldr	r3, [pc, #176]	; (800c4a8 <_puts_r+0xd0>)
 800c3f6:	429c      	cmp	r4, r3
 800c3f8:	d120      	bne.n	800c43c <_puts_r+0x64>
 800c3fa:	686c      	ldr	r4, [r5, #4]
 800c3fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c3fe:	07db      	lsls	r3, r3, #31
 800c400:	d405      	bmi.n	800c40e <_puts_r+0x36>
 800c402:	89a3      	ldrh	r3, [r4, #12]
 800c404:	0598      	lsls	r0, r3, #22
 800c406:	d402      	bmi.n	800c40e <_puts_r+0x36>
 800c408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c40a:	f002 fb7e 	bl	800eb0a <__retarget_lock_acquire_recursive>
 800c40e:	89a3      	ldrh	r3, [r4, #12]
 800c410:	0719      	lsls	r1, r3, #28
 800c412:	d51d      	bpl.n	800c450 <_puts_r+0x78>
 800c414:	6923      	ldr	r3, [r4, #16]
 800c416:	b1db      	cbz	r3, 800c450 <_puts_r+0x78>
 800c418:	3e01      	subs	r6, #1
 800c41a:	68a3      	ldr	r3, [r4, #8]
 800c41c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c420:	3b01      	subs	r3, #1
 800c422:	60a3      	str	r3, [r4, #8]
 800c424:	bb39      	cbnz	r1, 800c476 <_puts_r+0x9e>
 800c426:	2b00      	cmp	r3, #0
 800c428:	da38      	bge.n	800c49c <_puts_r+0xc4>
 800c42a:	4622      	mov	r2, r4
 800c42c:	210a      	movs	r1, #10
 800c42e:	4628      	mov	r0, r5
 800c430:	f000 ff04 	bl	800d23c <__swbuf_r>
 800c434:	3001      	adds	r0, #1
 800c436:	d011      	beq.n	800c45c <_puts_r+0x84>
 800c438:	250a      	movs	r5, #10
 800c43a:	e011      	b.n	800c460 <_puts_r+0x88>
 800c43c:	4b1b      	ldr	r3, [pc, #108]	; (800c4ac <_puts_r+0xd4>)
 800c43e:	429c      	cmp	r4, r3
 800c440:	d101      	bne.n	800c446 <_puts_r+0x6e>
 800c442:	68ac      	ldr	r4, [r5, #8]
 800c444:	e7da      	b.n	800c3fc <_puts_r+0x24>
 800c446:	4b1a      	ldr	r3, [pc, #104]	; (800c4b0 <_puts_r+0xd8>)
 800c448:	429c      	cmp	r4, r3
 800c44a:	bf08      	it	eq
 800c44c:	68ec      	ldreq	r4, [r5, #12]
 800c44e:	e7d5      	b.n	800c3fc <_puts_r+0x24>
 800c450:	4621      	mov	r1, r4
 800c452:	4628      	mov	r0, r5
 800c454:	f000 ff44 	bl	800d2e0 <__swsetup_r>
 800c458:	2800      	cmp	r0, #0
 800c45a:	d0dd      	beq.n	800c418 <_puts_r+0x40>
 800c45c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c460:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c462:	07da      	lsls	r2, r3, #31
 800c464:	d405      	bmi.n	800c472 <_puts_r+0x9a>
 800c466:	89a3      	ldrh	r3, [r4, #12]
 800c468:	059b      	lsls	r3, r3, #22
 800c46a:	d402      	bmi.n	800c472 <_puts_r+0x9a>
 800c46c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c46e:	f002 fb4d 	bl	800eb0c <__retarget_lock_release_recursive>
 800c472:	4628      	mov	r0, r5
 800c474:	bd70      	pop	{r4, r5, r6, pc}
 800c476:	2b00      	cmp	r3, #0
 800c478:	da04      	bge.n	800c484 <_puts_r+0xac>
 800c47a:	69a2      	ldr	r2, [r4, #24]
 800c47c:	429a      	cmp	r2, r3
 800c47e:	dc06      	bgt.n	800c48e <_puts_r+0xb6>
 800c480:	290a      	cmp	r1, #10
 800c482:	d004      	beq.n	800c48e <_puts_r+0xb6>
 800c484:	6823      	ldr	r3, [r4, #0]
 800c486:	1c5a      	adds	r2, r3, #1
 800c488:	6022      	str	r2, [r4, #0]
 800c48a:	7019      	strb	r1, [r3, #0]
 800c48c:	e7c5      	b.n	800c41a <_puts_r+0x42>
 800c48e:	4622      	mov	r2, r4
 800c490:	4628      	mov	r0, r5
 800c492:	f000 fed3 	bl	800d23c <__swbuf_r>
 800c496:	3001      	adds	r0, #1
 800c498:	d1bf      	bne.n	800c41a <_puts_r+0x42>
 800c49a:	e7df      	b.n	800c45c <_puts_r+0x84>
 800c49c:	6823      	ldr	r3, [r4, #0]
 800c49e:	250a      	movs	r5, #10
 800c4a0:	1c5a      	adds	r2, r3, #1
 800c4a2:	6022      	str	r2, [r4, #0]
 800c4a4:	701d      	strb	r5, [r3, #0]
 800c4a6:	e7db      	b.n	800c460 <_puts_r+0x88>
 800c4a8:	080117f4 	.word	0x080117f4
 800c4ac:	08011814 	.word	0x08011814
 800c4b0:	080117d4 	.word	0x080117d4

0800c4b4 <puts>:
 800c4b4:	4b02      	ldr	r3, [pc, #8]	; (800c4c0 <puts+0xc>)
 800c4b6:	4601      	mov	r1, r0
 800c4b8:	6818      	ldr	r0, [r3, #0]
 800c4ba:	f7ff bf8d 	b.w	800c3d8 <_puts_r>
 800c4be:	bf00      	nop
 800c4c0:	2000004c 	.word	0x2000004c

0800c4c4 <sulp>:
 800c4c4:	b570      	push	{r4, r5, r6, lr}
 800c4c6:	4604      	mov	r4, r0
 800c4c8:	460d      	mov	r5, r1
 800c4ca:	ec45 4b10 	vmov	d0, r4, r5
 800c4ce:	4616      	mov	r6, r2
 800c4d0:	f002 ff0e 	bl	800f2f0 <__ulp>
 800c4d4:	ec51 0b10 	vmov	r0, r1, d0
 800c4d8:	b17e      	cbz	r6, 800c4fa <sulp+0x36>
 800c4da:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c4de:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	dd09      	ble.n	800c4fa <sulp+0x36>
 800c4e6:	051b      	lsls	r3, r3, #20
 800c4e8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c4ec:	2400      	movs	r4, #0
 800c4ee:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c4f2:	4622      	mov	r2, r4
 800c4f4:	462b      	mov	r3, r5
 800c4f6:	f7f4 f89f 	bl	8000638 <__aeabi_dmul>
 800c4fa:	bd70      	pop	{r4, r5, r6, pc}
 800c4fc:	0000      	movs	r0, r0
	...

0800c500 <_strtod_l>:
 800c500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c504:	ed2d 8b02 	vpush	{d8}
 800c508:	b09d      	sub	sp, #116	; 0x74
 800c50a:	461f      	mov	r7, r3
 800c50c:	2300      	movs	r3, #0
 800c50e:	9318      	str	r3, [sp, #96]	; 0x60
 800c510:	4ba2      	ldr	r3, [pc, #648]	; (800c79c <_strtod_l+0x29c>)
 800c512:	9213      	str	r2, [sp, #76]	; 0x4c
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	9305      	str	r3, [sp, #20]
 800c518:	4604      	mov	r4, r0
 800c51a:	4618      	mov	r0, r3
 800c51c:	4688      	mov	r8, r1
 800c51e:	f7f3 fe77 	bl	8000210 <strlen>
 800c522:	f04f 0a00 	mov.w	sl, #0
 800c526:	4605      	mov	r5, r0
 800c528:	f04f 0b00 	mov.w	fp, #0
 800c52c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c530:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c532:	781a      	ldrb	r2, [r3, #0]
 800c534:	2a2b      	cmp	r2, #43	; 0x2b
 800c536:	d04e      	beq.n	800c5d6 <_strtod_l+0xd6>
 800c538:	d83b      	bhi.n	800c5b2 <_strtod_l+0xb2>
 800c53a:	2a0d      	cmp	r2, #13
 800c53c:	d834      	bhi.n	800c5a8 <_strtod_l+0xa8>
 800c53e:	2a08      	cmp	r2, #8
 800c540:	d834      	bhi.n	800c5ac <_strtod_l+0xac>
 800c542:	2a00      	cmp	r2, #0
 800c544:	d03e      	beq.n	800c5c4 <_strtod_l+0xc4>
 800c546:	2300      	movs	r3, #0
 800c548:	930a      	str	r3, [sp, #40]	; 0x28
 800c54a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c54c:	7833      	ldrb	r3, [r6, #0]
 800c54e:	2b30      	cmp	r3, #48	; 0x30
 800c550:	f040 80b0 	bne.w	800c6b4 <_strtod_l+0x1b4>
 800c554:	7873      	ldrb	r3, [r6, #1]
 800c556:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c55a:	2b58      	cmp	r3, #88	; 0x58
 800c55c:	d168      	bne.n	800c630 <_strtod_l+0x130>
 800c55e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c560:	9301      	str	r3, [sp, #4]
 800c562:	ab18      	add	r3, sp, #96	; 0x60
 800c564:	9702      	str	r7, [sp, #8]
 800c566:	9300      	str	r3, [sp, #0]
 800c568:	4a8d      	ldr	r2, [pc, #564]	; (800c7a0 <_strtod_l+0x2a0>)
 800c56a:	ab19      	add	r3, sp, #100	; 0x64
 800c56c:	a917      	add	r1, sp, #92	; 0x5c
 800c56e:	4620      	mov	r0, r4
 800c570:	f001 ffbe 	bl	800e4f0 <__gethex>
 800c574:	f010 0707 	ands.w	r7, r0, #7
 800c578:	4605      	mov	r5, r0
 800c57a:	d005      	beq.n	800c588 <_strtod_l+0x88>
 800c57c:	2f06      	cmp	r7, #6
 800c57e:	d12c      	bne.n	800c5da <_strtod_l+0xda>
 800c580:	3601      	adds	r6, #1
 800c582:	2300      	movs	r3, #0
 800c584:	9617      	str	r6, [sp, #92]	; 0x5c
 800c586:	930a      	str	r3, [sp, #40]	; 0x28
 800c588:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	f040 8590 	bne.w	800d0b0 <_strtod_l+0xbb0>
 800c590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c592:	b1eb      	cbz	r3, 800c5d0 <_strtod_l+0xd0>
 800c594:	4652      	mov	r2, sl
 800c596:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c59a:	ec43 2b10 	vmov	d0, r2, r3
 800c59e:	b01d      	add	sp, #116	; 0x74
 800c5a0:	ecbd 8b02 	vpop	{d8}
 800c5a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5a8:	2a20      	cmp	r2, #32
 800c5aa:	d1cc      	bne.n	800c546 <_strtod_l+0x46>
 800c5ac:	3301      	adds	r3, #1
 800c5ae:	9317      	str	r3, [sp, #92]	; 0x5c
 800c5b0:	e7be      	b.n	800c530 <_strtod_l+0x30>
 800c5b2:	2a2d      	cmp	r2, #45	; 0x2d
 800c5b4:	d1c7      	bne.n	800c546 <_strtod_l+0x46>
 800c5b6:	2201      	movs	r2, #1
 800c5b8:	920a      	str	r2, [sp, #40]	; 0x28
 800c5ba:	1c5a      	adds	r2, r3, #1
 800c5bc:	9217      	str	r2, [sp, #92]	; 0x5c
 800c5be:	785b      	ldrb	r3, [r3, #1]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d1c2      	bne.n	800c54a <_strtod_l+0x4a>
 800c5c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c5c6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	f040 856e 	bne.w	800d0ac <_strtod_l+0xbac>
 800c5d0:	4652      	mov	r2, sl
 800c5d2:	465b      	mov	r3, fp
 800c5d4:	e7e1      	b.n	800c59a <_strtod_l+0x9a>
 800c5d6:	2200      	movs	r2, #0
 800c5d8:	e7ee      	b.n	800c5b8 <_strtod_l+0xb8>
 800c5da:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c5dc:	b13a      	cbz	r2, 800c5ee <_strtod_l+0xee>
 800c5de:	2135      	movs	r1, #53	; 0x35
 800c5e0:	a81a      	add	r0, sp, #104	; 0x68
 800c5e2:	f002 ff90 	bl	800f506 <__copybits>
 800c5e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c5e8:	4620      	mov	r0, r4
 800c5ea:	f002 fb4f 	bl	800ec8c <_Bfree>
 800c5ee:	3f01      	subs	r7, #1
 800c5f0:	2f04      	cmp	r7, #4
 800c5f2:	d806      	bhi.n	800c602 <_strtod_l+0x102>
 800c5f4:	e8df f007 	tbb	[pc, r7]
 800c5f8:	1714030a 	.word	0x1714030a
 800c5fc:	0a          	.byte	0x0a
 800c5fd:	00          	.byte	0x00
 800c5fe:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800c602:	0728      	lsls	r0, r5, #28
 800c604:	d5c0      	bpl.n	800c588 <_strtod_l+0x88>
 800c606:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c60a:	e7bd      	b.n	800c588 <_strtod_l+0x88>
 800c60c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c610:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c612:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c616:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c61a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c61e:	e7f0      	b.n	800c602 <_strtod_l+0x102>
 800c620:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c7a4 <_strtod_l+0x2a4>
 800c624:	e7ed      	b.n	800c602 <_strtod_l+0x102>
 800c626:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c62a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800c62e:	e7e8      	b.n	800c602 <_strtod_l+0x102>
 800c630:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c632:	1c5a      	adds	r2, r3, #1
 800c634:	9217      	str	r2, [sp, #92]	; 0x5c
 800c636:	785b      	ldrb	r3, [r3, #1]
 800c638:	2b30      	cmp	r3, #48	; 0x30
 800c63a:	d0f9      	beq.n	800c630 <_strtod_l+0x130>
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d0a3      	beq.n	800c588 <_strtod_l+0x88>
 800c640:	2301      	movs	r3, #1
 800c642:	f04f 0900 	mov.w	r9, #0
 800c646:	9304      	str	r3, [sp, #16]
 800c648:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c64a:	9308      	str	r3, [sp, #32]
 800c64c:	f8cd 901c 	str.w	r9, [sp, #28]
 800c650:	464f      	mov	r7, r9
 800c652:	220a      	movs	r2, #10
 800c654:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c656:	7806      	ldrb	r6, [r0, #0]
 800c658:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c65c:	b2d9      	uxtb	r1, r3
 800c65e:	2909      	cmp	r1, #9
 800c660:	d92a      	bls.n	800c6b8 <_strtod_l+0x1b8>
 800c662:	9905      	ldr	r1, [sp, #20]
 800c664:	462a      	mov	r2, r5
 800c666:	f003 fa3e 	bl	800fae6 <strncmp>
 800c66a:	b398      	cbz	r0, 800c6d4 <_strtod_l+0x1d4>
 800c66c:	2000      	movs	r0, #0
 800c66e:	4632      	mov	r2, r6
 800c670:	463d      	mov	r5, r7
 800c672:	9005      	str	r0, [sp, #20]
 800c674:	4603      	mov	r3, r0
 800c676:	2a65      	cmp	r2, #101	; 0x65
 800c678:	d001      	beq.n	800c67e <_strtod_l+0x17e>
 800c67a:	2a45      	cmp	r2, #69	; 0x45
 800c67c:	d118      	bne.n	800c6b0 <_strtod_l+0x1b0>
 800c67e:	b91d      	cbnz	r5, 800c688 <_strtod_l+0x188>
 800c680:	9a04      	ldr	r2, [sp, #16]
 800c682:	4302      	orrs	r2, r0
 800c684:	d09e      	beq.n	800c5c4 <_strtod_l+0xc4>
 800c686:	2500      	movs	r5, #0
 800c688:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c68c:	f108 0201 	add.w	r2, r8, #1
 800c690:	9217      	str	r2, [sp, #92]	; 0x5c
 800c692:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c696:	2a2b      	cmp	r2, #43	; 0x2b
 800c698:	d075      	beq.n	800c786 <_strtod_l+0x286>
 800c69a:	2a2d      	cmp	r2, #45	; 0x2d
 800c69c:	d07b      	beq.n	800c796 <_strtod_l+0x296>
 800c69e:	f04f 0c00 	mov.w	ip, #0
 800c6a2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c6a6:	2909      	cmp	r1, #9
 800c6a8:	f240 8082 	bls.w	800c7b0 <_strtod_l+0x2b0>
 800c6ac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c6b0:	2600      	movs	r6, #0
 800c6b2:	e09d      	b.n	800c7f0 <_strtod_l+0x2f0>
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	e7c4      	b.n	800c642 <_strtod_l+0x142>
 800c6b8:	2f08      	cmp	r7, #8
 800c6ba:	bfd8      	it	le
 800c6bc:	9907      	ldrle	r1, [sp, #28]
 800c6be:	f100 0001 	add.w	r0, r0, #1
 800c6c2:	bfda      	itte	le
 800c6c4:	fb02 3301 	mlale	r3, r2, r1, r3
 800c6c8:	9307      	strle	r3, [sp, #28]
 800c6ca:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c6ce:	3701      	adds	r7, #1
 800c6d0:	9017      	str	r0, [sp, #92]	; 0x5c
 800c6d2:	e7bf      	b.n	800c654 <_strtod_l+0x154>
 800c6d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c6d6:	195a      	adds	r2, r3, r5
 800c6d8:	9217      	str	r2, [sp, #92]	; 0x5c
 800c6da:	5d5a      	ldrb	r2, [r3, r5]
 800c6dc:	2f00      	cmp	r7, #0
 800c6de:	d037      	beq.n	800c750 <_strtod_l+0x250>
 800c6e0:	9005      	str	r0, [sp, #20]
 800c6e2:	463d      	mov	r5, r7
 800c6e4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c6e8:	2b09      	cmp	r3, #9
 800c6ea:	d912      	bls.n	800c712 <_strtod_l+0x212>
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	e7c2      	b.n	800c676 <_strtod_l+0x176>
 800c6f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c6f2:	1c5a      	adds	r2, r3, #1
 800c6f4:	9217      	str	r2, [sp, #92]	; 0x5c
 800c6f6:	785a      	ldrb	r2, [r3, #1]
 800c6f8:	3001      	adds	r0, #1
 800c6fa:	2a30      	cmp	r2, #48	; 0x30
 800c6fc:	d0f8      	beq.n	800c6f0 <_strtod_l+0x1f0>
 800c6fe:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c702:	2b08      	cmp	r3, #8
 800c704:	f200 84d9 	bhi.w	800d0ba <_strtod_l+0xbba>
 800c708:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c70a:	9005      	str	r0, [sp, #20]
 800c70c:	2000      	movs	r0, #0
 800c70e:	9308      	str	r3, [sp, #32]
 800c710:	4605      	mov	r5, r0
 800c712:	3a30      	subs	r2, #48	; 0x30
 800c714:	f100 0301 	add.w	r3, r0, #1
 800c718:	d014      	beq.n	800c744 <_strtod_l+0x244>
 800c71a:	9905      	ldr	r1, [sp, #20]
 800c71c:	4419      	add	r1, r3
 800c71e:	9105      	str	r1, [sp, #20]
 800c720:	462b      	mov	r3, r5
 800c722:	eb00 0e05 	add.w	lr, r0, r5
 800c726:	210a      	movs	r1, #10
 800c728:	4573      	cmp	r3, lr
 800c72a:	d113      	bne.n	800c754 <_strtod_l+0x254>
 800c72c:	182b      	adds	r3, r5, r0
 800c72e:	2b08      	cmp	r3, #8
 800c730:	f105 0501 	add.w	r5, r5, #1
 800c734:	4405      	add	r5, r0
 800c736:	dc1c      	bgt.n	800c772 <_strtod_l+0x272>
 800c738:	9907      	ldr	r1, [sp, #28]
 800c73a:	230a      	movs	r3, #10
 800c73c:	fb03 2301 	mla	r3, r3, r1, r2
 800c740:	9307      	str	r3, [sp, #28]
 800c742:	2300      	movs	r3, #0
 800c744:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c746:	1c51      	adds	r1, r2, #1
 800c748:	9117      	str	r1, [sp, #92]	; 0x5c
 800c74a:	7852      	ldrb	r2, [r2, #1]
 800c74c:	4618      	mov	r0, r3
 800c74e:	e7c9      	b.n	800c6e4 <_strtod_l+0x1e4>
 800c750:	4638      	mov	r0, r7
 800c752:	e7d2      	b.n	800c6fa <_strtod_l+0x1fa>
 800c754:	2b08      	cmp	r3, #8
 800c756:	dc04      	bgt.n	800c762 <_strtod_l+0x262>
 800c758:	9e07      	ldr	r6, [sp, #28]
 800c75a:	434e      	muls	r6, r1
 800c75c:	9607      	str	r6, [sp, #28]
 800c75e:	3301      	adds	r3, #1
 800c760:	e7e2      	b.n	800c728 <_strtod_l+0x228>
 800c762:	f103 0c01 	add.w	ip, r3, #1
 800c766:	f1bc 0f10 	cmp.w	ip, #16
 800c76a:	bfd8      	it	le
 800c76c:	fb01 f909 	mulle.w	r9, r1, r9
 800c770:	e7f5      	b.n	800c75e <_strtod_l+0x25e>
 800c772:	2d10      	cmp	r5, #16
 800c774:	bfdc      	itt	le
 800c776:	230a      	movle	r3, #10
 800c778:	fb03 2909 	mlale	r9, r3, r9, r2
 800c77c:	e7e1      	b.n	800c742 <_strtod_l+0x242>
 800c77e:	2300      	movs	r3, #0
 800c780:	9305      	str	r3, [sp, #20]
 800c782:	2301      	movs	r3, #1
 800c784:	e77c      	b.n	800c680 <_strtod_l+0x180>
 800c786:	f04f 0c00 	mov.w	ip, #0
 800c78a:	f108 0202 	add.w	r2, r8, #2
 800c78e:	9217      	str	r2, [sp, #92]	; 0x5c
 800c790:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c794:	e785      	b.n	800c6a2 <_strtod_l+0x1a2>
 800c796:	f04f 0c01 	mov.w	ip, #1
 800c79a:	e7f6      	b.n	800c78a <_strtod_l+0x28a>
 800c79c:	0801189c 	.word	0x0801189c
 800c7a0:	080115f0 	.word	0x080115f0
 800c7a4:	7ff00000 	.word	0x7ff00000
 800c7a8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c7aa:	1c51      	adds	r1, r2, #1
 800c7ac:	9117      	str	r1, [sp, #92]	; 0x5c
 800c7ae:	7852      	ldrb	r2, [r2, #1]
 800c7b0:	2a30      	cmp	r2, #48	; 0x30
 800c7b2:	d0f9      	beq.n	800c7a8 <_strtod_l+0x2a8>
 800c7b4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c7b8:	2908      	cmp	r1, #8
 800c7ba:	f63f af79 	bhi.w	800c6b0 <_strtod_l+0x1b0>
 800c7be:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c7c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c7c4:	9206      	str	r2, [sp, #24]
 800c7c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c7c8:	1c51      	adds	r1, r2, #1
 800c7ca:	9117      	str	r1, [sp, #92]	; 0x5c
 800c7cc:	7852      	ldrb	r2, [r2, #1]
 800c7ce:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c7d2:	2e09      	cmp	r6, #9
 800c7d4:	d937      	bls.n	800c846 <_strtod_l+0x346>
 800c7d6:	9e06      	ldr	r6, [sp, #24]
 800c7d8:	1b89      	subs	r1, r1, r6
 800c7da:	2908      	cmp	r1, #8
 800c7dc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c7e0:	dc02      	bgt.n	800c7e8 <_strtod_l+0x2e8>
 800c7e2:	4576      	cmp	r6, lr
 800c7e4:	bfa8      	it	ge
 800c7e6:	4676      	movge	r6, lr
 800c7e8:	f1bc 0f00 	cmp.w	ip, #0
 800c7ec:	d000      	beq.n	800c7f0 <_strtod_l+0x2f0>
 800c7ee:	4276      	negs	r6, r6
 800c7f0:	2d00      	cmp	r5, #0
 800c7f2:	d14d      	bne.n	800c890 <_strtod_l+0x390>
 800c7f4:	9904      	ldr	r1, [sp, #16]
 800c7f6:	4301      	orrs	r1, r0
 800c7f8:	f47f aec6 	bne.w	800c588 <_strtod_l+0x88>
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	f47f aee1 	bne.w	800c5c4 <_strtod_l+0xc4>
 800c802:	2a69      	cmp	r2, #105	; 0x69
 800c804:	d027      	beq.n	800c856 <_strtod_l+0x356>
 800c806:	dc24      	bgt.n	800c852 <_strtod_l+0x352>
 800c808:	2a49      	cmp	r2, #73	; 0x49
 800c80a:	d024      	beq.n	800c856 <_strtod_l+0x356>
 800c80c:	2a4e      	cmp	r2, #78	; 0x4e
 800c80e:	f47f aed9 	bne.w	800c5c4 <_strtod_l+0xc4>
 800c812:	499f      	ldr	r1, [pc, #636]	; (800ca90 <_strtod_l+0x590>)
 800c814:	a817      	add	r0, sp, #92	; 0x5c
 800c816:	f002 f8c3 	bl	800e9a0 <__match>
 800c81a:	2800      	cmp	r0, #0
 800c81c:	f43f aed2 	beq.w	800c5c4 <_strtod_l+0xc4>
 800c820:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c822:	781b      	ldrb	r3, [r3, #0]
 800c824:	2b28      	cmp	r3, #40	; 0x28
 800c826:	d12d      	bne.n	800c884 <_strtod_l+0x384>
 800c828:	499a      	ldr	r1, [pc, #616]	; (800ca94 <_strtod_l+0x594>)
 800c82a:	aa1a      	add	r2, sp, #104	; 0x68
 800c82c:	a817      	add	r0, sp, #92	; 0x5c
 800c82e:	f002 f8cb 	bl	800e9c8 <__hexnan>
 800c832:	2805      	cmp	r0, #5
 800c834:	d126      	bne.n	800c884 <_strtod_l+0x384>
 800c836:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c838:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c83c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c840:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c844:	e6a0      	b.n	800c588 <_strtod_l+0x88>
 800c846:	210a      	movs	r1, #10
 800c848:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c84c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c850:	e7b9      	b.n	800c7c6 <_strtod_l+0x2c6>
 800c852:	2a6e      	cmp	r2, #110	; 0x6e
 800c854:	e7db      	b.n	800c80e <_strtod_l+0x30e>
 800c856:	4990      	ldr	r1, [pc, #576]	; (800ca98 <_strtod_l+0x598>)
 800c858:	a817      	add	r0, sp, #92	; 0x5c
 800c85a:	f002 f8a1 	bl	800e9a0 <__match>
 800c85e:	2800      	cmp	r0, #0
 800c860:	f43f aeb0 	beq.w	800c5c4 <_strtod_l+0xc4>
 800c864:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c866:	498d      	ldr	r1, [pc, #564]	; (800ca9c <_strtod_l+0x59c>)
 800c868:	3b01      	subs	r3, #1
 800c86a:	a817      	add	r0, sp, #92	; 0x5c
 800c86c:	9317      	str	r3, [sp, #92]	; 0x5c
 800c86e:	f002 f897 	bl	800e9a0 <__match>
 800c872:	b910      	cbnz	r0, 800c87a <_strtod_l+0x37a>
 800c874:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c876:	3301      	adds	r3, #1
 800c878:	9317      	str	r3, [sp, #92]	; 0x5c
 800c87a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800caac <_strtod_l+0x5ac>
 800c87e:	f04f 0a00 	mov.w	sl, #0
 800c882:	e681      	b.n	800c588 <_strtod_l+0x88>
 800c884:	4886      	ldr	r0, [pc, #536]	; (800caa0 <_strtod_l+0x5a0>)
 800c886:	f003 f8d3 	bl	800fa30 <nan>
 800c88a:	ec5b ab10 	vmov	sl, fp, d0
 800c88e:	e67b      	b.n	800c588 <_strtod_l+0x88>
 800c890:	9b05      	ldr	r3, [sp, #20]
 800c892:	9807      	ldr	r0, [sp, #28]
 800c894:	1af3      	subs	r3, r6, r3
 800c896:	2f00      	cmp	r7, #0
 800c898:	bf08      	it	eq
 800c89a:	462f      	moveq	r7, r5
 800c89c:	2d10      	cmp	r5, #16
 800c89e:	9306      	str	r3, [sp, #24]
 800c8a0:	46a8      	mov	r8, r5
 800c8a2:	bfa8      	it	ge
 800c8a4:	f04f 0810 	movge.w	r8, #16
 800c8a8:	f7f3 fe4c 	bl	8000544 <__aeabi_ui2d>
 800c8ac:	2d09      	cmp	r5, #9
 800c8ae:	4682      	mov	sl, r0
 800c8b0:	468b      	mov	fp, r1
 800c8b2:	dd13      	ble.n	800c8dc <_strtod_l+0x3dc>
 800c8b4:	4b7b      	ldr	r3, [pc, #492]	; (800caa4 <_strtod_l+0x5a4>)
 800c8b6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c8ba:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c8be:	f7f3 febb 	bl	8000638 <__aeabi_dmul>
 800c8c2:	4682      	mov	sl, r0
 800c8c4:	4648      	mov	r0, r9
 800c8c6:	468b      	mov	fp, r1
 800c8c8:	f7f3 fe3c 	bl	8000544 <__aeabi_ui2d>
 800c8cc:	4602      	mov	r2, r0
 800c8ce:	460b      	mov	r3, r1
 800c8d0:	4650      	mov	r0, sl
 800c8d2:	4659      	mov	r1, fp
 800c8d4:	f7f3 fcfa 	bl	80002cc <__adddf3>
 800c8d8:	4682      	mov	sl, r0
 800c8da:	468b      	mov	fp, r1
 800c8dc:	2d0f      	cmp	r5, #15
 800c8de:	dc38      	bgt.n	800c952 <_strtod_l+0x452>
 800c8e0:	9b06      	ldr	r3, [sp, #24]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	f43f ae50 	beq.w	800c588 <_strtod_l+0x88>
 800c8e8:	dd24      	ble.n	800c934 <_strtod_l+0x434>
 800c8ea:	2b16      	cmp	r3, #22
 800c8ec:	dc0b      	bgt.n	800c906 <_strtod_l+0x406>
 800c8ee:	496d      	ldr	r1, [pc, #436]	; (800caa4 <_strtod_l+0x5a4>)
 800c8f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c8f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8f8:	4652      	mov	r2, sl
 800c8fa:	465b      	mov	r3, fp
 800c8fc:	f7f3 fe9c 	bl	8000638 <__aeabi_dmul>
 800c900:	4682      	mov	sl, r0
 800c902:	468b      	mov	fp, r1
 800c904:	e640      	b.n	800c588 <_strtod_l+0x88>
 800c906:	9a06      	ldr	r2, [sp, #24]
 800c908:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c90c:	4293      	cmp	r3, r2
 800c90e:	db20      	blt.n	800c952 <_strtod_l+0x452>
 800c910:	4c64      	ldr	r4, [pc, #400]	; (800caa4 <_strtod_l+0x5a4>)
 800c912:	f1c5 050f 	rsb	r5, r5, #15
 800c916:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c91a:	4652      	mov	r2, sl
 800c91c:	465b      	mov	r3, fp
 800c91e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c922:	f7f3 fe89 	bl	8000638 <__aeabi_dmul>
 800c926:	9b06      	ldr	r3, [sp, #24]
 800c928:	1b5d      	subs	r5, r3, r5
 800c92a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c92e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c932:	e7e3      	b.n	800c8fc <_strtod_l+0x3fc>
 800c934:	9b06      	ldr	r3, [sp, #24]
 800c936:	3316      	adds	r3, #22
 800c938:	db0b      	blt.n	800c952 <_strtod_l+0x452>
 800c93a:	9b05      	ldr	r3, [sp, #20]
 800c93c:	1b9e      	subs	r6, r3, r6
 800c93e:	4b59      	ldr	r3, [pc, #356]	; (800caa4 <_strtod_l+0x5a4>)
 800c940:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c944:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c948:	4650      	mov	r0, sl
 800c94a:	4659      	mov	r1, fp
 800c94c:	f7f3 ff9e 	bl	800088c <__aeabi_ddiv>
 800c950:	e7d6      	b.n	800c900 <_strtod_l+0x400>
 800c952:	9b06      	ldr	r3, [sp, #24]
 800c954:	eba5 0808 	sub.w	r8, r5, r8
 800c958:	4498      	add	r8, r3
 800c95a:	f1b8 0f00 	cmp.w	r8, #0
 800c95e:	dd74      	ble.n	800ca4a <_strtod_l+0x54a>
 800c960:	f018 030f 	ands.w	r3, r8, #15
 800c964:	d00a      	beq.n	800c97c <_strtod_l+0x47c>
 800c966:	494f      	ldr	r1, [pc, #316]	; (800caa4 <_strtod_l+0x5a4>)
 800c968:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c96c:	4652      	mov	r2, sl
 800c96e:	465b      	mov	r3, fp
 800c970:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c974:	f7f3 fe60 	bl	8000638 <__aeabi_dmul>
 800c978:	4682      	mov	sl, r0
 800c97a:	468b      	mov	fp, r1
 800c97c:	f038 080f 	bics.w	r8, r8, #15
 800c980:	d04f      	beq.n	800ca22 <_strtod_l+0x522>
 800c982:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c986:	dd22      	ble.n	800c9ce <_strtod_l+0x4ce>
 800c988:	2500      	movs	r5, #0
 800c98a:	462e      	mov	r6, r5
 800c98c:	9507      	str	r5, [sp, #28]
 800c98e:	9505      	str	r5, [sp, #20]
 800c990:	2322      	movs	r3, #34	; 0x22
 800c992:	f8df b118 	ldr.w	fp, [pc, #280]	; 800caac <_strtod_l+0x5ac>
 800c996:	6023      	str	r3, [r4, #0]
 800c998:	f04f 0a00 	mov.w	sl, #0
 800c99c:	9b07      	ldr	r3, [sp, #28]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	f43f adf2 	beq.w	800c588 <_strtod_l+0x88>
 800c9a4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c9a6:	4620      	mov	r0, r4
 800c9a8:	f002 f970 	bl	800ec8c <_Bfree>
 800c9ac:	9905      	ldr	r1, [sp, #20]
 800c9ae:	4620      	mov	r0, r4
 800c9b0:	f002 f96c 	bl	800ec8c <_Bfree>
 800c9b4:	4631      	mov	r1, r6
 800c9b6:	4620      	mov	r0, r4
 800c9b8:	f002 f968 	bl	800ec8c <_Bfree>
 800c9bc:	9907      	ldr	r1, [sp, #28]
 800c9be:	4620      	mov	r0, r4
 800c9c0:	f002 f964 	bl	800ec8c <_Bfree>
 800c9c4:	4629      	mov	r1, r5
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	f002 f960 	bl	800ec8c <_Bfree>
 800c9cc:	e5dc      	b.n	800c588 <_strtod_l+0x88>
 800c9ce:	4b36      	ldr	r3, [pc, #216]	; (800caa8 <_strtod_l+0x5a8>)
 800c9d0:	9304      	str	r3, [sp, #16]
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c9d8:	4650      	mov	r0, sl
 800c9da:	4659      	mov	r1, fp
 800c9dc:	4699      	mov	r9, r3
 800c9de:	f1b8 0f01 	cmp.w	r8, #1
 800c9e2:	dc21      	bgt.n	800ca28 <_strtod_l+0x528>
 800c9e4:	b10b      	cbz	r3, 800c9ea <_strtod_l+0x4ea>
 800c9e6:	4682      	mov	sl, r0
 800c9e8:	468b      	mov	fp, r1
 800c9ea:	4b2f      	ldr	r3, [pc, #188]	; (800caa8 <_strtod_l+0x5a8>)
 800c9ec:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c9f0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c9f4:	4652      	mov	r2, sl
 800c9f6:	465b      	mov	r3, fp
 800c9f8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c9fc:	f7f3 fe1c 	bl	8000638 <__aeabi_dmul>
 800ca00:	4b2a      	ldr	r3, [pc, #168]	; (800caac <_strtod_l+0x5ac>)
 800ca02:	460a      	mov	r2, r1
 800ca04:	400b      	ands	r3, r1
 800ca06:	492a      	ldr	r1, [pc, #168]	; (800cab0 <_strtod_l+0x5b0>)
 800ca08:	428b      	cmp	r3, r1
 800ca0a:	4682      	mov	sl, r0
 800ca0c:	d8bc      	bhi.n	800c988 <_strtod_l+0x488>
 800ca0e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ca12:	428b      	cmp	r3, r1
 800ca14:	bf86      	itte	hi
 800ca16:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800cab4 <_strtod_l+0x5b4>
 800ca1a:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800ca1e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ca22:	2300      	movs	r3, #0
 800ca24:	9304      	str	r3, [sp, #16]
 800ca26:	e084      	b.n	800cb32 <_strtod_l+0x632>
 800ca28:	f018 0f01 	tst.w	r8, #1
 800ca2c:	d005      	beq.n	800ca3a <_strtod_l+0x53a>
 800ca2e:	9b04      	ldr	r3, [sp, #16]
 800ca30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca34:	f7f3 fe00 	bl	8000638 <__aeabi_dmul>
 800ca38:	2301      	movs	r3, #1
 800ca3a:	9a04      	ldr	r2, [sp, #16]
 800ca3c:	3208      	adds	r2, #8
 800ca3e:	f109 0901 	add.w	r9, r9, #1
 800ca42:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ca46:	9204      	str	r2, [sp, #16]
 800ca48:	e7c9      	b.n	800c9de <_strtod_l+0x4de>
 800ca4a:	d0ea      	beq.n	800ca22 <_strtod_l+0x522>
 800ca4c:	f1c8 0800 	rsb	r8, r8, #0
 800ca50:	f018 020f 	ands.w	r2, r8, #15
 800ca54:	d00a      	beq.n	800ca6c <_strtod_l+0x56c>
 800ca56:	4b13      	ldr	r3, [pc, #76]	; (800caa4 <_strtod_l+0x5a4>)
 800ca58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca5c:	4650      	mov	r0, sl
 800ca5e:	4659      	mov	r1, fp
 800ca60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca64:	f7f3 ff12 	bl	800088c <__aeabi_ddiv>
 800ca68:	4682      	mov	sl, r0
 800ca6a:	468b      	mov	fp, r1
 800ca6c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800ca70:	d0d7      	beq.n	800ca22 <_strtod_l+0x522>
 800ca72:	f1b8 0f1f 	cmp.w	r8, #31
 800ca76:	dd1f      	ble.n	800cab8 <_strtod_l+0x5b8>
 800ca78:	2500      	movs	r5, #0
 800ca7a:	462e      	mov	r6, r5
 800ca7c:	9507      	str	r5, [sp, #28]
 800ca7e:	9505      	str	r5, [sp, #20]
 800ca80:	2322      	movs	r3, #34	; 0x22
 800ca82:	f04f 0a00 	mov.w	sl, #0
 800ca86:	f04f 0b00 	mov.w	fp, #0
 800ca8a:	6023      	str	r3, [r4, #0]
 800ca8c:	e786      	b.n	800c99c <_strtod_l+0x49c>
 800ca8e:	bf00      	nop
 800ca90:	080115c9 	.word	0x080115c9
 800ca94:	08011604 	.word	0x08011604
 800ca98:	080115c1 	.word	0x080115c1
 800ca9c:	08011744 	.word	0x08011744
 800caa0:	08011a58 	.word	0x08011a58
 800caa4:	08011938 	.word	0x08011938
 800caa8:	08011910 	.word	0x08011910
 800caac:	7ff00000 	.word	0x7ff00000
 800cab0:	7ca00000 	.word	0x7ca00000
 800cab4:	7fefffff 	.word	0x7fefffff
 800cab8:	f018 0310 	ands.w	r3, r8, #16
 800cabc:	bf18      	it	ne
 800cabe:	236a      	movne	r3, #106	; 0x6a
 800cac0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800ce70 <_strtod_l+0x970>
 800cac4:	9304      	str	r3, [sp, #16]
 800cac6:	4650      	mov	r0, sl
 800cac8:	4659      	mov	r1, fp
 800caca:	2300      	movs	r3, #0
 800cacc:	f018 0f01 	tst.w	r8, #1
 800cad0:	d004      	beq.n	800cadc <_strtod_l+0x5dc>
 800cad2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800cad6:	f7f3 fdaf 	bl	8000638 <__aeabi_dmul>
 800cada:	2301      	movs	r3, #1
 800cadc:	ea5f 0868 	movs.w	r8, r8, asr #1
 800cae0:	f109 0908 	add.w	r9, r9, #8
 800cae4:	d1f2      	bne.n	800cacc <_strtod_l+0x5cc>
 800cae6:	b10b      	cbz	r3, 800caec <_strtod_l+0x5ec>
 800cae8:	4682      	mov	sl, r0
 800caea:	468b      	mov	fp, r1
 800caec:	9b04      	ldr	r3, [sp, #16]
 800caee:	b1c3      	cbz	r3, 800cb22 <_strtod_l+0x622>
 800caf0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800caf4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	4659      	mov	r1, fp
 800cafc:	dd11      	ble.n	800cb22 <_strtod_l+0x622>
 800cafe:	2b1f      	cmp	r3, #31
 800cb00:	f340 8124 	ble.w	800cd4c <_strtod_l+0x84c>
 800cb04:	2b34      	cmp	r3, #52	; 0x34
 800cb06:	bfde      	ittt	le
 800cb08:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800cb0c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 800cb10:	fa03 f202 	lslle.w	r2, r3, r2
 800cb14:	f04f 0a00 	mov.w	sl, #0
 800cb18:	bfcc      	ite	gt
 800cb1a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800cb1e:	ea02 0b01 	andle.w	fp, r2, r1
 800cb22:	2200      	movs	r2, #0
 800cb24:	2300      	movs	r3, #0
 800cb26:	4650      	mov	r0, sl
 800cb28:	4659      	mov	r1, fp
 800cb2a:	f7f3 ffed 	bl	8000b08 <__aeabi_dcmpeq>
 800cb2e:	2800      	cmp	r0, #0
 800cb30:	d1a2      	bne.n	800ca78 <_strtod_l+0x578>
 800cb32:	9b07      	ldr	r3, [sp, #28]
 800cb34:	9300      	str	r3, [sp, #0]
 800cb36:	9908      	ldr	r1, [sp, #32]
 800cb38:	462b      	mov	r3, r5
 800cb3a:	463a      	mov	r2, r7
 800cb3c:	4620      	mov	r0, r4
 800cb3e:	f002 f90d 	bl	800ed5c <__s2b>
 800cb42:	9007      	str	r0, [sp, #28]
 800cb44:	2800      	cmp	r0, #0
 800cb46:	f43f af1f 	beq.w	800c988 <_strtod_l+0x488>
 800cb4a:	9b05      	ldr	r3, [sp, #20]
 800cb4c:	1b9e      	subs	r6, r3, r6
 800cb4e:	9b06      	ldr	r3, [sp, #24]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	bfb4      	ite	lt
 800cb54:	4633      	movlt	r3, r6
 800cb56:	2300      	movge	r3, #0
 800cb58:	930c      	str	r3, [sp, #48]	; 0x30
 800cb5a:	9b06      	ldr	r3, [sp, #24]
 800cb5c:	2500      	movs	r5, #0
 800cb5e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800cb62:	9312      	str	r3, [sp, #72]	; 0x48
 800cb64:	462e      	mov	r6, r5
 800cb66:	9b07      	ldr	r3, [sp, #28]
 800cb68:	4620      	mov	r0, r4
 800cb6a:	6859      	ldr	r1, [r3, #4]
 800cb6c:	f002 f84e 	bl	800ec0c <_Balloc>
 800cb70:	9005      	str	r0, [sp, #20]
 800cb72:	2800      	cmp	r0, #0
 800cb74:	f43f af0c 	beq.w	800c990 <_strtod_l+0x490>
 800cb78:	9b07      	ldr	r3, [sp, #28]
 800cb7a:	691a      	ldr	r2, [r3, #16]
 800cb7c:	3202      	adds	r2, #2
 800cb7e:	f103 010c 	add.w	r1, r3, #12
 800cb82:	0092      	lsls	r2, r2, #2
 800cb84:	300c      	adds	r0, #12
 800cb86:	f7fe ff8f 	bl	800baa8 <memcpy>
 800cb8a:	ec4b ab10 	vmov	d0, sl, fp
 800cb8e:	aa1a      	add	r2, sp, #104	; 0x68
 800cb90:	a919      	add	r1, sp, #100	; 0x64
 800cb92:	4620      	mov	r0, r4
 800cb94:	f002 fc28 	bl	800f3e8 <__d2b>
 800cb98:	ec4b ab18 	vmov	d8, sl, fp
 800cb9c:	9018      	str	r0, [sp, #96]	; 0x60
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	f43f aef6 	beq.w	800c990 <_strtod_l+0x490>
 800cba4:	2101      	movs	r1, #1
 800cba6:	4620      	mov	r0, r4
 800cba8:	f002 f972 	bl	800ee90 <__i2b>
 800cbac:	4606      	mov	r6, r0
 800cbae:	2800      	cmp	r0, #0
 800cbb0:	f43f aeee 	beq.w	800c990 <_strtod_l+0x490>
 800cbb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cbb6:	9904      	ldr	r1, [sp, #16]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	bfab      	itete	ge
 800cbbc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800cbbe:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800cbc0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800cbc2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800cbc6:	bfac      	ite	ge
 800cbc8:	eb03 0902 	addge.w	r9, r3, r2
 800cbcc:	1ad7      	sublt	r7, r2, r3
 800cbce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cbd0:	eba3 0801 	sub.w	r8, r3, r1
 800cbd4:	4490      	add	r8, r2
 800cbd6:	4ba1      	ldr	r3, [pc, #644]	; (800ce5c <_strtod_l+0x95c>)
 800cbd8:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800cbdc:	4598      	cmp	r8, r3
 800cbde:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800cbe2:	f280 80c7 	bge.w	800cd74 <_strtod_l+0x874>
 800cbe6:	eba3 0308 	sub.w	r3, r3, r8
 800cbea:	2b1f      	cmp	r3, #31
 800cbec:	eba2 0203 	sub.w	r2, r2, r3
 800cbf0:	f04f 0101 	mov.w	r1, #1
 800cbf4:	f300 80b1 	bgt.w	800cd5a <_strtod_l+0x85a>
 800cbf8:	fa01 f303 	lsl.w	r3, r1, r3
 800cbfc:	930d      	str	r3, [sp, #52]	; 0x34
 800cbfe:	2300      	movs	r3, #0
 800cc00:	9308      	str	r3, [sp, #32]
 800cc02:	eb09 0802 	add.w	r8, r9, r2
 800cc06:	9b04      	ldr	r3, [sp, #16]
 800cc08:	45c1      	cmp	r9, r8
 800cc0a:	4417      	add	r7, r2
 800cc0c:	441f      	add	r7, r3
 800cc0e:	464b      	mov	r3, r9
 800cc10:	bfa8      	it	ge
 800cc12:	4643      	movge	r3, r8
 800cc14:	42bb      	cmp	r3, r7
 800cc16:	bfa8      	it	ge
 800cc18:	463b      	movge	r3, r7
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	bfc2      	ittt	gt
 800cc1e:	eba8 0803 	subgt.w	r8, r8, r3
 800cc22:	1aff      	subgt	r7, r7, r3
 800cc24:	eba9 0903 	subgt.w	r9, r9, r3
 800cc28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	dd17      	ble.n	800cc5e <_strtod_l+0x75e>
 800cc2e:	4631      	mov	r1, r6
 800cc30:	461a      	mov	r2, r3
 800cc32:	4620      	mov	r0, r4
 800cc34:	f002 f9ec 	bl	800f010 <__pow5mult>
 800cc38:	4606      	mov	r6, r0
 800cc3a:	2800      	cmp	r0, #0
 800cc3c:	f43f aea8 	beq.w	800c990 <_strtod_l+0x490>
 800cc40:	4601      	mov	r1, r0
 800cc42:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cc44:	4620      	mov	r0, r4
 800cc46:	f002 f939 	bl	800eebc <__multiply>
 800cc4a:	900b      	str	r0, [sp, #44]	; 0x2c
 800cc4c:	2800      	cmp	r0, #0
 800cc4e:	f43f ae9f 	beq.w	800c990 <_strtod_l+0x490>
 800cc52:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cc54:	4620      	mov	r0, r4
 800cc56:	f002 f819 	bl	800ec8c <_Bfree>
 800cc5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc5c:	9318      	str	r3, [sp, #96]	; 0x60
 800cc5e:	f1b8 0f00 	cmp.w	r8, #0
 800cc62:	f300 808c 	bgt.w	800cd7e <_strtod_l+0x87e>
 800cc66:	9b06      	ldr	r3, [sp, #24]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	dd08      	ble.n	800cc7e <_strtod_l+0x77e>
 800cc6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cc6e:	9905      	ldr	r1, [sp, #20]
 800cc70:	4620      	mov	r0, r4
 800cc72:	f002 f9cd 	bl	800f010 <__pow5mult>
 800cc76:	9005      	str	r0, [sp, #20]
 800cc78:	2800      	cmp	r0, #0
 800cc7a:	f43f ae89 	beq.w	800c990 <_strtod_l+0x490>
 800cc7e:	2f00      	cmp	r7, #0
 800cc80:	dd08      	ble.n	800cc94 <_strtod_l+0x794>
 800cc82:	9905      	ldr	r1, [sp, #20]
 800cc84:	463a      	mov	r2, r7
 800cc86:	4620      	mov	r0, r4
 800cc88:	f002 fa1c 	bl	800f0c4 <__lshift>
 800cc8c:	9005      	str	r0, [sp, #20]
 800cc8e:	2800      	cmp	r0, #0
 800cc90:	f43f ae7e 	beq.w	800c990 <_strtod_l+0x490>
 800cc94:	f1b9 0f00 	cmp.w	r9, #0
 800cc98:	dd08      	ble.n	800ccac <_strtod_l+0x7ac>
 800cc9a:	4631      	mov	r1, r6
 800cc9c:	464a      	mov	r2, r9
 800cc9e:	4620      	mov	r0, r4
 800cca0:	f002 fa10 	bl	800f0c4 <__lshift>
 800cca4:	4606      	mov	r6, r0
 800cca6:	2800      	cmp	r0, #0
 800cca8:	f43f ae72 	beq.w	800c990 <_strtod_l+0x490>
 800ccac:	9a05      	ldr	r2, [sp, #20]
 800ccae:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	f002 fa93 	bl	800f1dc <__mdiff>
 800ccb6:	4605      	mov	r5, r0
 800ccb8:	2800      	cmp	r0, #0
 800ccba:	f43f ae69 	beq.w	800c990 <_strtod_l+0x490>
 800ccbe:	68c3      	ldr	r3, [r0, #12]
 800ccc0:	930b      	str	r3, [sp, #44]	; 0x2c
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	60c3      	str	r3, [r0, #12]
 800ccc6:	4631      	mov	r1, r6
 800ccc8:	f002 fa6c 	bl	800f1a4 <__mcmp>
 800cccc:	2800      	cmp	r0, #0
 800ccce:	da60      	bge.n	800cd92 <_strtod_l+0x892>
 800ccd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ccd2:	ea53 030a 	orrs.w	r3, r3, sl
 800ccd6:	f040 8082 	bne.w	800cdde <_strtod_l+0x8de>
 800ccda:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d17d      	bne.n	800cdde <_strtod_l+0x8de>
 800cce2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cce6:	0d1b      	lsrs	r3, r3, #20
 800cce8:	051b      	lsls	r3, r3, #20
 800ccea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ccee:	d976      	bls.n	800cdde <_strtod_l+0x8de>
 800ccf0:	696b      	ldr	r3, [r5, #20]
 800ccf2:	b913      	cbnz	r3, 800ccfa <_strtod_l+0x7fa>
 800ccf4:	692b      	ldr	r3, [r5, #16]
 800ccf6:	2b01      	cmp	r3, #1
 800ccf8:	dd71      	ble.n	800cdde <_strtod_l+0x8de>
 800ccfa:	4629      	mov	r1, r5
 800ccfc:	2201      	movs	r2, #1
 800ccfe:	4620      	mov	r0, r4
 800cd00:	f002 f9e0 	bl	800f0c4 <__lshift>
 800cd04:	4631      	mov	r1, r6
 800cd06:	4605      	mov	r5, r0
 800cd08:	f002 fa4c 	bl	800f1a4 <__mcmp>
 800cd0c:	2800      	cmp	r0, #0
 800cd0e:	dd66      	ble.n	800cdde <_strtod_l+0x8de>
 800cd10:	9904      	ldr	r1, [sp, #16]
 800cd12:	4a53      	ldr	r2, [pc, #332]	; (800ce60 <_strtod_l+0x960>)
 800cd14:	465b      	mov	r3, fp
 800cd16:	2900      	cmp	r1, #0
 800cd18:	f000 8081 	beq.w	800ce1e <_strtod_l+0x91e>
 800cd1c:	ea02 010b 	and.w	r1, r2, fp
 800cd20:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800cd24:	dc7b      	bgt.n	800ce1e <_strtod_l+0x91e>
 800cd26:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800cd2a:	f77f aea9 	ble.w	800ca80 <_strtod_l+0x580>
 800cd2e:	4b4d      	ldr	r3, [pc, #308]	; (800ce64 <_strtod_l+0x964>)
 800cd30:	4650      	mov	r0, sl
 800cd32:	4659      	mov	r1, fp
 800cd34:	2200      	movs	r2, #0
 800cd36:	f7f3 fc7f 	bl	8000638 <__aeabi_dmul>
 800cd3a:	460b      	mov	r3, r1
 800cd3c:	4303      	orrs	r3, r0
 800cd3e:	bf08      	it	eq
 800cd40:	2322      	moveq	r3, #34	; 0x22
 800cd42:	4682      	mov	sl, r0
 800cd44:	468b      	mov	fp, r1
 800cd46:	bf08      	it	eq
 800cd48:	6023      	streq	r3, [r4, #0]
 800cd4a:	e62b      	b.n	800c9a4 <_strtod_l+0x4a4>
 800cd4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cd50:	fa02 f303 	lsl.w	r3, r2, r3
 800cd54:	ea03 0a0a 	and.w	sl, r3, sl
 800cd58:	e6e3      	b.n	800cb22 <_strtod_l+0x622>
 800cd5a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800cd5e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800cd62:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800cd66:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800cd6a:	fa01 f308 	lsl.w	r3, r1, r8
 800cd6e:	9308      	str	r3, [sp, #32]
 800cd70:	910d      	str	r1, [sp, #52]	; 0x34
 800cd72:	e746      	b.n	800cc02 <_strtod_l+0x702>
 800cd74:	2300      	movs	r3, #0
 800cd76:	9308      	str	r3, [sp, #32]
 800cd78:	2301      	movs	r3, #1
 800cd7a:	930d      	str	r3, [sp, #52]	; 0x34
 800cd7c:	e741      	b.n	800cc02 <_strtod_l+0x702>
 800cd7e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cd80:	4642      	mov	r2, r8
 800cd82:	4620      	mov	r0, r4
 800cd84:	f002 f99e 	bl	800f0c4 <__lshift>
 800cd88:	9018      	str	r0, [sp, #96]	; 0x60
 800cd8a:	2800      	cmp	r0, #0
 800cd8c:	f47f af6b 	bne.w	800cc66 <_strtod_l+0x766>
 800cd90:	e5fe      	b.n	800c990 <_strtod_l+0x490>
 800cd92:	465f      	mov	r7, fp
 800cd94:	d16e      	bne.n	800ce74 <_strtod_l+0x974>
 800cd96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cd98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cd9c:	b342      	cbz	r2, 800cdf0 <_strtod_l+0x8f0>
 800cd9e:	4a32      	ldr	r2, [pc, #200]	; (800ce68 <_strtod_l+0x968>)
 800cda0:	4293      	cmp	r3, r2
 800cda2:	d128      	bne.n	800cdf6 <_strtod_l+0x8f6>
 800cda4:	9b04      	ldr	r3, [sp, #16]
 800cda6:	4651      	mov	r1, sl
 800cda8:	b1eb      	cbz	r3, 800cde6 <_strtod_l+0x8e6>
 800cdaa:	4b2d      	ldr	r3, [pc, #180]	; (800ce60 <_strtod_l+0x960>)
 800cdac:	403b      	ands	r3, r7
 800cdae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cdb2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cdb6:	d819      	bhi.n	800cdec <_strtod_l+0x8ec>
 800cdb8:	0d1b      	lsrs	r3, r3, #20
 800cdba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cdbe:	fa02 f303 	lsl.w	r3, r2, r3
 800cdc2:	4299      	cmp	r1, r3
 800cdc4:	d117      	bne.n	800cdf6 <_strtod_l+0x8f6>
 800cdc6:	4b29      	ldr	r3, [pc, #164]	; (800ce6c <_strtod_l+0x96c>)
 800cdc8:	429f      	cmp	r7, r3
 800cdca:	d102      	bne.n	800cdd2 <_strtod_l+0x8d2>
 800cdcc:	3101      	adds	r1, #1
 800cdce:	f43f addf 	beq.w	800c990 <_strtod_l+0x490>
 800cdd2:	4b23      	ldr	r3, [pc, #140]	; (800ce60 <_strtod_l+0x960>)
 800cdd4:	403b      	ands	r3, r7
 800cdd6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800cdda:	f04f 0a00 	mov.w	sl, #0
 800cdde:	9b04      	ldr	r3, [sp, #16]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d1a4      	bne.n	800cd2e <_strtod_l+0x82e>
 800cde4:	e5de      	b.n	800c9a4 <_strtod_l+0x4a4>
 800cde6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cdea:	e7ea      	b.n	800cdc2 <_strtod_l+0x8c2>
 800cdec:	4613      	mov	r3, r2
 800cdee:	e7e8      	b.n	800cdc2 <_strtod_l+0x8c2>
 800cdf0:	ea53 030a 	orrs.w	r3, r3, sl
 800cdf4:	d08c      	beq.n	800cd10 <_strtod_l+0x810>
 800cdf6:	9b08      	ldr	r3, [sp, #32]
 800cdf8:	b1db      	cbz	r3, 800ce32 <_strtod_l+0x932>
 800cdfa:	423b      	tst	r3, r7
 800cdfc:	d0ef      	beq.n	800cdde <_strtod_l+0x8de>
 800cdfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce00:	9a04      	ldr	r2, [sp, #16]
 800ce02:	4650      	mov	r0, sl
 800ce04:	4659      	mov	r1, fp
 800ce06:	b1c3      	cbz	r3, 800ce3a <_strtod_l+0x93a>
 800ce08:	f7ff fb5c 	bl	800c4c4 <sulp>
 800ce0c:	4602      	mov	r2, r0
 800ce0e:	460b      	mov	r3, r1
 800ce10:	ec51 0b18 	vmov	r0, r1, d8
 800ce14:	f7f3 fa5a 	bl	80002cc <__adddf3>
 800ce18:	4682      	mov	sl, r0
 800ce1a:	468b      	mov	fp, r1
 800ce1c:	e7df      	b.n	800cdde <_strtod_l+0x8de>
 800ce1e:	4013      	ands	r3, r2
 800ce20:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ce24:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ce28:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ce2c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800ce30:	e7d5      	b.n	800cdde <_strtod_l+0x8de>
 800ce32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ce34:	ea13 0f0a 	tst.w	r3, sl
 800ce38:	e7e0      	b.n	800cdfc <_strtod_l+0x8fc>
 800ce3a:	f7ff fb43 	bl	800c4c4 <sulp>
 800ce3e:	4602      	mov	r2, r0
 800ce40:	460b      	mov	r3, r1
 800ce42:	ec51 0b18 	vmov	r0, r1, d8
 800ce46:	f7f3 fa3f 	bl	80002c8 <__aeabi_dsub>
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	4682      	mov	sl, r0
 800ce50:	468b      	mov	fp, r1
 800ce52:	f7f3 fe59 	bl	8000b08 <__aeabi_dcmpeq>
 800ce56:	2800      	cmp	r0, #0
 800ce58:	d0c1      	beq.n	800cdde <_strtod_l+0x8de>
 800ce5a:	e611      	b.n	800ca80 <_strtod_l+0x580>
 800ce5c:	fffffc02 	.word	0xfffffc02
 800ce60:	7ff00000 	.word	0x7ff00000
 800ce64:	39500000 	.word	0x39500000
 800ce68:	000fffff 	.word	0x000fffff
 800ce6c:	7fefffff 	.word	0x7fefffff
 800ce70:	08011618 	.word	0x08011618
 800ce74:	4631      	mov	r1, r6
 800ce76:	4628      	mov	r0, r5
 800ce78:	f002 fb12 	bl	800f4a0 <__ratio>
 800ce7c:	ec59 8b10 	vmov	r8, r9, d0
 800ce80:	ee10 0a10 	vmov	r0, s0
 800ce84:	2200      	movs	r2, #0
 800ce86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ce8a:	4649      	mov	r1, r9
 800ce8c:	f7f3 fe50 	bl	8000b30 <__aeabi_dcmple>
 800ce90:	2800      	cmp	r0, #0
 800ce92:	d07a      	beq.n	800cf8a <_strtod_l+0xa8a>
 800ce94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d04a      	beq.n	800cf30 <_strtod_l+0xa30>
 800ce9a:	4b95      	ldr	r3, [pc, #596]	; (800d0f0 <_strtod_l+0xbf0>)
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cea2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800d0f0 <_strtod_l+0xbf0>
 800cea6:	f04f 0800 	mov.w	r8, #0
 800ceaa:	4b92      	ldr	r3, [pc, #584]	; (800d0f4 <_strtod_l+0xbf4>)
 800ceac:	403b      	ands	r3, r7
 800ceae:	930d      	str	r3, [sp, #52]	; 0x34
 800ceb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ceb2:	4b91      	ldr	r3, [pc, #580]	; (800d0f8 <_strtod_l+0xbf8>)
 800ceb4:	429a      	cmp	r2, r3
 800ceb6:	f040 80b0 	bne.w	800d01a <_strtod_l+0xb1a>
 800ceba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cebe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800cec2:	ec4b ab10 	vmov	d0, sl, fp
 800cec6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ceca:	f002 fa11 	bl	800f2f0 <__ulp>
 800cece:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ced2:	ec53 2b10 	vmov	r2, r3, d0
 800ced6:	f7f3 fbaf 	bl	8000638 <__aeabi_dmul>
 800ceda:	4652      	mov	r2, sl
 800cedc:	465b      	mov	r3, fp
 800cede:	f7f3 f9f5 	bl	80002cc <__adddf3>
 800cee2:	460b      	mov	r3, r1
 800cee4:	4983      	ldr	r1, [pc, #524]	; (800d0f4 <_strtod_l+0xbf4>)
 800cee6:	4a85      	ldr	r2, [pc, #532]	; (800d0fc <_strtod_l+0xbfc>)
 800cee8:	4019      	ands	r1, r3
 800ceea:	4291      	cmp	r1, r2
 800ceec:	4682      	mov	sl, r0
 800ceee:	d960      	bls.n	800cfb2 <_strtod_l+0xab2>
 800cef0:	ee18 3a90 	vmov	r3, s17
 800cef4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800cef8:	4293      	cmp	r3, r2
 800cefa:	d104      	bne.n	800cf06 <_strtod_l+0xa06>
 800cefc:	ee18 3a10 	vmov	r3, s16
 800cf00:	3301      	adds	r3, #1
 800cf02:	f43f ad45 	beq.w	800c990 <_strtod_l+0x490>
 800cf06:	f8df b200 	ldr.w	fp, [pc, #512]	; 800d108 <_strtod_l+0xc08>
 800cf0a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800cf0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cf10:	4620      	mov	r0, r4
 800cf12:	f001 febb 	bl	800ec8c <_Bfree>
 800cf16:	9905      	ldr	r1, [sp, #20]
 800cf18:	4620      	mov	r0, r4
 800cf1a:	f001 feb7 	bl	800ec8c <_Bfree>
 800cf1e:	4631      	mov	r1, r6
 800cf20:	4620      	mov	r0, r4
 800cf22:	f001 feb3 	bl	800ec8c <_Bfree>
 800cf26:	4629      	mov	r1, r5
 800cf28:	4620      	mov	r0, r4
 800cf2a:	f001 feaf 	bl	800ec8c <_Bfree>
 800cf2e:	e61a      	b.n	800cb66 <_strtod_l+0x666>
 800cf30:	f1ba 0f00 	cmp.w	sl, #0
 800cf34:	d11b      	bne.n	800cf6e <_strtod_l+0xa6e>
 800cf36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cf3a:	b9f3      	cbnz	r3, 800cf7a <_strtod_l+0xa7a>
 800cf3c:	4b6c      	ldr	r3, [pc, #432]	; (800d0f0 <_strtod_l+0xbf0>)
 800cf3e:	2200      	movs	r2, #0
 800cf40:	4640      	mov	r0, r8
 800cf42:	4649      	mov	r1, r9
 800cf44:	f7f3 fdea 	bl	8000b1c <__aeabi_dcmplt>
 800cf48:	b9d0      	cbnz	r0, 800cf80 <_strtod_l+0xa80>
 800cf4a:	4640      	mov	r0, r8
 800cf4c:	4649      	mov	r1, r9
 800cf4e:	4b6c      	ldr	r3, [pc, #432]	; (800d100 <_strtod_l+0xc00>)
 800cf50:	2200      	movs	r2, #0
 800cf52:	f7f3 fb71 	bl	8000638 <__aeabi_dmul>
 800cf56:	4680      	mov	r8, r0
 800cf58:	4689      	mov	r9, r1
 800cf5a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800cf5e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800cf62:	9315      	str	r3, [sp, #84]	; 0x54
 800cf64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800cf68:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cf6c:	e79d      	b.n	800ceaa <_strtod_l+0x9aa>
 800cf6e:	f1ba 0f01 	cmp.w	sl, #1
 800cf72:	d102      	bne.n	800cf7a <_strtod_l+0xa7a>
 800cf74:	2f00      	cmp	r7, #0
 800cf76:	f43f ad83 	beq.w	800ca80 <_strtod_l+0x580>
 800cf7a:	4b62      	ldr	r3, [pc, #392]	; (800d104 <_strtod_l+0xc04>)
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	e78e      	b.n	800ce9e <_strtod_l+0x99e>
 800cf80:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800d100 <_strtod_l+0xc00>
 800cf84:	f04f 0800 	mov.w	r8, #0
 800cf88:	e7e7      	b.n	800cf5a <_strtod_l+0xa5a>
 800cf8a:	4b5d      	ldr	r3, [pc, #372]	; (800d100 <_strtod_l+0xc00>)
 800cf8c:	4640      	mov	r0, r8
 800cf8e:	4649      	mov	r1, r9
 800cf90:	2200      	movs	r2, #0
 800cf92:	f7f3 fb51 	bl	8000638 <__aeabi_dmul>
 800cf96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf98:	4680      	mov	r8, r0
 800cf9a:	4689      	mov	r9, r1
 800cf9c:	b933      	cbnz	r3, 800cfac <_strtod_l+0xaac>
 800cf9e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cfa2:	900e      	str	r0, [sp, #56]	; 0x38
 800cfa4:	930f      	str	r3, [sp, #60]	; 0x3c
 800cfa6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800cfaa:	e7dd      	b.n	800cf68 <_strtod_l+0xa68>
 800cfac:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800cfb0:	e7f9      	b.n	800cfa6 <_strtod_l+0xaa6>
 800cfb2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800cfb6:	9b04      	ldr	r3, [sp, #16]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d1a8      	bne.n	800cf0e <_strtod_l+0xa0e>
 800cfbc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cfc0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cfc2:	0d1b      	lsrs	r3, r3, #20
 800cfc4:	051b      	lsls	r3, r3, #20
 800cfc6:	429a      	cmp	r2, r3
 800cfc8:	d1a1      	bne.n	800cf0e <_strtod_l+0xa0e>
 800cfca:	4640      	mov	r0, r8
 800cfcc:	4649      	mov	r1, r9
 800cfce:	f7f3 fe93 	bl	8000cf8 <__aeabi_d2lz>
 800cfd2:	f7f3 fb03 	bl	80005dc <__aeabi_l2d>
 800cfd6:	4602      	mov	r2, r0
 800cfd8:	460b      	mov	r3, r1
 800cfda:	4640      	mov	r0, r8
 800cfdc:	4649      	mov	r1, r9
 800cfde:	f7f3 f973 	bl	80002c8 <__aeabi_dsub>
 800cfe2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cfe4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cfe8:	ea43 030a 	orr.w	r3, r3, sl
 800cfec:	4313      	orrs	r3, r2
 800cfee:	4680      	mov	r8, r0
 800cff0:	4689      	mov	r9, r1
 800cff2:	d055      	beq.n	800d0a0 <_strtod_l+0xba0>
 800cff4:	a336      	add	r3, pc, #216	; (adr r3, 800d0d0 <_strtod_l+0xbd0>)
 800cff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cffa:	f7f3 fd8f 	bl	8000b1c <__aeabi_dcmplt>
 800cffe:	2800      	cmp	r0, #0
 800d000:	f47f acd0 	bne.w	800c9a4 <_strtod_l+0x4a4>
 800d004:	a334      	add	r3, pc, #208	; (adr r3, 800d0d8 <_strtod_l+0xbd8>)
 800d006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d00a:	4640      	mov	r0, r8
 800d00c:	4649      	mov	r1, r9
 800d00e:	f7f3 fda3 	bl	8000b58 <__aeabi_dcmpgt>
 800d012:	2800      	cmp	r0, #0
 800d014:	f43f af7b 	beq.w	800cf0e <_strtod_l+0xa0e>
 800d018:	e4c4      	b.n	800c9a4 <_strtod_l+0x4a4>
 800d01a:	9b04      	ldr	r3, [sp, #16]
 800d01c:	b333      	cbz	r3, 800d06c <_strtod_l+0xb6c>
 800d01e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d020:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d024:	d822      	bhi.n	800d06c <_strtod_l+0xb6c>
 800d026:	a32e      	add	r3, pc, #184	; (adr r3, 800d0e0 <_strtod_l+0xbe0>)
 800d028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d02c:	4640      	mov	r0, r8
 800d02e:	4649      	mov	r1, r9
 800d030:	f7f3 fd7e 	bl	8000b30 <__aeabi_dcmple>
 800d034:	b1a0      	cbz	r0, 800d060 <_strtod_l+0xb60>
 800d036:	4649      	mov	r1, r9
 800d038:	4640      	mov	r0, r8
 800d03a:	f7f3 fdd5 	bl	8000be8 <__aeabi_d2uiz>
 800d03e:	2801      	cmp	r0, #1
 800d040:	bf38      	it	cc
 800d042:	2001      	movcc	r0, #1
 800d044:	f7f3 fa7e 	bl	8000544 <__aeabi_ui2d>
 800d048:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d04a:	4680      	mov	r8, r0
 800d04c:	4689      	mov	r9, r1
 800d04e:	bb23      	cbnz	r3, 800d09a <_strtod_l+0xb9a>
 800d050:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d054:	9010      	str	r0, [sp, #64]	; 0x40
 800d056:	9311      	str	r3, [sp, #68]	; 0x44
 800d058:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d05c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d062:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d064:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d068:	1a9b      	subs	r3, r3, r2
 800d06a:	9309      	str	r3, [sp, #36]	; 0x24
 800d06c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d070:	eeb0 0a48 	vmov.f32	s0, s16
 800d074:	eef0 0a68 	vmov.f32	s1, s17
 800d078:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d07c:	f002 f938 	bl	800f2f0 <__ulp>
 800d080:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d084:	ec53 2b10 	vmov	r2, r3, d0
 800d088:	f7f3 fad6 	bl	8000638 <__aeabi_dmul>
 800d08c:	ec53 2b18 	vmov	r2, r3, d8
 800d090:	f7f3 f91c 	bl	80002cc <__adddf3>
 800d094:	4682      	mov	sl, r0
 800d096:	468b      	mov	fp, r1
 800d098:	e78d      	b.n	800cfb6 <_strtod_l+0xab6>
 800d09a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800d09e:	e7db      	b.n	800d058 <_strtod_l+0xb58>
 800d0a0:	a311      	add	r3, pc, #68	; (adr r3, 800d0e8 <_strtod_l+0xbe8>)
 800d0a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0a6:	f7f3 fd39 	bl	8000b1c <__aeabi_dcmplt>
 800d0aa:	e7b2      	b.n	800d012 <_strtod_l+0xb12>
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	930a      	str	r3, [sp, #40]	; 0x28
 800d0b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d0b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d0b4:	6013      	str	r3, [r2, #0]
 800d0b6:	f7ff ba6b 	b.w	800c590 <_strtod_l+0x90>
 800d0ba:	2a65      	cmp	r2, #101	; 0x65
 800d0bc:	f43f ab5f 	beq.w	800c77e <_strtod_l+0x27e>
 800d0c0:	2a45      	cmp	r2, #69	; 0x45
 800d0c2:	f43f ab5c 	beq.w	800c77e <_strtod_l+0x27e>
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	f7ff bb94 	b.w	800c7f4 <_strtod_l+0x2f4>
 800d0cc:	f3af 8000 	nop.w
 800d0d0:	94a03595 	.word	0x94a03595
 800d0d4:	3fdfffff 	.word	0x3fdfffff
 800d0d8:	35afe535 	.word	0x35afe535
 800d0dc:	3fe00000 	.word	0x3fe00000
 800d0e0:	ffc00000 	.word	0xffc00000
 800d0e4:	41dfffff 	.word	0x41dfffff
 800d0e8:	94a03595 	.word	0x94a03595
 800d0ec:	3fcfffff 	.word	0x3fcfffff
 800d0f0:	3ff00000 	.word	0x3ff00000
 800d0f4:	7ff00000 	.word	0x7ff00000
 800d0f8:	7fe00000 	.word	0x7fe00000
 800d0fc:	7c9fffff 	.word	0x7c9fffff
 800d100:	3fe00000 	.word	0x3fe00000
 800d104:	bff00000 	.word	0xbff00000
 800d108:	7fefffff 	.word	0x7fefffff

0800d10c <strtod>:
 800d10c:	460a      	mov	r2, r1
 800d10e:	4601      	mov	r1, r0
 800d110:	4802      	ldr	r0, [pc, #8]	; (800d11c <strtod+0x10>)
 800d112:	4b03      	ldr	r3, [pc, #12]	; (800d120 <strtod+0x14>)
 800d114:	6800      	ldr	r0, [r0, #0]
 800d116:	f7ff b9f3 	b.w	800c500 <_strtod_l>
 800d11a:	bf00      	nop
 800d11c:	2000004c 	.word	0x2000004c
 800d120:	200000b4 	.word	0x200000b4

0800d124 <_strtol_l.constprop.0>:
 800d124:	2b01      	cmp	r3, #1
 800d126:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d12a:	d001      	beq.n	800d130 <_strtol_l.constprop.0+0xc>
 800d12c:	2b24      	cmp	r3, #36	; 0x24
 800d12e:	d906      	bls.n	800d13e <_strtol_l.constprop.0+0x1a>
 800d130:	f7fe fc90 	bl	800ba54 <__errno>
 800d134:	2316      	movs	r3, #22
 800d136:	6003      	str	r3, [r0, #0]
 800d138:	2000      	movs	r0, #0
 800d13a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d13e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800d224 <_strtol_l.constprop.0+0x100>
 800d142:	460d      	mov	r5, r1
 800d144:	462e      	mov	r6, r5
 800d146:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d14a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d14e:	f017 0708 	ands.w	r7, r7, #8
 800d152:	d1f7      	bne.n	800d144 <_strtol_l.constprop.0+0x20>
 800d154:	2c2d      	cmp	r4, #45	; 0x2d
 800d156:	d132      	bne.n	800d1be <_strtol_l.constprop.0+0x9a>
 800d158:	782c      	ldrb	r4, [r5, #0]
 800d15a:	2701      	movs	r7, #1
 800d15c:	1cb5      	adds	r5, r6, #2
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d05b      	beq.n	800d21a <_strtol_l.constprop.0+0xf6>
 800d162:	2b10      	cmp	r3, #16
 800d164:	d109      	bne.n	800d17a <_strtol_l.constprop.0+0x56>
 800d166:	2c30      	cmp	r4, #48	; 0x30
 800d168:	d107      	bne.n	800d17a <_strtol_l.constprop.0+0x56>
 800d16a:	782c      	ldrb	r4, [r5, #0]
 800d16c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d170:	2c58      	cmp	r4, #88	; 0x58
 800d172:	d14d      	bne.n	800d210 <_strtol_l.constprop.0+0xec>
 800d174:	786c      	ldrb	r4, [r5, #1]
 800d176:	2310      	movs	r3, #16
 800d178:	3502      	adds	r5, #2
 800d17a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d17e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d182:	f04f 0c00 	mov.w	ip, #0
 800d186:	fbb8 f9f3 	udiv	r9, r8, r3
 800d18a:	4666      	mov	r6, ip
 800d18c:	fb03 8a19 	mls	sl, r3, r9, r8
 800d190:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d194:	f1be 0f09 	cmp.w	lr, #9
 800d198:	d816      	bhi.n	800d1c8 <_strtol_l.constprop.0+0xa4>
 800d19a:	4674      	mov	r4, lr
 800d19c:	42a3      	cmp	r3, r4
 800d19e:	dd24      	ble.n	800d1ea <_strtol_l.constprop.0+0xc6>
 800d1a0:	f1bc 0f00 	cmp.w	ip, #0
 800d1a4:	db1e      	blt.n	800d1e4 <_strtol_l.constprop.0+0xc0>
 800d1a6:	45b1      	cmp	r9, r6
 800d1a8:	d31c      	bcc.n	800d1e4 <_strtol_l.constprop.0+0xc0>
 800d1aa:	d101      	bne.n	800d1b0 <_strtol_l.constprop.0+0x8c>
 800d1ac:	45a2      	cmp	sl, r4
 800d1ae:	db19      	blt.n	800d1e4 <_strtol_l.constprop.0+0xc0>
 800d1b0:	fb06 4603 	mla	r6, r6, r3, r4
 800d1b4:	f04f 0c01 	mov.w	ip, #1
 800d1b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d1bc:	e7e8      	b.n	800d190 <_strtol_l.constprop.0+0x6c>
 800d1be:	2c2b      	cmp	r4, #43	; 0x2b
 800d1c0:	bf04      	itt	eq
 800d1c2:	782c      	ldrbeq	r4, [r5, #0]
 800d1c4:	1cb5      	addeq	r5, r6, #2
 800d1c6:	e7ca      	b.n	800d15e <_strtol_l.constprop.0+0x3a>
 800d1c8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d1cc:	f1be 0f19 	cmp.w	lr, #25
 800d1d0:	d801      	bhi.n	800d1d6 <_strtol_l.constprop.0+0xb2>
 800d1d2:	3c37      	subs	r4, #55	; 0x37
 800d1d4:	e7e2      	b.n	800d19c <_strtol_l.constprop.0+0x78>
 800d1d6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d1da:	f1be 0f19 	cmp.w	lr, #25
 800d1de:	d804      	bhi.n	800d1ea <_strtol_l.constprop.0+0xc6>
 800d1e0:	3c57      	subs	r4, #87	; 0x57
 800d1e2:	e7db      	b.n	800d19c <_strtol_l.constprop.0+0x78>
 800d1e4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800d1e8:	e7e6      	b.n	800d1b8 <_strtol_l.constprop.0+0x94>
 800d1ea:	f1bc 0f00 	cmp.w	ip, #0
 800d1ee:	da05      	bge.n	800d1fc <_strtol_l.constprop.0+0xd8>
 800d1f0:	2322      	movs	r3, #34	; 0x22
 800d1f2:	6003      	str	r3, [r0, #0]
 800d1f4:	4646      	mov	r6, r8
 800d1f6:	b942      	cbnz	r2, 800d20a <_strtol_l.constprop.0+0xe6>
 800d1f8:	4630      	mov	r0, r6
 800d1fa:	e79e      	b.n	800d13a <_strtol_l.constprop.0+0x16>
 800d1fc:	b107      	cbz	r7, 800d200 <_strtol_l.constprop.0+0xdc>
 800d1fe:	4276      	negs	r6, r6
 800d200:	2a00      	cmp	r2, #0
 800d202:	d0f9      	beq.n	800d1f8 <_strtol_l.constprop.0+0xd4>
 800d204:	f1bc 0f00 	cmp.w	ip, #0
 800d208:	d000      	beq.n	800d20c <_strtol_l.constprop.0+0xe8>
 800d20a:	1e69      	subs	r1, r5, #1
 800d20c:	6011      	str	r1, [r2, #0]
 800d20e:	e7f3      	b.n	800d1f8 <_strtol_l.constprop.0+0xd4>
 800d210:	2430      	movs	r4, #48	; 0x30
 800d212:	2b00      	cmp	r3, #0
 800d214:	d1b1      	bne.n	800d17a <_strtol_l.constprop.0+0x56>
 800d216:	2308      	movs	r3, #8
 800d218:	e7af      	b.n	800d17a <_strtol_l.constprop.0+0x56>
 800d21a:	2c30      	cmp	r4, #48	; 0x30
 800d21c:	d0a5      	beq.n	800d16a <_strtol_l.constprop.0+0x46>
 800d21e:	230a      	movs	r3, #10
 800d220:	e7ab      	b.n	800d17a <_strtol_l.constprop.0+0x56>
 800d222:	bf00      	nop
 800d224:	08011641 	.word	0x08011641

0800d228 <strtol>:
 800d228:	4613      	mov	r3, r2
 800d22a:	460a      	mov	r2, r1
 800d22c:	4601      	mov	r1, r0
 800d22e:	4802      	ldr	r0, [pc, #8]	; (800d238 <strtol+0x10>)
 800d230:	6800      	ldr	r0, [r0, #0]
 800d232:	f7ff bf77 	b.w	800d124 <_strtol_l.constprop.0>
 800d236:	bf00      	nop
 800d238:	2000004c 	.word	0x2000004c

0800d23c <__swbuf_r>:
 800d23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d23e:	460e      	mov	r6, r1
 800d240:	4614      	mov	r4, r2
 800d242:	4605      	mov	r5, r0
 800d244:	b118      	cbz	r0, 800d24e <__swbuf_r+0x12>
 800d246:	6983      	ldr	r3, [r0, #24]
 800d248:	b90b      	cbnz	r3, 800d24e <__swbuf_r+0x12>
 800d24a:	f001 f84d 	bl	800e2e8 <__sinit>
 800d24e:	4b21      	ldr	r3, [pc, #132]	; (800d2d4 <__swbuf_r+0x98>)
 800d250:	429c      	cmp	r4, r3
 800d252:	d12b      	bne.n	800d2ac <__swbuf_r+0x70>
 800d254:	686c      	ldr	r4, [r5, #4]
 800d256:	69a3      	ldr	r3, [r4, #24]
 800d258:	60a3      	str	r3, [r4, #8]
 800d25a:	89a3      	ldrh	r3, [r4, #12]
 800d25c:	071a      	lsls	r2, r3, #28
 800d25e:	d52f      	bpl.n	800d2c0 <__swbuf_r+0x84>
 800d260:	6923      	ldr	r3, [r4, #16]
 800d262:	b36b      	cbz	r3, 800d2c0 <__swbuf_r+0x84>
 800d264:	6923      	ldr	r3, [r4, #16]
 800d266:	6820      	ldr	r0, [r4, #0]
 800d268:	1ac0      	subs	r0, r0, r3
 800d26a:	6963      	ldr	r3, [r4, #20]
 800d26c:	b2f6      	uxtb	r6, r6
 800d26e:	4283      	cmp	r3, r0
 800d270:	4637      	mov	r7, r6
 800d272:	dc04      	bgt.n	800d27e <__swbuf_r+0x42>
 800d274:	4621      	mov	r1, r4
 800d276:	4628      	mov	r0, r5
 800d278:	f000 ffa2 	bl	800e1c0 <_fflush_r>
 800d27c:	bb30      	cbnz	r0, 800d2cc <__swbuf_r+0x90>
 800d27e:	68a3      	ldr	r3, [r4, #8]
 800d280:	3b01      	subs	r3, #1
 800d282:	60a3      	str	r3, [r4, #8]
 800d284:	6823      	ldr	r3, [r4, #0]
 800d286:	1c5a      	adds	r2, r3, #1
 800d288:	6022      	str	r2, [r4, #0]
 800d28a:	701e      	strb	r6, [r3, #0]
 800d28c:	6963      	ldr	r3, [r4, #20]
 800d28e:	3001      	adds	r0, #1
 800d290:	4283      	cmp	r3, r0
 800d292:	d004      	beq.n	800d29e <__swbuf_r+0x62>
 800d294:	89a3      	ldrh	r3, [r4, #12]
 800d296:	07db      	lsls	r3, r3, #31
 800d298:	d506      	bpl.n	800d2a8 <__swbuf_r+0x6c>
 800d29a:	2e0a      	cmp	r6, #10
 800d29c:	d104      	bne.n	800d2a8 <__swbuf_r+0x6c>
 800d29e:	4621      	mov	r1, r4
 800d2a0:	4628      	mov	r0, r5
 800d2a2:	f000 ff8d 	bl	800e1c0 <_fflush_r>
 800d2a6:	b988      	cbnz	r0, 800d2cc <__swbuf_r+0x90>
 800d2a8:	4638      	mov	r0, r7
 800d2aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2ac:	4b0a      	ldr	r3, [pc, #40]	; (800d2d8 <__swbuf_r+0x9c>)
 800d2ae:	429c      	cmp	r4, r3
 800d2b0:	d101      	bne.n	800d2b6 <__swbuf_r+0x7a>
 800d2b2:	68ac      	ldr	r4, [r5, #8]
 800d2b4:	e7cf      	b.n	800d256 <__swbuf_r+0x1a>
 800d2b6:	4b09      	ldr	r3, [pc, #36]	; (800d2dc <__swbuf_r+0xa0>)
 800d2b8:	429c      	cmp	r4, r3
 800d2ba:	bf08      	it	eq
 800d2bc:	68ec      	ldreq	r4, [r5, #12]
 800d2be:	e7ca      	b.n	800d256 <__swbuf_r+0x1a>
 800d2c0:	4621      	mov	r1, r4
 800d2c2:	4628      	mov	r0, r5
 800d2c4:	f000 f80c 	bl	800d2e0 <__swsetup_r>
 800d2c8:	2800      	cmp	r0, #0
 800d2ca:	d0cb      	beq.n	800d264 <__swbuf_r+0x28>
 800d2cc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800d2d0:	e7ea      	b.n	800d2a8 <__swbuf_r+0x6c>
 800d2d2:	bf00      	nop
 800d2d4:	080117f4 	.word	0x080117f4
 800d2d8:	08011814 	.word	0x08011814
 800d2dc:	080117d4 	.word	0x080117d4

0800d2e0 <__swsetup_r>:
 800d2e0:	4b32      	ldr	r3, [pc, #200]	; (800d3ac <__swsetup_r+0xcc>)
 800d2e2:	b570      	push	{r4, r5, r6, lr}
 800d2e4:	681d      	ldr	r5, [r3, #0]
 800d2e6:	4606      	mov	r6, r0
 800d2e8:	460c      	mov	r4, r1
 800d2ea:	b125      	cbz	r5, 800d2f6 <__swsetup_r+0x16>
 800d2ec:	69ab      	ldr	r3, [r5, #24]
 800d2ee:	b913      	cbnz	r3, 800d2f6 <__swsetup_r+0x16>
 800d2f0:	4628      	mov	r0, r5
 800d2f2:	f000 fff9 	bl	800e2e8 <__sinit>
 800d2f6:	4b2e      	ldr	r3, [pc, #184]	; (800d3b0 <__swsetup_r+0xd0>)
 800d2f8:	429c      	cmp	r4, r3
 800d2fa:	d10f      	bne.n	800d31c <__swsetup_r+0x3c>
 800d2fc:	686c      	ldr	r4, [r5, #4]
 800d2fe:	89a3      	ldrh	r3, [r4, #12]
 800d300:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d304:	0719      	lsls	r1, r3, #28
 800d306:	d42c      	bmi.n	800d362 <__swsetup_r+0x82>
 800d308:	06dd      	lsls	r5, r3, #27
 800d30a:	d411      	bmi.n	800d330 <__swsetup_r+0x50>
 800d30c:	2309      	movs	r3, #9
 800d30e:	6033      	str	r3, [r6, #0]
 800d310:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d314:	81a3      	strh	r3, [r4, #12]
 800d316:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d31a:	e03e      	b.n	800d39a <__swsetup_r+0xba>
 800d31c:	4b25      	ldr	r3, [pc, #148]	; (800d3b4 <__swsetup_r+0xd4>)
 800d31e:	429c      	cmp	r4, r3
 800d320:	d101      	bne.n	800d326 <__swsetup_r+0x46>
 800d322:	68ac      	ldr	r4, [r5, #8]
 800d324:	e7eb      	b.n	800d2fe <__swsetup_r+0x1e>
 800d326:	4b24      	ldr	r3, [pc, #144]	; (800d3b8 <__swsetup_r+0xd8>)
 800d328:	429c      	cmp	r4, r3
 800d32a:	bf08      	it	eq
 800d32c:	68ec      	ldreq	r4, [r5, #12]
 800d32e:	e7e6      	b.n	800d2fe <__swsetup_r+0x1e>
 800d330:	0758      	lsls	r0, r3, #29
 800d332:	d512      	bpl.n	800d35a <__swsetup_r+0x7a>
 800d334:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d336:	b141      	cbz	r1, 800d34a <__swsetup_r+0x6a>
 800d338:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d33c:	4299      	cmp	r1, r3
 800d33e:	d002      	beq.n	800d346 <__swsetup_r+0x66>
 800d340:	4630      	mov	r0, r6
 800d342:	f002 f93b 	bl	800f5bc <_free_r>
 800d346:	2300      	movs	r3, #0
 800d348:	6363      	str	r3, [r4, #52]	; 0x34
 800d34a:	89a3      	ldrh	r3, [r4, #12]
 800d34c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d350:	81a3      	strh	r3, [r4, #12]
 800d352:	2300      	movs	r3, #0
 800d354:	6063      	str	r3, [r4, #4]
 800d356:	6923      	ldr	r3, [r4, #16]
 800d358:	6023      	str	r3, [r4, #0]
 800d35a:	89a3      	ldrh	r3, [r4, #12]
 800d35c:	f043 0308 	orr.w	r3, r3, #8
 800d360:	81a3      	strh	r3, [r4, #12]
 800d362:	6923      	ldr	r3, [r4, #16]
 800d364:	b94b      	cbnz	r3, 800d37a <__swsetup_r+0x9a>
 800d366:	89a3      	ldrh	r3, [r4, #12]
 800d368:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d36c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d370:	d003      	beq.n	800d37a <__swsetup_r+0x9a>
 800d372:	4621      	mov	r1, r4
 800d374:	4630      	mov	r0, r6
 800d376:	f001 fbef 	bl	800eb58 <__smakebuf_r>
 800d37a:	89a0      	ldrh	r0, [r4, #12]
 800d37c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d380:	f010 0301 	ands.w	r3, r0, #1
 800d384:	d00a      	beq.n	800d39c <__swsetup_r+0xbc>
 800d386:	2300      	movs	r3, #0
 800d388:	60a3      	str	r3, [r4, #8]
 800d38a:	6963      	ldr	r3, [r4, #20]
 800d38c:	425b      	negs	r3, r3
 800d38e:	61a3      	str	r3, [r4, #24]
 800d390:	6923      	ldr	r3, [r4, #16]
 800d392:	b943      	cbnz	r3, 800d3a6 <__swsetup_r+0xc6>
 800d394:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d398:	d1ba      	bne.n	800d310 <__swsetup_r+0x30>
 800d39a:	bd70      	pop	{r4, r5, r6, pc}
 800d39c:	0781      	lsls	r1, r0, #30
 800d39e:	bf58      	it	pl
 800d3a0:	6963      	ldrpl	r3, [r4, #20]
 800d3a2:	60a3      	str	r3, [r4, #8]
 800d3a4:	e7f4      	b.n	800d390 <__swsetup_r+0xb0>
 800d3a6:	2000      	movs	r0, #0
 800d3a8:	e7f7      	b.n	800d39a <__swsetup_r+0xba>
 800d3aa:	bf00      	nop
 800d3ac:	2000004c 	.word	0x2000004c
 800d3b0:	080117f4 	.word	0x080117f4
 800d3b4:	08011814 	.word	0x08011814
 800d3b8:	080117d4 	.word	0x080117d4

0800d3bc <quorem>:
 800d3bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3c0:	6903      	ldr	r3, [r0, #16]
 800d3c2:	690c      	ldr	r4, [r1, #16]
 800d3c4:	42a3      	cmp	r3, r4
 800d3c6:	4607      	mov	r7, r0
 800d3c8:	f2c0 8081 	blt.w	800d4ce <quorem+0x112>
 800d3cc:	3c01      	subs	r4, #1
 800d3ce:	f101 0814 	add.w	r8, r1, #20
 800d3d2:	f100 0514 	add.w	r5, r0, #20
 800d3d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d3da:	9301      	str	r3, [sp, #4]
 800d3dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d3e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d3e4:	3301      	adds	r3, #1
 800d3e6:	429a      	cmp	r2, r3
 800d3e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d3ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d3f0:	fbb2 f6f3 	udiv	r6, r2, r3
 800d3f4:	d331      	bcc.n	800d45a <quorem+0x9e>
 800d3f6:	f04f 0e00 	mov.w	lr, #0
 800d3fa:	4640      	mov	r0, r8
 800d3fc:	46ac      	mov	ip, r5
 800d3fe:	46f2      	mov	sl, lr
 800d400:	f850 2b04 	ldr.w	r2, [r0], #4
 800d404:	b293      	uxth	r3, r2
 800d406:	fb06 e303 	mla	r3, r6, r3, lr
 800d40a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d40e:	b29b      	uxth	r3, r3
 800d410:	ebaa 0303 	sub.w	r3, sl, r3
 800d414:	f8dc a000 	ldr.w	sl, [ip]
 800d418:	0c12      	lsrs	r2, r2, #16
 800d41a:	fa13 f38a 	uxtah	r3, r3, sl
 800d41e:	fb06 e202 	mla	r2, r6, r2, lr
 800d422:	9300      	str	r3, [sp, #0]
 800d424:	9b00      	ldr	r3, [sp, #0]
 800d426:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d42a:	b292      	uxth	r2, r2
 800d42c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d430:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d434:	f8bd 3000 	ldrh.w	r3, [sp]
 800d438:	4581      	cmp	r9, r0
 800d43a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d43e:	f84c 3b04 	str.w	r3, [ip], #4
 800d442:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d446:	d2db      	bcs.n	800d400 <quorem+0x44>
 800d448:	f855 300b 	ldr.w	r3, [r5, fp]
 800d44c:	b92b      	cbnz	r3, 800d45a <quorem+0x9e>
 800d44e:	9b01      	ldr	r3, [sp, #4]
 800d450:	3b04      	subs	r3, #4
 800d452:	429d      	cmp	r5, r3
 800d454:	461a      	mov	r2, r3
 800d456:	d32e      	bcc.n	800d4b6 <quorem+0xfa>
 800d458:	613c      	str	r4, [r7, #16]
 800d45a:	4638      	mov	r0, r7
 800d45c:	f001 fea2 	bl	800f1a4 <__mcmp>
 800d460:	2800      	cmp	r0, #0
 800d462:	db24      	blt.n	800d4ae <quorem+0xf2>
 800d464:	3601      	adds	r6, #1
 800d466:	4628      	mov	r0, r5
 800d468:	f04f 0c00 	mov.w	ip, #0
 800d46c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d470:	f8d0 e000 	ldr.w	lr, [r0]
 800d474:	b293      	uxth	r3, r2
 800d476:	ebac 0303 	sub.w	r3, ip, r3
 800d47a:	0c12      	lsrs	r2, r2, #16
 800d47c:	fa13 f38e 	uxtah	r3, r3, lr
 800d480:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d484:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d488:	b29b      	uxth	r3, r3
 800d48a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d48e:	45c1      	cmp	r9, r8
 800d490:	f840 3b04 	str.w	r3, [r0], #4
 800d494:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d498:	d2e8      	bcs.n	800d46c <quorem+0xb0>
 800d49a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d49e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d4a2:	b922      	cbnz	r2, 800d4ae <quorem+0xf2>
 800d4a4:	3b04      	subs	r3, #4
 800d4a6:	429d      	cmp	r5, r3
 800d4a8:	461a      	mov	r2, r3
 800d4aa:	d30a      	bcc.n	800d4c2 <quorem+0x106>
 800d4ac:	613c      	str	r4, [r7, #16]
 800d4ae:	4630      	mov	r0, r6
 800d4b0:	b003      	add	sp, #12
 800d4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4b6:	6812      	ldr	r2, [r2, #0]
 800d4b8:	3b04      	subs	r3, #4
 800d4ba:	2a00      	cmp	r2, #0
 800d4bc:	d1cc      	bne.n	800d458 <quorem+0x9c>
 800d4be:	3c01      	subs	r4, #1
 800d4c0:	e7c7      	b.n	800d452 <quorem+0x96>
 800d4c2:	6812      	ldr	r2, [r2, #0]
 800d4c4:	3b04      	subs	r3, #4
 800d4c6:	2a00      	cmp	r2, #0
 800d4c8:	d1f0      	bne.n	800d4ac <quorem+0xf0>
 800d4ca:	3c01      	subs	r4, #1
 800d4cc:	e7eb      	b.n	800d4a6 <quorem+0xea>
 800d4ce:	2000      	movs	r0, #0
 800d4d0:	e7ee      	b.n	800d4b0 <quorem+0xf4>
 800d4d2:	0000      	movs	r0, r0
 800d4d4:	0000      	movs	r0, r0
	...

0800d4d8 <_dtoa_r>:
 800d4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4dc:	ed2d 8b04 	vpush	{d8-d9}
 800d4e0:	ec57 6b10 	vmov	r6, r7, d0
 800d4e4:	b093      	sub	sp, #76	; 0x4c
 800d4e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d4e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d4ec:	9106      	str	r1, [sp, #24]
 800d4ee:	ee10 aa10 	vmov	sl, s0
 800d4f2:	4604      	mov	r4, r0
 800d4f4:	9209      	str	r2, [sp, #36]	; 0x24
 800d4f6:	930c      	str	r3, [sp, #48]	; 0x30
 800d4f8:	46bb      	mov	fp, r7
 800d4fa:	b975      	cbnz	r5, 800d51a <_dtoa_r+0x42>
 800d4fc:	2010      	movs	r0, #16
 800d4fe:	f001 fb6b 	bl	800ebd8 <malloc>
 800d502:	4602      	mov	r2, r0
 800d504:	6260      	str	r0, [r4, #36]	; 0x24
 800d506:	b920      	cbnz	r0, 800d512 <_dtoa_r+0x3a>
 800d508:	4ba7      	ldr	r3, [pc, #668]	; (800d7a8 <_dtoa_r+0x2d0>)
 800d50a:	21ea      	movs	r1, #234	; 0xea
 800d50c:	48a7      	ldr	r0, [pc, #668]	; (800d7ac <_dtoa_r+0x2d4>)
 800d50e:	f002 fb1d 	bl	800fb4c <__assert_func>
 800d512:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d516:	6005      	str	r5, [r0, #0]
 800d518:	60c5      	str	r5, [r0, #12]
 800d51a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d51c:	6819      	ldr	r1, [r3, #0]
 800d51e:	b151      	cbz	r1, 800d536 <_dtoa_r+0x5e>
 800d520:	685a      	ldr	r2, [r3, #4]
 800d522:	604a      	str	r2, [r1, #4]
 800d524:	2301      	movs	r3, #1
 800d526:	4093      	lsls	r3, r2
 800d528:	608b      	str	r3, [r1, #8]
 800d52a:	4620      	mov	r0, r4
 800d52c:	f001 fbae 	bl	800ec8c <_Bfree>
 800d530:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d532:	2200      	movs	r2, #0
 800d534:	601a      	str	r2, [r3, #0]
 800d536:	1e3b      	subs	r3, r7, #0
 800d538:	bfaa      	itet	ge
 800d53a:	2300      	movge	r3, #0
 800d53c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d540:	f8c8 3000 	strge.w	r3, [r8]
 800d544:	4b9a      	ldr	r3, [pc, #616]	; (800d7b0 <_dtoa_r+0x2d8>)
 800d546:	bfbc      	itt	lt
 800d548:	2201      	movlt	r2, #1
 800d54a:	f8c8 2000 	strlt.w	r2, [r8]
 800d54e:	ea33 030b 	bics.w	r3, r3, fp
 800d552:	d11b      	bne.n	800d58c <_dtoa_r+0xb4>
 800d554:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d556:	f242 730f 	movw	r3, #9999	; 0x270f
 800d55a:	6013      	str	r3, [r2, #0]
 800d55c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d560:	4333      	orrs	r3, r6
 800d562:	f000 8592 	beq.w	800e08a <_dtoa_r+0xbb2>
 800d566:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d568:	b963      	cbnz	r3, 800d584 <_dtoa_r+0xac>
 800d56a:	4b92      	ldr	r3, [pc, #584]	; (800d7b4 <_dtoa_r+0x2dc>)
 800d56c:	e022      	b.n	800d5b4 <_dtoa_r+0xdc>
 800d56e:	4b92      	ldr	r3, [pc, #584]	; (800d7b8 <_dtoa_r+0x2e0>)
 800d570:	9301      	str	r3, [sp, #4]
 800d572:	3308      	adds	r3, #8
 800d574:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d576:	6013      	str	r3, [r2, #0]
 800d578:	9801      	ldr	r0, [sp, #4]
 800d57a:	b013      	add	sp, #76	; 0x4c
 800d57c:	ecbd 8b04 	vpop	{d8-d9}
 800d580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d584:	4b8b      	ldr	r3, [pc, #556]	; (800d7b4 <_dtoa_r+0x2dc>)
 800d586:	9301      	str	r3, [sp, #4]
 800d588:	3303      	adds	r3, #3
 800d58a:	e7f3      	b.n	800d574 <_dtoa_r+0x9c>
 800d58c:	2200      	movs	r2, #0
 800d58e:	2300      	movs	r3, #0
 800d590:	4650      	mov	r0, sl
 800d592:	4659      	mov	r1, fp
 800d594:	f7f3 fab8 	bl	8000b08 <__aeabi_dcmpeq>
 800d598:	ec4b ab19 	vmov	d9, sl, fp
 800d59c:	4680      	mov	r8, r0
 800d59e:	b158      	cbz	r0, 800d5b8 <_dtoa_r+0xe0>
 800d5a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d5a2:	2301      	movs	r3, #1
 800d5a4:	6013      	str	r3, [r2, #0]
 800d5a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	f000 856b 	beq.w	800e084 <_dtoa_r+0xbac>
 800d5ae:	4883      	ldr	r0, [pc, #524]	; (800d7bc <_dtoa_r+0x2e4>)
 800d5b0:	6018      	str	r0, [r3, #0]
 800d5b2:	1e43      	subs	r3, r0, #1
 800d5b4:	9301      	str	r3, [sp, #4]
 800d5b6:	e7df      	b.n	800d578 <_dtoa_r+0xa0>
 800d5b8:	ec4b ab10 	vmov	d0, sl, fp
 800d5bc:	aa10      	add	r2, sp, #64	; 0x40
 800d5be:	a911      	add	r1, sp, #68	; 0x44
 800d5c0:	4620      	mov	r0, r4
 800d5c2:	f001 ff11 	bl	800f3e8 <__d2b>
 800d5c6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d5ca:	ee08 0a10 	vmov	s16, r0
 800d5ce:	2d00      	cmp	r5, #0
 800d5d0:	f000 8084 	beq.w	800d6dc <_dtoa_r+0x204>
 800d5d4:	ee19 3a90 	vmov	r3, s19
 800d5d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d5dc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d5e0:	4656      	mov	r6, sl
 800d5e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d5e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d5ea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d5ee:	4b74      	ldr	r3, [pc, #464]	; (800d7c0 <_dtoa_r+0x2e8>)
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	4630      	mov	r0, r6
 800d5f4:	4639      	mov	r1, r7
 800d5f6:	f7f2 fe67 	bl	80002c8 <__aeabi_dsub>
 800d5fa:	a365      	add	r3, pc, #404	; (adr r3, 800d790 <_dtoa_r+0x2b8>)
 800d5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d600:	f7f3 f81a 	bl	8000638 <__aeabi_dmul>
 800d604:	a364      	add	r3, pc, #400	; (adr r3, 800d798 <_dtoa_r+0x2c0>)
 800d606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d60a:	f7f2 fe5f 	bl	80002cc <__adddf3>
 800d60e:	4606      	mov	r6, r0
 800d610:	4628      	mov	r0, r5
 800d612:	460f      	mov	r7, r1
 800d614:	f7f2 ffa6 	bl	8000564 <__aeabi_i2d>
 800d618:	a361      	add	r3, pc, #388	; (adr r3, 800d7a0 <_dtoa_r+0x2c8>)
 800d61a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d61e:	f7f3 f80b 	bl	8000638 <__aeabi_dmul>
 800d622:	4602      	mov	r2, r0
 800d624:	460b      	mov	r3, r1
 800d626:	4630      	mov	r0, r6
 800d628:	4639      	mov	r1, r7
 800d62a:	f7f2 fe4f 	bl	80002cc <__adddf3>
 800d62e:	4606      	mov	r6, r0
 800d630:	460f      	mov	r7, r1
 800d632:	f7f3 fab1 	bl	8000b98 <__aeabi_d2iz>
 800d636:	2200      	movs	r2, #0
 800d638:	9000      	str	r0, [sp, #0]
 800d63a:	2300      	movs	r3, #0
 800d63c:	4630      	mov	r0, r6
 800d63e:	4639      	mov	r1, r7
 800d640:	f7f3 fa6c 	bl	8000b1c <__aeabi_dcmplt>
 800d644:	b150      	cbz	r0, 800d65c <_dtoa_r+0x184>
 800d646:	9800      	ldr	r0, [sp, #0]
 800d648:	f7f2 ff8c 	bl	8000564 <__aeabi_i2d>
 800d64c:	4632      	mov	r2, r6
 800d64e:	463b      	mov	r3, r7
 800d650:	f7f3 fa5a 	bl	8000b08 <__aeabi_dcmpeq>
 800d654:	b910      	cbnz	r0, 800d65c <_dtoa_r+0x184>
 800d656:	9b00      	ldr	r3, [sp, #0]
 800d658:	3b01      	subs	r3, #1
 800d65a:	9300      	str	r3, [sp, #0]
 800d65c:	9b00      	ldr	r3, [sp, #0]
 800d65e:	2b16      	cmp	r3, #22
 800d660:	d85a      	bhi.n	800d718 <_dtoa_r+0x240>
 800d662:	9a00      	ldr	r2, [sp, #0]
 800d664:	4b57      	ldr	r3, [pc, #348]	; (800d7c4 <_dtoa_r+0x2ec>)
 800d666:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d66e:	ec51 0b19 	vmov	r0, r1, d9
 800d672:	f7f3 fa53 	bl	8000b1c <__aeabi_dcmplt>
 800d676:	2800      	cmp	r0, #0
 800d678:	d050      	beq.n	800d71c <_dtoa_r+0x244>
 800d67a:	9b00      	ldr	r3, [sp, #0]
 800d67c:	3b01      	subs	r3, #1
 800d67e:	9300      	str	r3, [sp, #0]
 800d680:	2300      	movs	r3, #0
 800d682:	930b      	str	r3, [sp, #44]	; 0x2c
 800d684:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d686:	1b5d      	subs	r5, r3, r5
 800d688:	1e6b      	subs	r3, r5, #1
 800d68a:	9305      	str	r3, [sp, #20]
 800d68c:	bf45      	ittet	mi
 800d68e:	f1c5 0301 	rsbmi	r3, r5, #1
 800d692:	9304      	strmi	r3, [sp, #16]
 800d694:	2300      	movpl	r3, #0
 800d696:	2300      	movmi	r3, #0
 800d698:	bf4c      	ite	mi
 800d69a:	9305      	strmi	r3, [sp, #20]
 800d69c:	9304      	strpl	r3, [sp, #16]
 800d69e:	9b00      	ldr	r3, [sp, #0]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	db3d      	blt.n	800d720 <_dtoa_r+0x248>
 800d6a4:	9b05      	ldr	r3, [sp, #20]
 800d6a6:	9a00      	ldr	r2, [sp, #0]
 800d6a8:	920a      	str	r2, [sp, #40]	; 0x28
 800d6aa:	4413      	add	r3, r2
 800d6ac:	9305      	str	r3, [sp, #20]
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	9307      	str	r3, [sp, #28]
 800d6b2:	9b06      	ldr	r3, [sp, #24]
 800d6b4:	2b09      	cmp	r3, #9
 800d6b6:	f200 8089 	bhi.w	800d7cc <_dtoa_r+0x2f4>
 800d6ba:	2b05      	cmp	r3, #5
 800d6bc:	bfc4      	itt	gt
 800d6be:	3b04      	subgt	r3, #4
 800d6c0:	9306      	strgt	r3, [sp, #24]
 800d6c2:	9b06      	ldr	r3, [sp, #24]
 800d6c4:	f1a3 0302 	sub.w	r3, r3, #2
 800d6c8:	bfcc      	ite	gt
 800d6ca:	2500      	movgt	r5, #0
 800d6cc:	2501      	movle	r5, #1
 800d6ce:	2b03      	cmp	r3, #3
 800d6d0:	f200 8087 	bhi.w	800d7e2 <_dtoa_r+0x30a>
 800d6d4:	e8df f003 	tbb	[pc, r3]
 800d6d8:	59383a2d 	.word	0x59383a2d
 800d6dc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d6e0:	441d      	add	r5, r3
 800d6e2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d6e6:	2b20      	cmp	r3, #32
 800d6e8:	bfc1      	itttt	gt
 800d6ea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d6ee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d6f2:	fa0b f303 	lslgt.w	r3, fp, r3
 800d6f6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d6fa:	bfda      	itte	le
 800d6fc:	f1c3 0320 	rsble	r3, r3, #32
 800d700:	fa06 f003 	lslle.w	r0, r6, r3
 800d704:	4318      	orrgt	r0, r3
 800d706:	f7f2 ff1d 	bl	8000544 <__aeabi_ui2d>
 800d70a:	2301      	movs	r3, #1
 800d70c:	4606      	mov	r6, r0
 800d70e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d712:	3d01      	subs	r5, #1
 800d714:	930e      	str	r3, [sp, #56]	; 0x38
 800d716:	e76a      	b.n	800d5ee <_dtoa_r+0x116>
 800d718:	2301      	movs	r3, #1
 800d71a:	e7b2      	b.n	800d682 <_dtoa_r+0x1aa>
 800d71c:	900b      	str	r0, [sp, #44]	; 0x2c
 800d71e:	e7b1      	b.n	800d684 <_dtoa_r+0x1ac>
 800d720:	9b04      	ldr	r3, [sp, #16]
 800d722:	9a00      	ldr	r2, [sp, #0]
 800d724:	1a9b      	subs	r3, r3, r2
 800d726:	9304      	str	r3, [sp, #16]
 800d728:	4253      	negs	r3, r2
 800d72a:	9307      	str	r3, [sp, #28]
 800d72c:	2300      	movs	r3, #0
 800d72e:	930a      	str	r3, [sp, #40]	; 0x28
 800d730:	e7bf      	b.n	800d6b2 <_dtoa_r+0x1da>
 800d732:	2300      	movs	r3, #0
 800d734:	9308      	str	r3, [sp, #32]
 800d736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d738:	2b00      	cmp	r3, #0
 800d73a:	dc55      	bgt.n	800d7e8 <_dtoa_r+0x310>
 800d73c:	2301      	movs	r3, #1
 800d73e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d742:	461a      	mov	r2, r3
 800d744:	9209      	str	r2, [sp, #36]	; 0x24
 800d746:	e00c      	b.n	800d762 <_dtoa_r+0x28a>
 800d748:	2301      	movs	r3, #1
 800d74a:	e7f3      	b.n	800d734 <_dtoa_r+0x25c>
 800d74c:	2300      	movs	r3, #0
 800d74e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d750:	9308      	str	r3, [sp, #32]
 800d752:	9b00      	ldr	r3, [sp, #0]
 800d754:	4413      	add	r3, r2
 800d756:	9302      	str	r3, [sp, #8]
 800d758:	3301      	adds	r3, #1
 800d75a:	2b01      	cmp	r3, #1
 800d75c:	9303      	str	r3, [sp, #12]
 800d75e:	bfb8      	it	lt
 800d760:	2301      	movlt	r3, #1
 800d762:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d764:	2200      	movs	r2, #0
 800d766:	6042      	str	r2, [r0, #4]
 800d768:	2204      	movs	r2, #4
 800d76a:	f102 0614 	add.w	r6, r2, #20
 800d76e:	429e      	cmp	r6, r3
 800d770:	6841      	ldr	r1, [r0, #4]
 800d772:	d93d      	bls.n	800d7f0 <_dtoa_r+0x318>
 800d774:	4620      	mov	r0, r4
 800d776:	f001 fa49 	bl	800ec0c <_Balloc>
 800d77a:	9001      	str	r0, [sp, #4]
 800d77c:	2800      	cmp	r0, #0
 800d77e:	d13b      	bne.n	800d7f8 <_dtoa_r+0x320>
 800d780:	4b11      	ldr	r3, [pc, #68]	; (800d7c8 <_dtoa_r+0x2f0>)
 800d782:	4602      	mov	r2, r0
 800d784:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d788:	e6c0      	b.n	800d50c <_dtoa_r+0x34>
 800d78a:	2301      	movs	r3, #1
 800d78c:	e7df      	b.n	800d74e <_dtoa_r+0x276>
 800d78e:	bf00      	nop
 800d790:	636f4361 	.word	0x636f4361
 800d794:	3fd287a7 	.word	0x3fd287a7
 800d798:	8b60c8b3 	.word	0x8b60c8b3
 800d79c:	3fc68a28 	.word	0x3fc68a28
 800d7a0:	509f79fb 	.word	0x509f79fb
 800d7a4:	3fd34413 	.word	0x3fd34413
 800d7a8:	0801174e 	.word	0x0801174e
 800d7ac:	08011765 	.word	0x08011765
 800d7b0:	7ff00000 	.word	0x7ff00000
 800d7b4:	0801174a 	.word	0x0801174a
 800d7b8:	08011741 	.word	0x08011741
 800d7bc:	080115cd 	.word	0x080115cd
 800d7c0:	3ff80000 	.word	0x3ff80000
 800d7c4:	08011938 	.word	0x08011938
 800d7c8:	080117c0 	.word	0x080117c0
 800d7cc:	2501      	movs	r5, #1
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	9306      	str	r3, [sp, #24]
 800d7d2:	9508      	str	r5, [sp, #32]
 800d7d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d7d8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d7dc:	2200      	movs	r2, #0
 800d7de:	2312      	movs	r3, #18
 800d7e0:	e7b0      	b.n	800d744 <_dtoa_r+0x26c>
 800d7e2:	2301      	movs	r3, #1
 800d7e4:	9308      	str	r3, [sp, #32]
 800d7e6:	e7f5      	b.n	800d7d4 <_dtoa_r+0x2fc>
 800d7e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7ea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d7ee:	e7b8      	b.n	800d762 <_dtoa_r+0x28a>
 800d7f0:	3101      	adds	r1, #1
 800d7f2:	6041      	str	r1, [r0, #4]
 800d7f4:	0052      	lsls	r2, r2, #1
 800d7f6:	e7b8      	b.n	800d76a <_dtoa_r+0x292>
 800d7f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d7fa:	9a01      	ldr	r2, [sp, #4]
 800d7fc:	601a      	str	r2, [r3, #0]
 800d7fe:	9b03      	ldr	r3, [sp, #12]
 800d800:	2b0e      	cmp	r3, #14
 800d802:	f200 809d 	bhi.w	800d940 <_dtoa_r+0x468>
 800d806:	2d00      	cmp	r5, #0
 800d808:	f000 809a 	beq.w	800d940 <_dtoa_r+0x468>
 800d80c:	9b00      	ldr	r3, [sp, #0]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	dd32      	ble.n	800d878 <_dtoa_r+0x3a0>
 800d812:	4ab7      	ldr	r2, [pc, #732]	; (800daf0 <_dtoa_r+0x618>)
 800d814:	f003 030f 	and.w	r3, r3, #15
 800d818:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d81c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d820:	9b00      	ldr	r3, [sp, #0]
 800d822:	05d8      	lsls	r0, r3, #23
 800d824:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d828:	d516      	bpl.n	800d858 <_dtoa_r+0x380>
 800d82a:	4bb2      	ldr	r3, [pc, #712]	; (800daf4 <_dtoa_r+0x61c>)
 800d82c:	ec51 0b19 	vmov	r0, r1, d9
 800d830:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d834:	f7f3 f82a 	bl	800088c <__aeabi_ddiv>
 800d838:	f007 070f 	and.w	r7, r7, #15
 800d83c:	4682      	mov	sl, r0
 800d83e:	468b      	mov	fp, r1
 800d840:	2503      	movs	r5, #3
 800d842:	4eac      	ldr	r6, [pc, #688]	; (800daf4 <_dtoa_r+0x61c>)
 800d844:	b957      	cbnz	r7, 800d85c <_dtoa_r+0x384>
 800d846:	4642      	mov	r2, r8
 800d848:	464b      	mov	r3, r9
 800d84a:	4650      	mov	r0, sl
 800d84c:	4659      	mov	r1, fp
 800d84e:	f7f3 f81d 	bl	800088c <__aeabi_ddiv>
 800d852:	4682      	mov	sl, r0
 800d854:	468b      	mov	fp, r1
 800d856:	e028      	b.n	800d8aa <_dtoa_r+0x3d2>
 800d858:	2502      	movs	r5, #2
 800d85a:	e7f2      	b.n	800d842 <_dtoa_r+0x36a>
 800d85c:	07f9      	lsls	r1, r7, #31
 800d85e:	d508      	bpl.n	800d872 <_dtoa_r+0x39a>
 800d860:	4640      	mov	r0, r8
 800d862:	4649      	mov	r1, r9
 800d864:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d868:	f7f2 fee6 	bl	8000638 <__aeabi_dmul>
 800d86c:	3501      	adds	r5, #1
 800d86e:	4680      	mov	r8, r0
 800d870:	4689      	mov	r9, r1
 800d872:	107f      	asrs	r7, r7, #1
 800d874:	3608      	adds	r6, #8
 800d876:	e7e5      	b.n	800d844 <_dtoa_r+0x36c>
 800d878:	f000 809b 	beq.w	800d9b2 <_dtoa_r+0x4da>
 800d87c:	9b00      	ldr	r3, [sp, #0]
 800d87e:	4f9d      	ldr	r7, [pc, #628]	; (800daf4 <_dtoa_r+0x61c>)
 800d880:	425e      	negs	r6, r3
 800d882:	4b9b      	ldr	r3, [pc, #620]	; (800daf0 <_dtoa_r+0x618>)
 800d884:	f006 020f 	and.w	r2, r6, #15
 800d888:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d88c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d890:	ec51 0b19 	vmov	r0, r1, d9
 800d894:	f7f2 fed0 	bl	8000638 <__aeabi_dmul>
 800d898:	1136      	asrs	r6, r6, #4
 800d89a:	4682      	mov	sl, r0
 800d89c:	468b      	mov	fp, r1
 800d89e:	2300      	movs	r3, #0
 800d8a0:	2502      	movs	r5, #2
 800d8a2:	2e00      	cmp	r6, #0
 800d8a4:	d17a      	bne.n	800d99c <_dtoa_r+0x4c4>
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d1d3      	bne.n	800d852 <_dtoa_r+0x37a>
 800d8aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	f000 8082 	beq.w	800d9b6 <_dtoa_r+0x4de>
 800d8b2:	4b91      	ldr	r3, [pc, #580]	; (800daf8 <_dtoa_r+0x620>)
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	4650      	mov	r0, sl
 800d8b8:	4659      	mov	r1, fp
 800d8ba:	f7f3 f92f 	bl	8000b1c <__aeabi_dcmplt>
 800d8be:	2800      	cmp	r0, #0
 800d8c0:	d079      	beq.n	800d9b6 <_dtoa_r+0x4de>
 800d8c2:	9b03      	ldr	r3, [sp, #12]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d076      	beq.n	800d9b6 <_dtoa_r+0x4de>
 800d8c8:	9b02      	ldr	r3, [sp, #8]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	dd36      	ble.n	800d93c <_dtoa_r+0x464>
 800d8ce:	9b00      	ldr	r3, [sp, #0]
 800d8d0:	4650      	mov	r0, sl
 800d8d2:	4659      	mov	r1, fp
 800d8d4:	1e5f      	subs	r7, r3, #1
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	4b88      	ldr	r3, [pc, #544]	; (800dafc <_dtoa_r+0x624>)
 800d8da:	f7f2 fead 	bl	8000638 <__aeabi_dmul>
 800d8de:	9e02      	ldr	r6, [sp, #8]
 800d8e0:	4682      	mov	sl, r0
 800d8e2:	468b      	mov	fp, r1
 800d8e4:	3501      	adds	r5, #1
 800d8e6:	4628      	mov	r0, r5
 800d8e8:	f7f2 fe3c 	bl	8000564 <__aeabi_i2d>
 800d8ec:	4652      	mov	r2, sl
 800d8ee:	465b      	mov	r3, fp
 800d8f0:	f7f2 fea2 	bl	8000638 <__aeabi_dmul>
 800d8f4:	4b82      	ldr	r3, [pc, #520]	; (800db00 <_dtoa_r+0x628>)
 800d8f6:	2200      	movs	r2, #0
 800d8f8:	f7f2 fce8 	bl	80002cc <__adddf3>
 800d8fc:	46d0      	mov	r8, sl
 800d8fe:	46d9      	mov	r9, fp
 800d900:	4682      	mov	sl, r0
 800d902:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d906:	2e00      	cmp	r6, #0
 800d908:	d158      	bne.n	800d9bc <_dtoa_r+0x4e4>
 800d90a:	4b7e      	ldr	r3, [pc, #504]	; (800db04 <_dtoa_r+0x62c>)
 800d90c:	2200      	movs	r2, #0
 800d90e:	4640      	mov	r0, r8
 800d910:	4649      	mov	r1, r9
 800d912:	f7f2 fcd9 	bl	80002c8 <__aeabi_dsub>
 800d916:	4652      	mov	r2, sl
 800d918:	465b      	mov	r3, fp
 800d91a:	4680      	mov	r8, r0
 800d91c:	4689      	mov	r9, r1
 800d91e:	f7f3 f91b 	bl	8000b58 <__aeabi_dcmpgt>
 800d922:	2800      	cmp	r0, #0
 800d924:	f040 8295 	bne.w	800de52 <_dtoa_r+0x97a>
 800d928:	4652      	mov	r2, sl
 800d92a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d92e:	4640      	mov	r0, r8
 800d930:	4649      	mov	r1, r9
 800d932:	f7f3 f8f3 	bl	8000b1c <__aeabi_dcmplt>
 800d936:	2800      	cmp	r0, #0
 800d938:	f040 8289 	bne.w	800de4e <_dtoa_r+0x976>
 800d93c:	ec5b ab19 	vmov	sl, fp, d9
 800d940:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d942:	2b00      	cmp	r3, #0
 800d944:	f2c0 8148 	blt.w	800dbd8 <_dtoa_r+0x700>
 800d948:	9a00      	ldr	r2, [sp, #0]
 800d94a:	2a0e      	cmp	r2, #14
 800d94c:	f300 8144 	bgt.w	800dbd8 <_dtoa_r+0x700>
 800d950:	4b67      	ldr	r3, [pc, #412]	; (800daf0 <_dtoa_r+0x618>)
 800d952:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d956:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d95a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	f280 80d5 	bge.w	800db0c <_dtoa_r+0x634>
 800d962:	9b03      	ldr	r3, [sp, #12]
 800d964:	2b00      	cmp	r3, #0
 800d966:	f300 80d1 	bgt.w	800db0c <_dtoa_r+0x634>
 800d96a:	f040 826f 	bne.w	800de4c <_dtoa_r+0x974>
 800d96e:	4b65      	ldr	r3, [pc, #404]	; (800db04 <_dtoa_r+0x62c>)
 800d970:	2200      	movs	r2, #0
 800d972:	4640      	mov	r0, r8
 800d974:	4649      	mov	r1, r9
 800d976:	f7f2 fe5f 	bl	8000638 <__aeabi_dmul>
 800d97a:	4652      	mov	r2, sl
 800d97c:	465b      	mov	r3, fp
 800d97e:	f7f3 f8e1 	bl	8000b44 <__aeabi_dcmpge>
 800d982:	9e03      	ldr	r6, [sp, #12]
 800d984:	4637      	mov	r7, r6
 800d986:	2800      	cmp	r0, #0
 800d988:	f040 8245 	bne.w	800de16 <_dtoa_r+0x93e>
 800d98c:	9d01      	ldr	r5, [sp, #4]
 800d98e:	2331      	movs	r3, #49	; 0x31
 800d990:	f805 3b01 	strb.w	r3, [r5], #1
 800d994:	9b00      	ldr	r3, [sp, #0]
 800d996:	3301      	adds	r3, #1
 800d998:	9300      	str	r3, [sp, #0]
 800d99a:	e240      	b.n	800de1e <_dtoa_r+0x946>
 800d99c:	07f2      	lsls	r2, r6, #31
 800d99e:	d505      	bpl.n	800d9ac <_dtoa_r+0x4d4>
 800d9a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d9a4:	f7f2 fe48 	bl	8000638 <__aeabi_dmul>
 800d9a8:	3501      	adds	r5, #1
 800d9aa:	2301      	movs	r3, #1
 800d9ac:	1076      	asrs	r6, r6, #1
 800d9ae:	3708      	adds	r7, #8
 800d9b0:	e777      	b.n	800d8a2 <_dtoa_r+0x3ca>
 800d9b2:	2502      	movs	r5, #2
 800d9b4:	e779      	b.n	800d8aa <_dtoa_r+0x3d2>
 800d9b6:	9f00      	ldr	r7, [sp, #0]
 800d9b8:	9e03      	ldr	r6, [sp, #12]
 800d9ba:	e794      	b.n	800d8e6 <_dtoa_r+0x40e>
 800d9bc:	9901      	ldr	r1, [sp, #4]
 800d9be:	4b4c      	ldr	r3, [pc, #304]	; (800daf0 <_dtoa_r+0x618>)
 800d9c0:	4431      	add	r1, r6
 800d9c2:	910d      	str	r1, [sp, #52]	; 0x34
 800d9c4:	9908      	ldr	r1, [sp, #32]
 800d9c6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d9ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d9ce:	2900      	cmp	r1, #0
 800d9d0:	d043      	beq.n	800da5a <_dtoa_r+0x582>
 800d9d2:	494d      	ldr	r1, [pc, #308]	; (800db08 <_dtoa_r+0x630>)
 800d9d4:	2000      	movs	r0, #0
 800d9d6:	f7f2 ff59 	bl	800088c <__aeabi_ddiv>
 800d9da:	4652      	mov	r2, sl
 800d9dc:	465b      	mov	r3, fp
 800d9de:	f7f2 fc73 	bl	80002c8 <__aeabi_dsub>
 800d9e2:	9d01      	ldr	r5, [sp, #4]
 800d9e4:	4682      	mov	sl, r0
 800d9e6:	468b      	mov	fp, r1
 800d9e8:	4649      	mov	r1, r9
 800d9ea:	4640      	mov	r0, r8
 800d9ec:	f7f3 f8d4 	bl	8000b98 <__aeabi_d2iz>
 800d9f0:	4606      	mov	r6, r0
 800d9f2:	f7f2 fdb7 	bl	8000564 <__aeabi_i2d>
 800d9f6:	4602      	mov	r2, r0
 800d9f8:	460b      	mov	r3, r1
 800d9fa:	4640      	mov	r0, r8
 800d9fc:	4649      	mov	r1, r9
 800d9fe:	f7f2 fc63 	bl	80002c8 <__aeabi_dsub>
 800da02:	3630      	adds	r6, #48	; 0x30
 800da04:	f805 6b01 	strb.w	r6, [r5], #1
 800da08:	4652      	mov	r2, sl
 800da0a:	465b      	mov	r3, fp
 800da0c:	4680      	mov	r8, r0
 800da0e:	4689      	mov	r9, r1
 800da10:	f7f3 f884 	bl	8000b1c <__aeabi_dcmplt>
 800da14:	2800      	cmp	r0, #0
 800da16:	d163      	bne.n	800dae0 <_dtoa_r+0x608>
 800da18:	4642      	mov	r2, r8
 800da1a:	464b      	mov	r3, r9
 800da1c:	4936      	ldr	r1, [pc, #216]	; (800daf8 <_dtoa_r+0x620>)
 800da1e:	2000      	movs	r0, #0
 800da20:	f7f2 fc52 	bl	80002c8 <__aeabi_dsub>
 800da24:	4652      	mov	r2, sl
 800da26:	465b      	mov	r3, fp
 800da28:	f7f3 f878 	bl	8000b1c <__aeabi_dcmplt>
 800da2c:	2800      	cmp	r0, #0
 800da2e:	f040 80b5 	bne.w	800db9c <_dtoa_r+0x6c4>
 800da32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800da34:	429d      	cmp	r5, r3
 800da36:	d081      	beq.n	800d93c <_dtoa_r+0x464>
 800da38:	4b30      	ldr	r3, [pc, #192]	; (800dafc <_dtoa_r+0x624>)
 800da3a:	2200      	movs	r2, #0
 800da3c:	4650      	mov	r0, sl
 800da3e:	4659      	mov	r1, fp
 800da40:	f7f2 fdfa 	bl	8000638 <__aeabi_dmul>
 800da44:	4b2d      	ldr	r3, [pc, #180]	; (800dafc <_dtoa_r+0x624>)
 800da46:	4682      	mov	sl, r0
 800da48:	468b      	mov	fp, r1
 800da4a:	4640      	mov	r0, r8
 800da4c:	4649      	mov	r1, r9
 800da4e:	2200      	movs	r2, #0
 800da50:	f7f2 fdf2 	bl	8000638 <__aeabi_dmul>
 800da54:	4680      	mov	r8, r0
 800da56:	4689      	mov	r9, r1
 800da58:	e7c6      	b.n	800d9e8 <_dtoa_r+0x510>
 800da5a:	4650      	mov	r0, sl
 800da5c:	4659      	mov	r1, fp
 800da5e:	f7f2 fdeb 	bl	8000638 <__aeabi_dmul>
 800da62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800da64:	9d01      	ldr	r5, [sp, #4]
 800da66:	930f      	str	r3, [sp, #60]	; 0x3c
 800da68:	4682      	mov	sl, r0
 800da6a:	468b      	mov	fp, r1
 800da6c:	4649      	mov	r1, r9
 800da6e:	4640      	mov	r0, r8
 800da70:	f7f3 f892 	bl	8000b98 <__aeabi_d2iz>
 800da74:	4606      	mov	r6, r0
 800da76:	f7f2 fd75 	bl	8000564 <__aeabi_i2d>
 800da7a:	3630      	adds	r6, #48	; 0x30
 800da7c:	4602      	mov	r2, r0
 800da7e:	460b      	mov	r3, r1
 800da80:	4640      	mov	r0, r8
 800da82:	4649      	mov	r1, r9
 800da84:	f7f2 fc20 	bl	80002c8 <__aeabi_dsub>
 800da88:	f805 6b01 	strb.w	r6, [r5], #1
 800da8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800da8e:	429d      	cmp	r5, r3
 800da90:	4680      	mov	r8, r0
 800da92:	4689      	mov	r9, r1
 800da94:	f04f 0200 	mov.w	r2, #0
 800da98:	d124      	bne.n	800dae4 <_dtoa_r+0x60c>
 800da9a:	4b1b      	ldr	r3, [pc, #108]	; (800db08 <_dtoa_r+0x630>)
 800da9c:	4650      	mov	r0, sl
 800da9e:	4659      	mov	r1, fp
 800daa0:	f7f2 fc14 	bl	80002cc <__adddf3>
 800daa4:	4602      	mov	r2, r0
 800daa6:	460b      	mov	r3, r1
 800daa8:	4640      	mov	r0, r8
 800daaa:	4649      	mov	r1, r9
 800daac:	f7f3 f854 	bl	8000b58 <__aeabi_dcmpgt>
 800dab0:	2800      	cmp	r0, #0
 800dab2:	d173      	bne.n	800db9c <_dtoa_r+0x6c4>
 800dab4:	4652      	mov	r2, sl
 800dab6:	465b      	mov	r3, fp
 800dab8:	4913      	ldr	r1, [pc, #76]	; (800db08 <_dtoa_r+0x630>)
 800daba:	2000      	movs	r0, #0
 800dabc:	f7f2 fc04 	bl	80002c8 <__aeabi_dsub>
 800dac0:	4602      	mov	r2, r0
 800dac2:	460b      	mov	r3, r1
 800dac4:	4640      	mov	r0, r8
 800dac6:	4649      	mov	r1, r9
 800dac8:	f7f3 f828 	bl	8000b1c <__aeabi_dcmplt>
 800dacc:	2800      	cmp	r0, #0
 800dace:	f43f af35 	beq.w	800d93c <_dtoa_r+0x464>
 800dad2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800dad4:	1e6b      	subs	r3, r5, #1
 800dad6:	930f      	str	r3, [sp, #60]	; 0x3c
 800dad8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dadc:	2b30      	cmp	r3, #48	; 0x30
 800dade:	d0f8      	beq.n	800dad2 <_dtoa_r+0x5fa>
 800dae0:	9700      	str	r7, [sp, #0]
 800dae2:	e049      	b.n	800db78 <_dtoa_r+0x6a0>
 800dae4:	4b05      	ldr	r3, [pc, #20]	; (800dafc <_dtoa_r+0x624>)
 800dae6:	f7f2 fda7 	bl	8000638 <__aeabi_dmul>
 800daea:	4680      	mov	r8, r0
 800daec:	4689      	mov	r9, r1
 800daee:	e7bd      	b.n	800da6c <_dtoa_r+0x594>
 800daf0:	08011938 	.word	0x08011938
 800daf4:	08011910 	.word	0x08011910
 800daf8:	3ff00000 	.word	0x3ff00000
 800dafc:	40240000 	.word	0x40240000
 800db00:	401c0000 	.word	0x401c0000
 800db04:	40140000 	.word	0x40140000
 800db08:	3fe00000 	.word	0x3fe00000
 800db0c:	9d01      	ldr	r5, [sp, #4]
 800db0e:	4656      	mov	r6, sl
 800db10:	465f      	mov	r7, fp
 800db12:	4642      	mov	r2, r8
 800db14:	464b      	mov	r3, r9
 800db16:	4630      	mov	r0, r6
 800db18:	4639      	mov	r1, r7
 800db1a:	f7f2 feb7 	bl	800088c <__aeabi_ddiv>
 800db1e:	f7f3 f83b 	bl	8000b98 <__aeabi_d2iz>
 800db22:	4682      	mov	sl, r0
 800db24:	f7f2 fd1e 	bl	8000564 <__aeabi_i2d>
 800db28:	4642      	mov	r2, r8
 800db2a:	464b      	mov	r3, r9
 800db2c:	f7f2 fd84 	bl	8000638 <__aeabi_dmul>
 800db30:	4602      	mov	r2, r0
 800db32:	460b      	mov	r3, r1
 800db34:	4630      	mov	r0, r6
 800db36:	4639      	mov	r1, r7
 800db38:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800db3c:	f7f2 fbc4 	bl	80002c8 <__aeabi_dsub>
 800db40:	f805 6b01 	strb.w	r6, [r5], #1
 800db44:	9e01      	ldr	r6, [sp, #4]
 800db46:	9f03      	ldr	r7, [sp, #12]
 800db48:	1bae      	subs	r6, r5, r6
 800db4a:	42b7      	cmp	r7, r6
 800db4c:	4602      	mov	r2, r0
 800db4e:	460b      	mov	r3, r1
 800db50:	d135      	bne.n	800dbbe <_dtoa_r+0x6e6>
 800db52:	f7f2 fbbb 	bl	80002cc <__adddf3>
 800db56:	4642      	mov	r2, r8
 800db58:	464b      	mov	r3, r9
 800db5a:	4606      	mov	r6, r0
 800db5c:	460f      	mov	r7, r1
 800db5e:	f7f2 fffb 	bl	8000b58 <__aeabi_dcmpgt>
 800db62:	b9d0      	cbnz	r0, 800db9a <_dtoa_r+0x6c2>
 800db64:	4642      	mov	r2, r8
 800db66:	464b      	mov	r3, r9
 800db68:	4630      	mov	r0, r6
 800db6a:	4639      	mov	r1, r7
 800db6c:	f7f2 ffcc 	bl	8000b08 <__aeabi_dcmpeq>
 800db70:	b110      	cbz	r0, 800db78 <_dtoa_r+0x6a0>
 800db72:	f01a 0f01 	tst.w	sl, #1
 800db76:	d110      	bne.n	800db9a <_dtoa_r+0x6c2>
 800db78:	4620      	mov	r0, r4
 800db7a:	ee18 1a10 	vmov	r1, s16
 800db7e:	f001 f885 	bl	800ec8c <_Bfree>
 800db82:	2300      	movs	r3, #0
 800db84:	9800      	ldr	r0, [sp, #0]
 800db86:	702b      	strb	r3, [r5, #0]
 800db88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800db8a:	3001      	adds	r0, #1
 800db8c:	6018      	str	r0, [r3, #0]
 800db8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800db90:	2b00      	cmp	r3, #0
 800db92:	f43f acf1 	beq.w	800d578 <_dtoa_r+0xa0>
 800db96:	601d      	str	r5, [r3, #0]
 800db98:	e4ee      	b.n	800d578 <_dtoa_r+0xa0>
 800db9a:	9f00      	ldr	r7, [sp, #0]
 800db9c:	462b      	mov	r3, r5
 800db9e:	461d      	mov	r5, r3
 800dba0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dba4:	2a39      	cmp	r2, #57	; 0x39
 800dba6:	d106      	bne.n	800dbb6 <_dtoa_r+0x6de>
 800dba8:	9a01      	ldr	r2, [sp, #4]
 800dbaa:	429a      	cmp	r2, r3
 800dbac:	d1f7      	bne.n	800db9e <_dtoa_r+0x6c6>
 800dbae:	9901      	ldr	r1, [sp, #4]
 800dbb0:	2230      	movs	r2, #48	; 0x30
 800dbb2:	3701      	adds	r7, #1
 800dbb4:	700a      	strb	r2, [r1, #0]
 800dbb6:	781a      	ldrb	r2, [r3, #0]
 800dbb8:	3201      	adds	r2, #1
 800dbba:	701a      	strb	r2, [r3, #0]
 800dbbc:	e790      	b.n	800dae0 <_dtoa_r+0x608>
 800dbbe:	4ba6      	ldr	r3, [pc, #664]	; (800de58 <_dtoa_r+0x980>)
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	f7f2 fd39 	bl	8000638 <__aeabi_dmul>
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	2300      	movs	r3, #0
 800dbca:	4606      	mov	r6, r0
 800dbcc:	460f      	mov	r7, r1
 800dbce:	f7f2 ff9b 	bl	8000b08 <__aeabi_dcmpeq>
 800dbd2:	2800      	cmp	r0, #0
 800dbd4:	d09d      	beq.n	800db12 <_dtoa_r+0x63a>
 800dbd6:	e7cf      	b.n	800db78 <_dtoa_r+0x6a0>
 800dbd8:	9a08      	ldr	r2, [sp, #32]
 800dbda:	2a00      	cmp	r2, #0
 800dbdc:	f000 80d7 	beq.w	800dd8e <_dtoa_r+0x8b6>
 800dbe0:	9a06      	ldr	r2, [sp, #24]
 800dbe2:	2a01      	cmp	r2, #1
 800dbe4:	f300 80ba 	bgt.w	800dd5c <_dtoa_r+0x884>
 800dbe8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dbea:	2a00      	cmp	r2, #0
 800dbec:	f000 80b2 	beq.w	800dd54 <_dtoa_r+0x87c>
 800dbf0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dbf4:	9e07      	ldr	r6, [sp, #28]
 800dbf6:	9d04      	ldr	r5, [sp, #16]
 800dbf8:	9a04      	ldr	r2, [sp, #16]
 800dbfa:	441a      	add	r2, r3
 800dbfc:	9204      	str	r2, [sp, #16]
 800dbfe:	9a05      	ldr	r2, [sp, #20]
 800dc00:	2101      	movs	r1, #1
 800dc02:	441a      	add	r2, r3
 800dc04:	4620      	mov	r0, r4
 800dc06:	9205      	str	r2, [sp, #20]
 800dc08:	f001 f942 	bl	800ee90 <__i2b>
 800dc0c:	4607      	mov	r7, r0
 800dc0e:	2d00      	cmp	r5, #0
 800dc10:	dd0c      	ble.n	800dc2c <_dtoa_r+0x754>
 800dc12:	9b05      	ldr	r3, [sp, #20]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	dd09      	ble.n	800dc2c <_dtoa_r+0x754>
 800dc18:	42ab      	cmp	r3, r5
 800dc1a:	9a04      	ldr	r2, [sp, #16]
 800dc1c:	bfa8      	it	ge
 800dc1e:	462b      	movge	r3, r5
 800dc20:	1ad2      	subs	r2, r2, r3
 800dc22:	9204      	str	r2, [sp, #16]
 800dc24:	9a05      	ldr	r2, [sp, #20]
 800dc26:	1aed      	subs	r5, r5, r3
 800dc28:	1ad3      	subs	r3, r2, r3
 800dc2a:	9305      	str	r3, [sp, #20]
 800dc2c:	9b07      	ldr	r3, [sp, #28]
 800dc2e:	b31b      	cbz	r3, 800dc78 <_dtoa_r+0x7a0>
 800dc30:	9b08      	ldr	r3, [sp, #32]
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	f000 80af 	beq.w	800dd96 <_dtoa_r+0x8be>
 800dc38:	2e00      	cmp	r6, #0
 800dc3a:	dd13      	ble.n	800dc64 <_dtoa_r+0x78c>
 800dc3c:	4639      	mov	r1, r7
 800dc3e:	4632      	mov	r2, r6
 800dc40:	4620      	mov	r0, r4
 800dc42:	f001 f9e5 	bl	800f010 <__pow5mult>
 800dc46:	ee18 2a10 	vmov	r2, s16
 800dc4a:	4601      	mov	r1, r0
 800dc4c:	4607      	mov	r7, r0
 800dc4e:	4620      	mov	r0, r4
 800dc50:	f001 f934 	bl	800eebc <__multiply>
 800dc54:	ee18 1a10 	vmov	r1, s16
 800dc58:	4680      	mov	r8, r0
 800dc5a:	4620      	mov	r0, r4
 800dc5c:	f001 f816 	bl	800ec8c <_Bfree>
 800dc60:	ee08 8a10 	vmov	s16, r8
 800dc64:	9b07      	ldr	r3, [sp, #28]
 800dc66:	1b9a      	subs	r2, r3, r6
 800dc68:	d006      	beq.n	800dc78 <_dtoa_r+0x7a0>
 800dc6a:	ee18 1a10 	vmov	r1, s16
 800dc6e:	4620      	mov	r0, r4
 800dc70:	f001 f9ce 	bl	800f010 <__pow5mult>
 800dc74:	ee08 0a10 	vmov	s16, r0
 800dc78:	2101      	movs	r1, #1
 800dc7a:	4620      	mov	r0, r4
 800dc7c:	f001 f908 	bl	800ee90 <__i2b>
 800dc80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	4606      	mov	r6, r0
 800dc86:	f340 8088 	ble.w	800dd9a <_dtoa_r+0x8c2>
 800dc8a:	461a      	mov	r2, r3
 800dc8c:	4601      	mov	r1, r0
 800dc8e:	4620      	mov	r0, r4
 800dc90:	f001 f9be 	bl	800f010 <__pow5mult>
 800dc94:	9b06      	ldr	r3, [sp, #24]
 800dc96:	2b01      	cmp	r3, #1
 800dc98:	4606      	mov	r6, r0
 800dc9a:	f340 8081 	ble.w	800dda0 <_dtoa_r+0x8c8>
 800dc9e:	f04f 0800 	mov.w	r8, #0
 800dca2:	6933      	ldr	r3, [r6, #16]
 800dca4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800dca8:	6918      	ldr	r0, [r3, #16]
 800dcaa:	f001 f8a1 	bl	800edf0 <__hi0bits>
 800dcae:	f1c0 0020 	rsb	r0, r0, #32
 800dcb2:	9b05      	ldr	r3, [sp, #20]
 800dcb4:	4418      	add	r0, r3
 800dcb6:	f010 001f 	ands.w	r0, r0, #31
 800dcba:	f000 8092 	beq.w	800dde2 <_dtoa_r+0x90a>
 800dcbe:	f1c0 0320 	rsb	r3, r0, #32
 800dcc2:	2b04      	cmp	r3, #4
 800dcc4:	f340 808a 	ble.w	800dddc <_dtoa_r+0x904>
 800dcc8:	f1c0 001c 	rsb	r0, r0, #28
 800dccc:	9b04      	ldr	r3, [sp, #16]
 800dcce:	4403      	add	r3, r0
 800dcd0:	9304      	str	r3, [sp, #16]
 800dcd2:	9b05      	ldr	r3, [sp, #20]
 800dcd4:	4403      	add	r3, r0
 800dcd6:	4405      	add	r5, r0
 800dcd8:	9305      	str	r3, [sp, #20]
 800dcda:	9b04      	ldr	r3, [sp, #16]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	dd07      	ble.n	800dcf0 <_dtoa_r+0x818>
 800dce0:	ee18 1a10 	vmov	r1, s16
 800dce4:	461a      	mov	r2, r3
 800dce6:	4620      	mov	r0, r4
 800dce8:	f001 f9ec 	bl	800f0c4 <__lshift>
 800dcec:	ee08 0a10 	vmov	s16, r0
 800dcf0:	9b05      	ldr	r3, [sp, #20]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	dd05      	ble.n	800dd02 <_dtoa_r+0x82a>
 800dcf6:	4631      	mov	r1, r6
 800dcf8:	461a      	mov	r2, r3
 800dcfa:	4620      	mov	r0, r4
 800dcfc:	f001 f9e2 	bl	800f0c4 <__lshift>
 800dd00:	4606      	mov	r6, r0
 800dd02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d06e      	beq.n	800dde6 <_dtoa_r+0x90e>
 800dd08:	ee18 0a10 	vmov	r0, s16
 800dd0c:	4631      	mov	r1, r6
 800dd0e:	f001 fa49 	bl	800f1a4 <__mcmp>
 800dd12:	2800      	cmp	r0, #0
 800dd14:	da67      	bge.n	800dde6 <_dtoa_r+0x90e>
 800dd16:	9b00      	ldr	r3, [sp, #0]
 800dd18:	3b01      	subs	r3, #1
 800dd1a:	ee18 1a10 	vmov	r1, s16
 800dd1e:	9300      	str	r3, [sp, #0]
 800dd20:	220a      	movs	r2, #10
 800dd22:	2300      	movs	r3, #0
 800dd24:	4620      	mov	r0, r4
 800dd26:	f000 ffd3 	bl	800ecd0 <__multadd>
 800dd2a:	9b08      	ldr	r3, [sp, #32]
 800dd2c:	ee08 0a10 	vmov	s16, r0
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	f000 81b1 	beq.w	800e098 <_dtoa_r+0xbc0>
 800dd36:	2300      	movs	r3, #0
 800dd38:	4639      	mov	r1, r7
 800dd3a:	220a      	movs	r2, #10
 800dd3c:	4620      	mov	r0, r4
 800dd3e:	f000 ffc7 	bl	800ecd0 <__multadd>
 800dd42:	9b02      	ldr	r3, [sp, #8]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	4607      	mov	r7, r0
 800dd48:	f300 808e 	bgt.w	800de68 <_dtoa_r+0x990>
 800dd4c:	9b06      	ldr	r3, [sp, #24]
 800dd4e:	2b02      	cmp	r3, #2
 800dd50:	dc51      	bgt.n	800ddf6 <_dtoa_r+0x91e>
 800dd52:	e089      	b.n	800de68 <_dtoa_r+0x990>
 800dd54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dd56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800dd5a:	e74b      	b.n	800dbf4 <_dtoa_r+0x71c>
 800dd5c:	9b03      	ldr	r3, [sp, #12]
 800dd5e:	1e5e      	subs	r6, r3, #1
 800dd60:	9b07      	ldr	r3, [sp, #28]
 800dd62:	42b3      	cmp	r3, r6
 800dd64:	bfbf      	itttt	lt
 800dd66:	9b07      	ldrlt	r3, [sp, #28]
 800dd68:	9607      	strlt	r6, [sp, #28]
 800dd6a:	1af2      	sublt	r2, r6, r3
 800dd6c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800dd6e:	bfb6      	itet	lt
 800dd70:	189b      	addlt	r3, r3, r2
 800dd72:	1b9e      	subge	r6, r3, r6
 800dd74:	930a      	strlt	r3, [sp, #40]	; 0x28
 800dd76:	9b03      	ldr	r3, [sp, #12]
 800dd78:	bfb8      	it	lt
 800dd7a:	2600      	movlt	r6, #0
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	bfb7      	itett	lt
 800dd80:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800dd84:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800dd88:	1a9d      	sublt	r5, r3, r2
 800dd8a:	2300      	movlt	r3, #0
 800dd8c:	e734      	b.n	800dbf8 <_dtoa_r+0x720>
 800dd8e:	9e07      	ldr	r6, [sp, #28]
 800dd90:	9d04      	ldr	r5, [sp, #16]
 800dd92:	9f08      	ldr	r7, [sp, #32]
 800dd94:	e73b      	b.n	800dc0e <_dtoa_r+0x736>
 800dd96:	9a07      	ldr	r2, [sp, #28]
 800dd98:	e767      	b.n	800dc6a <_dtoa_r+0x792>
 800dd9a:	9b06      	ldr	r3, [sp, #24]
 800dd9c:	2b01      	cmp	r3, #1
 800dd9e:	dc18      	bgt.n	800ddd2 <_dtoa_r+0x8fa>
 800dda0:	f1ba 0f00 	cmp.w	sl, #0
 800dda4:	d115      	bne.n	800ddd2 <_dtoa_r+0x8fa>
 800dda6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ddaa:	b993      	cbnz	r3, 800ddd2 <_dtoa_r+0x8fa>
 800ddac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ddb0:	0d1b      	lsrs	r3, r3, #20
 800ddb2:	051b      	lsls	r3, r3, #20
 800ddb4:	b183      	cbz	r3, 800ddd8 <_dtoa_r+0x900>
 800ddb6:	9b04      	ldr	r3, [sp, #16]
 800ddb8:	3301      	adds	r3, #1
 800ddba:	9304      	str	r3, [sp, #16]
 800ddbc:	9b05      	ldr	r3, [sp, #20]
 800ddbe:	3301      	adds	r3, #1
 800ddc0:	9305      	str	r3, [sp, #20]
 800ddc2:	f04f 0801 	mov.w	r8, #1
 800ddc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	f47f af6a 	bne.w	800dca2 <_dtoa_r+0x7ca>
 800ddce:	2001      	movs	r0, #1
 800ddd0:	e76f      	b.n	800dcb2 <_dtoa_r+0x7da>
 800ddd2:	f04f 0800 	mov.w	r8, #0
 800ddd6:	e7f6      	b.n	800ddc6 <_dtoa_r+0x8ee>
 800ddd8:	4698      	mov	r8, r3
 800ddda:	e7f4      	b.n	800ddc6 <_dtoa_r+0x8ee>
 800dddc:	f43f af7d 	beq.w	800dcda <_dtoa_r+0x802>
 800dde0:	4618      	mov	r0, r3
 800dde2:	301c      	adds	r0, #28
 800dde4:	e772      	b.n	800dccc <_dtoa_r+0x7f4>
 800dde6:	9b03      	ldr	r3, [sp, #12]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	dc37      	bgt.n	800de5c <_dtoa_r+0x984>
 800ddec:	9b06      	ldr	r3, [sp, #24]
 800ddee:	2b02      	cmp	r3, #2
 800ddf0:	dd34      	ble.n	800de5c <_dtoa_r+0x984>
 800ddf2:	9b03      	ldr	r3, [sp, #12]
 800ddf4:	9302      	str	r3, [sp, #8]
 800ddf6:	9b02      	ldr	r3, [sp, #8]
 800ddf8:	b96b      	cbnz	r3, 800de16 <_dtoa_r+0x93e>
 800ddfa:	4631      	mov	r1, r6
 800ddfc:	2205      	movs	r2, #5
 800ddfe:	4620      	mov	r0, r4
 800de00:	f000 ff66 	bl	800ecd0 <__multadd>
 800de04:	4601      	mov	r1, r0
 800de06:	4606      	mov	r6, r0
 800de08:	ee18 0a10 	vmov	r0, s16
 800de0c:	f001 f9ca 	bl	800f1a4 <__mcmp>
 800de10:	2800      	cmp	r0, #0
 800de12:	f73f adbb 	bgt.w	800d98c <_dtoa_r+0x4b4>
 800de16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de18:	9d01      	ldr	r5, [sp, #4]
 800de1a:	43db      	mvns	r3, r3
 800de1c:	9300      	str	r3, [sp, #0]
 800de1e:	f04f 0800 	mov.w	r8, #0
 800de22:	4631      	mov	r1, r6
 800de24:	4620      	mov	r0, r4
 800de26:	f000 ff31 	bl	800ec8c <_Bfree>
 800de2a:	2f00      	cmp	r7, #0
 800de2c:	f43f aea4 	beq.w	800db78 <_dtoa_r+0x6a0>
 800de30:	f1b8 0f00 	cmp.w	r8, #0
 800de34:	d005      	beq.n	800de42 <_dtoa_r+0x96a>
 800de36:	45b8      	cmp	r8, r7
 800de38:	d003      	beq.n	800de42 <_dtoa_r+0x96a>
 800de3a:	4641      	mov	r1, r8
 800de3c:	4620      	mov	r0, r4
 800de3e:	f000 ff25 	bl	800ec8c <_Bfree>
 800de42:	4639      	mov	r1, r7
 800de44:	4620      	mov	r0, r4
 800de46:	f000 ff21 	bl	800ec8c <_Bfree>
 800de4a:	e695      	b.n	800db78 <_dtoa_r+0x6a0>
 800de4c:	2600      	movs	r6, #0
 800de4e:	4637      	mov	r7, r6
 800de50:	e7e1      	b.n	800de16 <_dtoa_r+0x93e>
 800de52:	9700      	str	r7, [sp, #0]
 800de54:	4637      	mov	r7, r6
 800de56:	e599      	b.n	800d98c <_dtoa_r+0x4b4>
 800de58:	40240000 	.word	0x40240000
 800de5c:	9b08      	ldr	r3, [sp, #32]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	f000 80ca 	beq.w	800dff8 <_dtoa_r+0xb20>
 800de64:	9b03      	ldr	r3, [sp, #12]
 800de66:	9302      	str	r3, [sp, #8]
 800de68:	2d00      	cmp	r5, #0
 800de6a:	dd05      	ble.n	800de78 <_dtoa_r+0x9a0>
 800de6c:	4639      	mov	r1, r7
 800de6e:	462a      	mov	r2, r5
 800de70:	4620      	mov	r0, r4
 800de72:	f001 f927 	bl	800f0c4 <__lshift>
 800de76:	4607      	mov	r7, r0
 800de78:	f1b8 0f00 	cmp.w	r8, #0
 800de7c:	d05b      	beq.n	800df36 <_dtoa_r+0xa5e>
 800de7e:	6879      	ldr	r1, [r7, #4]
 800de80:	4620      	mov	r0, r4
 800de82:	f000 fec3 	bl	800ec0c <_Balloc>
 800de86:	4605      	mov	r5, r0
 800de88:	b928      	cbnz	r0, 800de96 <_dtoa_r+0x9be>
 800de8a:	4b87      	ldr	r3, [pc, #540]	; (800e0a8 <_dtoa_r+0xbd0>)
 800de8c:	4602      	mov	r2, r0
 800de8e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800de92:	f7ff bb3b 	b.w	800d50c <_dtoa_r+0x34>
 800de96:	693a      	ldr	r2, [r7, #16]
 800de98:	3202      	adds	r2, #2
 800de9a:	0092      	lsls	r2, r2, #2
 800de9c:	f107 010c 	add.w	r1, r7, #12
 800dea0:	300c      	adds	r0, #12
 800dea2:	f7fd fe01 	bl	800baa8 <memcpy>
 800dea6:	2201      	movs	r2, #1
 800dea8:	4629      	mov	r1, r5
 800deaa:	4620      	mov	r0, r4
 800deac:	f001 f90a 	bl	800f0c4 <__lshift>
 800deb0:	9b01      	ldr	r3, [sp, #4]
 800deb2:	f103 0901 	add.w	r9, r3, #1
 800deb6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800deba:	4413      	add	r3, r2
 800debc:	9305      	str	r3, [sp, #20]
 800debe:	f00a 0301 	and.w	r3, sl, #1
 800dec2:	46b8      	mov	r8, r7
 800dec4:	9304      	str	r3, [sp, #16]
 800dec6:	4607      	mov	r7, r0
 800dec8:	4631      	mov	r1, r6
 800deca:	ee18 0a10 	vmov	r0, s16
 800dece:	f7ff fa75 	bl	800d3bc <quorem>
 800ded2:	4641      	mov	r1, r8
 800ded4:	9002      	str	r0, [sp, #8]
 800ded6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800deda:	ee18 0a10 	vmov	r0, s16
 800dede:	f001 f961 	bl	800f1a4 <__mcmp>
 800dee2:	463a      	mov	r2, r7
 800dee4:	9003      	str	r0, [sp, #12]
 800dee6:	4631      	mov	r1, r6
 800dee8:	4620      	mov	r0, r4
 800deea:	f001 f977 	bl	800f1dc <__mdiff>
 800deee:	68c2      	ldr	r2, [r0, #12]
 800def0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800def4:	4605      	mov	r5, r0
 800def6:	bb02      	cbnz	r2, 800df3a <_dtoa_r+0xa62>
 800def8:	4601      	mov	r1, r0
 800defa:	ee18 0a10 	vmov	r0, s16
 800defe:	f001 f951 	bl	800f1a4 <__mcmp>
 800df02:	4602      	mov	r2, r0
 800df04:	4629      	mov	r1, r5
 800df06:	4620      	mov	r0, r4
 800df08:	9207      	str	r2, [sp, #28]
 800df0a:	f000 febf 	bl	800ec8c <_Bfree>
 800df0e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800df12:	ea43 0102 	orr.w	r1, r3, r2
 800df16:	9b04      	ldr	r3, [sp, #16]
 800df18:	430b      	orrs	r3, r1
 800df1a:	464d      	mov	r5, r9
 800df1c:	d10f      	bne.n	800df3e <_dtoa_r+0xa66>
 800df1e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800df22:	d02a      	beq.n	800df7a <_dtoa_r+0xaa2>
 800df24:	9b03      	ldr	r3, [sp, #12]
 800df26:	2b00      	cmp	r3, #0
 800df28:	dd02      	ble.n	800df30 <_dtoa_r+0xa58>
 800df2a:	9b02      	ldr	r3, [sp, #8]
 800df2c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800df30:	f88b a000 	strb.w	sl, [fp]
 800df34:	e775      	b.n	800de22 <_dtoa_r+0x94a>
 800df36:	4638      	mov	r0, r7
 800df38:	e7ba      	b.n	800deb0 <_dtoa_r+0x9d8>
 800df3a:	2201      	movs	r2, #1
 800df3c:	e7e2      	b.n	800df04 <_dtoa_r+0xa2c>
 800df3e:	9b03      	ldr	r3, [sp, #12]
 800df40:	2b00      	cmp	r3, #0
 800df42:	db04      	blt.n	800df4e <_dtoa_r+0xa76>
 800df44:	9906      	ldr	r1, [sp, #24]
 800df46:	430b      	orrs	r3, r1
 800df48:	9904      	ldr	r1, [sp, #16]
 800df4a:	430b      	orrs	r3, r1
 800df4c:	d122      	bne.n	800df94 <_dtoa_r+0xabc>
 800df4e:	2a00      	cmp	r2, #0
 800df50:	ddee      	ble.n	800df30 <_dtoa_r+0xa58>
 800df52:	ee18 1a10 	vmov	r1, s16
 800df56:	2201      	movs	r2, #1
 800df58:	4620      	mov	r0, r4
 800df5a:	f001 f8b3 	bl	800f0c4 <__lshift>
 800df5e:	4631      	mov	r1, r6
 800df60:	ee08 0a10 	vmov	s16, r0
 800df64:	f001 f91e 	bl	800f1a4 <__mcmp>
 800df68:	2800      	cmp	r0, #0
 800df6a:	dc03      	bgt.n	800df74 <_dtoa_r+0xa9c>
 800df6c:	d1e0      	bne.n	800df30 <_dtoa_r+0xa58>
 800df6e:	f01a 0f01 	tst.w	sl, #1
 800df72:	d0dd      	beq.n	800df30 <_dtoa_r+0xa58>
 800df74:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800df78:	d1d7      	bne.n	800df2a <_dtoa_r+0xa52>
 800df7a:	2339      	movs	r3, #57	; 0x39
 800df7c:	f88b 3000 	strb.w	r3, [fp]
 800df80:	462b      	mov	r3, r5
 800df82:	461d      	mov	r5, r3
 800df84:	3b01      	subs	r3, #1
 800df86:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800df8a:	2a39      	cmp	r2, #57	; 0x39
 800df8c:	d071      	beq.n	800e072 <_dtoa_r+0xb9a>
 800df8e:	3201      	adds	r2, #1
 800df90:	701a      	strb	r2, [r3, #0]
 800df92:	e746      	b.n	800de22 <_dtoa_r+0x94a>
 800df94:	2a00      	cmp	r2, #0
 800df96:	dd07      	ble.n	800dfa8 <_dtoa_r+0xad0>
 800df98:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800df9c:	d0ed      	beq.n	800df7a <_dtoa_r+0xaa2>
 800df9e:	f10a 0301 	add.w	r3, sl, #1
 800dfa2:	f88b 3000 	strb.w	r3, [fp]
 800dfa6:	e73c      	b.n	800de22 <_dtoa_r+0x94a>
 800dfa8:	9b05      	ldr	r3, [sp, #20]
 800dfaa:	f809 ac01 	strb.w	sl, [r9, #-1]
 800dfae:	4599      	cmp	r9, r3
 800dfb0:	d047      	beq.n	800e042 <_dtoa_r+0xb6a>
 800dfb2:	ee18 1a10 	vmov	r1, s16
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	220a      	movs	r2, #10
 800dfba:	4620      	mov	r0, r4
 800dfbc:	f000 fe88 	bl	800ecd0 <__multadd>
 800dfc0:	45b8      	cmp	r8, r7
 800dfc2:	ee08 0a10 	vmov	s16, r0
 800dfc6:	f04f 0300 	mov.w	r3, #0
 800dfca:	f04f 020a 	mov.w	r2, #10
 800dfce:	4641      	mov	r1, r8
 800dfd0:	4620      	mov	r0, r4
 800dfd2:	d106      	bne.n	800dfe2 <_dtoa_r+0xb0a>
 800dfd4:	f000 fe7c 	bl	800ecd0 <__multadd>
 800dfd8:	4680      	mov	r8, r0
 800dfda:	4607      	mov	r7, r0
 800dfdc:	f109 0901 	add.w	r9, r9, #1
 800dfe0:	e772      	b.n	800dec8 <_dtoa_r+0x9f0>
 800dfe2:	f000 fe75 	bl	800ecd0 <__multadd>
 800dfe6:	4639      	mov	r1, r7
 800dfe8:	4680      	mov	r8, r0
 800dfea:	2300      	movs	r3, #0
 800dfec:	220a      	movs	r2, #10
 800dfee:	4620      	mov	r0, r4
 800dff0:	f000 fe6e 	bl	800ecd0 <__multadd>
 800dff4:	4607      	mov	r7, r0
 800dff6:	e7f1      	b.n	800dfdc <_dtoa_r+0xb04>
 800dff8:	9b03      	ldr	r3, [sp, #12]
 800dffa:	9302      	str	r3, [sp, #8]
 800dffc:	9d01      	ldr	r5, [sp, #4]
 800dffe:	ee18 0a10 	vmov	r0, s16
 800e002:	4631      	mov	r1, r6
 800e004:	f7ff f9da 	bl	800d3bc <quorem>
 800e008:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e00c:	9b01      	ldr	r3, [sp, #4]
 800e00e:	f805 ab01 	strb.w	sl, [r5], #1
 800e012:	1aea      	subs	r2, r5, r3
 800e014:	9b02      	ldr	r3, [sp, #8]
 800e016:	4293      	cmp	r3, r2
 800e018:	dd09      	ble.n	800e02e <_dtoa_r+0xb56>
 800e01a:	ee18 1a10 	vmov	r1, s16
 800e01e:	2300      	movs	r3, #0
 800e020:	220a      	movs	r2, #10
 800e022:	4620      	mov	r0, r4
 800e024:	f000 fe54 	bl	800ecd0 <__multadd>
 800e028:	ee08 0a10 	vmov	s16, r0
 800e02c:	e7e7      	b.n	800dffe <_dtoa_r+0xb26>
 800e02e:	9b02      	ldr	r3, [sp, #8]
 800e030:	2b00      	cmp	r3, #0
 800e032:	bfc8      	it	gt
 800e034:	461d      	movgt	r5, r3
 800e036:	9b01      	ldr	r3, [sp, #4]
 800e038:	bfd8      	it	le
 800e03a:	2501      	movle	r5, #1
 800e03c:	441d      	add	r5, r3
 800e03e:	f04f 0800 	mov.w	r8, #0
 800e042:	ee18 1a10 	vmov	r1, s16
 800e046:	2201      	movs	r2, #1
 800e048:	4620      	mov	r0, r4
 800e04a:	f001 f83b 	bl	800f0c4 <__lshift>
 800e04e:	4631      	mov	r1, r6
 800e050:	ee08 0a10 	vmov	s16, r0
 800e054:	f001 f8a6 	bl	800f1a4 <__mcmp>
 800e058:	2800      	cmp	r0, #0
 800e05a:	dc91      	bgt.n	800df80 <_dtoa_r+0xaa8>
 800e05c:	d102      	bne.n	800e064 <_dtoa_r+0xb8c>
 800e05e:	f01a 0f01 	tst.w	sl, #1
 800e062:	d18d      	bne.n	800df80 <_dtoa_r+0xaa8>
 800e064:	462b      	mov	r3, r5
 800e066:	461d      	mov	r5, r3
 800e068:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e06c:	2a30      	cmp	r2, #48	; 0x30
 800e06e:	d0fa      	beq.n	800e066 <_dtoa_r+0xb8e>
 800e070:	e6d7      	b.n	800de22 <_dtoa_r+0x94a>
 800e072:	9a01      	ldr	r2, [sp, #4]
 800e074:	429a      	cmp	r2, r3
 800e076:	d184      	bne.n	800df82 <_dtoa_r+0xaaa>
 800e078:	9b00      	ldr	r3, [sp, #0]
 800e07a:	3301      	adds	r3, #1
 800e07c:	9300      	str	r3, [sp, #0]
 800e07e:	2331      	movs	r3, #49	; 0x31
 800e080:	7013      	strb	r3, [r2, #0]
 800e082:	e6ce      	b.n	800de22 <_dtoa_r+0x94a>
 800e084:	4b09      	ldr	r3, [pc, #36]	; (800e0ac <_dtoa_r+0xbd4>)
 800e086:	f7ff ba95 	b.w	800d5b4 <_dtoa_r+0xdc>
 800e08a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	f47f aa6e 	bne.w	800d56e <_dtoa_r+0x96>
 800e092:	4b07      	ldr	r3, [pc, #28]	; (800e0b0 <_dtoa_r+0xbd8>)
 800e094:	f7ff ba8e 	b.w	800d5b4 <_dtoa_r+0xdc>
 800e098:	9b02      	ldr	r3, [sp, #8]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	dcae      	bgt.n	800dffc <_dtoa_r+0xb24>
 800e09e:	9b06      	ldr	r3, [sp, #24]
 800e0a0:	2b02      	cmp	r3, #2
 800e0a2:	f73f aea8 	bgt.w	800ddf6 <_dtoa_r+0x91e>
 800e0a6:	e7a9      	b.n	800dffc <_dtoa_r+0xb24>
 800e0a8:	080117c0 	.word	0x080117c0
 800e0ac:	080115cc 	.word	0x080115cc
 800e0b0:	08011741 	.word	0x08011741

0800e0b4 <__sflush_r>:
 800e0b4:	898a      	ldrh	r2, [r1, #12]
 800e0b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0ba:	4605      	mov	r5, r0
 800e0bc:	0710      	lsls	r0, r2, #28
 800e0be:	460c      	mov	r4, r1
 800e0c0:	d458      	bmi.n	800e174 <__sflush_r+0xc0>
 800e0c2:	684b      	ldr	r3, [r1, #4]
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	dc05      	bgt.n	800e0d4 <__sflush_r+0x20>
 800e0c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	dc02      	bgt.n	800e0d4 <__sflush_r+0x20>
 800e0ce:	2000      	movs	r0, #0
 800e0d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e0d6:	2e00      	cmp	r6, #0
 800e0d8:	d0f9      	beq.n	800e0ce <__sflush_r+0x1a>
 800e0da:	2300      	movs	r3, #0
 800e0dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e0e0:	682f      	ldr	r7, [r5, #0]
 800e0e2:	602b      	str	r3, [r5, #0]
 800e0e4:	d032      	beq.n	800e14c <__sflush_r+0x98>
 800e0e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e0e8:	89a3      	ldrh	r3, [r4, #12]
 800e0ea:	075a      	lsls	r2, r3, #29
 800e0ec:	d505      	bpl.n	800e0fa <__sflush_r+0x46>
 800e0ee:	6863      	ldr	r3, [r4, #4]
 800e0f0:	1ac0      	subs	r0, r0, r3
 800e0f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e0f4:	b10b      	cbz	r3, 800e0fa <__sflush_r+0x46>
 800e0f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e0f8:	1ac0      	subs	r0, r0, r3
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	4602      	mov	r2, r0
 800e0fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e100:	6a21      	ldr	r1, [r4, #32]
 800e102:	4628      	mov	r0, r5
 800e104:	47b0      	blx	r6
 800e106:	1c43      	adds	r3, r0, #1
 800e108:	89a3      	ldrh	r3, [r4, #12]
 800e10a:	d106      	bne.n	800e11a <__sflush_r+0x66>
 800e10c:	6829      	ldr	r1, [r5, #0]
 800e10e:	291d      	cmp	r1, #29
 800e110:	d82c      	bhi.n	800e16c <__sflush_r+0xb8>
 800e112:	4a2a      	ldr	r2, [pc, #168]	; (800e1bc <__sflush_r+0x108>)
 800e114:	40ca      	lsrs	r2, r1
 800e116:	07d6      	lsls	r6, r2, #31
 800e118:	d528      	bpl.n	800e16c <__sflush_r+0xb8>
 800e11a:	2200      	movs	r2, #0
 800e11c:	6062      	str	r2, [r4, #4]
 800e11e:	04d9      	lsls	r1, r3, #19
 800e120:	6922      	ldr	r2, [r4, #16]
 800e122:	6022      	str	r2, [r4, #0]
 800e124:	d504      	bpl.n	800e130 <__sflush_r+0x7c>
 800e126:	1c42      	adds	r2, r0, #1
 800e128:	d101      	bne.n	800e12e <__sflush_r+0x7a>
 800e12a:	682b      	ldr	r3, [r5, #0]
 800e12c:	b903      	cbnz	r3, 800e130 <__sflush_r+0x7c>
 800e12e:	6560      	str	r0, [r4, #84]	; 0x54
 800e130:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e132:	602f      	str	r7, [r5, #0]
 800e134:	2900      	cmp	r1, #0
 800e136:	d0ca      	beq.n	800e0ce <__sflush_r+0x1a>
 800e138:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e13c:	4299      	cmp	r1, r3
 800e13e:	d002      	beq.n	800e146 <__sflush_r+0x92>
 800e140:	4628      	mov	r0, r5
 800e142:	f001 fa3b 	bl	800f5bc <_free_r>
 800e146:	2000      	movs	r0, #0
 800e148:	6360      	str	r0, [r4, #52]	; 0x34
 800e14a:	e7c1      	b.n	800e0d0 <__sflush_r+0x1c>
 800e14c:	6a21      	ldr	r1, [r4, #32]
 800e14e:	2301      	movs	r3, #1
 800e150:	4628      	mov	r0, r5
 800e152:	47b0      	blx	r6
 800e154:	1c41      	adds	r1, r0, #1
 800e156:	d1c7      	bne.n	800e0e8 <__sflush_r+0x34>
 800e158:	682b      	ldr	r3, [r5, #0]
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d0c4      	beq.n	800e0e8 <__sflush_r+0x34>
 800e15e:	2b1d      	cmp	r3, #29
 800e160:	d001      	beq.n	800e166 <__sflush_r+0xb2>
 800e162:	2b16      	cmp	r3, #22
 800e164:	d101      	bne.n	800e16a <__sflush_r+0xb6>
 800e166:	602f      	str	r7, [r5, #0]
 800e168:	e7b1      	b.n	800e0ce <__sflush_r+0x1a>
 800e16a:	89a3      	ldrh	r3, [r4, #12]
 800e16c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e170:	81a3      	strh	r3, [r4, #12]
 800e172:	e7ad      	b.n	800e0d0 <__sflush_r+0x1c>
 800e174:	690f      	ldr	r7, [r1, #16]
 800e176:	2f00      	cmp	r7, #0
 800e178:	d0a9      	beq.n	800e0ce <__sflush_r+0x1a>
 800e17a:	0793      	lsls	r3, r2, #30
 800e17c:	680e      	ldr	r6, [r1, #0]
 800e17e:	bf08      	it	eq
 800e180:	694b      	ldreq	r3, [r1, #20]
 800e182:	600f      	str	r7, [r1, #0]
 800e184:	bf18      	it	ne
 800e186:	2300      	movne	r3, #0
 800e188:	eba6 0807 	sub.w	r8, r6, r7
 800e18c:	608b      	str	r3, [r1, #8]
 800e18e:	f1b8 0f00 	cmp.w	r8, #0
 800e192:	dd9c      	ble.n	800e0ce <__sflush_r+0x1a>
 800e194:	6a21      	ldr	r1, [r4, #32]
 800e196:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e198:	4643      	mov	r3, r8
 800e19a:	463a      	mov	r2, r7
 800e19c:	4628      	mov	r0, r5
 800e19e:	47b0      	blx	r6
 800e1a0:	2800      	cmp	r0, #0
 800e1a2:	dc06      	bgt.n	800e1b2 <__sflush_r+0xfe>
 800e1a4:	89a3      	ldrh	r3, [r4, #12]
 800e1a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e1aa:	81a3      	strh	r3, [r4, #12]
 800e1ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e1b0:	e78e      	b.n	800e0d0 <__sflush_r+0x1c>
 800e1b2:	4407      	add	r7, r0
 800e1b4:	eba8 0800 	sub.w	r8, r8, r0
 800e1b8:	e7e9      	b.n	800e18e <__sflush_r+0xda>
 800e1ba:	bf00      	nop
 800e1bc:	20400001 	.word	0x20400001

0800e1c0 <_fflush_r>:
 800e1c0:	b538      	push	{r3, r4, r5, lr}
 800e1c2:	690b      	ldr	r3, [r1, #16]
 800e1c4:	4605      	mov	r5, r0
 800e1c6:	460c      	mov	r4, r1
 800e1c8:	b913      	cbnz	r3, 800e1d0 <_fflush_r+0x10>
 800e1ca:	2500      	movs	r5, #0
 800e1cc:	4628      	mov	r0, r5
 800e1ce:	bd38      	pop	{r3, r4, r5, pc}
 800e1d0:	b118      	cbz	r0, 800e1da <_fflush_r+0x1a>
 800e1d2:	6983      	ldr	r3, [r0, #24]
 800e1d4:	b90b      	cbnz	r3, 800e1da <_fflush_r+0x1a>
 800e1d6:	f000 f887 	bl	800e2e8 <__sinit>
 800e1da:	4b14      	ldr	r3, [pc, #80]	; (800e22c <_fflush_r+0x6c>)
 800e1dc:	429c      	cmp	r4, r3
 800e1de:	d11b      	bne.n	800e218 <_fflush_r+0x58>
 800e1e0:	686c      	ldr	r4, [r5, #4]
 800e1e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d0ef      	beq.n	800e1ca <_fflush_r+0xa>
 800e1ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e1ec:	07d0      	lsls	r0, r2, #31
 800e1ee:	d404      	bmi.n	800e1fa <_fflush_r+0x3a>
 800e1f0:	0599      	lsls	r1, r3, #22
 800e1f2:	d402      	bmi.n	800e1fa <_fflush_r+0x3a>
 800e1f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e1f6:	f000 fc88 	bl	800eb0a <__retarget_lock_acquire_recursive>
 800e1fa:	4628      	mov	r0, r5
 800e1fc:	4621      	mov	r1, r4
 800e1fe:	f7ff ff59 	bl	800e0b4 <__sflush_r>
 800e202:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e204:	07da      	lsls	r2, r3, #31
 800e206:	4605      	mov	r5, r0
 800e208:	d4e0      	bmi.n	800e1cc <_fflush_r+0xc>
 800e20a:	89a3      	ldrh	r3, [r4, #12]
 800e20c:	059b      	lsls	r3, r3, #22
 800e20e:	d4dd      	bmi.n	800e1cc <_fflush_r+0xc>
 800e210:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e212:	f000 fc7b 	bl	800eb0c <__retarget_lock_release_recursive>
 800e216:	e7d9      	b.n	800e1cc <_fflush_r+0xc>
 800e218:	4b05      	ldr	r3, [pc, #20]	; (800e230 <_fflush_r+0x70>)
 800e21a:	429c      	cmp	r4, r3
 800e21c:	d101      	bne.n	800e222 <_fflush_r+0x62>
 800e21e:	68ac      	ldr	r4, [r5, #8]
 800e220:	e7df      	b.n	800e1e2 <_fflush_r+0x22>
 800e222:	4b04      	ldr	r3, [pc, #16]	; (800e234 <_fflush_r+0x74>)
 800e224:	429c      	cmp	r4, r3
 800e226:	bf08      	it	eq
 800e228:	68ec      	ldreq	r4, [r5, #12]
 800e22a:	e7da      	b.n	800e1e2 <_fflush_r+0x22>
 800e22c:	080117f4 	.word	0x080117f4
 800e230:	08011814 	.word	0x08011814
 800e234:	080117d4 	.word	0x080117d4

0800e238 <std>:
 800e238:	2300      	movs	r3, #0
 800e23a:	b510      	push	{r4, lr}
 800e23c:	4604      	mov	r4, r0
 800e23e:	e9c0 3300 	strd	r3, r3, [r0]
 800e242:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e246:	6083      	str	r3, [r0, #8]
 800e248:	8181      	strh	r1, [r0, #12]
 800e24a:	6643      	str	r3, [r0, #100]	; 0x64
 800e24c:	81c2      	strh	r2, [r0, #14]
 800e24e:	6183      	str	r3, [r0, #24]
 800e250:	4619      	mov	r1, r3
 800e252:	2208      	movs	r2, #8
 800e254:	305c      	adds	r0, #92	; 0x5c
 800e256:	f7fd fc35 	bl	800bac4 <memset>
 800e25a:	4b05      	ldr	r3, [pc, #20]	; (800e270 <std+0x38>)
 800e25c:	6263      	str	r3, [r4, #36]	; 0x24
 800e25e:	4b05      	ldr	r3, [pc, #20]	; (800e274 <std+0x3c>)
 800e260:	62a3      	str	r3, [r4, #40]	; 0x28
 800e262:	4b05      	ldr	r3, [pc, #20]	; (800e278 <std+0x40>)
 800e264:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e266:	4b05      	ldr	r3, [pc, #20]	; (800e27c <std+0x44>)
 800e268:	6224      	str	r4, [r4, #32]
 800e26a:	6323      	str	r3, [r4, #48]	; 0x30
 800e26c:	bd10      	pop	{r4, pc}
 800e26e:	bf00      	nop
 800e270:	0800fa61 	.word	0x0800fa61
 800e274:	0800fa83 	.word	0x0800fa83
 800e278:	0800fabb 	.word	0x0800fabb
 800e27c:	0800fadf 	.word	0x0800fadf

0800e280 <_cleanup_r>:
 800e280:	4901      	ldr	r1, [pc, #4]	; (800e288 <_cleanup_r+0x8>)
 800e282:	f000 b8af 	b.w	800e3e4 <_fwalk_reent>
 800e286:	bf00      	nop
 800e288:	0800e1c1 	.word	0x0800e1c1

0800e28c <__sfmoreglue>:
 800e28c:	b570      	push	{r4, r5, r6, lr}
 800e28e:	2268      	movs	r2, #104	; 0x68
 800e290:	1e4d      	subs	r5, r1, #1
 800e292:	4355      	muls	r5, r2
 800e294:	460e      	mov	r6, r1
 800e296:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e29a:	f001 f9fb 	bl	800f694 <_malloc_r>
 800e29e:	4604      	mov	r4, r0
 800e2a0:	b140      	cbz	r0, 800e2b4 <__sfmoreglue+0x28>
 800e2a2:	2100      	movs	r1, #0
 800e2a4:	e9c0 1600 	strd	r1, r6, [r0]
 800e2a8:	300c      	adds	r0, #12
 800e2aa:	60a0      	str	r0, [r4, #8]
 800e2ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e2b0:	f7fd fc08 	bl	800bac4 <memset>
 800e2b4:	4620      	mov	r0, r4
 800e2b6:	bd70      	pop	{r4, r5, r6, pc}

0800e2b8 <__sfp_lock_acquire>:
 800e2b8:	4801      	ldr	r0, [pc, #4]	; (800e2c0 <__sfp_lock_acquire+0x8>)
 800e2ba:	f000 bc26 	b.w	800eb0a <__retarget_lock_acquire_recursive>
 800e2be:	bf00      	nop
 800e2c0:	20009621 	.word	0x20009621

0800e2c4 <__sfp_lock_release>:
 800e2c4:	4801      	ldr	r0, [pc, #4]	; (800e2cc <__sfp_lock_release+0x8>)
 800e2c6:	f000 bc21 	b.w	800eb0c <__retarget_lock_release_recursive>
 800e2ca:	bf00      	nop
 800e2cc:	20009621 	.word	0x20009621

0800e2d0 <__sinit_lock_acquire>:
 800e2d0:	4801      	ldr	r0, [pc, #4]	; (800e2d8 <__sinit_lock_acquire+0x8>)
 800e2d2:	f000 bc1a 	b.w	800eb0a <__retarget_lock_acquire_recursive>
 800e2d6:	bf00      	nop
 800e2d8:	20009622 	.word	0x20009622

0800e2dc <__sinit_lock_release>:
 800e2dc:	4801      	ldr	r0, [pc, #4]	; (800e2e4 <__sinit_lock_release+0x8>)
 800e2de:	f000 bc15 	b.w	800eb0c <__retarget_lock_release_recursive>
 800e2e2:	bf00      	nop
 800e2e4:	20009622 	.word	0x20009622

0800e2e8 <__sinit>:
 800e2e8:	b510      	push	{r4, lr}
 800e2ea:	4604      	mov	r4, r0
 800e2ec:	f7ff fff0 	bl	800e2d0 <__sinit_lock_acquire>
 800e2f0:	69a3      	ldr	r3, [r4, #24]
 800e2f2:	b11b      	cbz	r3, 800e2fc <__sinit+0x14>
 800e2f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e2f8:	f7ff bff0 	b.w	800e2dc <__sinit_lock_release>
 800e2fc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e300:	6523      	str	r3, [r4, #80]	; 0x50
 800e302:	4b13      	ldr	r3, [pc, #76]	; (800e350 <__sinit+0x68>)
 800e304:	4a13      	ldr	r2, [pc, #76]	; (800e354 <__sinit+0x6c>)
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	62a2      	str	r2, [r4, #40]	; 0x28
 800e30a:	42a3      	cmp	r3, r4
 800e30c:	bf04      	itt	eq
 800e30e:	2301      	moveq	r3, #1
 800e310:	61a3      	streq	r3, [r4, #24]
 800e312:	4620      	mov	r0, r4
 800e314:	f000 f820 	bl	800e358 <__sfp>
 800e318:	6060      	str	r0, [r4, #4]
 800e31a:	4620      	mov	r0, r4
 800e31c:	f000 f81c 	bl	800e358 <__sfp>
 800e320:	60a0      	str	r0, [r4, #8]
 800e322:	4620      	mov	r0, r4
 800e324:	f000 f818 	bl	800e358 <__sfp>
 800e328:	2200      	movs	r2, #0
 800e32a:	60e0      	str	r0, [r4, #12]
 800e32c:	2104      	movs	r1, #4
 800e32e:	6860      	ldr	r0, [r4, #4]
 800e330:	f7ff ff82 	bl	800e238 <std>
 800e334:	68a0      	ldr	r0, [r4, #8]
 800e336:	2201      	movs	r2, #1
 800e338:	2109      	movs	r1, #9
 800e33a:	f7ff ff7d 	bl	800e238 <std>
 800e33e:	68e0      	ldr	r0, [r4, #12]
 800e340:	2202      	movs	r2, #2
 800e342:	2112      	movs	r1, #18
 800e344:	f7ff ff78 	bl	800e238 <std>
 800e348:	2301      	movs	r3, #1
 800e34a:	61a3      	str	r3, [r4, #24]
 800e34c:	e7d2      	b.n	800e2f4 <__sinit+0xc>
 800e34e:	bf00      	nop
 800e350:	080115b8 	.word	0x080115b8
 800e354:	0800e281 	.word	0x0800e281

0800e358 <__sfp>:
 800e358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e35a:	4607      	mov	r7, r0
 800e35c:	f7ff ffac 	bl	800e2b8 <__sfp_lock_acquire>
 800e360:	4b1e      	ldr	r3, [pc, #120]	; (800e3dc <__sfp+0x84>)
 800e362:	681e      	ldr	r6, [r3, #0]
 800e364:	69b3      	ldr	r3, [r6, #24]
 800e366:	b913      	cbnz	r3, 800e36e <__sfp+0x16>
 800e368:	4630      	mov	r0, r6
 800e36a:	f7ff ffbd 	bl	800e2e8 <__sinit>
 800e36e:	3648      	adds	r6, #72	; 0x48
 800e370:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e374:	3b01      	subs	r3, #1
 800e376:	d503      	bpl.n	800e380 <__sfp+0x28>
 800e378:	6833      	ldr	r3, [r6, #0]
 800e37a:	b30b      	cbz	r3, 800e3c0 <__sfp+0x68>
 800e37c:	6836      	ldr	r6, [r6, #0]
 800e37e:	e7f7      	b.n	800e370 <__sfp+0x18>
 800e380:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e384:	b9d5      	cbnz	r5, 800e3bc <__sfp+0x64>
 800e386:	4b16      	ldr	r3, [pc, #88]	; (800e3e0 <__sfp+0x88>)
 800e388:	60e3      	str	r3, [r4, #12]
 800e38a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e38e:	6665      	str	r5, [r4, #100]	; 0x64
 800e390:	f000 fbba 	bl	800eb08 <__retarget_lock_init_recursive>
 800e394:	f7ff ff96 	bl	800e2c4 <__sfp_lock_release>
 800e398:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e39c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e3a0:	6025      	str	r5, [r4, #0]
 800e3a2:	61a5      	str	r5, [r4, #24]
 800e3a4:	2208      	movs	r2, #8
 800e3a6:	4629      	mov	r1, r5
 800e3a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e3ac:	f7fd fb8a 	bl	800bac4 <memset>
 800e3b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e3b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e3b8:	4620      	mov	r0, r4
 800e3ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3bc:	3468      	adds	r4, #104	; 0x68
 800e3be:	e7d9      	b.n	800e374 <__sfp+0x1c>
 800e3c0:	2104      	movs	r1, #4
 800e3c2:	4638      	mov	r0, r7
 800e3c4:	f7ff ff62 	bl	800e28c <__sfmoreglue>
 800e3c8:	4604      	mov	r4, r0
 800e3ca:	6030      	str	r0, [r6, #0]
 800e3cc:	2800      	cmp	r0, #0
 800e3ce:	d1d5      	bne.n	800e37c <__sfp+0x24>
 800e3d0:	f7ff ff78 	bl	800e2c4 <__sfp_lock_release>
 800e3d4:	230c      	movs	r3, #12
 800e3d6:	603b      	str	r3, [r7, #0]
 800e3d8:	e7ee      	b.n	800e3b8 <__sfp+0x60>
 800e3da:	bf00      	nop
 800e3dc:	080115b8 	.word	0x080115b8
 800e3e0:	ffff0001 	.word	0xffff0001

0800e3e4 <_fwalk_reent>:
 800e3e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3e8:	4606      	mov	r6, r0
 800e3ea:	4688      	mov	r8, r1
 800e3ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e3f0:	2700      	movs	r7, #0
 800e3f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e3f6:	f1b9 0901 	subs.w	r9, r9, #1
 800e3fa:	d505      	bpl.n	800e408 <_fwalk_reent+0x24>
 800e3fc:	6824      	ldr	r4, [r4, #0]
 800e3fe:	2c00      	cmp	r4, #0
 800e400:	d1f7      	bne.n	800e3f2 <_fwalk_reent+0xe>
 800e402:	4638      	mov	r0, r7
 800e404:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e408:	89ab      	ldrh	r3, [r5, #12]
 800e40a:	2b01      	cmp	r3, #1
 800e40c:	d907      	bls.n	800e41e <_fwalk_reent+0x3a>
 800e40e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e412:	3301      	adds	r3, #1
 800e414:	d003      	beq.n	800e41e <_fwalk_reent+0x3a>
 800e416:	4629      	mov	r1, r5
 800e418:	4630      	mov	r0, r6
 800e41a:	47c0      	blx	r8
 800e41c:	4307      	orrs	r7, r0
 800e41e:	3568      	adds	r5, #104	; 0x68
 800e420:	e7e9      	b.n	800e3f6 <_fwalk_reent+0x12>

0800e422 <rshift>:
 800e422:	6903      	ldr	r3, [r0, #16]
 800e424:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e428:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e42c:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e430:	f100 0414 	add.w	r4, r0, #20
 800e434:	dd45      	ble.n	800e4c2 <rshift+0xa0>
 800e436:	f011 011f 	ands.w	r1, r1, #31
 800e43a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e43e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e442:	d10c      	bne.n	800e45e <rshift+0x3c>
 800e444:	f100 0710 	add.w	r7, r0, #16
 800e448:	4629      	mov	r1, r5
 800e44a:	42b1      	cmp	r1, r6
 800e44c:	d334      	bcc.n	800e4b8 <rshift+0x96>
 800e44e:	1a9b      	subs	r3, r3, r2
 800e450:	009b      	lsls	r3, r3, #2
 800e452:	1eea      	subs	r2, r5, #3
 800e454:	4296      	cmp	r6, r2
 800e456:	bf38      	it	cc
 800e458:	2300      	movcc	r3, #0
 800e45a:	4423      	add	r3, r4
 800e45c:	e015      	b.n	800e48a <rshift+0x68>
 800e45e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e462:	f1c1 0820 	rsb	r8, r1, #32
 800e466:	40cf      	lsrs	r7, r1
 800e468:	f105 0e04 	add.w	lr, r5, #4
 800e46c:	46a1      	mov	r9, r4
 800e46e:	4576      	cmp	r6, lr
 800e470:	46f4      	mov	ip, lr
 800e472:	d815      	bhi.n	800e4a0 <rshift+0x7e>
 800e474:	1a9a      	subs	r2, r3, r2
 800e476:	0092      	lsls	r2, r2, #2
 800e478:	3a04      	subs	r2, #4
 800e47a:	3501      	adds	r5, #1
 800e47c:	42ae      	cmp	r6, r5
 800e47e:	bf38      	it	cc
 800e480:	2200      	movcc	r2, #0
 800e482:	18a3      	adds	r3, r4, r2
 800e484:	50a7      	str	r7, [r4, r2]
 800e486:	b107      	cbz	r7, 800e48a <rshift+0x68>
 800e488:	3304      	adds	r3, #4
 800e48a:	1b1a      	subs	r2, r3, r4
 800e48c:	42a3      	cmp	r3, r4
 800e48e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e492:	bf08      	it	eq
 800e494:	2300      	moveq	r3, #0
 800e496:	6102      	str	r2, [r0, #16]
 800e498:	bf08      	it	eq
 800e49a:	6143      	streq	r3, [r0, #20]
 800e49c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e4a0:	f8dc c000 	ldr.w	ip, [ip]
 800e4a4:	fa0c fc08 	lsl.w	ip, ip, r8
 800e4a8:	ea4c 0707 	orr.w	r7, ip, r7
 800e4ac:	f849 7b04 	str.w	r7, [r9], #4
 800e4b0:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e4b4:	40cf      	lsrs	r7, r1
 800e4b6:	e7da      	b.n	800e46e <rshift+0x4c>
 800e4b8:	f851 cb04 	ldr.w	ip, [r1], #4
 800e4bc:	f847 cf04 	str.w	ip, [r7, #4]!
 800e4c0:	e7c3      	b.n	800e44a <rshift+0x28>
 800e4c2:	4623      	mov	r3, r4
 800e4c4:	e7e1      	b.n	800e48a <rshift+0x68>

0800e4c6 <__hexdig_fun>:
 800e4c6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e4ca:	2b09      	cmp	r3, #9
 800e4cc:	d802      	bhi.n	800e4d4 <__hexdig_fun+0xe>
 800e4ce:	3820      	subs	r0, #32
 800e4d0:	b2c0      	uxtb	r0, r0
 800e4d2:	4770      	bx	lr
 800e4d4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e4d8:	2b05      	cmp	r3, #5
 800e4da:	d801      	bhi.n	800e4e0 <__hexdig_fun+0x1a>
 800e4dc:	3847      	subs	r0, #71	; 0x47
 800e4de:	e7f7      	b.n	800e4d0 <__hexdig_fun+0xa>
 800e4e0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e4e4:	2b05      	cmp	r3, #5
 800e4e6:	d801      	bhi.n	800e4ec <__hexdig_fun+0x26>
 800e4e8:	3827      	subs	r0, #39	; 0x27
 800e4ea:	e7f1      	b.n	800e4d0 <__hexdig_fun+0xa>
 800e4ec:	2000      	movs	r0, #0
 800e4ee:	4770      	bx	lr

0800e4f0 <__gethex>:
 800e4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4f4:	ed2d 8b02 	vpush	{d8}
 800e4f8:	b089      	sub	sp, #36	; 0x24
 800e4fa:	ee08 0a10 	vmov	s16, r0
 800e4fe:	9304      	str	r3, [sp, #16]
 800e500:	4bb4      	ldr	r3, [pc, #720]	; (800e7d4 <__gethex+0x2e4>)
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	9301      	str	r3, [sp, #4]
 800e506:	4618      	mov	r0, r3
 800e508:	468b      	mov	fp, r1
 800e50a:	4690      	mov	r8, r2
 800e50c:	f7f1 fe80 	bl	8000210 <strlen>
 800e510:	9b01      	ldr	r3, [sp, #4]
 800e512:	f8db 2000 	ldr.w	r2, [fp]
 800e516:	4403      	add	r3, r0
 800e518:	4682      	mov	sl, r0
 800e51a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e51e:	9305      	str	r3, [sp, #20]
 800e520:	1c93      	adds	r3, r2, #2
 800e522:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e526:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e52a:	32fe      	adds	r2, #254	; 0xfe
 800e52c:	18d1      	adds	r1, r2, r3
 800e52e:	461f      	mov	r7, r3
 800e530:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e534:	9100      	str	r1, [sp, #0]
 800e536:	2830      	cmp	r0, #48	; 0x30
 800e538:	d0f8      	beq.n	800e52c <__gethex+0x3c>
 800e53a:	f7ff ffc4 	bl	800e4c6 <__hexdig_fun>
 800e53e:	4604      	mov	r4, r0
 800e540:	2800      	cmp	r0, #0
 800e542:	d13a      	bne.n	800e5ba <__gethex+0xca>
 800e544:	9901      	ldr	r1, [sp, #4]
 800e546:	4652      	mov	r2, sl
 800e548:	4638      	mov	r0, r7
 800e54a:	f001 facc 	bl	800fae6 <strncmp>
 800e54e:	4605      	mov	r5, r0
 800e550:	2800      	cmp	r0, #0
 800e552:	d168      	bne.n	800e626 <__gethex+0x136>
 800e554:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e558:	eb07 060a 	add.w	r6, r7, sl
 800e55c:	f7ff ffb3 	bl	800e4c6 <__hexdig_fun>
 800e560:	2800      	cmp	r0, #0
 800e562:	d062      	beq.n	800e62a <__gethex+0x13a>
 800e564:	4633      	mov	r3, r6
 800e566:	7818      	ldrb	r0, [r3, #0]
 800e568:	2830      	cmp	r0, #48	; 0x30
 800e56a:	461f      	mov	r7, r3
 800e56c:	f103 0301 	add.w	r3, r3, #1
 800e570:	d0f9      	beq.n	800e566 <__gethex+0x76>
 800e572:	f7ff ffa8 	bl	800e4c6 <__hexdig_fun>
 800e576:	2301      	movs	r3, #1
 800e578:	fab0 f480 	clz	r4, r0
 800e57c:	0964      	lsrs	r4, r4, #5
 800e57e:	4635      	mov	r5, r6
 800e580:	9300      	str	r3, [sp, #0]
 800e582:	463a      	mov	r2, r7
 800e584:	4616      	mov	r6, r2
 800e586:	3201      	adds	r2, #1
 800e588:	7830      	ldrb	r0, [r6, #0]
 800e58a:	f7ff ff9c 	bl	800e4c6 <__hexdig_fun>
 800e58e:	2800      	cmp	r0, #0
 800e590:	d1f8      	bne.n	800e584 <__gethex+0x94>
 800e592:	9901      	ldr	r1, [sp, #4]
 800e594:	4652      	mov	r2, sl
 800e596:	4630      	mov	r0, r6
 800e598:	f001 faa5 	bl	800fae6 <strncmp>
 800e59c:	b980      	cbnz	r0, 800e5c0 <__gethex+0xd0>
 800e59e:	b94d      	cbnz	r5, 800e5b4 <__gethex+0xc4>
 800e5a0:	eb06 050a 	add.w	r5, r6, sl
 800e5a4:	462a      	mov	r2, r5
 800e5a6:	4616      	mov	r6, r2
 800e5a8:	3201      	adds	r2, #1
 800e5aa:	7830      	ldrb	r0, [r6, #0]
 800e5ac:	f7ff ff8b 	bl	800e4c6 <__hexdig_fun>
 800e5b0:	2800      	cmp	r0, #0
 800e5b2:	d1f8      	bne.n	800e5a6 <__gethex+0xb6>
 800e5b4:	1bad      	subs	r5, r5, r6
 800e5b6:	00ad      	lsls	r5, r5, #2
 800e5b8:	e004      	b.n	800e5c4 <__gethex+0xd4>
 800e5ba:	2400      	movs	r4, #0
 800e5bc:	4625      	mov	r5, r4
 800e5be:	e7e0      	b.n	800e582 <__gethex+0x92>
 800e5c0:	2d00      	cmp	r5, #0
 800e5c2:	d1f7      	bne.n	800e5b4 <__gethex+0xc4>
 800e5c4:	7833      	ldrb	r3, [r6, #0]
 800e5c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e5ca:	2b50      	cmp	r3, #80	; 0x50
 800e5cc:	d13b      	bne.n	800e646 <__gethex+0x156>
 800e5ce:	7873      	ldrb	r3, [r6, #1]
 800e5d0:	2b2b      	cmp	r3, #43	; 0x2b
 800e5d2:	d02c      	beq.n	800e62e <__gethex+0x13e>
 800e5d4:	2b2d      	cmp	r3, #45	; 0x2d
 800e5d6:	d02e      	beq.n	800e636 <__gethex+0x146>
 800e5d8:	1c71      	adds	r1, r6, #1
 800e5da:	f04f 0900 	mov.w	r9, #0
 800e5de:	7808      	ldrb	r0, [r1, #0]
 800e5e0:	f7ff ff71 	bl	800e4c6 <__hexdig_fun>
 800e5e4:	1e43      	subs	r3, r0, #1
 800e5e6:	b2db      	uxtb	r3, r3
 800e5e8:	2b18      	cmp	r3, #24
 800e5ea:	d82c      	bhi.n	800e646 <__gethex+0x156>
 800e5ec:	f1a0 0210 	sub.w	r2, r0, #16
 800e5f0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e5f4:	f7ff ff67 	bl	800e4c6 <__hexdig_fun>
 800e5f8:	1e43      	subs	r3, r0, #1
 800e5fa:	b2db      	uxtb	r3, r3
 800e5fc:	2b18      	cmp	r3, #24
 800e5fe:	d91d      	bls.n	800e63c <__gethex+0x14c>
 800e600:	f1b9 0f00 	cmp.w	r9, #0
 800e604:	d000      	beq.n	800e608 <__gethex+0x118>
 800e606:	4252      	negs	r2, r2
 800e608:	4415      	add	r5, r2
 800e60a:	f8cb 1000 	str.w	r1, [fp]
 800e60e:	b1e4      	cbz	r4, 800e64a <__gethex+0x15a>
 800e610:	9b00      	ldr	r3, [sp, #0]
 800e612:	2b00      	cmp	r3, #0
 800e614:	bf14      	ite	ne
 800e616:	2700      	movne	r7, #0
 800e618:	2706      	moveq	r7, #6
 800e61a:	4638      	mov	r0, r7
 800e61c:	b009      	add	sp, #36	; 0x24
 800e61e:	ecbd 8b02 	vpop	{d8}
 800e622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e626:	463e      	mov	r6, r7
 800e628:	4625      	mov	r5, r4
 800e62a:	2401      	movs	r4, #1
 800e62c:	e7ca      	b.n	800e5c4 <__gethex+0xd4>
 800e62e:	f04f 0900 	mov.w	r9, #0
 800e632:	1cb1      	adds	r1, r6, #2
 800e634:	e7d3      	b.n	800e5de <__gethex+0xee>
 800e636:	f04f 0901 	mov.w	r9, #1
 800e63a:	e7fa      	b.n	800e632 <__gethex+0x142>
 800e63c:	230a      	movs	r3, #10
 800e63e:	fb03 0202 	mla	r2, r3, r2, r0
 800e642:	3a10      	subs	r2, #16
 800e644:	e7d4      	b.n	800e5f0 <__gethex+0x100>
 800e646:	4631      	mov	r1, r6
 800e648:	e7df      	b.n	800e60a <__gethex+0x11a>
 800e64a:	1bf3      	subs	r3, r6, r7
 800e64c:	3b01      	subs	r3, #1
 800e64e:	4621      	mov	r1, r4
 800e650:	2b07      	cmp	r3, #7
 800e652:	dc0b      	bgt.n	800e66c <__gethex+0x17c>
 800e654:	ee18 0a10 	vmov	r0, s16
 800e658:	f000 fad8 	bl	800ec0c <_Balloc>
 800e65c:	4604      	mov	r4, r0
 800e65e:	b940      	cbnz	r0, 800e672 <__gethex+0x182>
 800e660:	4b5d      	ldr	r3, [pc, #372]	; (800e7d8 <__gethex+0x2e8>)
 800e662:	4602      	mov	r2, r0
 800e664:	21de      	movs	r1, #222	; 0xde
 800e666:	485d      	ldr	r0, [pc, #372]	; (800e7dc <__gethex+0x2ec>)
 800e668:	f001 fa70 	bl	800fb4c <__assert_func>
 800e66c:	3101      	adds	r1, #1
 800e66e:	105b      	asrs	r3, r3, #1
 800e670:	e7ee      	b.n	800e650 <__gethex+0x160>
 800e672:	f100 0914 	add.w	r9, r0, #20
 800e676:	f04f 0b00 	mov.w	fp, #0
 800e67a:	f1ca 0301 	rsb	r3, sl, #1
 800e67e:	f8cd 9008 	str.w	r9, [sp, #8]
 800e682:	f8cd b000 	str.w	fp, [sp]
 800e686:	9306      	str	r3, [sp, #24]
 800e688:	42b7      	cmp	r7, r6
 800e68a:	d340      	bcc.n	800e70e <__gethex+0x21e>
 800e68c:	9802      	ldr	r0, [sp, #8]
 800e68e:	9b00      	ldr	r3, [sp, #0]
 800e690:	f840 3b04 	str.w	r3, [r0], #4
 800e694:	eba0 0009 	sub.w	r0, r0, r9
 800e698:	1080      	asrs	r0, r0, #2
 800e69a:	0146      	lsls	r6, r0, #5
 800e69c:	6120      	str	r0, [r4, #16]
 800e69e:	4618      	mov	r0, r3
 800e6a0:	f000 fba6 	bl	800edf0 <__hi0bits>
 800e6a4:	1a30      	subs	r0, r6, r0
 800e6a6:	f8d8 6000 	ldr.w	r6, [r8]
 800e6aa:	42b0      	cmp	r0, r6
 800e6ac:	dd63      	ble.n	800e776 <__gethex+0x286>
 800e6ae:	1b87      	subs	r7, r0, r6
 800e6b0:	4639      	mov	r1, r7
 800e6b2:	4620      	mov	r0, r4
 800e6b4:	f000 ff4a 	bl	800f54c <__any_on>
 800e6b8:	4682      	mov	sl, r0
 800e6ba:	b1a8      	cbz	r0, 800e6e8 <__gethex+0x1f8>
 800e6bc:	1e7b      	subs	r3, r7, #1
 800e6be:	1159      	asrs	r1, r3, #5
 800e6c0:	f003 021f 	and.w	r2, r3, #31
 800e6c4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e6c8:	f04f 0a01 	mov.w	sl, #1
 800e6cc:	fa0a f202 	lsl.w	r2, sl, r2
 800e6d0:	420a      	tst	r2, r1
 800e6d2:	d009      	beq.n	800e6e8 <__gethex+0x1f8>
 800e6d4:	4553      	cmp	r3, sl
 800e6d6:	dd05      	ble.n	800e6e4 <__gethex+0x1f4>
 800e6d8:	1eb9      	subs	r1, r7, #2
 800e6da:	4620      	mov	r0, r4
 800e6dc:	f000 ff36 	bl	800f54c <__any_on>
 800e6e0:	2800      	cmp	r0, #0
 800e6e2:	d145      	bne.n	800e770 <__gethex+0x280>
 800e6e4:	f04f 0a02 	mov.w	sl, #2
 800e6e8:	4639      	mov	r1, r7
 800e6ea:	4620      	mov	r0, r4
 800e6ec:	f7ff fe99 	bl	800e422 <rshift>
 800e6f0:	443d      	add	r5, r7
 800e6f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e6f6:	42ab      	cmp	r3, r5
 800e6f8:	da4c      	bge.n	800e794 <__gethex+0x2a4>
 800e6fa:	ee18 0a10 	vmov	r0, s16
 800e6fe:	4621      	mov	r1, r4
 800e700:	f000 fac4 	bl	800ec8c <_Bfree>
 800e704:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e706:	2300      	movs	r3, #0
 800e708:	6013      	str	r3, [r2, #0]
 800e70a:	27a3      	movs	r7, #163	; 0xa3
 800e70c:	e785      	b.n	800e61a <__gethex+0x12a>
 800e70e:	1e73      	subs	r3, r6, #1
 800e710:	9a05      	ldr	r2, [sp, #20]
 800e712:	9303      	str	r3, [sp, #12]
 800e714:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e718:	4293      	cmp	r3, r2
 800e71a:	d019      	beq.n	800e750 <__gethex+0x260>
 800e71c:	f1bb 0f20 	cmp.w	fp, #32
 800e720:	d107      	bne.n	800e732 <__gethex+0x242>
 800e722:	9b02      	ldr	r3, [sp, #8]
 800e724:	9a00      	ldr	r2, [sp, #0]
 800e726:	f843 2b04 	str.w	r2, [r3], #4
 800e72a:	9302      	str	r3, [sp, #8]
 800e72c:	2300      	movs	r3, #0
 800e72e:	9300      	str	r3, [sp, #0]
 800e730:	469b      	mov	fp, r3
 800e732:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e736:	f7ff fec6 	bl	800e4c6 <__hexdig_fun>
 800e73a:	9b00      	ldr	r3, [sp, #0]
 800e73c:	f000 000f 	and.w	r0, r0, #15
 800e740:	fa00 f00b 	lsl.w	r0, r0, fp
 800e744:	4303      	orrs	r3, r0
 800e746:	9300      	str	r3, [sp, #0]
 800e748:	f10b 0b04 	add.w	fp, fp, #4
 800e74c:	9b03      	ldr	r3, [sp, #12]
 800e74e:	e00d      	b.n	800e76c <__gethex+0x27c>
 800e750:	9b03      	ldr	r3, [sp, #12]
 800e752:	9a06      	ldr	r2, [sp, #24]
 800e754:	4413      	add	r3, r2
 800e756:	42bb      	cmp	r3, r7
 800e758:	d3e0      	bcc.n	800e71c <__gethex+0x22c>
 800e75a:	4618      	mov	r0, r3
 800e75c:	9901      	ldr	r1, [sp, #4]
 800e75e:	9307      	str	r3, [sp, #28]
 800e760:	4652      	mov	r2, sl
 800e762:	f001 f9c0 	bl	800fae6 <strncmp>
 800e766:	9b07      	ldr	r3, [sp, #28]
 800e768:	2800      	cmp	r0, #0
 800e76a:	d1d7      	bne.n	800e71c <__gethex+0x22c>
 800e76c:	461e      	mov	r6, r3
 800e76e:	e78b      	b.n	800e688 <__gethex+0x198>
 800e770:	f04f 0a03 	mov.w	sl, #3
 800e774:	e7b8      	b.n	800e6e8 <__gethex+0x1f8>
 800e776:	da0a      	bge.n	800e78e <__gethex+0x29e>
 800e778:	1a37      	subs	r7, r6, r0
 800e77a:	4621      	mov	r1, r4
 800e77c:	ee18 0a10 	vmov	r0, s16
 800e780:	463a      	mov	r2, r7
 800e782:	f000 fc9f 	bl	800f0c4 <__lshift>
 800e786:	1bed      	subs	r5, r5, r7
 800e788:	4604      	mov	r4, r0
 800e78a:	f100 0914 	add.w	r9, r0, #20
 800e78e:	f04f 0a00 	mov.w	sl, #0
 800e792:	e7ae      	b.n	800e6f2 <__gethex+0x202>
 800e794:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e798:	42a8      	cmp	r0, r5
 800e79a:	dd72      	ble.n	800e882 <__gethex+0x392>
 800e79c:	1b45      	subs	r5, r0, r5
 800e79e:	42ae      	cmp	r6, r5
 800e7a0:	dc36      	bgt.n	800e810 <__gethex+0x320>
 800e7a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e7a6:	2b02      	cmp	r3, #2
 800e7a8:	d02a      	beq.n	800e800 <__gethex+0x310>
 800e7aa:	2b03      	cmp	r3, #3
 800e7ac:	d02c      	beq.n	800e808 <__gethex+0x318>
 800e7ae:	2b01      	cmp	r3, #1
 800e7b0:	d11c      	bne.n	800e7ec <__gethex+0x2fc>
 800e7b2:	42ae      	cmp	r6, r5
 800e7b4:	d11a      	bne.n	800e7ec <__gethex+0x2fc>
 800e7b6:	2e01      	cmp	r6, #1
 800e7b8:	d112      	bne.n	800e7e0 <__gethex+0x2f0>
 800e7ba:	9a04      	ldr	r2, [sp, #16]
 800e7bc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e7c0:	6013      	str	r3, [r2, #0]
 800e7c2:	2301      	movs	r3, #1
 800e7c4:	6123      	str	r3, [r4, #16]
 800e7c6:	f8c9 3000 	str.w	r3, [r9]
 800e7ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e7cc:	2762      	movs	r7, #98	; 0x62
 800e7ce:	601c      	str	r4, [r3, #0]
 800e7d0:	e723      	b.n	800e61a <__gethex+0x12a>
 800e7d2:	bf00      	nop
 800e7d4:	0801189c 	.word	0x0801189c
 800e7d8:	080117c0 	.word	0x080117c0
 800e7dc:	08011834 	.word	0x08011834
 800e7e0:	1e71      	subs	r1, r6, #1
 800e7e2:	4620      	mov	r0, r4
 800e7e4:	f000 feb2 	bl	800f54c <__any_on>
 800e7e8:	2800      	cmp	r0, #0
 800e7ea:	d1e6      	bne.n	800e7ba <__gethex+0x2ca>
 800e7ec:	ee18 0a10 	vmov	r0, s16
 800e7f0:	4621      	mov	r1, r4
 800e7f2:	f000 fa4b 	bl	800ec8c <_Bfree>
 800e7f6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e7f8:	2300      	movs	r3, #0
 800e7fa:	6013      	str	r3, [r2, #0]
 800e7fc:	2750      	movs	r7, #80	; 0x50
 800e7fe:	e70c      	b.n	800e61a <__gethex+0x12a>
 800e800:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e802:	2b00      	cmp	r3, #0
 800e804:	d1f2      	bne.n	800e7ec <__gethex+0x2fc>
 800e806:	e7d8      	b.n	800e7ba <__gethex+0x2ca>
 800e808:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d1d5      	bne.n	800e7ba <__gethex+0x2ca>
 800e80e:	e7ed      	b.n	800e7ec <__gethex+0x2fc>
 800e810:	1e6f      	subs	r7, r5, #1
 800e812:	f1ba 0f00 	cmp.w	sl, #0
 800e816:	d131      	bne.n	800e87c <__gethex+0x38c>
 800e818:	b127      	cbz	r7, 800e824 <__gethex+0x334>
 800e81a:	4639      	mov	r1, r7
 800e81c:	4620      	mov	r0, r4
 800e81e:	f000 fe95 	bl	800f54c <__any_on>
 800e822:	4682      	mov	sl, r0
 800e824:	117b      	asrs	r3, r7, #5
 800e826:	2101      	movs	r1, #1
 800e828:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e82c:	f007 071f 	and.w	r7, r7, #31
 800e830:	fa01 f707 	lsl.w	r7, r1, r7
 800e834:	421f      	tst	r7, r3
 800e836:	4629      	mov	r1, r5
 800e838:	4620      	mov	r0, r4
 800e83a:	bf18      	it	ne
 800e83c:	f04a 0a02 	orrne.w	sl, sl, #2
 800e840:	1b76      	subs	r6, r6, r5
 800e842:	f7ff fdee 	bl	800e422 <rshift>
 800e846:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e84a:	2702      	movs	r7, #2
 800e84c:	f1ba 0f00 	cmp.w	sl, #0
 800e850:	d048      	beq.n	800e8e4 <__gethex+0x3f4>
 800e852:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e856:	2b02      	cmp	r3, #2
 800e858:	d015      	beq.n	800e886 <__gethex+0x396>
 800e85a:	2b03      	cmp	r3, #3
 800e85c:	d017      	beq.n	800e88e <__gethex+0x39e>
 800e85e:	2b01      	cmp	r3, #1
 800e860:	d109      	bne.n	800e876 <__gethex+0x386>
 800e862:	f01a 0f02 	tst.w	sl, #2
 800e866:	d006      	beq.n	800e876 <__gethex+0x386>
 800e868:	f8d9 0000 	ldr.w	r0, [r9]
 800e86c:	ea4a 0a00 	orr.w	sl, sl, r0
 800e870:	f01a 0f01 	tst.w	sl, #1
 800e874:	d10e      	bne.n	800e894 <__gethex+0x3a4>
 800e876:	f047 0710 	orr.w	r7, r7, #16
 800e87a:	e033      	b.n	800e8e4 <__gethex+0x3f4>
 800e87c:	f04f 0a01 	mov.w	sl, #1
 800e880:	e7d0      	b.n	800e824 <__gethex+0x334>
 800e882:	2701      	movs	r7, #1
 800e884:	e7e2      	b.n	800e84c <__gethex+0x35c>
 800e886:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e888:	f1c3 0301 	rsb	r3, r3, #1
 800e88c:	9315      	str	r3, [sp, #84]	; 0x54
 800e88e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e890:	2b00      	cmp	r3, #0
 800e892:	d0f0      	beq.n	800e876 <__gethex+0x386>
 800e894:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e898:	f104 0314 	add.w	r3, r4, #20
 800e89c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e8a0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e8a4:	f04f 0c00 	mov.w	ip, #0
 800e8a8:	4618      	mov	r0, r3
 800e8aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8ae:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800e8b2:	d01c      	beq.n	800e8ee <__gethex+0x3fe>
 800e8b4:	3201      	adds	r2, #1
 800e8b6:	6002      	str	r2, [r0, #0]
 800e8b8:	2f02      	cmp	r7, #2
 800e8ba:	f104 0314 	add.w	r3, r4, #20
 800e8be:	d13f      	bne.n	800e940 <__gethex+0x450>
 800e8c0:	f8d8 2000 	ldr.w	r2, [r8]
 800e8c4:	3a01      	subs	r2, #1
 800e8c6:	42b2      	cmp	r2, r6
 800e8c8:	d10a      	bne.n	800e8e0 <__gethex+0x3f0>
 800e8ca:	1171      	asrs	r1, r6, #5
 800e8cc:	2201      	movs	r2, #1
 800e8ce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e8d2:	f006 061f 	and.w	r6, r6, #31
 800e8d6:	fa02 f606 	lsl.w	r6, r2, r6
 800e8da:	421e      	tst	r6, r3
 800e8dc:	bf18      	it	ne
 800e8de:	4617      	movne	r7, r2
 800e8e0:	f047 0720 	orr.w	r7, r7, #32
 800e8e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e8e6:	601c      	str	r4, [r3, #0]
 800e8e8:	9b04      	ldr	r3, [sp, #16]
 800e8ea:	601d      	str	r5, [r3, #0]
 800e8ec:	e695      	b.n	800e61a <__gethex+0x12a>
 800e8ee:	4299      	cmp	r1, r3
 800e8f0:	f843 cc04 	str.w	ip, [r3, #-4]
 800e8f4:	d8d8      	bhi.n	800e8a8 <__gethex+0x3b8>
 800e8f6:	68a3      	ldr	r3, [r4, #8]
 800e8f8:	459b      	cmp	fp, r3
 800e8fa:	db19      	blt.n	800e930 <__gethex+0x440>
 800e8fc:	6861      	ldr	r1, [r4, #4]
 800e8fe:	ee18 0a10 	vmov	r0, s16
 800e902:	3101      	adds	r1, #1
 800e904:	f000 f982 	bl	800ec0c <_Balloc>
 800e908:	4681      	mov	r9, r0
 800e90a:	b918      	cbnz	r0, 800e914 <__gethex+0x424>
 800e90c:	4b1a      	ldr	r3, [pc, #104]	; (800e978 <__gethex+0x488>)
 800e90e:	4602      	mov	r2, r0
 800e910:	2184      	movs	r1, #132	; 0x84
 800e912:	e6a8      	b.n	800e666 <__gethex+0x176>
 800e914:	6922      	ldr	r2, [r4, #16]
 800e916:	3202      	adds	r2, #2
 800e918:	f104 010c 	add.w	r1, r4, #12
 800e91c:	0092      	lsls	r2, r2, #2
 800e91e:	300c      	adds	r0, #12
 800e920:	f7fd f8c2 	bl	800baa8 <memcpy>
 800e924:	4621      	mov	r1, r4
 800e926:	ee18 0a10 	vmov	r0, s16
 800e92a:	f000 f9af 	bl	800ec8c <_Bfree>
 800e92e:	464c      	mov	r4, r9
 800e930:	6923      	ldr	r3, [r4, #16]
 800e932:	1c5a      	adds	r2, r3, #1
 800e934:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e938:	6122      	str	r2, [r4, #16]
 800e93a:	2201      	movs	r2, #1
 800e93c:	615a      	str	r2, [r3, #20]
 800e93e:	e7bb      	b.n	800e8b8 <__gethex+0x3c8>
 800e940:	6922      	ldr	r2, [r4, #16]
 800e942:	455a      	cmp	r2, fp
 800e944:	dd0b      	ble.n	800e95e <__gethex+0x46e>
 800e946:	2101      	movs	r1, #1
 800e948:	4620      	mov	r0, r4
 800e94a:	f7ff fd6a 	bl	800e422 <rshift>
 800e94e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e952:	3501      	adds	r5, #1
 800e954:	42ab      	cmp	r3, r5
 800e956:	f6ff aed0 	blt.w	800e6fa <__gethex+0x20a>
 800e95a:	2701      	movs	r7, #1
 800e95c:	e7c0      	b.n	800e8e0 <__gethex+0x3f0>
 800e95e:	f016 061f 	ands.w	r6, r6, #31
 800e962:	d0fa      	beq.n	800e95a <__gethex+0x46a>
 800e964:	4453      	add	r3, sl
 800e966:	f1c6 0620 	rsb	r6, r6, #32
 800e96a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e96e:	f000 fa3f 	bl	800edf0 <__hi0bits>
 800e972:	42b0      	cmp	r0, r6
 800e974:	dbe7      	blt.n	800e946 <__gethex+0x456>
 800e976:	e7f0      	b.n	800e95a <__gethex+0x46a>
 800e978:	080117c0 	.word	0x080117c0

0800e97c <L_shift>:
 800e97c:	f1c2 0208 	rsb	r2, r2, #8
 800e980:	0092      	lsls	r2, r2, #2
 800e982:	b570      	push	{r4, r5, r6, lr}
 800e984:	f1c2 0620 	rsb	r6, r2, #32
 800e988:	6843      	ldr	r3, [r0, #4]
 800e98a:	6804      	ldr	r4, [r0, #0]
 800e98c:	fa03 f506 	lsl.w	r5, r3, r6
 800e990:	432c      	orrs	r4, r5
 800e992:	40d3      	lsrs	r3, r2
 800e994:	6004      	str	r4, [r0, #0]
 800e996:	f840 3f04 	str.w	r3, [r0, #4]!
 800e99a:	4288      	cmp	r0, r1
 800e99c:	d3f4      	bcc.n	800e988 <L_shift+0xc>
 800e99e:	bd70      	pop	{r4, r5, r6, pc}

0800e9a0 <__match>:
 800e9a0:	b530      	push	{r4, r5, lr}
 800e9a2:	6803      	ldr	r3, [r0, #0]
 800e9a4:	3301      	adds	r3, #1
 800e9a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e9aa:	b914      	cbnz	r4, 800e9b2 <__match+0x12>
 800e9ac:	6003      	str	r3, [r0, #0]
 800e9ae:	2001      	movs	r0, #1
 800e9b0:	bd30      	pop	{r4, r5, pc}
 800e9b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9b6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e9ba:	2d19      	cmp	r5, #25
 800e9bc:	bf98      	it	ls
 800e9be:	3220      	addls	r2, #32
 800e9c0:	42a2      	cmp	r2, r4
 800e9c2:	d0f0      	beq.n	800e9a6 <__match+0x6>
 800e9c4:	2000      	movs	r0, #0
 800e9c6:	e7f3      	b.n	800e9b0 <__match+0x10>

0800e9c8 <__hexnan>:
 800e9c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9cc:	680b      	ldr	r3, [r1, #0]
 800e9ce:	115e      	asrs	r6, r3, #5
 800e9d0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e9d4:	f013 031f 	ands.w	r3, r3, #31
 800e9d8:	b087      	sub	sp, #28
 800e9da:	bf18      	it	ne
 800e9dc:	3604      	addne	r6, #4
 800e9de:	2500      	movs	r5, #0
 800e9e0:	1f37      	subs	r7, r6, #4
 800e9e2:	4690      	mov	r8, r2
 800e9e4:	6802      	ldr	r2, [r0, #0]
 800e9e6:	9301      	str	r3, [sp, #4]
 800e9e8:	4682      	mov	sl, r0
 800e9ea:	f846 5c04 	str.w	r5, [r6, #-4]
 800e9ee:	46b9      	mov	r9, r7
 800e9f0:	463c      	mov	r4, r7
 800e9f2:	9502      	str	r5, [sp, #8]
 800e9f4:	46ab      	mov	fp, r5
 800e9f6:	7851      	ldrb	r1, [r2, #1]
 800e9f8:	1c53      	adds	r3, r2, #1
 800e9fa:	9303      	str	r3, [sp, #12]
 800e9fc:	b341      	cbz	r1, 800ea50 <__hexnan+0x88>
 800e9fe:	4608      	mov	r0, r1
 800ea00:	9205      	str	r2, [sp, #20]
 800ea02:	9104      	str	r1, [sp, #16]
 800ea04:	f7ff fd5f 	bl	800e4c6 <__hexdig_fun>
 800ea08:	2800      	cmp	r0, #0
 800ea0a:	d14f      	bne.n	800eaac <__hexnan+0xe4>
 800ea0c:	9904      	ldr	r1, [sp, #16]
 800ea0e:	9a05      	ldr	r2, [sp, #20]
 800ea10:	2920      	cmp	r1, #32
 800ea12:	d818      	bhi.n	800ea46 <__hexnan+0x7e>
 800ea14:	9b02      	ldr	r3, [sp, #8]
 800ea16:	459b      	cmp	fp, r3
 800ea18:	dd13      	ble.n	800ea42 <__hexnan+0x7a>
 800ea1a:	454c      	cmp	r4, r9
 800ea1c:	d206      	bcs.n	800ea2c <__hexnan+0x64>
 800ea1e:	2d07      	cmp	r5, #7
 800ea20:	dc04      	bgt.n	800ea2c <__hexnan+0x64>
 800ea22:	462a      	mov	r2, r5
 800ea24:	4649      	mov	r1, r9
 800ea26:	4620      	mov	r0, r4
 800ea28:	f7ff ffa8 	bl	800e97c <L_shift>
 800ea2c:	4544      	cmp	r4, r8
 800ea2e:	d950      	bls.n	800ead2 <__hexnan+0x10a>
 800ea30:	2300      	movs	r3, #0
 800ea32:	f1a4 0904 	sub.w	r9, r4, #4
 800ea36:	f844 3c04 	str.w	r3, [r4, #-4]
 800ea3a:	f8cd b008 	str.w	fp, [sp, #8]
 800ea3e:	464c      	mov	r4, r9
 800ea40:	461d      	mov	r5, r3
 800ea42:	9a03      	ldr	r2, [sp, #12]
 800ea44:	e7d7      	b.n	800e9f6 <__hexnan+0x2e>
 800ea46:	2929      	cmp	r1, #41	; 0x29
 800ea48:	d156      	bne.n	800eaf8 <__hexnan+0x130>
 800ea4a:	3202      	adds	r2, #2
 800ea4c:	f8ca 2000 	str.w	r2, [sl]
 800ea50:	f1bb 0f00 	cmp.w	fp, #0
 800ea54:	d050      	beq.n	800eaf8 <__hexnan+0x130>
 800ea56:	454c      	cmp	r4, r9
 800ea58:	d206      	bcs.n	800ea68 <__hexnan+0xa0>
 800ea5a:	2d07      	cmp	r5, #7
 800ea5c:	dc04      	bgt.n	800ea68 <__hexnan+0xa0>
 800ea5e:	462a      	mov	r2, r5
 800ea60:	4649      	mov	r1, r9
 800ea62:	4620      	mov	r0, r4
 800ea64:	f7ff ff8a 	bl	800e97c <L_shift>
 800ea68:	4544      	cmp	r4, r8
 800ea6a:	d934      	bls.n	800ead6 <__hexnan+0x10e>
 800ea6c:	f1a8 0204 	sub.w	r2, r8, #4
 800ea70:	4623      	mov	r3, r4
 800ea72:	f853 1b04 	ldr.w	r1, [r3], #4
 800ea76:	f842 1f04 	str.w	r1, [r2, #4]!
 800ea7a:	429f      	cmp	r7, r3
 800ea7c:	d2f9      	bcs.n	800ea72 <__hexnan+0xaa>
 800ea7e:	1b3b      	subs	r3, r7, r4
 800ea80:	f023 0303 	bic.w	r3, r3, #3
 800ea84:	3304      	adds	r3, #4
 800ea86:	3401      	adds	r4, #1
 800ea88:	3e03      	subs	r6, #3
 800ea8a:	42b4      	cmp	r4, r6
 800ea8c:	bf88      	it	hi
 800ea8e:	2304      	movhi	r3, #4
 800ea90:	4443      	add	r3, r8
 800ea92:	2200      	movs	r2, #0
 800ea94:	f843 2b04 	str.w	r2, [r3], #4
 800ea98:	429f      	cmp	r7, r3
 800ea9a:	d2fb      	bcs.n	800ea94 <__hexnan+0xcc>
 800ea9c:	683b      	ldr	r3, [r7, #0]
 800ea9e:	b91b      	cbnz	r3, 800eaa8 <__hexnan+0xe0>
 800eaa0:	4547      	cmp	r7, r8
 800eaa2:	d127      	bne.n	800eaf4 <__hexnan+0x12c>
 800eaa4:	2301      	movs	r3, #1
 800eaa6:	603b      	str	r3, [r7, #0]
 800eaa8:	2005      	movs	r0, #5
 800eaaa:	e026      	b.n	800eafa <__hexnan+0x132>
 800eaac:	3501      	adds	r5, #1
 800eaae:	2d08      	cmp	r5, #8
 800eab0:	f10b 0b01 	add.w	fp, fp, #1
 800eab4:	dd06      	ble.n	800eac4 <__hexnan+0xfc>
 800eab6:	4544      	cmp	r4, r8
 800eab8:	d9c3      	bls.n	800ea42 <__hexnan+0x7a>
 800eaba:	2300      	movs	r3, #0
 800eabc:	f844 3c04 	str.w	r3, [r4, #-4]
 800eac0:	2501      	movs	r5, #1
 800eac2:	3c04      	subs	r4, #4
 800eac4:	6822      	ldr	r2, [r4, #0]
 800eac6:	f000 000f 	and.w	r0, r0, #15
 800eaca:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800eace:	6022      	str	r2, [r4, #0]
 800ead0:	e7b7      	b.n	800ea42 <__hexnan+0x7a>
 800ead2:	2508      	movs	r5, #8
 800ead4:	e7b5      	b.n	800ea42 <__hexnan+0x7a>
 800ead6:	9b01      	ldr	r3, [sp, #4]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d0df      	beq.n	800ea9c <__hexnan+0xd4>
 800eadc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800eae0:	f1c3 0320 	rsb	r3, r3, #32
 800eae4:	fa22 f303 	lsr.w	r3, r2, r3
 800eae8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800eaec:	401a      	ands	r2, r3
 800eaee:	f846 2c04 	str.w	r2, [r6, #-4]
 800eaf2:	e7d3      	b.n	800ea9c <__hexnan+0xd4>
 800eaf4:	3f04      	subs	r7, #4
 800eaf6:	e7d1      	b.n	800ea9c <__hexnan+0xd4>
 800eaf8:	2004      	movs	r0, #4
 800eafa:	b007      	add	sp, #28
 800eafc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800eb00 <_localeconv_r>:
 800eb00:	4800      	ldr	r0, [pc, #0]	; (800eb04 <_localeconv_r+0x4>)
 800eb02:	4770      	bx	lr
 800eb04:	200001a4 	.word	0x200001a4

0800eb08 <__retarget_lock_init_recursive>:
 800eb08:	4770      	bx	lr

0800eb0a <__retarget_lock_acquire_recursive>:
 800eb0a:	4770      	bx	lr

0800eb0c <__retarget_lock_release_recursive>:
 800eb0c:	4770      	bx	lr

0800eb0e <__swhatbuf_r>:
 800eb0e:	b570      	push	{r4, r5, r6, lr}
 800eb10:	460e      	mov	r6, r1
 800eb12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb16:	2900      	cmp	r1, #0
 800eb18:	b096      	sub	sp, #88	; 0x58
 800eb1a:	4614      	mov	r4, r2
 800eb1c:	461d      	mov	r5, r3
 800eb1e:	da08      	bge.n	800eb32 <__swhatbuf_r+0x24>
 800eb20:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800eb24:	2200      	movs	r2, #0
 800eb26:	602a      	str	r2, [r5, #0]
 800eb28:	061a      	lsls	r2, r3, #24
 800eb2a:	d410      	bmi.n	800eb4e <__swhatbuf_r+0x40>
 800eb2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800eb30:	e00e      	b.n	800eb50 <__swhatbuf_r+0x42>
 800eb32:	466a      	mov	r2, sp
 800eb34:	f001 f84a 	bl	800fbcc <_fstat_r>
 800eb38:	2800      	cmp	r0, #0
 800eb3a:	dbf1      	blt.n	800eb20 <__swhatbuf_r+0x12>
 800eb3c:	9a01      	ldr	r2, [sp, #4]
 800eb3e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800eb42:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800eb46:	425a      	negs	r2, r3
 800eb48:	415a      	adcs	r2, r3
 800eb4a:	602a      	str	r2, [r5, #0]
 800eb4c:	e7ee      	b.n	800eb2c <__swhatbuf_r+0x1e>
 800eb4e:	2340      	movs	r3, #64	; 0x40
 800eb50:	2000      	movs	r0, #0
 800eb52:	6023      	str	r3, [r4, #0]
 800eb54:	b016      	add	sp, #88	; 0x58
 800eb56:	bd70      	pop	{r4, r5, r6, pc}

0800eb58 <__smakebuf_r>:
 800eb58:	898b      	ldrh	r3, [r1, #12]
 800eb5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800eb5c:	079d      	lsls	r5, r3, #30
 800eb5e:	4606      	mov	r6, r0
 800eb60:	460c      	mov	r4, r1
 800eb62:	d507      	bpl.n	800eb74 <__smakebuf_r+0x1c>
 800eb64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800eb68:	6023      	str	r3, [r4, #0]
 800eb6a:	6123      	str	r3, [r4, #16]
 800eb6c:	2301      	movs	r3, #1
 800eb6e:	6163      	str	r3, [r4, #20]
 800eb70:	b002      	add	sp, #8
 800eb72:	bd70      	pop	{r4, r5, r6, pc}
 800eb74:	ab01      	add	r3, sp, #4
 800eb76:	466a      	mov	r2, sp
 800eb78:	f7ff ffc9 	bl	800eb0e <__swhatbuf_r>
 800eb7c:	9900      	ldr	r1, [sp, #0]
 800eb7e:	4605      	mov	r5, r0
 800eb80:	4630      	mov	r0, r6
 800eb82:	f000 fd87 	bl	800f694 <_malloc_r>
 800eb86:	b948      	cbnz	r0, 800eb9c <__smakebuf_r+0x44>
 800eb88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb8c:	059a      	lsls	r2, r3, #22
 800eb8e:	d4ef      	bmi.n	800eb70 <__smakebuf_r+0x18>
 800eb90:	f023 0303 	bic.w	r3, r3, #3
 800eb94:	f043 0302 	orr.w	r3, r3, #2
 800eb98:	81a3      	strh	r3, [r4, #12]
 800eb9a:	e7e3      	b.n	800eb64 <__smakebuf_r+0xc>
 800eb9c:	4b0d      	ldr	r3, [pc, #52]	; (800ebd4 <__smakebuf_r+0x7c>)
 800eb9e:	62b3      	str	r3, [r6, #40]	; 0x28
 800eba0:	89a3      	ldrh	r3, [r4, #12]
 800eba2:	6020      	str	r0, [r4, #0]
 800eba4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eba8:	81a3      	strh	r3, [r4, #12]
 800ebaa:	9b00      	ldr	r3, [sp, #0]
 800ebac:	6163      	str	r3, [r4, #20]
 800ebae:	9b01      	ldr	r3, [sp, #4]
 800ebb0:	6120      	str	r0, [r4, #16]
 800ebb2:	b15b      	cbz	r3, 800ebcc <__smakebuf_r+0x74>
 800ebb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ebb8:	4630      	mov	r0, r6
 800ebba:	f001 f819 	bl	800fbf0 <_isatty_r>
 800ebbe:	b128      	cbz	r0, 800ebcc <__smakebuf_r+0x74>
 800ebc0:	89a3      	ldrh	r3, [r4, #12]
 800ebc2:	f023 0303 	bic.w	r3, r3, #3
 800ebc6:	f043 0301 	orr.w	r3, r3, #1
 800ebca:	81a3      	strh	r3, [r4, #12]
 800ebcc:	89a0      	ldrh	r0, [r4, #12]
 800ebce:	4305      	orrs	r5, r0
 800ebd0:	81a5      	strh	r5, [r4, #12]
 800ebd2:	e7cd      	b.n	800eb70 <__smakebuf_r+0x18>
 800ebd4:	0800e281 	.word	0x0800e281

0800ebd8 <malloc>:
 800ebd8:	4b02      	ldr	r3, [pc, #8]	; (800ebe4 <malloc+0xc>)
 800ebda:	4601      	mov	r1, r0
 800ebdc:	6818      	ldr	r0, [r3, #0]
 800ebde:	f000 bd59 	b.w	800f694 <_malloc_r>
 800ebe2:	bf00      	nop
 800ebe4:	2000004c 	.word	0x2000004c

0800ebe8 <__ascii_mbtowc>:
 800ebe8:	b082      	sub	sp, #8
 800ebea:	b901      	cbnz	r1, 800ebee <__ascii_mbtowc+0x6>
 800ebec:	a901      	add	r1, sp, #4
 800ebee:	b142      	cbz	r2, 800ec02 <__ascii_mbtowc+0x1a>
 800ebf0:	b14b      	cbz	r3, 800ec06 <__ascii_mbtowc+0x1e>
 800ebf2:	7813      	ldrb	r3, [r2, #0]
 800ebf4:	600b      	str	r3, [r1, #0]
 800ebf6:	7812      	ldrb	r2, [r2, #0]
 800ebf8:	1e10      	subs	r0, r2, #0
 800ebfa:	bf18      	it	ne
 800ebfc:	2001      	movne	r0, #1
 800ebfe:	b002      	add	sp, #8
 800ec00:	4770      	bx	lr
 800ec02:	4610      	mov	r0, r2
 800ec04:	e7fb      	b.n	800ebfe <__ascii_mbtowc+0x16>
 800ec06:	f06f 0001 	mvn.w	r0, #1
 800ec0a:	e7f8      	b.n	800ebfe <__ascii_mbtowc+0x16>

0800ec0c <_Balloc>:
 800ec0c:	b570      	push	{r4, r5, r6, lr}
 800ec0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ec10:	4604      	mov	r4, r0
 800ec12:	460d      	mov	r5, r1
 800ec14:	b976      	cbnz	r6, 800ec34 <_Balloc+0x28>
 800ec16:	2010      	movs	r0, #16
 800ec18:	f7ff ffde 	bl	800ebd8 <malloc>
 800ec1c:	4602      	mov	r2, r0
 800ec1e:	6260      	str	r0, [r4, #36]	; 0x24
 800ec20:	b920      	cbnz	r0, 800ec2c <_Balloc+0x20>
 800ec22:	4b18      	ldr	r3, [pc, #96]	; (800ec84 <_Balloc+0x78>)
 800ec24:	4818      	ldr	r0, [pc, #96]	; (800ec88 <_Balloc+0x7c>)
 800ec26:	2166      	movs	r1, #102	; 0x66
 800ec28:	f000 ff90 	bl	800fb4c <__assert_func>
 800ec2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ec30:	6006      	str	r6, [r0, #0]
 800ec32:	60c6      	str	r6, [r0, #12]
 800ec34:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ec36:	68f3      	ldr	r3, [r6, #12]
 800ec38:	b183      	cbz	r3, 800ec5c <_Balloc+0x50>
 800ec3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec3c:	68db      	ldr	r3, [r3, #12]
 800ec3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ec42:	b9b8      	cbnz	r0, 800ec74 <_Balloc+0x68>
 800ec44:	2101      	movs	r1, #1
 800ec46:	fa01 f605 	lsl.w	r6, r1, r5
 800ec4a:	1d72      	adds	r2, r6, #5
 800ec4c:	0092      	lsls	r2, r2, #2
 800ec4e:	4620      	mov	r0, r4
 800ec50:	f000 fc9d 	bl	800f58e <_calloc_r>
 800ec54:	b160      	cbz	r0, 800ec70 <_Balloc+0x64>
 800ec56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ec5a:	e00e      	b.n	800ec7a <_Balloc+0x6e>
 800ec5c:	2221      	movs	r2, #33	; 0x21
 800ec5e:	2104      	movs	r1, #4
 800ec60:	4620      	mov	r0, r4
 800ec62:	f000 fc94 	bl	800f58e <_calloc_r>
 800ec66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec68:	60f0      	str	r0, [r6, #12]
 800ec6a:	68db      	ldr	r3, [r3, #12]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d1e4      	bne.n	800ec3a <_Balloc+0x2e>
 800ec70:	2000      	movs	r0, #0
 800ec72:	bd70      	pop	{r4, r5, r6, pc}
 800ec74:	6802      	ldr	r2, [r0, #0]
 800ec76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ec80:	e7f7      	b.n	800ec72 <_Balloc+0x66>
 800ec82:	bf00      	nop
 800ec84:	0801174e 	.word	0x0801174e
 800ec88:	080118b0 	.word	0x080118b0

0800ec8c <_Bfree>:
 800ec8c:	b570      	push	{r4, r5, r6, lr}
 800ec8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ec90:	4605      	mov	r5, r0
 800ec92:	460c      	mov	r4, r1
 800ec94:	b976      	cbnz	r6, 800ecb4 <_Bfree+0x28>
 800ec96:	2010      	movs	r0, #16
 800ec98:	f7ff ff9e 	bl	800ebd8 <malloc>
 800ec9c:	4602      	mov	r2, r0
 800ec9e:	6268      	str	r0, [r5, #36]	; 0x24
 800eca0:	b920      	cbnz	r0, 800ecac <_Bfree+0x20>
 800eca2:	4b09      	ldr	r3, [pc, #36]	; (800ecc8 <_Bfree+0x3c>)
 800eca4:	4809      	ldr	r0, [pc, #36]	; (800eccc <_Bfree+0x40>)
 800eca6:	218a      	movs	r1, #138	; 0x8a
 800eca8:	f000 ff50 	bl	800fb4c <__assert_func>
 800ecac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ecb0:	6006      	str	r6, [r0, #0]
 800ecb2:	60c6      	str	r6, [r0, #12]
 800ecb4:	b13c      	cbz	r4, 800ecc6 <_Bfree+0x3a>
 800ecb6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ecb8:	6862      	ldr	r2, [r4, #4]
 800ecba:	68db      	ldr	r3, [r3, #12]
 800ecbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ecc0:	6021      	str	r1, [r4, #0]
 800ecc2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ecc6:	bd70      	pop	{r4, r5, r6, pc}
 800ecc8:	0801174e 	.word	0x0801174e
 800eccc:	080118b0 	.word	0x080118b0

0800ecd0 <__multadd>:
 800ecd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecd4:	690d      	ldr	r5, [r1, #16]
 800ecd6:	4607      	mov	r7, r0
 800ecd8:	460c      	mov	r4, r1
 800ecda:	461e      	mov	r6, r3
 800ecdc:	f101 0c14 	add.w	ip, r1, #20
 800ece0:	2000      	movs	r0, #0
 800ece2:	f8dc 3000 	ldr.w	r3, [ip]
 800ece6:	b299      	uxth	r1, r3
 800ece8:	fb02 6101 	mla	r1, r2, r1, r6
 800ecec:	0c1e      	lsrs	r6, r3, #16
 800ecee:	0c0b      	lsrs	r3, r1, #16
 800ecf0:	fb02 3306 	mla	r3, r2, r6, r3
 800ecf4:	b289      	uxth	r1, r1
 800ecf6:	3001      	adds	r0, #1
 800ecf8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ecfc:	4285      	cmp	r5, r0
 800ecfe:	f84c 1b04 	str.w	r1, [ip], #4
 800ed02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ed06:	dcec      	bgt.n	800ece2 <__multadd+0x12>
 800ed08:	b30e      	cbz	r6, 800ed4e <__multadd+0x7e>
 800ed0a:	68a3      	ldr	r3, [r4, #8]
 800ed0c:	42ab      	cmp	r3, r5
 800ed0e:	dc19      	bgt.n	800ed44 <__multadd+0x74>
 800ed10:	6861      	ldr	r1, [r4, #4]
 800ed12:	4638      	mov	r0, r7
 800ed14:	3101      	adds	r1, #1
 800ed16:	f7ff ff79 	bl	800ec0c <_Balloc>
 800ed1a:	4680      	mov	r8, r0
 800ed1c:	b928      	cbnz	r0, 800ed2a <__multadd+0x5a>
 800ed1e:	4602      	mov	r2, r0
 800ed20:	4b0c      	ldr	r3, [pc, #48]	; (800ed54 <__multadd+0x84>)
 800ed22:	480d      	ldr	r0, [pc, #52]	; (800ed58 <__multadd+0x88>)
 800ed24:	21b5      	movs	r1, #181	; 0xb5
 800ed26:	f000 ff11 	bl	800fb4c <__assert_func>
 800ed2a:	6922      	ldr	r2, [r4, #16]
 800ed2c:	3202      	adds	r2, #2
 800ed2e:	f104 010c 	add.w	r1, r4, #12
 800ed32:	0092      	lsls	r2, r2, #2
 800ed34:	300c      	adds	r0, #12
 800ed36:	f7fc feb7 	bl	800baa8 <memcpy>
 800ed3a:	4621      	mov	r1, r4
 800ed3c:	4638      	mov	r0, r7
 800ed3e:	f7ff ffa5 	bl	800ec8c <_Bfree>
 800ed42:	4644      	mov	r4, r8
 800ed44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ed48:	3501      	adds	r5, #1
 800ed4a:	615e      	str	r6, [r3, #20]
 800ed4c:	6125      	str	r5, [r4, #16]
 800ed4e:	4620      	mov	r0, r4
 800ed50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed54:	080117c0 	.word	0x080117c0
 800ed58:	080118b0 	.word	0x080118b0

0800ed5c <__s2b>:
 800ed5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed60:	460c      	mov	r4, r1
 800ed62:	4615      	mov	r5, r2
 800ed64:	461f      	mov	r7, r3
 800ed66:	2209      	movs	r2, #9
 800ed68:	3308      	adds	r3, #8
 800ed6a:	4606      	mov	r6, r0
 800ed6c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ed70:	2100      	movs	r1, #0
 800ed72:	2201      	movs	r2, #1
 800ed74:	429a      	cmp	r2, r3
 800ed76:	db09      	blt.n	800ed8c <__s2b+0x30>
 800ed78:	4630      	mov	r0, r6
 800ed7a:	f7ff ff47 	bl	800ec0c <_Balloc>
 800ed7e:	b940      	cbnz	r0, 800ed92 <__s2b+0x36>
 800ed80:	4602      	mov	r2, r0
 800ed82:	4b19      	ldr	r3, [pc, #100]	; (800ede8 <__s2b+0x8c>)
 800ed84:	4819      	ldr	r0, [pc, #100]	; (800edec <__s2b+0x90>)
 800ed86:	21ce      	movs	r1, #206	; 0xce
 800ed88:	f000 fee0 	bl	800fb4c <__assert_func>
 800ed8c:	0052      	lsls	r2, r2, #1
 800ed8e:	3101      	adds	r1, #1
 800ed90:	e7f0      	b.n	800ed74 <__s2b+0x18>
 800ed92:	9b08      	ldr	r3, [sp, #32]
 800ed94:	6143      	str	r3, [r0, #20]
 800ed96:	2d09      	cmp	r5, #9
 800ed98:	f04f 0301 	mov.w	r3, #1
 800ed9c:	6103      	str	r3, [r0, #16]
 800ed9e:	dd16      	ble.n	800edce <__s2b+0x72>
 800eda0:	f104 0909 	add.w	r9, r4, #9
 800eda4:	46c8      	mov	r8, r9
 800eda6:	442c      	add	r4, r5
 800eda8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800edac:	4601      	mov	r1, r0
 800edae:	3b30      	subs	r3, #48	; 0x30
 800edb0:	220a      	movs	r2, #10
 800edb2:	4630      	mov	r0, r6
 800edb4:	f7ff ff8c 	bl	800ecd0 <__multadd>
 800edb8:	45a0      	cmp	r8, r4
 800edba:	d1f5      	bne.n	800eda8 <__s2b+0x4c>
 800edbc:	f1a5 0408 	sub.w	r4, r5, #8
 800edc0:	444c      	add	r4, r9
 800edc2:	1b2d      	subs	r5, r5, r4
 800edc4:	1963      	adds	r3, r4, r5
 800edc6:	42bb      	cmp	r3, r7
 800edc8:	db04      	blt.n	800edd4 <__s2b+0x78>
 800edca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edce:	340a      	adds	r4, #10
 800edd0:	2509      	movs	r5, #9
 800edd2:	e7f6      	b.n	800edc2 <__s2b+0x66>
 800edd4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800edd8:	4601      	mov	r1, r0
 800edda:	3b30      	subs	r3, #48	; 0x30
 800eddc:	220a      	movs	r2, #10
 800edde:	4630      	mov	r0, r6
 800ede0:	f7ff ff76 	bl	800ecd0 <__multadd>
 800ede4:	e7ee      	b.n	800edc4 <__s2b+0x68>
 800ede6:	bf00      	nop
 800ede8:	080117c0 	.word	0x080117c0
 800edec:	080118b0 	.word	0x080118b0

0800edf0 <__hi0bits>:
 800edf0:	0c03      	lsrs	r3, r0, #16
 800edf2:	041b      	lsls	r3, r3, #16
 800edf4:	b9d3      	cbnz	r3, 800ee2c <__hi0bits+0x3c>
 800edf6:	0400      	lsls	r0, r0, #16
 800edf8:	2310      	movs	r3, #16
 800edfa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800edfe:	bf04      	itt	eq
 800ee00:	0200      	lsleq	r0, r0, #8
 800ee02:	3308      	addeq	r3, #8
 800ee04:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ee08:	bf04      	itt	eq
 800ee0a:	0100      	lsleq	r0, r0, #4
 800ee0c:	3304      	addeq	r3, #4
 800ee0e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ee12:	bf04      	itt	eq
 800ee14:	0080      	lsleq	r0, r0, #2
 800ee16:	3302      	addeq	r3, #2
 800ee18:	2800      	cmp	r0, #0
 800ee1a:	db05      	blt.n	800ee28 <__hi0bits+0x38>
 800ee1c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ee20:	f103 0301 	add.w	r3, r3, #1
 800ee24:	bf08      	it	eq
 800ee26:	2320      	moveq	r3, #32
 800ee28:	4618      	mov	r0, r3
 800ee2a:	4770      	bx	lr
 800ee2c:	2300      	movs	r3, #0
 800ee2e:	e7e4      	b.n	800edfa <__hi0bits+0xa>

0800ee30 <__lo0bits>:
 800ee30:	6803      	ldr	r3, [r0, #0]
 800ee32:	f013 0207 	ands.w	r2, r3, #7
 800ee36:	4601      	mov	r1, r0
 800ee38:	d00b      	beq.n	800ee52 <__lo0bits+0x22>
 800ee3a:	07da      	lsls	r2, r3, #31
 800ee3c:	d423      	bmi.n	800ee86 <__lo0bits+0x56>
 800ee3e:	0798      	lsls	r0, r3, #30
 800ee40:	bf49      	itett	mi
 800ee42:	085b      	lsrmi	r3, r3, #1
 800ee44:	089b      	lsrpl	r3, r3, #2
 800ee46:	2001      	movmi	r0, #1
 800ee48:	600b      	strmi	r3, [r1, #0]
 800ee4a:	bf5c      	itt	pl
 800ee4c:	600b      	strpl	r3, [r1, #0]
 800ee4e:	2002      	movpl	r0, #2
 800ee50:	4770      	bx	lr
 800ee52:	b298      	uxth	r0, r3
 800ee54:	b9a8      	cbnz	r0, 800ee82 <__lo0bits+0x52>
 800ee56:	0c1b      	lsrs	r3, r3, #16
 800ee58:	2010      	movs	r0, #16
 800ee5a:	b2da      	uxtb	r2, r3
 800ee5c:	b90a      	cbnz	r2, 800ee62 <__lo0bits+0x32>
 800ee5e:	3008      	adds	r0, #8
 800ee60:	0a1b      	lsrs	r3, r3, #8
 800ee62:	071a      	lsls	r2, r3, #28
 800ee64:	bf04      	itt	eq
 800ee66:	091b      	lsreq	r3, r3, #4
 800ee68:	3004      	addeq	r0, #4
 800ee6a:	079a      	lsls	r2, r3, #30
 800ee6c:	bf04      	itt	eq
 800ee6e:	089b      	lsreq	r3, r3, #2
 800ee70:	3002      	addeq	r0, #2
 800ee72:	07da      	lsls	r2, r3, #31
 800ee74:	d403      	bmi.n	800ee7e <__lo0bits+0x4e>
 800ee76:	085b      	lsrs	r3, r3, #1
 800ee78:	f100 0001 	add.w	r0, r0, #1
 800ee7c:	d005      	beq.n	800ee8a <__lo0bits+0x5a>
 800ee7e:	600b      	str	r3, [r1, #0]
 800ee80:	4770      	bx	lr
 800ee82:	4610      	mov	r0, r2
 800ee84:	e7e9      	b.n	800ee5a <__lo0bits+0x2a>
 800ee86:	2000      	movs	r0, #0
 800ee88:	4770      	bx	lr
 800ee8a:	2020      	movs	r0, #32
 800ee8c:	4770      	bx	lr
	...

0800ee90 <__i2b>:
 800ee90:	b510      	push	{r4, lr}
 800ee92:	460c      	mov	r4, r1
 800ee94:	2101      	movs	r1, #1
 800ee96:	f7ff feb9 	bl	800ec0c <_Balloc>
 800ee9a:	4602      	mov	r2, r0
 800ee9c:	b928      	cbnz	r0, 800eeaa <__i2b+0x1a>
 800ee9e:	4b05      	ldr	r3, [pc, #20]	; (800eeb4 <__i2b+0x24>)
 800eea0:	4805      	ldr	r0, [pc, #20]	; (800eeb8 <__i2b+0x28>)
 800eea2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800eea6:	f000 fe51 	bl	800fb4c <__assert_func>
 800eeaa:	2301      	movs	r3, #1
 800eeac:	6144      	str	r4, [r0, #20]
 800eeae:	6103      	str	r3, [r0, #16]
 800eeb0:	bd10      	pop	{r4, pc}
 800eeb2:	bf00      	nop
 800eeb4:	080117c0 	.word	0x080117c0
 800eeb8:	080118b0 	.word	0x080118b0

0800eebc <__multiply>:
 800eebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eec0:	4691      	mov	r9, r2
 800eec2:	690a      	ldr	r2, [r1, #16]
 800eec4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eec8:	429a      	cmp	r2, r3
 800eeca:	bfb8      	it	lt
 800eecc:	460b      	movlt	r3, r1
 800eece:	460c      	mov	r4, r1
 800eed0:	bfbc      	itt	lt
 800eed2:	464c      	movlt	r4, r9
 800eed4:	4699      	movlt	r9, r3
 800eed6:	6927      	ldr	r7, [r4, #16]
 800eed8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800eedc:	68a3      	ldr	r3, [r4, #8]
 800eede:	6861      	ldr	r1, [r4, #4]
 800eee0:	eb07 060a 	add.w	r6, r7, sl
 800eee4:	42b3      	cmp	r3, r6
 800eee6:	b085      	sub	sp, #20
 800eee8:	bfb8      	it	lt
 800eeea:	3101      	addlt	r1, #1
 800eeec:	f7ff fe8e 	bl	800ec0c <_Balloc>
 800eef0:	b930      	cbnz	r0, 800ef00 <__multiply+0x44>
 800eef2:	4602      	mov	r2, r0
 800eef4:	4b44      	ldr	r3, [pc, #272]	; (800f008 <__multiply+0x14c>)
 800eef6:	4845      	ldr	r0, [pc, #276]	; (800f00c <__multiply+0x150>)
 800eef8:	f240 115d 	movw	r1, #349	; 0x15d
 800eefc:	f000 fe26 	bl	800fb4c <__assert_func>
 800ef00:	f100 0514 	add.w	r5, r0, #20
 800ef04:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ef08:	462b      	mov	r3, r5
 800ef0a:	2200      	movs	r2, #0
 800ef0c:	4543      	cmp	r3, r8
 800ef0e:	d321      	bcc.n	800ef54 <__multiply+0x98>
 800ef10:	f104 0314 	add.w	r3, r4, #20
 800ef14:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ef18:	f109 0314 	add.w	r3, r9, #20
 800ef1c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ef20:	9202      	str	r2, [sp, #8]
 800ef22:	1b3a      	subs	r2, r7, r4
 800ef24:	3a15      	subs	r2, #21
 800ef26:	f022 0203 	bic.w	r2, r2, #3
 800ef2a:	3204      	adds	r2, #4
 800ef2c:	f104 0115 	add.w	r1, r4, #21
 800ef30:	428f      	cmp	r7, r1
 800ef32:	bf38      	it	cc
 800ef34:	2204      	movcc	r2, #4
 800ef36:	9201      	str	r2, [sp, #4]
 800ef38:	9a02      	ldr	r2, [sp, #8]
 800ef3a:	9303      	str	r3, [sp, #12]
 800ef3c:	429a      	cmp	r2, r3
 800ef3e:	d80c      	bhi.n	800ef5a <__multiply+0x9e>
 800ef40:	2e00      	cmp	r6, #0
 800ef42:	dd03      	ble.n	800ef4c <__multiply+0x90>
 800ef44:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d05a      	beq.n	800f002 <__multiply+0x146>
 800ef4c:	6106      	str	r6, [r0, #16]
 800ef4e:	b005      	add	sp, #20
 800ef50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef54:	f843 2b04 	str.w	r2, [r3], #4
 800ef58:	e7d8      	b.n	800ef0c <__multiply+0x50>
 800ef5a:	f8b3 a000 	ldrh.w	sl, [r3]
 800ef5e:	f1ba 0f00 	cmp.w	sl, #0
 800ef62:	d024      	beq.n	800efae <__multiply+0xf2>
 800ef64:	f104 0e14 	add.w	lr, r4, #20
 800ef68:	46a9      	mov	r9, r5
 800ef6a:	f04f 0c00 	mov.w	ip, #0
 800ef6e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ef72:	f8d9 1000 	ldr.w	r1, [r9]
 800ef76:	fa1f fb82 	uxth.w	fp, r2
 800ef7a:	b289      	uxth	r1, r1
 800ef7c:	fb0a 110b 	mla	r1, sl, fp, r1
 800ef80:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ef84:	f8d9 2000 	ldr.w	r2, [r9]
 800ef88:	4461      	add	r1, ip
 800ef8a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ef8e:	fb0a c20b 	mla	r2, sl, fp, ip
 800ef92:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ef96:	b289      	uxth	r1, r1
 800ef98:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ef9c:	4577      	cmp	r7, lr
 800ef9e:	f849 1b04 	str.w	r1, [r9], #4
 800efa2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800efa6:	d8e2      	bhi.n	800ef6e <__multiply+0xb2>
 800efa8:	9a01      	ldr	r2, [sp, #4]
 800efaa:	f845 c002 	str.w	ip, [r5, r2]
 800efae:	9a03      	ldr	r2, [sp, #12]
 800efb0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800efb4:	3304      	adds	r3, #4
 800efb6:	f1b9 0f00 	cmp.w	r9, #0
 800efba:	d020      	beq.n	800effe <__multiply+0x142>
 800efbc:	6829      	ldr	r1, [r5, #0]
 800efbe:	f104 0c14 	add.w	ip, r4, #20
 800efc2:	46ae      	mov	lr, r5
 800efc4:	f04f 0a00 	mov.w	sl, #0
 800efc8:	f8bc b000 	ldrh.w	fp, [ip]
 800efcc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800efd0:	fb09 220b 	mla	r2, r9, fp, r2
 800efd4:	4492      	add	sl, r2
 800efd6:	b289      	uxth	r1, r1
 800efd8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800efdc:	f84e 1b04 	str.w	r1, [lr], #4
 800efe0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800efe4:	f8be 1000 	ldrh.w	r1, [lr]
 800efe8:	0c12      	lsrs	r2, r2, #16
 800efea:	fb09 1102 	mla	r1, r9, r2, r1
 800efee:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800eff2:	4567      	cmp	r7, ip
 800eff4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800eff8:	d8e6      	bhi.n	800efc8 <__multiply+0x10c>
 800effa:	9a01      	ldr	r2, [sp, #4]
 800effc:	50a9      	str	r1, [r5, r2]
 800effe:	3504      	adds	r5, #4
 800f000:	e79a      	b.n	800ef38 <__multiply+0x7c>
 800f002:	3e01      	subs	r6, #1
 800f004:	e79c      	b.n	800ef40 <__multiply+0x84>
 800f006:	bf00      	nop
 800f008:	080117c0 	.word	0x080117c0
 800f00c:	080118b0 	.word	0x080118b0

0800f010 <__pow5mult>:
 800f010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f014:	4615      	mov	r5, r2
 800f016:	f012 0203 	ands.w	r2, r2, #3
 800f01a:	4606      	mov	r6, r0
 800f01c:	460f      	mov	r7, r1
 800f01e:	d007      	beq.n	800f030 <__pow5mult+0x20>
 800f020:	4c25      	ldr	r4, [pc, #148]	; (800f0b8 <__pow5mult+0xa8>)
 800f022:	3a01      	subs	r2, #1
 800f024:	2300      	movs	r3, #0
 800f026:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f02a:	f7ff fe51 	bl	800ecd0 <__multadd>
 800f02e:	4607      	mov	r7, r0
 800f030:	10ad      	asrs	r5, r5, #2
 800f032:	d03d      	beq.n	800f0b0 <__pow5mult+0xa0>
 800f034:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f036:	b97c      	cbnz	r4, 800f058 <__pow5mult+0x48>
 800f038:	2010      	movs	r0, #16
 800f03a:	f7ff fdcd 	bl	800ebd8 <malloc>
 800f03e:	4602      	mov	r2, r0
 800f040:	6270      	str	r0, [r6, #36]	; 0x24
 800f042:	b928      	cbnz	r0, 800f050 <__pow5mult+0x40>
 800f044:	4b1d      	ldr	r3, [pc, #116]	; (800f0bc <__pow5mult+0xac>)
 800f046:	481e      	ldr	r0, [pc, #120]	; (800f0c0 <__pow5mult+0xb0>)
 800f048:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f04c:	f000 fd7e 	bl	800fb4c <__assert_func>
 800f050:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f054:	6004      	str	r4, [r0, #0]
 800f056:	60c4      	str	r4, [r0, #12]
 800f058:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f05c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f060:	b94c      	cbnz	r4, 800f076 <__pow5mult+0x66>
 800f062:	f240 2171 	movw	r1, #625	; 0x271
 800f066:	4630      	mov	r0, r6
 800f068:	f7ff ff12 	bl	800ee90 <__i2b>
 800f06c:	2300      	movs	r3, #0
 800f06e:	f8c8 0008 	str.w	r0, [r8, #8]
 800f072:	4604      	mov	r4, r0
 800f074:	6003      	str	r3, [r0, #0]
 800f076:	f04f 0900 	mov.w	r9, #0
 800f07a:	07eb      	lsls	r3, r5, #31
 800f07c:	d50a      	bpl.n	800f094 <__pow5mult+0x84>
 800f07e:	4639      	mov	r1, r7
 800f080:	4622      	mov	r2, r4
 800f082:	4630      	mov	r0, r6
 800f084:	f7ff ff1a 	bl	800eebc <__multiply>
 800f088:	4639      	mov	r1, r7
 800f08a:	4680      	mov	r8, r0
 800f08c:	4630      	mov	r0, r6
 800f08e:	f7ff fdfd 	bl	800ec8c <_Bfree>
 800f092:	4647      	mov	r7, r8
 800f094:	106d      	asrs	r5, r5, #1
 800f096:	d00b      	beq.n	800f0b0 <__pow5mult+0xa0>
 800f098:	6820      	ldr	r0, [r4, #0]
 800f09a:	b938      	cbnz	r0, 800f0ac <__pow5mult+0x9c>
 800f09c:	4622      	mov	r2, r4
 800f09e:	4621      	mov	r1, r4
 800f0a0:	4630      	mov	r0, r6
 800f0a2:	f7ff ff0b 	bl	800eebc <__multiply>
 800f0a6:	6020      	str	r0, [r4, #0]
 800f0a8:	f8c0 9000 	str.w	r9, [r0]
 800f0ac:	4604      	mov	r4, r0
 800f0ae:	e7e4      	b.n	800f07a <__pow5mult+0x6a>
 800f0b0:	4638      	mov	r0, r7
 800f0b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f0b6:	bf00      	nop
 800f0b8:	08011a00 	.word	0x08011a00
 800f0bc:	0801174e 	.word	0x0801174e
 800f0c0:	080118b0 	.word	0x080118b0

0800f0c4 <__lshift>:
 800f0c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0c8:	460c      	mov	r4, r1
 800f0ca:	6849      	ldr	r1, [r1, #4]
 800f0cc:	6923      	ldr	r3, [r4, #16]
 800f0ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f0d2:	68a3      	ldr	r3, [r4, #8]
 800f0d4:	4607      	mov	r7, r0
 800f0d6:	4691      	mov	r9, r2
 800f0d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f0dc:	f108 0601 	add.w	r6, r8, #1
 800f0e0:	42b3      	cmp	r3, r6
 800f0e2:	db0b      	blt.n	800f0fc <__lshift+0x38>
 800f0e4:	4638      	mov	r0, r7
 800f0e6:	f7ff fd91 	bl	800ec0c <_Balloc>
 800f0ea:	4605      	mov	r5, r0
 800f0ec:	b948      	cbnz	r0, 800f102 <__lshift+0x3e>
 800f0ee:	4602      	mov	r2, r0
 800f0f0:	4b2a      	ldr	r3, [pc, #168]	; (800f19c <__lshift+0xd8>)
 800f0f2:	482b      	ldr	r0, [pc, #172]	; (800f1a0 <__lshift+0xdc>)
 800f0f4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f0f8:	f000 fd28 	bl	800fb4c <__assert_func>
 800f0fc:	3101      	adds	r1, #1
 800f0fe:	005b      	lsls	r3, r3, #1
 800f100:	e7ee      	b.n	800f0e0 <__lshift+0x1c>
 800f102:	2300      	movs	r3, #0
 800f104:	f100 0114 	add.w	r1, r0, #20
 800f108:	f100 0210 	add.w	r2, r0, #16
 800f10c:	4618      	mov	r0, r3
 800f10e:	4553      	cmp	r3, sl
 800f110:	db37      	blt.n	800f182 <__lshift+0xbe>
 800f112:	6920      	ldr	r0, [r4, #16]
 800f114:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f118:	f104 0314 	add.w	r3, r4, #20
 800f11c:	f019 091f 	ands.w	r9, r9, #31
 800f120:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f124:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f128:	d02f      	beq.n	800f18a <__lshift+0xc6>
 800f12a:	f1c9 0e20 	rsb	lr, r9, #32
 800f12e:	468a      	mov	sl, r1
 800f130:	f04f 0c00 	mov.w	ip, #0
 800f134:	681a      	ldr	r2, [r3, #0]
 800f136:	fa02 f209 	lsl.w	r2, r2, r9
 800f13a:	ea42 020c 	orr.w	r2, r2, ip
 800f13e:	f84a 2b04 	str.w	r2, [sl], #4
 800f142:	f853 2b04 	ldr.w	r2, [r3], #4
 800f146:	4298      	cmp	r0, r3
 800f148:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f14c:	d8f2      	bhi.n	800f134 <__lshift+0x70>
 800f14e:	1b03      	subs	r3, r0, r4
 800f150:	3b15      	subs	r3, #21
 800f152:	f023 0303 	bic.w	r3, r3, #3
 800f156:	3304      	adds	r3, #4
 800f158:	f104 0215 	add.w	r2, r4, #21
 800f15c:	4290      	cmp	r0, r2
 800f15e:	bf38      	it	cc
 800f160:	2304      	movcc	r3, #4
 800f162:	f841 c003 	str.w	ip, [r1, r3]
 800f166:	f1bc 0f00 	cmp.w	ip, #0
 800f16a:	d001      	beq.n	800f170 <__lshift+0xac>
 800f16c:	f108 0602 	add.w	r6, r8, #2
 800f170:	3e01      	subs	r6, #1
 800f172:	4638      	mov	r0, r7
 800f174:	612e      	str	r6, [r5, #16]
 800f176:	4621      	mov	r1, r4
 800f178:	f7ff fd88 	bl	800ec8c <_Bfree>
 800f17c:	4628      	mov	r0, r5
 800f17e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f182:	f842 0f04 	str.w	r0, [r2, #4]!
 800f186:	3301      	adds	r3, #1
 800f188:	e7c1      	b.n	800f10e <__lshift+0x4a>
 800f18a:	3904      	subs	r1, #4
 800f18c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f190:	f841 2f04 	str.w	r2, [r1, #4]!
 800f194:	4298      	cmp	r0, r3
 800f196:	d8f9      	bhi.n	800f18c <__lshift+0xc8>
 800f198:	e7ea      	b.n	800f170 <__lshift+0xac>
 800f19a:	bf00      	nop
 800f19c:	080117c0 	.word	0x080117c0
 800f1a0:	080118b0 	.word	0x080118b0

0800f1a4 <__mcmp>:
 800f1a4:	b530      	push	{r4, r5, lr}
 800f1a6:	6902      	ldr	r2, [r0, #16]
 800f1a8:	690c      	ldr	r4, [r1, #16]
 800f1aa:	1b12      	subs	r2, r2, r4
 800f1ac:	d10e      	bne.n	800f1cc <__mcmp+0x28>
 800f1ae:	f100 0314 	add.w	r3, r0, #20
 800f1b2:	3114      	adds	r1, #20
 800f1b4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f1b8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f1bc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f1c0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f1c4:	42a5      	cmp	r5, r4
 800f1c6:	d003      	beq.n	800f1d0 <__mcmp+0x2c>
 800f1c8:	d305      	bcc.n	800f1d6 <__mcmp+0x32>
 800f1ca:	2201      	movs	r2, #1
 800f1cc:	4610      	mov	r0, r2
 800f1ce:	bd30      	pop	{r4, r5, pc}
 800f1d0:	4283      	cmp	r3, r0
 800f1d2:	d3f3      	bcc.n	800f1bc <__mcmp+0x18>
 800f1d4:	e7fa      	b.n	800f1cc <__mcmp+0x28>
 800f1d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f1da:	e7f7      	b.n	800f1cc <__mcmp+0x28>

0800f1dc <__mdiff>:
 800f1dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1e0:	460c      	mov	r4, r1
 800f1e2:	4606      	mov	r6, r0
 800f1e4:	4611      	mov	r1, r2
 800f1e6:	4620      	mov	r0, r4
 800f1e8:	4690      	mov	r8, r2
 800f1ea:	f7ff ffdb 	bl	800f1a4 <__mcmp>
 800f1ee:	1e05      	subs	r5, r0, #0
 800f1f0:	d110      	bne.n	800f214 <__mdiff+0x38>
 800f1f2:	4629      	mov	r1, r5
 800f1f4:	4630      	mov	r0, r6
 800f1f6:	f7ff fd09 	bl	800ec0c <_Balloc>
 800f1fa:	b930      	cbnz	r0, 800f20a <__mdiff+0x2e>
 800f1fc:	4b3a      	ldr	r3, [pc, #232]	; (800f2e8 <__mdiff+0x10c>)
 800f1fe:	4602      	mov	r2, r0
 800f200:	f240 2132 	movw	r1, #562	; 0x232
 800f204:	4839      	ldr	r0, [pc, #228]	; (800f2ec <__mdiff+0x110>)
 800f206:	f000 fca1 	bl	800fb4c <__assert_func>
 800f20a:	2301      	movs	r3, #1
 800f20c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f210:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f214:	bfa4      	itt	ge
 800f216:	4643      	movge	r3, r8
 800f218:	46a0      	movge	r8, r4
 800f21a:	4630      	mov	r0, r6
 800f21c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f220:	bfa6      	itte	ge
 800f222:	461c      	movge	r4, r3
 800f224:	2500      	movge	r5, #0
 800f226:	2501      	movlt	r5, #1
 800f228:	f7ff fcf0 	bl	800ec0c <_Balloc>
 800f22c:	b920      	cbnz	r0, 800f238 <__mdiff+0x5c>
 800f22e:	4b2e      	ldr	r3, [pc, #184]	; (800f2e8 <__mdiff+0x10c>)
 800f230:	4602      	mov	r2, r0
 800f232:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f236:	e7e5      	b.n	800f204 <__mdiff+0x28>
 800f238:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f23c:	6926      	ldr	r6, [r4, #16]
 800f23e:	60c5      	str	r5, [r0, #12]
 800f240:	f104 0914 	add.w	r9, r4, #20
 800f244:	f108 0514 	add.w	r5, r8, #20
 800f248:	f100 0e14 	add.w	lr, r0, #20
 800f24c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f250:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f254:	f108 0210 	add.w	r2, r8, #16
 800f258:	46f2      	mov	sl, lr
 800f25a:	2100      	movs	r1, #0
 800f25c:	f859 3b04 	ldr.w	r3, [r9], #4
 800f260:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f264:	fa1f f883 	uxth.w	r8, r3
 800f268:	fa11 f18b 	uxtah	r1, r1, fp
 800f26c:	0c1b      	lsrs	r3, r3, #16
 800f26e:	eba1 0808 	sub.w	r8, r1, r8
 800f272:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f276:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f27a:	fa1f f888 	uxth.w	r8, r8
 800f27e:	1419      	asrs	r1, r3, #16
 800f280:	454e      	cmp	r6, r9
 800f282:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f286:	f84a 3b04 	str.w	r3, [sl], #4
 800f28a:	d8e7      	bhi.n	800f25c <__mdiff+0x80>
 800f28c:	1b33      	subs	r3, r6, r4
 800f28e:	3b15      	subs	r3, #21
 800f290:	f023 0303 	bic.w	r3, r3, #3
 800f294:	3304      	adds	r3, #4
 800f296:	3415      	adds	r4, #21
 800f298:	42a6      	cmp	r6, r4
 800f29a:	bf38      	it	cc
 800f29c:	2304      	movcc	r3, #4
 800f29e:	441d      	add	r5, r3
 800f2a0:	4473      	add	r3, lr
 800f2a2:	469e      	mov	lr, r3
 800f2a4:	462e      	mov	r6, r5
 800f2a6:	4566      	cmp	r6, ip
 800f2a8:	d30e      	bcc.n	800f2c8 <__mdiff+0xec>
 800f2aa:	f10c 0203 	add.w	r2, ip, #3
 800f2ae:	1b52      	subs	r2, r2, r5
 800f2b0:	f022 0203 	bic.w	r2, r2, #3
 800f2b4:	3d03      	subs	r5, #3
 800f2b6:	45ac      	cmp	ip, r5
 800f2b8:	bf38      	it	cc
 800f2ba:	2200      	movcc	r2, #0
 800f2bc:	441a      	add	r2, r3
 800f2be:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f2c2:	b17b      	cbz	r3, 800f2e4 <__mdiff+0x108>
 800f2c4:	6107      	str	r7, [r0, #16]
 800f2c6:	e7a3      	b.n	800f210 <__mdiff+0x34>
 800f2c8:	f856 8b04 	ldr.w	r8, [r6], #4
 800f2cc:	fa11 f288 	uxtah	r2, r1, r8
 800f2d0:	1414      	asrs	r4, r2, #16
 800f2d2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f2d6:	b292      	uxth	r2, r2
 800f2d8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f2dc:	f84e 2b04 	str.w	r2, [lr], #4
 800f2e0:	1421      	asrs	r1, r4, #16
 800f2e2:	e7e0      	b.n	800f2a6 <__mdiff+0xca>
 800f2e4:	3f01      	subs	r7, #1
 800f2e6:	e7ea      	b.n	800f2be <__mdiff+0xe2>
 800f2e8:	080117c0 	.word	0x080117c0
 800f2ec:	080118b0 	.word	0x080118b0

0800f2f0 <__ulp>:
 800f2f0:	b082      	sub	sp, #8
 800f2f2:	ed8d 0b00 	vstr	d0, [sp]
 800f2f6:	9b01      	ldr	r3, [sp, #4]
 800f2f8:	4912      	ldr	r1, [pc, #72]	; (800f344 <__ulp+0x54>)
 800f2fa:	4019      	ands	r1, r3
 800f2fc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800f300:	2900      	cmp	r1, #0
 800f302:	dd05      	ble.n	800f310 <__ulp+0x20>
 800f304:	2200      	movs	r2, #0
 800f306:	460b      	mov	r3, r1
 800f308:	ec43 2b10 	vmov	d0, r2, r3
 800f30c:	b002      	add	sp, #8
 800f30e:	4770      	bx	lr
 800f310:	4249      	negs	r1, r1
 800f312:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800f316:	ea4f 5021 	mov.w	r0, r1, asr #20
 800f31a:	f04f 0200 	mov.w	r2, #0
 800f31e:	f04f 0300 	mov.w	r3, #0
 800f322:	da04      	bge.n	800f32e <__ulp+0x3e>
 800f324:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800f328:	fa41 f300 	asr.w	r3, r1, r0
 800f32c:	e7ec      	b.n	800f308 <__ulp+0x18>
 800f32e:	f1a0 0114 	sub.w	r1, r0, #20
 800f332:	291e      	cmp	r1, #30
 800f334:	bfda      	itte	le
 800f336:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800f33a:	fa20 f101 	lsrle.w	r1, r0, r1
 800f33e:	2101      	movgt	r1, #1
 800f340:	460a      	mov	r2, r1
 800f342:	e7e1      	b.n	800f308 <__ulp+0x18>
 800f344:	7ff00000 	.word	0x7ff00000

0800f348 <__b2d>:
 800f348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f34a:	6905      	ldr	r5, [r0, #16]
 800f34c:	f100 0714 	add.w	r7, r0, #20
 800f350:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f354:	1f2e      	subs	r6, r5, #4
 800f356:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f35a:	4620      	mov	r0, r4
 800f35c:	f7ff fd48 	bl	800edf0 <__hi0bits>
 800f360:	f1c0 0320 	rsb	r3, r0, #32
 800f364:	280a      	cmp	r0, #10
 800f366:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f3e4 <__b2d+0x9c>
 800f36a:	600b      	str	r3, [r1, #0]
 800f36c:	dc14      	bgt.n	800f398 <__b2d+0x50>
 800f36e:	f1c0 0e0b 	rsb	lr, r0, #11
 800f372:	fa24 f10e 	lsr.w	r1, r4, lr
 800f376:	42b7      	cmp	r7, r6
 800f378:	ea41 030c 	orr.w	r3, r1, ip
 800f37c:	bf34      	ite	cc
 800f37e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f382:	2100      	movcs	r1, #0
 800f384:	3015      	adds	r0, #21
 800f386:	fa04 f000 	lsl.w	r0, r4, r0
 800f38a:	fa21 f10e 	lsr.w	r1, r1, lr
 800f38e:	ea40 0201 	orr.w	r2, r0, r1
 800f392:	ec43 2b10 	vmov	d0, r2, r3
 800f396:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f398:	42b7      	cmp	r7, r6
 800f39a:	bf3a      	itte	cc
 800f39c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f3a0:	f1a5 0608 	subcc.w	r6, r5, #8
 800f3a4:	2100      	movcs	r1, #0
 800f3a6:	380b      	subs	r0, #11
 800f3a8:	d017      	beq.n	800f3da <__b2d+0x92>
 800f3aa:	f1c0 0c20 	rsb	ip, r0, #32
 800f3ae:	fa04 f500 	lsl.w	r5, r4, r0
 800f3b2:	42be      	cmp	r6, r7
 800f3b4:	fa21 f40c 	lsr.w	r4, r1, ip
 800f3b8:	ea45 0504 	orr.w	r5, r5, r4
 800f3bc:	bf8c      	ite	hi
 800f3be:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f3c2:	2400      	movls	r4, #0
 800f3c4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800f3c8:	fa01 f000 	lsl.w	r0, r1, r0
 800f3cc:	fa24 f40c 	lsr.w	r4, r4, ip
 800f3d0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f3d4:	ea40 0204 	orr.w	r2, r0, r4
 800f3d8:	e7db      	b.n	800f392 <__b2d+0x4a>
 800f3da:	ea44 030c 	orr.w	r3, r4, ip
 800f3de:	460a      	mov	r2, r1
 800f3e0:	e7d7      	b.n	800f392 <__b2d+0x4a>
 800f3e2:	bf00      	nop
 800f3e4:	3ff00000 	.word	0x3ff00000

0800f3e8 <__d2b>:
 800f3e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f3ec:	4689      	mov	r9, r1
 800f3ee:	2101      	movs	r1, #1
 800f3f0:	ec57 6b10 	vmov	r6, r7, d0
 800f3f4:	4690      	mov	r8, r2
 800f3f6:	f7ff fc09 	bl	800ec0c <_Balloc>
 800f3fa:	4604      	mov	r4, r0
 800f3fc:	b930      	cbnz	r0, 800f40c <__d2b+0x24>
 800f3fe:	4602      	mov	r2, r0
 800f400:	4b25      	ldr	r3, [pc, #148]	; (800f498 <__d2b+0xb0>)
 800f402:	4826      	ldr	r0, [pc, #152]	; (800f49c <__d2b+0xb4>)
 800f404:	f240 310a 	movw	r1, #778	; 0x30a
 800f408:	f000 fba0 	bl	800fb4c <__assert_func>
 800f40c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f410:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f414:	bb35      	cbnz	r5, 800f464 <__d2b+0x7c>
 800f416:	2e00      	cmp	r6, #0
 800f418:	9301      	str	r3, [sp, #4]
 800f41a:	d028      	beq.n	800f46e <__d2b+0x86>
 800f41c:	4668      	mov	r0, sp
 800f41e:	9600      	str	r6, [sp, #0]
 800f420:	f7ff fd06 	bl	800ee30 <__lo0bits>
 800f424:	9900      	ldr	r1, [sp, #0]
 800f426:	b300      	cbz	r0, 800f46a <__d2b+0x82>
 800f428:	9a01      	ldr	r2, [sp, #4]
 800f42a:	f1c0 0320 	rsb	r3, r0, #32
 800f42e:	fa02 f303 	lsl.w	r3, r2, r3
 800f432:	430b      	orrs	r3, r1
 800f434:	40c2      	lsrs	r2, r0
 800f436:	6163      	str	r3, [r4, #20]
 800f438:	9201      	str	r2, [sp, #4]
 800f43a:	9b01      	ldr	r3, [sp, #4]
 800f43c:	61a3      	str	r3, [r4, #24]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	bf14      	ite	ne
 800f442:	2202      	movne	r2, #2
 800f444:	2201      	moveq	r2, #1
 800f446:	6122      	str	r2, [r4, #16]
 800f448:	b1d5      	cbz	r5, 800f480 <__d2b+0x98>
 800f44a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f44e:	4405      	add	r5, r0
 800f450:	f8c9 5000 	str.w	r5, [r9]
 800f454:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f458:	f8c8 0000 	str.w	r0, [r8]
 800f45c:	4620      	mov	r0, r4
 800f45e:	b003      	add	sp, #12
 800f460:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f464:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f468:	e7d5      	b.n	800f416 <__d2b+0x2e>
 800f46a:	6161      	str	r1, [r4, #20]
 800f46c:	e7e5      	b.n	800f43a <__d2b+0x52>
 800f46e:	a801      	add	r0, sp, #4
 800f470:	f7ff fcde 	bl	800ee30 <__lo0bits>
 800f474:	9b01      	ldr	r3, [sp, #4]
 800f476:	6163      	str	r3, [r4, #20]
 800f478:	2201      	movs	r2, #1
 800f47a:	6122      	str	r2, [r4, #16]
 800f47c:	3020      	adds	r0, #32
 800f47e:	e7e3      	b.n	800f448 <__d2b+0x60>
 800f480:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f484:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f488:	f8c9 0000 	str.w	r0, [r9]
 800f48c:	6918      	ldr	r0, [r3, #16]
 800f48e:	f7ff fcaf 	bl	800edf0 <__hi0bits>
 800f492:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f496:	e7df      	b.n	800f458 <__d2b+0x70>
 800f498:	080117c0 	.word	0x080117c0
 800f49c:	080118b0 	.word	0x080118b0

0800f4a0 <__ratio>:
 800f4a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4a4:	4688      	mov	r8, r1
 800f4a6:	4669      	mov	r1, sp
 800f4a8:	4681      	mov	r9, r0
 800f4aa:	f7ff ff4d 	bl	800f348 <__b2d>
 800f4ae:	a901      	add	r1, sp, #4
 800f4b0:	4640      	mov	r0, r8
 800f4b2:	ec55 4b10 	vmov	r4, r5, d0
 800f4b6:	f7ff ff47 	bl	800f348 <__b2d>
 800f4ba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f4be:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f4c2:	eba3 0c02 	sub.w	ip, r3, r2
 800f4c6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f4ca:	1a9b      	subs	r3, r3, r2
 800f4cc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f4d0:	ec51 0b10 	vmov	r0, r1, d0
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	bfd6      	itet	le
 800f4d8:	460a      	movle	r2, r1
 800f4da:	462a      	movgt	r2, r5
 800f4dc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f4e0:	468b      	mov	fp, r1
 800f4e2:	462f      	mov	r7, r5
 800f4e4:	bfd4      	ite	le
 800f4e6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f4ea:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f4ee:	4620      	mov	r0, r4
 800f4f0:	ee10 2a10 	vmov	r2, s0
 800f4f4:	465b      	mov	r3, fp
 800f4f6:	4639      	mov	r1, r7
 800f4f8:	f7f1 f9c8 	bl	800088c <__aeabi_ddiv>
 800f4fc:	ec41 0b10 	vmov	d0, r0, r1
 800f500:	b003      	add	sp, #12
 800f502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f506 <__copybits>:
 800f506:	3901      	subs	r1, #1
 800f508:	b570      	push	{r4, r5, r6, lr}
 800f50a:	1149      	asrs	r1, r1, #5
 800f50c:	6914      	ldr	r4, [r2, #16]
 800f50e:	3101      	adds	r1, #1
 800f510:	f102 0314 	add.w	r3, r2, #20
 800f514:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f518:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f51c:	1f05      	subs	r5, r0, #4
 800f51e:	42a3      	cmp	r3, r4
 800f520:	d30c      	bcc.n	800f53c <__copybits+0x36>
 800f522:	1aa3      	subs	r3, r4, r2
 800f524:	3b11      	subs	r3, #17
 800f526:	f023 0303 	bic.w	r3, r3, #3
 800f52a:	3211      	adds	r2, #17
 800f52c:	42a2      	cmp	r2, r4
 800f52e:	bf88      	it	hi
 800f530:	2300      	movhi	r3, #0
 800f532:	4418      	add	r0, r3
 800f534:	2300      	movs	r3, #0
 800f536:	4288      	cmp	r0, r1
 800f538:	d305      	bcc.n	800f546 <__copybits+0x40>
 800f53a:	bd70      	pop	{r4, r5, r6, pc}
 800f53c:	f853 6b04 	ldr.w	r6, [r3], #4
 800f540:	f845 6f04 	str.w	r6, [r5, #4]!
 800f544:	e7eb      	b.n	800f51e <__copybits+0x18>
 800f546:	f840 3b04 	str.w	r3, [r0], #4
 800f54a:	e7f4      	b.n	800f536 <__copybits+0x30>

0800f54c <__any_on>:
 800f54c:	f100 0214 	add.w	r2, r0, #20
 800f550:	6900      	ldr	r0, [r0, #16]
 800f552:	114b      	asrs	r3, r1, #5
 800f554:	4298      	cmp	r0, r3
 800f556:	b510      	push	{r4, lr}
 800f558:	db11      	blt.n	800f57e <__any_on+0x32>
 800f55a:	dd0a      	ble.n	800f572 <__any_on+0x26>
 800f55c:	f011 011f 	ands.w	r1, r1, #31
 800f560:	d007      	beq.n	800f572 <__any_on+0x26>
 800f562:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f566:	fa24 f001 	lsr.w	r0, r4, r1
 800f56a:	fa00 f101 	lsl.w	r1, r0, r1
 800f56e:	428c      	cmp	r4, r1
 800f570:	d10b      	bne.n	800f58a <__any_on+0x3e>
 800f572:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f576:	4293      	cmp	r3, r2
 800f578:	d803      	bhi.n	800f582 <__any_on+0x36>
 800f57a:	2000      	movs	r0, #0
 800f57c:	bd10      	pop	{r4, pc}
 800f57e:	4603      	mov	r3, r0
 800f580:	e7f7      	b.n	800f572 <__any_on+0x26>
 800f582:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f586:	2900      	cmp	r1, #0
 800f588:	d0f5      	beq.n	800f576 <__any_on+0x2a>
 800f58a:	2001      	movs	r0, #1
 800f58c:	e7f6      	b.n	800f57c <__any_on+0x30>

0800f58e <_calloc_r>:
 800f58e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f590:	fba1 2402 	umull	r2, r4, r1, r2
 800f594:	b94c      	cbnz	r4, 800f5aa <_calloc_r+0x1c>
 800f596:	4611      	mov	r1, r2
 800f598:	9201      	str	r2, [sp, #4]
 800f59a:	f000 f87b 	bl	800f694 <_malloc_r>
 800f59e:	9a01      	ldr	r2, [sp, #4]
 800f5a0:	4605      	mov	r5, r0
 800f5a2:	b930      	cbnz	r0, 800f5b2 <_calloc_r+0x24>
 800f5a4:	4628      	mov	r0, r5
 800f5a6:	b003      	add	sp, #12
 800f5a8:	bd30      	pop	{r4, r5, pc}
 800f5aa:	220c      	movs	r2, #12
 800f5ac:	6002      	str	r2, [r0, #0]
 800f5ae:	2500      	movs	r5, #0
 800f5b0:	e7f8      	b.n	800f5a4 <_calloc_r+0x16>
 800f5b2:	4621      	mov	r1, r4
 800f5b4:	f7fc fa86 	bl	800bac4 <memset>
 800f5b8:	e7f4      	b.n	800f5a4 <_calloc_r+0x16>
	...

0800f5bc <_free_r>:
 800f5bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f5be:	2900      	cmp	r1, #0
 800f5c0:	d044      	beq.n	800f64c <_free_r+0x90>
 800f5c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f5c6:	9001      	str	r0, [sp, #4]
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	f1a1 0404 	sub.w	r4, r1, #4
 800f5ce:	bfb8      	it	lt
 800f5d0:	18e4      	addlt	r4, r4, r3
 800f5d2:	f000 fb2f 	bl	800fc34 <__malloc_lock>
 800f5d6:	4a1e      	ldr	r2, [pc, #120]	; (800f650 <_free_r+0x94>)
 800f5d8:	9801      	ldr	r0, [sp, #4]
 800f5da:	6813      	ldr	r3, [r2, #0]
 800f5dc:	b933      	cbnz	r3, 800f5ec <_free_r+0x30>
 800f5de:	6063      	str	r3, [r4, #4]
 800f5e0:	6014      	str	r4, [r2, #0]
 800f5e2:	b003      	add	sp, #12
 800f5e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f5e8:	f000 bb2a 	b.w	800fc40 <__malloc_unlock>
 800f5ec:	42a3      	cmp	r3, r4
 800f5ee:	d908      	bls.n	800f602 <_free_r+0x46>
 800f5f0:	6825      	ldr	r5, [r4, #0]
 800f5f2:	1961      	adds	r1, r4, r5
 800f5f4:	428b      	cmp	r3, r1
 800f5f6:	bf01      	itttt	eq
 800f5f8:	6819      	ldreq	r1, [r3, #0]
 800f5fa:	685b      	ldreq	r3, [r3, #4]
 800f5fc:	1949      	addeq	r1, r1, r5
 800f5fe:	6021      	streq	r1, [r4, #0]
 800f600:	e7ed      	b.n	800f5de <_free_r+0x22>
 800f602:	461a      	mov	r2, r3
 800f604:	685b      	ldr	r3, [r3, #4]
 800f606:	b10b      	cbz	r3, 800f60c <_free_r+0x50>
 800f608:	42a3      	cmp	r3, r4
 800f60a:	d9fa      	bls.n	800f602 <_free_r+0x46>
 800f60c:	6811      	ldr	r1, [r2, #0]
 800f60e:	1855      	adds	r5, r2, r1
 800f610:	42a5      	cmp	r5, r4
 800f612:	d10b      	bne.n	800f62c <_free_r+0x70>
 800f614:	6824      	ldr	r4, [r4, #0]
 800f616:	4421      	add	r1, r4
 800f618:	1854      	adds	r4, r2, r1
 800f61a:	42a3      	cmp	r3, r4
 800f61c:	6011      	str	r1, [r2, #0]
 800f61e:	d1e0      	bne.n	800f5e2 <_free_r+0x26>
 800f620:	681c      	ldr	r4, [r3, #0]
 800f622:	685b      	ldr	r3, [r3, #4]
 800f624:	6053      	str	r3, [r2, #4]
 800f626:	4421      	add	r1, r4
 800f628:	6011      	str	r1, [r2, #0]
 800f62a:	e7da      	b.n	800f5e2 <_free_r+0x26>
 800f62c:	d902      	bls.n	800f634 <_free_r+0x78>
 800f62e:	230c      	movs	r3, #12
 800f630:	6003      	str	r3, [r0, #0]
 800f632:	e7d6      	b.n	800f5e2 <_free_r+0x26>
 800f634:	6825      	ldr	r5, [r4, #0]
 800f636:	1961      	adds	r1, r4, r5
 800f638:	428b      	cmp	r3, r1
 800f63a:	bf04      	itt	eq
 800f63c:	6819      	ldreq	r1, [r3, #0]
 800f63e:	685b      	ldreq	r3, [r3, #4]
 800f640:	6063      	str	r3, [r4, #4]
 800f642:	bf04      	itt	eq
 800f644:	1949      	addeq	r1, r1, r5
 800f646:	6021      	streq	r1, [r4, #0]
 800f648:	6054      	str	r4, [r2, #4]
 800f64a:	e7ca      	b.n	800f5e2 <_free_r+0x26>
 800f64c:	b003      	add	sp, #12
 800f64e:	bd30      	pop	{r4, r5, pc}
 800f650:	20009624 	.word	0x20009624

0800f654 <sbrk_aligned>:
 800f654:	b570      	push	{r4, r5, r6, lr}
 800f656:	4e0e      	ldr	r6, [pc, #56]	; (800f690 <sbrk_aligned+0x3c>)
 800f658:	460c      	mov	r4, r1
 800f65a:	6831      	ldr	r1, [r6, #0]
 800f65c:	4605      	mov	r5, r0
 800f65e:	b911      	cbnz	r1, 800f666 <sbrk_aligned+0x12>
 800f660:	f000 f9ee 	bl	800fa40 <_sbrk_r>
 800f664:	6030      	str	r0, [r6, #0]
 800f666:	4621      	mov	r1, r4
 800f668:	4628      	mov	r0, r5
 800f66a:	f000 f9e9 	bl	800fa40 <_sbrk_r>
 800f66e:	1c43      	adds	r3, r0, #1
 800f670:	d00a      	beq.n	800f688 <sbrk_aligned+0x34>
 800f672:	1cc4      	adds	r4, r0, #3
 800f674:	f024 0403 	bic.w	r4, r4, #3
 800f678:	42a0      	cmp	r0, r4
 800f67a:	d007      	beq.n	800f68c <sbrk_aligned+0x38>
 800f67c:	1a21      	subs	r1, r4, r0
 800f67e:	4628      	mov	r0, r5
 800f680:	f000 f9de 	bl	800fa40 <_sbrk_r>
 800f684:	3001      	adds	r0, #1
 800f686:	d101      	bne.n	800f68c <sbrk_aligned+0x38>
 800f688:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f68c:	4620      	mov	r0, r4
 800f68e:	bd70      	pop	{r4, r5, r6, pc}
 800f690:	20009628 	.word	0x20009628

0800f694 <_malloc_r>:
 800f694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f698:	1ccd      	adds	r5, r1, #3
 800f69a:	f025 0503 	bic.w	r5, r5, #3
 800f69e:	3508      	adds	r5, #8
 800f6a0:	2d0c      	cmp	r5, #12
 800f6a2:	bf38      	it	cc
 800f6a4:	250c      	movcc	r5, #12
 800f6a6:	2d00      	cmp	r5, #0
 800f6a8:	4607      	mov	r7, r0
 800f6aa:	db01      	blt.n	800f6b0 <_malloc_r+0x1c>
 800f6ac:	42a9      	cmp	r1, r5
 800f6ae:	d905      	bls.n	800f6bc <_malloc_r+0x28>
 800f6b0:	230c      	movs	r3, #12
 800f6b2:	603b      	str	r3, [r7, #0]
 800f6b4:	2600      	movs	r6, #0
 800f6b6:	4630      	mov	r0, r6
 800f6b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6bc:	4e2e      	ldr	r6, [pc, #184]	; (800f778 <_malloc_r+0xe4>)
 800f6be:	f000 fab9 	bl	800fc34 <__malloc_lock>
 800f6c2:	6833      	ldr	r3, [r6, #0]
 800f6c4:	461c      	mov	r4, r3
 800f6c6:	bb34      	cbnz	r4, 800f716 <_malloc_r+0x82>
 800f6c8:	4629      	mov	r1, r5
 800f6ca:	4638      	mov	r0, r7
 800f6cc:	f7ff ffc2 	bl	800f654 <sbrk_aligned>
 800f6d0:	1c43      	adds	r3, r0, #1
 800f6d2:	4604      	mov	r4, r0
 800f6d4:	d14d      	bne.n	800f772 <_malloc_r+0xde>
 800f6d6:	6834      	ldr	r4, [r6, #0]
 800f6d8:	4626      	mov	r6, r4
 800f6da:	2e00      	cmp	r6, #0
 800f6dc:	d140      	bne.n	800f760 <_malloc_r+0xcc>
 800f6de:	6823      	ldr	r3, [r4, #0]
 800f6e0:	4631      	mov	r1, r6
 800f6e2:	4638      	mov	r0, r7
 800f6e4:	eb04 0803 	add.w	r8, r4, r3
 800f6e8:	f000 f9aa 	bl	800fa40 <_sbrk_r>
 800f6ec:	4580      	cmp	r8, r0
 800f6ee:	d13a      	bne.n	800f766 <_malloc_r+0xd2>
 800f6f0:	6821      	ldr	r1, [r4, #0]
 800f6f2:	3503      	adds	r5, #3
 800f6f4:	1a6d      	subs	r5, r5, r1
 800f6f6:	f025 0503 	bic.w	r5, r5, #3
 800f6fa:	3508      	adds	r5, #8
 800f6fc:	2d0c      	cmp	r5, #12
 800f6fe:	bf38      	it	cc
 800f700:	250c      	movcc	r5, #12
 800f702:	4629      	mov	r1, r5
 800f704:	4638      	mov	r0, r7
 800f706:	f7ff ffa5 	bl	800f654 <sbrk_aligned>
 800f70a:	3001      	adds	r0, #1
 800f70c:	d02b      	beq.n	800f766 <_malloc_r+0xd2>
 800f70e:	6823      	ldr	r3, [r4, #0]
 800f710:	442b      	add	r3, r5
 800f712:	6023      	str	r3, [r4, #0]
 800f714:	e00e      	b.n	800f734 <_malloc_r+0xa0>
 800f716:	6822      	ldr	r2, [r4, #0]
 800f718:	1b52      	subs	r2, r2, r5
 800f71a:	d41e      	bmi.n	800f75a <_malloc_r+0xc6>
 800f71c:	2a0b      	cmp	r2, #11
 800f71e:	d916      	bls.n	800f74e <_malloc_r+0xba>
 800f720:	1961      	adds	r1, r4, r5
 800f722:	42a3      	cmp	r3, r4
 800f724:	6025      	str	r5, [r4, #0]
 800f726:	bf18      	it	ne
 800f728:	6059      	strne	r1, [r3, #4]
 800f72a:	6863      	ldr	r3, [r4, #4]
 800f72c:	bf08      	it	eq
 800f72e:	6031      	streq	r1, [r6, #0]
 800f730:	5162      	str	r2, [r4, r5]
 800f732:	604b      	str	r3, [r1, #4]
 800f734:	4638      	mov	r0, r7
 800f736:	f104 060b 	add.w	r6, r4, #11
 800f73a:	f000 fa81 	bl	800fc40 <__malloc_unlock>
 800f73e:	f026 0607 	bic.w	r6, r6, #7
 800f742:	1d23      	adds	r3, r4, #4
 800f744:	1af2      	subs	r2, r6, r3
 800f746:	d0b6      	beq.n	800f6b6 <_malloc_r+0x22>
 800f748:	1b9b      	subs	r3, r3, r6
 800f74a:	50a3      	str	r3, [r4, r2]
 800f74c:	e7b3      	b.n	800f6b6 <_malloc_r+0x22>
 800f74e:	6862      	ldr	r2, [r4, #4]
 800f750:	42a3      	cmp	r3, r4
 800f752:	bf0c      	ite	eq
 800f754:	6032      	streq	r2, [r6, #0]
 800f756:	605a      	strne	r2, [r3, #4]
 800f758:	e7ec      	b.n	800f734 <_malloc_r+0xa0>
 800f75a:	4623      	mov	r3, r4
 800f75c:	6864      	ldr	r4, [r4, #4]
 800f75e:	e7b2      	b.n	800f6c6 <_malloc_r+0x32>
 800f760:	4634      	mov	r4, r6
 800f762:	6876      	ldr	r6, [r6, #4]
 800f764:	e7b9      	b.n	800f6da <_malloc_r+0x46>
 800f766:	230c      	movs	r3, #12
 800f768:	603b      	str	r3, [r7, #0]
 800f76a:	4638      	mov	r0, r7
 800f76c:	f000 fa68 	bl	800fc40 <__malloc_unlock>
 800f770:	e7a1      	b.n	800f6b6 <_malloc_r+0x22>
 800f772:	6025      	str	r5, [r4, #0]
 800f774:	e7de      	b.n	800f734 <_malloc_r+0xa0>
 800f776:	bf00      	nop
 800f778:	20009624 	.word	0x20009624

0800f77c <__sfputc_r>:
 800f77c:	6893      	ldr	r3, [r2, #8]
 800f77e:	3b01      	subs	r3, #1
 800f780:	2b00      	cmp	r3, #0
 800f782:	b410      	push	{r4}
 800f784:	6093      	str	r3, [r2, #8]
 800f786:	da08      	bge.n	800f79a <__sfputc_r+0x1e>
 800f788:	6994      	ldr	r4, [r2, #24]
 800f78a:	42a3      	cmp	r3, r4
 800f78c:	db01      	blt.n	800f792 <__sfputc_r+0x16>
 800f78e:	290a      	cmp	r1, #10
 800f790:	d103      	bne.n	800f79a <__sfputc_r+0x1e>
 800f792:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f796:	f7fd bd51 	b.w	800d23c <__swbuf_r>
 800f79a:	6813      	ldr	r3, [r2, #0]
 800f79c:	1c58      	adds	r0, r3, #1
 800f79e:	6010      	str	r0, [r2, #0]
 800f7a0:	7019      	strb	r1, [r3, #0]
 800f7a2:	4608      	mov	r0, r1
 800f7a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7a8:	4770      	bx	lr

0800f7aa <__sfputs_r>:
 800f7aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7ac:	4606      	mov	r6, r0
 800f7ae:	460f      	mov	r7, r1
 800f7b0:	4614      	mov	r4, r2
 800f7b2:	18d5      	adds	r5, r2, r3
 800f7b4:	42ac      	cmp	r4, r5
 800f7b6:	d101      	bne.n	800f7bc <__sfputs_r+0x12>
 800f7b8:	2000      	movs	r0, #0
 800f7ba:	e007      	b.n	800f7cc <__sfputs_r+0x22>
 800f7bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7c0:	463a      	mov	r2, r7
 800f7c2:	4630      	mov	r0, r6
 800f7c4:	f7ff ffda 	bl	800f77c <__sfputc_r>
 800f7c8:	1c43      	adds	r3, r0, #1
 800f7ca:	d1f3      	bne.n	800f7b4 <__sfputs_r+0xa>
 800f7cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f7d0 <_vfiprintf_r>:
 800f7d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7d4:	460d      	mov	r5, r1
 800f7d6:	b09d      	sub	sp, #116	; 0x74
 800f7d8:	4614      	mov	r4, r2
 800f7da:	4698      	mov	r8, r3
 800f7dc:	4606      	mov	r6, r0
 800f7de:	b118      	cbz	r0, 800f7e8 <_vfiprintf_r+0x18>
 800f7e0:	6983      	ldr	r3, [r0, #24]
 800f7e2:	b90b      	cbnz	r3, 800f7e8 <_vfiprintf_r+0x18>
 800f7e4:	f7fe fd80 	bl	800e2e8 <__sinit>
 800f7e8:	4b89      	ldr	r3, [pc, #548]	; (800fa10 <_vfiprintf_r+0x240>)
 800f7ea:	429d      	cmp	r5, r3
 800f7ec:	d11b      	bne.n	800f826 <_vfiprintf_r+0x56>
 800f7ee:	6875      	ldr	r5, [r6, #4]
 800f7f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f7f2:	07d9      	lsls	r1, r3, #31
 800f7f4:	d405      	bmi.n	800f802 <_vfiprintf_r+0x32>
 800f7f6:	89ab      	ldrh	r3, [r5, #12]
 800f7f8:	059a      	lsls	r2, r3, #22
 800f7fa:	d402      	bmi.n	800f802 <_vfiprintf_r+0x32>
 800f7fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f7fe:	f7ff f984 	bl	800eb0a <__retarget_lock_acquire_recursive>
 800f802:	89ab      	ldrh	r3, [r5, #12]
 800f804:	071b      	lsls	r3, r3, #28
 800f806:	d501      	bpl.n	800f80c <_vfiprintf_r+0x3c>
 800f808:	692b      	ldr	r3, [r5, #16]
 800f80a:	b9eb      	cbnz	r3, 800f848 <_vfiprintf_r+0x78>
 800f80c:	4629      	mov	r1, r5
 800f80e:	4630      	mov	r0, r6
 800f810:	f7fd fd66 	bl	800d2e0 <__swsetup_r>
 800f814:	b1c0      	cbz	r0, 800f848 <_vfiprintf_r+0x78>
 800f816:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f818:	07dc      	lsls	r4, r3, #31
 800f81a:	d50e      	bpl.n	800f83a <_vfiprintf_r+0x6a>
 800f81c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f820:	b01d      	add	sp, #116	; 0x74
 800f822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f826:	4b7b      	ldr	r3, [pc, #492]	; (800fa14 <_vfiprintf_r+0x244>)
 800f828:	429d      	cmp	r5, r3
 800f82a:	d101      	bne.n	800f830 <_vfiprintf_r+0x60>
 800f82c:	68b5      	ldr	r5, [r6, #8]
 800f82e:	e7df      	b.n	800f7f0 <_vfiprintf_r+0x20>
 800f830:	4b79      	ldr	r3, [pc, #484]	; (800fa18 <_vfiprintf_r+0x248>)
 800f832:	429d      	cmp	r5, r3
 800f834:	bf08      	it	eq
 800f836:	68f5      	ldreq	r5, [r6, #12]
 800f838:	e7da      	b.n	800f7f0 <_vfiprintf_r+0x20>
 800f83a:	89ab      	ldrh	r3, [r5, #12]
 800f83c:	0598      	lsls	r0, r3, #22
 800f83e:	d4ed      	bmi.n	800f81c <_vfiprintf_r+0x4c>
 800f840:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f842:	f7ff f963 	bl	800eb0c <__retarget_lock_release_recursive>
 800f846:	e7e9      	b.n	800f81c <_vfiprintf_r+0x4c>
 800f848:	2300      	movs	r3, #0
 800f84a:	9309      	str	r3, [sp, #36]	; 0x24
 800f84c:	2320      	movs	r3, #32
 800f84e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f852:	f8cd 800c 	str.w	r8, [sp, #12]
 800f856:	2330      	movs	r3, #48	; 0x30
 800f858:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fa1c <_vfiprintf_r+0x24c>
 800f85c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f860:	f04f 0901 	mov.w	r9, #1
 800f864:	4623      	mov	r3, r4
 800f866:	469a      	mov	sl, r3
 800f868:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f86c:	b10a      	cbz	r2, 800f872 <_vfiprintf_r+0xa2>
 800f86e:	2a25      	cmp	r2, #37	; 0x25
 800f870:	d1f9      	bne.n	800f866 <_vfiprintf_r+0x96>
 800f872:	ebba 0b04 	subs.w	fp, sl, r4
 800f876:	d00b      	beq.n	800f890 <_vfiprintf_r+0xc0>
 800f878:	465b      	mov	r3, fp
 800f87a:	4622      	mov	r2, r4
 800f87c:	4629      	mov	r1, r5
 800f87e:	4630      	mov	r0, r6
 800f880:	f7ff ff93 	bl	800f7aa <__sfputs_r>
 800f884:	3001      	adds	r0, #1
 800f886:	f000 80aa 	beq.w	800f9de <_vfiprintf_r+0x20e>
 800f88a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f88c:	445a      	add	r2, fp
 800f88e:	9209      	str	r2, [sp, #36]	; 0x24
 800f890:	f89a 3000 	ldrb.w	r3, [sl]
 800f894:	2b00      	cmp	r3, #0
 800f896:	f000 80a2 	beq.w	800f9de <_vfiprintf_r+0x20e>
 800f89a:	2300      	movs	r3, #0
 800f89c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f8a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f8a4:	f10a 0a01 	add.w	sl, sl, #1
 800f8a8:	9304      	str	r3, [sp, #16]
 800f8aa:	9307      	str	r3, [sp, #28]
 800f8ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f8b0:	931a      	str	r3, [sp, #104]	; 0x68
 800f8b2:	4654      	mov	r4, sl
 800f8b4:	2205      	movs	r2, #5
 800f8b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f8ba:	4858      	ldr	r0, [pc, #352]	; (800fa1c <_vfiprintf_r+0x24c>)
 800f8bc:	f7f0 fcb0 	bl	8000220 <memchr>
 800f8c0:	9a04      	ldr	r2, [sp, #16]
 800f8c2:	b9d8      	cbnz	r0, 800f8fc <_vfiprintf_r+0x12c>
 800f8c4:	06d1      	lsls	r1, r2, #27
 800f8c6:	bf44      	itt	mi
 800f8c8:	2320      	movmi	r3, #32
 800f8ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f8ce:	0713      	lsls	r3, r2, #28
 800f8d0:	bf44      	itt	mi
 800f8d2:	232b      	movmi	r3, #43	; 0x2b
 800f8d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f8d8:	f89a 3000 	ldrb.w	r3, [sl]
 800f8dc:	2b2a      	cmp	r3, #42	; 0x2a
 800f8de:	d015      	beq.n	800f90c <_vfiprintf_r+0x13c>
 800f8e0:	9a07      	ldr	r2, [sp, #28]
 800f8e2:	4654      	mov	r4, sl
 800f8e4:	2000      	movs	r0, #0
 800f8e6:	f04f 0c0a 	mov.w	ip, #10
 800f8ea:	4621      	mov	r1, r4
 800f8ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f8f0:	3b30      	subs	r3, #48	; 0x30
 800f8f2:	2b09      	cmp	r3, #9
 800f8f4:	d94e      	bls.n	800f994 <_vfiprintf_r+0x1c4>
 800f8f6:	b1b0      	cbz	r0, 800f926 <_vfiprintf_r+0x156>
 800f8f8:	9207      	str	r2, [sp, #28]
 800f8fa:	e014      	b.n	800f926 <_vfiprintf_r+0x156>
 800f8fc:	eba0 0308 	sub.w	r3, r0, r8
 800f900:	fa09 f303 	lsl.w	r3, r9, r3
 800f904:	4313      	orrs	r3, r2
 800f906:	9304      	str	r3, [sp, #16]
 800f908:	46a2      	mov	sl, r4
 800f90a:	e7d2      	b.n	800f8b2 <_vfiprintf_r+0xe2>
 800f90c:	9b03      	ldr	r3, [sp, #12]
 800f90e:	1d19      	adds	r1, r3, #4
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	9103      	str	r1, [sp, #12]
 800f914:	2b00      	cmp	r3, #0
 800f916:	bfbb      	ittet	lt
 800f918:	425b      	neglt	r3, r3
 800f91a:	f042 0202 	orrlt.w	r2, r2, #2
 800f91e:	9307      	strge	r3, [sp, #28]
 800f920:	9307      	strlt	r3, [sp, #28]
 800f922:	bfb8      	it	lt
 800f924:	9204      	strlt	r2, [sp, #16]
 800f926:	7823      	ldrb	r3, [r4, #0]
 800f928:	2b2e      	cmp	r3, #46	; 0x2e
 800f92a:	d10c      	bne.n	800f946 <_vfiprintf_r+0x176>
 800f92c:	7863      	ldrb	r3, [r4, #1]
 800f92e:	2b2a      	cmp	r3, #42	; 0x2a
 800f930:	d135      	bne.n	800f99e <_vfiprintf_r+0x1ce>
 800f932:	9b03      	ldr	r3, [sp, #12]
 800f934:	1d1a      	adds	r2, r3, #4
 800f936:	681b      	ldr	r3, [r3, #0]
 800f938:	9203      	str	r2, [sp, #12]
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	bfb8      	it	lt
 800f93e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f942:	3402      	adds	r4, #2
 800f944:	9305      	str	r3, [sp, #20]
 800f946:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fa2c <_vfiprintf_r+0x25c>
 800f94a:	7821      	ldrb	r1, [r4, #0]
 800f94c:	2203      	movs	r2, #3
 800f94e:	4650      	mov	r0, sl
 800f950:	f7f0 fc66 	bl	8000220 <memchr>
 800f954:	b140      	cbz	r0, 800f968 <_vfiprintf_r+0x198>
 800f956:	2340      	movs	r3, #64	; 0x40
 800f958:	eba0 000a 	sub.w	r0, r0, sl
 800f95c:	fa03 f000 	lsl.w	r0, r3, r0
 800f960:	9b04      	ldr	r3, [sp, #16]
 800f962:	4303      	orrs	r3, r0
 800f964:	3401      	adds	r4, #1
 800f966:	9304      	str	r3, [sp, #16]
 800f968:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f96c:	482c      	ldr	r0, [pc, #176]	; (800fa20 <_vfiprintf_r+0x250>)
 800f96e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f972:	2206      	movs	r2, #6
 800f974:	f7f0 fc54 	bl	8000220 <memchr>
 800f978:	2800      	cmp	r0, #0
 800f97a:	d03f      	beq.n	800f9fc <_vfiprintf_r+0x22c>
 800f97c:	4b29      	ldr	r3, [pc, #164]	; (800fa24 <_vfiprintf_r+0x254>)
 800f97e:	bb1b      	cbnz	r3, 800f9c8 <_vfiprintf_r+0x1f8>
 800f980:	9b03      	ldr	r3, [sp, #12]
 800f982:	3307      	adds	r3, #7
 800f984:	f023 0307 	bic.w	r3, r3, #7
 800f988:	3308      	adds	r3, #8
 800f98a:	9303      	str	r3, [sp, #12]
 800f98c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f98e:	443b      	add	r3, r7
 800f990:	9309      	str	r3, [sp, #36]	; 0x24
 800f992:	e767      	b.n	800f864 <_vfiprintf_r+0x94>
 800f994:	fb0c 3202 	mla	r2, ip, r2, r3
 800f998:	460c      	mov	r4, r1
 800f99a:	2001      	movs	r0, #1
 800f99c:	e7a5      	b.n	800f8ea <_vfiprintf_r+0x11a>
 800f99e:	2300      	movs	r3, #0
 800f9a0:	3401      	adds	r4, #1
 800f9a2:	9305      	str	r3, [sp, #20]
 800f9a4:	4619      	mov	r1, r3
 800f9a6:	f04f 0c0a 	mov.w	ip, #10
 800f9aa:	4620      	mov	r0, r4
 800f9ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f9b0:	3a30      	subs	r2, #48	; 0x30
 800f9b2:	2a09      	cmp	r2, #9
 800f9b4:	d903      	bls.n	800f9be <_vfiprintf_r+0x1ee>
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d0c5      	beq.n	800f946 <_vfiprintf_r+0x176>
 800f9ba:	9105      	str	r1, [sp, #20]
 800f9bc:	e7c3      	b.n	800f946 <_vfiprintf_r+0x176>
 800f9be:	fb0c 2101 	mla	r1, ip, r1, r2
 800f9c2:	4604      	mov	r4, r0
 800f9c4:	2301      	movs	r3, #1
 800f9c6:	e7f0      	b.n	800f9aa <_vfiprintf_r+0x1da>
 800f9c8:	ab03      	add	r3, sp, #12
 800f9ca:	9300      	str	r3, [sp, #0]
 800f9cc:	462a      	mov	r2, r5
 800f9ce:	4b16      	ldr	r3, [pc, #88]	; (800fa28 <_vfiprintf_r+0x258>)
 800f9d0:	a904      	add	r1, sp, #16
 800f9d2:	4630      	mov	r0, r6
 800f9d4:	f7fc f91e 	bl	800bc14 <_printf_float>
 800f9d8:	4607      	mov	r7, r0
 800f9da:	1c78      	adds	r0, r7, #1
 800f9dc:	d1d6      	bne.n	800f98c <_vfiprintf_r+0x1bc>
 800f9de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f9e0:	07d9      	lsls	r1, r3, #31
 800f9e2:	d405      	bmi.n	800f9f0 <_vfiprintf_r+0x220>
 800f9e4:	89ab      	ldrh	r3, [r5, #12]
 800f9e6:	059a      	lsls	r2, r3, #22
 800f9e8:	d402      	bmi.n	800f9f0 <_vfiprintf_r+0x220>
 800f9ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f9ec:	f7ff f88e 	bl	800eb0c <__retarget_lock_release_recursive>
 800f9f0:	89ab      	ldrh	r3, [r5, #12]
 800f9f2:	065b      	lsls	r3, r3, #25
 800f9f4:	f53f af12 	bmi.w	800f81c <_vfiprintf_r+0x4c>
 800f9f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f9fa:	e711      	b.n	800f820 <_vfiprintf_r+0x50>
 800f9fc:	ab03      	add	r3, sp, #12
 800f9fe:	9300      	str	r3, [sp, #0]
 800fa00:	462a      	mov	r2, r5
 800fa02:	4b09      	ldr	r3, [pc, #36]	; (800fa28 <_vfiprintf_r+0x258>)
 800fa04:	a904      	add	r1, sp, #16
 800fa06:	4630      	mov	r0, r6
 800fa08:	f7fc fba8 	bl	800c15c <_printf_i>
 800fa0c:	e7e4      	b.n	800f9d8 <_vfiprintf_r+0x208>
 800fa0e:	bf00      	nop
 800fa10:	080117f4 	.word	0x080117f4
 800fa14:	08011814 	.word	0x08011814
 800fa18:	080117d4 	.word	0x080117d4
 800fa1c:	08011a0c 	.word	0x08011a0c
 800fa20:	08011a16 	.word	0x08011a16
 800fa24:	0800bc15 	.word	0x0800bc15
 800fa28:	0800f7ab 	.word	0x0800f7ab
 800fa2c:	08011a12 	.word	0x08011a12

0800fa30 <nan>:
 800fa30:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fa38 <nan+0x8>
 800fa34:	4770      	bx	lr
 800fa36:	bf00      	nop
 800fa38:	00000000 	.word	0x00000000
 800fa3c:	7ff80000 	.word	0x7ff80000

0800fa40 <_sbrk_r>:
 800fa40:	b538      	push	{r3, r4, r5, lr}
 800fa42:	4d06      	ldr	r5, [pc, #24]	; (800fa5c <_sbrk_r+0x1c>)
 800fa44:	2300      	movs	r3, #0
 800fa46:	4604      	mov	r4, r0
 800fa48:	4608      	mov	r0, r1
 800fa4a:	602b      	str	r3, [r5, #0]
 800fa4c:	f7f6 fc66 	bl	800631c <_sbrk>
 800fa50:	1c43      	adds	r3, r0, #1
 800fa52:	d102      	bne.n	800fa5a <_sbrk_r+0x1a>
 800fa54:	682b      	ldr	r3, [r5, #0]
 800fa56:	b103      	cbz	r3, 800fa5a <_sbrk_r+0x1a>
 800fa58:	6023      	str	r3, [r4, #0]
 800fa5a:	bd38      	pop	{r3, r4, r5, pc}
 800fa5c:	2000962c 	.word	0x2000962c

0800fa60 <__sread>:
 800fa60:	b510      	push	{r4, lr}
 800fa62:	460c      	mov	r4, r1
 800fa64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa68:	f000 f8f0 	bl	800fc4c <_read_r>
 800fa6c:	2800      	cmp	r0, #0
 800fa6e:	bfab      	itete	ge
 800fa70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fa72:	89a3      	ldrhlt	r3, [r4, #12]
 800fa74:	181b      	addge	r3, r3, r0
 800fa76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fa7a:	bfac      	ite	ge
 800fa7c:	6563      	strge	r3, [r4, #84]	; 0x54
 800fa7e:	81a3      	strhlt	r3, [r4, #12]
 800fa80:	bd10      	pop	{r4, pc}

0800fa82 <__swrite>:
 800fa82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa86:	461f      	mov	r7, r3
 800fa88:	898b      	ldrh	r3, [r1, #12]
 800fa8a:	05db      	lsls	r3, r3, #23
 800fa8c:	4605      	mov	r5, r0
 800fa8e:	460c      	mov	r4, r1
 800fa90:	4616      	mov	r6, r2
 800fa92:	d505      	bpl.n	800faa0 <__swrite+0x1e>
 800fa94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa98:	2302      	movs	r3, #2
 800fa9a:	2200      	movs	r2, #0
 800fa9c:	f000 f8b8 	bl	800fc10 <_lseek_r>
 800faa0:	89a3      	ldrh	r3, [r4, #12]
 800faa2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800faa6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800faaa:	81a3      	strh	r3, [r4, #12]
 800faac:	4632      	mov	r2, r6
 800faae:	463b      	mov	r3, r7
 800fab0:	4628      	mov	r0, r5
 800fab2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fab6:	f000 b837 	b.w	800fb28 <_write_r>

0800faba <__sseek>:
 800faba:	b510      	push	{r4, lr}
 800fabc:	460c      	mov	r4, r1
 800fabe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fac2:	f000 f8a5 	bl	800fc10 <_lseek_r>
 800fac6:	1c43      	adds	r3, r0, #1
 800fac8:	89a3      	ldrh	r3, [r4, #12]
 800faca:	bf15      	itete	ne
 800facc:	6560      	strne	r0, [r4, #84]	; 0x54
 800face:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fad2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fad6:	81a3      	strheq	r3, [r4, #12]
 800fad8:	bf18      	it	ne
 800fada:	81a3      	strhne	r3, [r4, #12]
 800fadc:	bd10      	pop	{r4, pc}

0800fade <__sclose>:
 800fade:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fae2:	f000 b851 	b.w	800fb88 <_close_r>

0800fae6 <strncmp>:
 800fae6:	b510      	push	{r4, lr}
 800fae8:	b17a      	cbz	r2, 800fb0a <strncmp+0x24>
 800faea:	4603      	mov	r3, r0
 800faec:	3901      	subs	r1, #1
 800faee:	1884      	adds	r4, r0, r2
 800faf0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800faf4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800faf8:	4290      	cmp	r0, r2
 800fafa:	d101      	bne.n	800fb00 <strncmp+0x1a>
 800fafc:	42a3      	cmp	r3, r4
 800fafe:	d101      	bne.n	800fb04 <strncmp+0x1e>
 800fb00:	1a80      	subs	r0, r0, r2
 800fb02:	bd10      	pop	{r4, pc}
 800fb04:	2800      	cmp	r0, #0
 800fb06:	d1f3      	bne.n	800faf0 <strncmp+0xa>
 800fb08:	e7fa      	b.n	800fb00 <strncmp+0x1a>
 800fb0a:	4610      	mov	r0, r2
 800fb0c:	e7f9      	b.n	800fb02 <strncmp+0x1c>

0800fb0e <__ascii_wctomb>:
 800fb0e:	b149      	cbz	r1, 800fb24 <__ascii_wctomb+0x16>
 800fb10:	2aff      	cmp	r2, #255	; 0xff
 800fb12:	bf85      	ittet	hi
 800fb14:	238a      	movhi	r3, #138	; 0x8a
 800fb16:	6003      	strhi	r3, [r0, #0]
 800fb18:	700a      	strbls	r2, [r1, #0]
 800fb1a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800fb1e:	bf98      	it	ls
 800fb20:	2001      	movls	r0, #1
 800fb22:	4770      	bx	lr
 800fb24:	4608      	mov	r0, r1
 800fb26:	4770      	bx	lr

0800fb28 <_write_r>:
 800fb28:	b538      	push	{r3, r4, r5, lr}
 800fb2a:	4d07      	ldr	r5, [pc, #28]	; (800fb48 <_write_r+0x20>)
 800fb2c:	4604      	mov	r4, r0
 800fb2e:	4608      	mov	r0, r1
 800fb30:	4611      	mov	r1, r2
 800fb32:	2200      	movs	r2, #0
 800fb34:	602a      	str	r2, [r5, #0]
 800fb36:	461a      	mov	r2, r3
 800fb38:	f7f6 fb9f 	bl	800627a <_write>
 800fb3c:	1c43      	adds	r3, r0, #1
 800fb3e:	d102      	bne.n	800fb46 <_write_r+0x1e>
 800fb40:	682b      	ldr	r3, [r5, #0]
 800fb42:	b103      	cbz	r3, 800fb46 <_write_r+0x1e>
 800fb44:	6023      	str	r3, [r4, #0]
 800fb46:	bd38      	pop	{r3, r4, r5, pc}
 800fb48:	2000962c 	.word	0x2000962c

0800fb4c <__assert_func>:
 800fb4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fb4e:	4614      	mov	r4, r2
 800fb50:	461a      	mov	r2, r3
 800fb52:	4b09      	ldr	r3, [pc, #36]	; (800fb78 <__assert_func+0x2c>)
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	4605      	mov	r5, r0
 800fb58:	68d8      	ldr	r0, [r3, #12]
 800fb5a:	b14c      	cbz	r4, 800fb70 <__assert_func+0x24>
 800fb5c:	4b07      	ldr	r3, [pc, #28]	; (800fb7c <__assert_func+0x30>)
 800fb5e:	9100      	str	r1, [sp, #0]
 800fb60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fb64:	4906      	ldr	r1, [pc, #24]	; (800fb80 <__assert_func+0x34>)
 800fb66:	462b      	mov	r3, r5
 800fb68:	f000 f81e 	bl	800fba8 <fiprintf>
 800fb6c:	f000 f880 	bl	800fc70 <abort>
 800fb70:	4b04      	ldr	r3, [pc, #16]	; (800fb84 <__assert_func+0x38>)
 800fb72:	461c      	mov	r4, r3
 800fb74:	e7f3      	b.n	800fb5e <__assert_func+0x12>
 800fb76:	bf00      	nop
 800fb78:	2000004c 	.word	0x2000004c
 800fb7c:	08011a1d 	.word	0x08011a1d
 800fb80:	08011a2a 	.word	0x08011a2a
 800fb84:	08011a58 	.word	0x08011a58

0800fb88 <_close_r>:
 800fb88:	b538      	push	{r3, r4, r5, lr}
 800fb8a:	4d06      	ldr	r5, [pc, #24]	; (800fba4 <_close_r+0x1c>)
 800fb8c:	2300      	movs	r3, #0
 800fb8e:	4604      	mov	r4, r0
 800fb90:	4608      	mov	r0, r1
 800fb92:	602b      	str	r3, [r5, #0]
 800fb94:	f7f6 fb8d 	bl	80062b2 <_close>
 800fb98:	1c43      	adds	r3, r0, #1
 800fb9a:	d102      	bne.n	800fba2 <_close_r+0x1a>
 800fb9c:	682b      	ldr	r3, [r5, #0]
 800fb9e:	b103      	cbz	r3, 800fba2 <_close_r+0x1a>
 800fba0:	6023      	str	r3, [r4, #0]
 800fba2:	bd38      	pop	{r3, r4, r5, pc}
 800fba4:	2000962c 	.word	0x2000962c

0800fba8 <fiprintf>:
 800fba8:	b40e      	push	{r1, r2, r3}
 800fbaa:	b503      	push	{r0, r1, lr}
 800fbac:	4601      	mov	r1, r0
 800fbae:	ab03      	add	r3, sp, #12
 800fbb0:	4805      	ldr	r0, [pc, #20]	; (800fbc8 <fiprintf+0x20>)
 800fbb2:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbb6:	6800      	ldr	r0, [r0, #0]
 800fbb8:	9301      	str	r3, [sp, #4]
 800fbba:	f7ff fe09 	bl	800f7d0 <_vfiprintf_r>
 800fbbe:	b002      	add	sp, #8
 800fbc0:	f85d eb04 	ldr.w	lr, [sp], #4
 800fbc4:	b003      	add	sp, #12
 800fbc6:	4770      	bx	lr
 800fbc8:	2000004c 	.word	0x2000004c

0800fbcc <_fstat_r>:
 800fbcc:	b538      	push	{r3, r4, r5, lr}
 800fbce:	4d07      	ldr	r5, [pc, #28]	; (800fbec <_fstat_r+0x20>)
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	4604      	mov	r4, r0
 800fbd4:	4608      	mov	r0, r1
 800fbd6:	4611      	mov	r1, r2
 800fbd8:	602b      	str	r3, [r5, #0]
 800fbda:	f7f6 fb76 	bl	80062ca <_fstat>
 800fbde:	1c43      	adds	r3, r0, #1
 800fbe0:	d102      	bne.n	800fbe8 <_fstat_r+0x1c>
 800fbe2:	682b      	ldr	r3, [r5, #0]
 800fbe4:	b103      	cbz	r3, 800fbe8 <_fstat_r+0x1c>
 800fbe6:	6023      	str	r3, [r4, #0]
 800fbe8:	bd38      	pop	{r3, r4, r5, pc}
 800fbea:	bf00      	nop
 800fbec:	2000962c 	.word	0x2000962c

0800fbf0 <_isatty_r>:
 800fbf0:	b538      	push	{r3, r4, r5, lr}
 800fbf2:	4d06      	ldr	r5, [pc, #24]	; (800fc0c <_isatty_r+0x1c>)
 800fbf4:	2300      	movs	r3, #0
 800fbf6:	4604      	mov	r4, r0
 800fbf8:	4608      	mov	r0, r1
 800fbfa:	602b      	str	r3, [r5, #0]
 800fbfc:	f7f6 fb75 	bl	80062ea <_isatty>
 800fc00:	1c43      	adds	r3, r0, #1
 800fc02:	d102      	bne.n	800fc0a <_isatty_r+0x1a>
 800fc04:	682b      	ldr	r3, [r5, #0]
 800fc06:	b103      	cbz	r3, 800fc0a <_isatty_r+0x1a>
 800fc08:	6023      	str	r3, [r4, #0]
 800fc0a:	bd38      	pop	{r3, r4, r5, pc}
 800fc0c:	2000962c 	.word	0x2000962c

0800fc10 <_lseek_r>:
 800fc10:	b538      	push	{r3, r4, r5, lr}
 800fc12:	4d07      	ldr	r5, [pc, #28]	; (800fc30 <_lseek_r+0x20>)
 800fc14:	4604      	mov	r4, r0
 800fc16:	4608      	mov	r0, r1
 800fc18:	4611      	mov	r1, r2
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	602a      	str	r2, [r5, #0]
 800fc1e:	461a      	mov	r2, r3
 800fc20:	f7f6 fb6e 	bl	8006300 <_lseek>
 800fc24:	1c43      	adds	r3, r0, #1
 800fc26:	d102      	bne.n	800fc2e <_lseek_r+0x1e>
 800fc28:	682b      	ldr	r3, [r5, #0]
 800fc2a:	b103      	cbz	r3, 800fc2e <_lseek_r+0x1e>
 800fc2c:	6023      	str	r3, [r4, #0]
 800fc2e:	bd38      	pop	{r3, r4, r5, pc}
 800fc30:	2000962c 	.word	0x2000962c

0800fc34 <__malloc_lock>:
 800fc34:	4801      	ldr	r0, [pc, #4]	; (800fc3c <__malloc_lock+0x8>)
 800fc36:	f7fe bf68 	b.w	800eb0a <__retarget_lock_acquire_recursive>
 800fc3a:	bf00      	nop
 800fc3c:	20009620 	.word	0x20009620

0800fc40 <__malloc_unlock>:
 800fc40:	4801      	ldr	r0, [pc, #4]	; (800fc48 <__malloc_unlock+0x8>)
 800fc42:	f7fe bf63 	b.w	800eb0c <__retarget_lock_release_recursive>
 800fc46:	bf00      	nop
 800fc48:	20009620 	.word	0x20009620

0800fc4c <_read_r>:
 800fc4c:	b538      	push	{r3, r4, r5, lr}
 800fc4e:	4d07      	ldr	r5, [pc, #28]	; (800fc6c <_read_r+0x20>)
 800fc50:	4604      	mov	r4, r0
 800fc52:	4608      	mov	r0, r1
 800fc54:	4611      	mov	r1, r2
 800fc56:	2200      	movs	r2, #0
 800fc58:	602a      	str	r2, [r5, #0]
 800fc5a:	461a      	mov	r2, r3
 800fc5c:	f7f6 faf0 	bl	8006240 <_read>
 800fc60:	1c43      	adds	r3, r0, #1
 800fc62:	d102      	bne.n	800fc6a <_read_r+0x1e>
 800fc64:	682b      	ldr	r3, [r5, #0]
 800fc66:	b103      	cbz	r3, 800fc6a <_read_r+0x1e>
 800fc68:	6023      	str	r3, [r4, #0]
 800fc6a:	bd38      	pop	{r3, r4, r5, pc}
 800fc6c:	2000962c 	.word	0x2000962c

0800fc70 <abort>:
 800fc70:	b508      	push	{r3, lr}
 800fc72:	2006      	movs	r0, #6
 800fc74:	f000 f82c 	bl	800fcd0 <raise>
 800fc78:	2001      	movs	r0, #1
 800fc7a:	f7f6 fad7 	bl	800622c <_exit>

0800fc7e <_raise_r>:
 800fc7e:	291f      	cmp	r1, #31
 800fc80:	b538      	push	{r3, r4, r5, lr}
 800fc82:	4604      	mov	r4, r0
 800fc84:	460d      	mov	r5, r1
 800fc86:	d904      	bls.n	800fc92 <_raise_r+0x14>
 800fc88:	2316      	movs	r3, #22
 800fc8a:	6003      	str	r3, [r0, #0]
 800fc8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fc90:	bd38      	pop	{r3, r4, r5, pc}
 800fc92:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fc94:	b112      	cbz	r2, 800fc9c <_raise_r+0x1e>
 800fc96:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fc9a:	b94b      	cbnz	r3, 800fcb0 <_raise_r+0x32>
 800fc9c:	4620      	mov	r0, r4
 800fc9e:	f000 f831 	bl	800fd04 <_getpid_r>
 800fca2:	462a      	mov	r2, r5
 800fca4:	4601      	mov	r1, r0
 800fca6:	4620      	mov	r0, r4
 800fca8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fcac:	f000 b818 	b.w	800fce0 <_kill_r>
 800fcb0:	2b01      	cmp	r3, #1
 800fcb2:	d00a      	beq.n	800fcca <_raise_r+0x4c>
 800fcb4:	1c59      	adds	r1, r3, #1
 800fcb6:	d103      	bne.n	800fcc0 <_raise_r+0x42>
 800fcb8:	2316      	movs	r3, #22
 800fcba:	6003      	str	r3, [r0, #0]
 800fcbc:	2001      	movs	r0, #1
 800fcbe:	e7e7      	b.n	800fc90 <_raise_r+0x12>
 800fcc0:	2400      	movs	r4, #0
 800fcc2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fcc6:	4628      	mov	r0, r5
 800fcc8:	4798      	blx	r3
 800fcca:	2000      	movs	r0, #0
 800fccc:	e7e0      	b.n	800fc90 <_raise_r+0x12>
	...

0800fcd0 <raise>:
 800fcd0:	4b02      	ldr	r3, [pc, #8]	; (800fcdc <raise+0xc>)
 800fcd2:	4601      	mov	r1, r0
 800fcd4:	6818      	ldr	r0, [r3, #0]
 800fcd6:	f7ff bfd2 	b.w	800fc7e <_raise_r>
 800fcda:	bf00      	nop
 800fcdc:	2000004c 	.word	0x2000004c

0800fce0 <_kill_r>:
 800fce0:	b538      	push	{r3, r4, r5, lr}
 800fce2:	4d07      	ldr	r5, [pc, #28]	; (800fd00 <_kill_r+0x20>)
 800fce4:	2300      	movs	r3, #0
 800fce6:	4604      	mov	r4, r0
 800fce8:	4608      	mov	r0, r1
 800fcea:	4611      	mov	r1, r2
 800fcec:	602b      	str	r3, [r5, #0]
 800fcee:	f7f6 fa8d 	bl	800620c <_kill>
 800fcf2:	1c43      	adds	r3, r0, #1
 800fcf4:	d102      	bne.n	800fcfc <_kill_r+0x1c>
 800fcf6:	682b      	ldr	r3, [r5, #0]
 800fcf8:	b103      	cbz	r3, 800fcfc <_kill_r+0x1c>
 800fcfa:	6023      	str	r3, [r4, #0]
 800fcfc:	bd38      	pop	{r3, r4, r5, pc}
 800fcfe:	bf00      	nop
 800fd00:	2000962c 	.word	0x2000962c

0800fd04 <_getpid_r>:
 800fd04:	f7f6 ba7a 	b.w	80061fc <_getpid>

0800fd08 <round>:
 800fd08:	ec51 0b10 	vmov	r0, r1, d0
 800fd0c:	b570      	push	{r4, r5, r6, lr}
 800fd0e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800fd12:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800fd16:	2c13      	cmp	r4, #19
 800fd18:	ee10 2a10 	vmov	r2, s0
 800fd1c:	460b      	mov	r3, r1
 800fd1e:	dc19      	bgt.n	800fd54 <round+0x4c>
 800fd20:	2c00      	cmp	r4, #0
 800fd22:	da09      	bge.n	800fd38 <round+0x30>
 800fd24:	3401      	adds	r4, #1
 800fd26:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800fd2a:	d103      	bne.n	800fd34 <round+0x2c>
 800fd2c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800fd30:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800fd34:	2200      	movs	r2, #0
 800fd36:	e028      	b.n	800fd8a <round+0x82>
 800fd38:	4d15      	ldr	r5, [pc, #84]	; (800fd90 <round+0x88>)
 800fd3a:	4125      	asrs	r5, r4
 800fd3c:	ea01 0605 	and.w	r6, r1, r5
 800fd40:	4332      	orrs	r2, r6
 800fd42:	d00e      	beq.n	800fd62 <round+0x5a>
 800fd44:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800fd48:	fa42 f404 	asr.w	r4, r2, r4
 800fd4c:	4423      	add	r3, r4
 800fd4e:	ea23 0305 	bic.w	r3, r3, r5
 800fd52:	e7ef      	b.n	800fd34 <round+0x2c>
 800fd54:	2c33      	cmp	r4, #51	; 0x33
 800fd56:	dd07      	ble.n	800fd68 <round+0x60>
 800fd58:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800fd5c:	d101      	bne.n	800fd62 <round+0x5a>
 800fd5e:	f7f0 fab5 	bl	80002cc <__adddf3>
 800fd62:	ec41 0b10 	vmov	d0, r0, r1
 800fd66:	bd70      	pop	{r4, r5, r6, pc}
 800fd68:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800fd6c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800fd70:	40f5      	lsrs	r5, r6
 800fd72:	4228      	tst	r0, r5
 800fd74:	d0f5      	beq.n	800fd62 <round+0x5a>
 800fd76:	2101      	movs	r1, #1
 800fd78:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800fd7c:	fa01 f404 	lsl.w	r4, r1, r4
 800fd80:	1912      	adds	r2, r2, r4
 800fd82:	bf28      	it	cs
 800fd84:	185b      	addcs	r3, r3, r1
 800fd86:	ea22 0205 	bic.w	r2, r2, r5
 800fd8a:	4619      	mov	r1, r3
 800fd8c:	4610      	mov	r0, r2
 800fd8e:	e7e8      	b.n	800fd62 <round+0x5a>
 800fd90:	000fffff 	.word	0x000fffff

0800fd94 <fmaxf>:
 800fd94:	b508      	push	{r3, lr}
 800fd96:	ed2d 8b02 	vpush	{d8}
 800fd9a:	eeb0 8a40 	vmov.f32	s16, s0
 800fd9e:	eef0 8a60 	vmov.f32	s17, s1
 800fda2:	f000 f82d 	bl	800fe00 <__fpclassifyf>
 800fda6:	b148      	cbz	r0, 800fdbc <fmaxf+0x28>
 800fda8:	eeb0 0a68 	vmov.f32	s0, s17
 800fdac:	f000 f828 	bl	800fe00 <__fpclassifyf>
 800fdb0:	b130      	cbz	r0, 800fdc0 <fmaxf+0x2c>
 800fdb2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800fdb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdba:	dc01      	bgt.n	800fdc0 <fmaxf+0x2c>
 800fdbc:	eeb0 8a68 	vmov.f32	s16, s17
 800fdc0:	eeb0 0a48 	vmov.f32	s0, s16
 800fdc4:	ecbd 8b02 	vpop	{d8}
 800fdc8:	bd08      	pop	{r3, pc}

0800fdca <fminf>:
 800fdca:	b508      	push	{r3, lr}
 800fdcc:	ed2d 8b02 	vpush	{d8}
 800fdd0:	eeb0 8a40 	vmov.f32	s16, s0
 800fdd4:	eef0 8a60 	vmov.f32	s17, s1
 800fdd8:	f000 f812 	bl	800fe00 <__fpclassifyf>
 800fddc:	b148      	cbz	r0, 800fdf2 <fminf+0x28>
 800fdde:	eeb0 0a68 	vmov.f32	s0, s17
 800fde2:	f000 f80d 	bl	800fe00 <__fpclassifyf>
 800fde6:	b130      	cbz	r0, 800fdf6 <fminf+0x2c>
 800fde8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800fdec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdf0:	d401      	bmi.n	800fdf6 <fminf+0x2c>
 800fdf2:	eeb0 8a68 	vmov.f32	s16, s17
 800fdf6:	eeb0 0a48 	vmov.f32	s0, s16
 800fdfa:	ecbd 8b02 	vpop	{d8}
 800fdfe:	bd08      	pop	{r3, pc}

0800fe00 <__fpclassifyf>:
 800fe00:	ee10 3a10 	vmov	r3, s0
 800fe04:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 800fe08:	d00d      	beq.n	800fe26 <__fpclassifyf+0x26>
 800fe0a:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800fe0e:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800fe12:	d30a      	bcc.n	800fe2a <__fpclassifyf+0x2a>
 800fe14:	4b07      	ldr	r3, [pc, #28]	; (800fe34 <__fpclassifyf+0x34>)
 800fe16:	1e42      	subs	r2, r0, #1
 800fe18:	429a      	cmp	r2, r3
 800fe1a:	d908      	bls.n	800fe2e <__fpclassifyf+0x2e>
 800fe1c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 800fe20:	4258      	negs	r0, r3
 800fe22:	4158      	adcs	r0, r3
 800fe24:	4770      	bx	lr
 800fe26:	2002      	movs	r0, #2
 800fe28:	4770      	bx	lr
 800fe2a:	2004      	movs	r0, #4
 800fe2c:	4770      	bx	lr
 800fe2e:	2003      	movs	r0, #3
 800fe30:	4770      	bx	lr
 800fe32:	bf00      	nop
 800fe34:	007ffffe 	.word	0x007ffffe

0800fe38 <exp>:
 800fe38:	b538      	push	{r3, r4, r5, lr}
 800fe3a:	ed2d 8b02 	vpush	{d8}
 800fe3e:	ec55 4b10 	vmov	r4, r5, d0
 800fe42:	f000 f881 	bl	800ff48 <__ieee754_exp>
 800fe46:	eeb0 8a40 	vmov.f32	s16, s0
 800fe4a:	eef0 8a60 	vmov.f32	s17, s1
 800fe4e:	ec45 4b10 	vmov	d0, r4, r5
 800fe52:	f000 fab0 	bl	80103b6 <finite>
 800fe56:	b168      	cbz	r0, 800fe74 <exp+0x3c>
 800fe58:	a317      	add	r3, pc, #92	; (adr r3, 800feb8 <exp+0x80>)
 800fe5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe5e:	4620      	mov	r0, r4
 800fe60:	4629      	mov	r1, r5
 800fe62:	f7f0 fe79 	bl	8000b58 <__aeabi_dcmpgt>
 800fe66:	b160      	cbz	r0, 800fe82 <exp+0x4a>
 800fe68:	f7fb fdf4 	bl	800ba54 <__errno>
 800fe6c:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 800fea8 <exp+0x70>
 800fe70:	2322      	movs	r3, #34	; 0x22
 800fe72:	6003      	str	r3, [r0, #0]
 800fe74:	eeb0 0a48 	vmov.f32	s0, s16
 800fe78:	eef0 0a68 	vmov.f32	s1, s17
 800fe7c:	ecbd 8b02 	vpop	{d8}
 800fe80:	bd38      	pop	{r3, r4, r5, pc}
 800fe82:	a30f      	add	r3, pc, #60	; (adr r3, 800fec0 <exp+0x88>)
 800fe84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe88:	4620      	mov	r0, r4
 800fe8a:	4629      	mov	r1, r5
 800fe8c:	f7f0 fe46 	bl	8000b1c <__aeabi_dcmplt>
 800fe90:	2800      	cmp	r0, #0
 800fe92:	d0ef      	beq.n	800fe74 <exp+0x3c>
 800fe94:	f7fb fdde 	bl	800ba54 <__errno>
 800fe98:	2322      	movs	r3, #34	; 0x22
 800fe9a:	ed9f 8b05 	vldr	d8, [pc, #20]	; 800feb0 <exp+0x78>
 800fe9e:	6003      	str	r3, [r0, #0]
 800fea0:	e7e8      	b.n	800fe74 <exp+0x3c>
 800fea2:	bf00      	nop
 800fea4:	f3af 8000 	nop.w
 800fea8:	00000000 	.word	0x00000000
 800feac:	7ff00000 	.word	0x7ff00000
	...
 800feb8:	fefa39ef 	.word	0xfefa39ef
 800febc:	40862e42 	.word	0x40862e42
 800fec0:	d52d3051 	.word	0xd52d3051
 800fec4:	c0874910 	.word	0xc0874910

0800fec8 <fmodf>:
 800fec8:	b508      	push	{r3, lr}
 800feca:	ed2d 8b02 	vpush	{d8}
 800fece:	eef0 8a40 	vmov.f32	s17, s0
 800fed2:	eeb0 8a60 	vmov.f32	s16, s1
 800fed6:	f000 f9b9 	bl	801024c <__ieee754_fmodf>
 800feda:	eef4 8a48 	vcmp.f32	s17, s16
 800fede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fee2:	d60c      	bvs.n	800fefe <fmodf+0x36>
 800fee4:	eddf 8a07 	vldr	s17, [pc, #28]	; 800ff04 <fmodf+0x3c>
 800fee8:	eeb4 8a68 	vcmp.f32	s16, s17
 800feec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fef0:	d105      	bne.n	800fefe <fmodf+0x36>
 800fef2:	f7fb fdaf 	bl	800ba54 <__errno>
 800fef6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800fefa:	2321      	movs	r3, #33	; 0x21
 800fefc:	6003      	str	r3, [r0, #0]
 800fefe:	ecbd 8b02 	vpop	{d8}
 800ff02:	bd08      	pop	{r3, pc}
 800ff04:	00000000 	.word	0x00000000

0800ff08 <sqrtf>:
 800ff08:	b508      	push	{r3, lr}
 800ff0a:	ed2d 8b02 	vpush	{d8}
 800ff0e:	eeb0 8a40 	vmov.f32	s16, s0
 800ff12:	f000 fa1d 	bl	8010350 <__ieee754_sqrtf>
 800ff16:	eeb4 8a48 	vcmp.f32	s16, s16
 800ff1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff1e:	d60c      	bvs.n	800ff3a <sqrtf+0x32>
 800ff20:	eddf 8a07 	vldr	s17, [pc, #28]	; 800ff40 <sqrtf+0x38>
 800ff24:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ff28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff2c:	d505      	bpl.n	800ff3a <sqrtf+0x32>
 800ff2e:	f7fb fd91 	bl	800ba54 <__errno>
 800ff32:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800ff36:	2321      	movs	r3, #33	; 0x21
 800ff38:	6003      	str	r3, [r0, #0]
 800ff3a:	ecbd 8b02 	vpop	{d8}
 800ff3e:	bd08      	pop	{r3, pc}
	...

0800ff48 <__ieee754_exp>:
 800ff48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff4c:	ec55 4b10 	vmov	r4, r5, d0
 800ff50:	49b5      	ldr	r1, [pc, #724]	; (8010228 <__ieee754_exp+0x2e0>)
 800ff52:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ff56:	428b      	cmp	r3, r1
 800ff58:	ed2d 8b04 	vpush	{d8-d9}
 800ff5c:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800ff60:	d93d      	bls.n	800ffde <__ieee754_exp+0x96>
 800ff62:	49b2      	ldr	r1, [pc, #712]	; (801022c <__ieee754_exp+0x2e4>)
 800ff64:	428b      	cmp	r3, r1
 800ff66:	d918      	bls.n	800ff9a <__ieee754_exp+0x52>
 800ff68:	ee10 3a10 	vmov	r3, s0
 800ff6c:	f3c5 0213 	ubfx	r2, r5, #0, #20
 800ff70:	4313      	orrs	r3, r2
 800ff72:	d009      	beq.n	800ff88 <__ieee754_exp+0x40>
 800ff74:	ee10 2a10 	vmov	r2, s0
 800ff78:	462b      	mov	r3, r5
 800ff7a:	4620      	mov	r0, r4
 800ff7c:	4629      	mov	r1, r5
 800ff7e:	f7f0 f9a5 	bl	80002cc <__adddf3>
 800ff82:	4604      	mov	r4, r0
 800ff84:	460d      	mov	r5, r1
 800ff86:	e002      	b.n	800ff8e <__ieee754_exp+0x46>
 800ff88:	b10e      	cbz	r6, 800ff8e <__ieee754_exp+0x46>
 800ff8a:	2400      	movs	r4, #0
 800ff8c:	2500      	movs	r5, #0
 800ff8e:	ecbd 8b04 	vpop	{d8-d9}
 800ff92:	ec45 4b10 	vmov	d0, r4, r5
 800ff96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff9a:	a38d      	add	r3, pc, #564	; (adr r3, 80101d0 <__ieee754_exp+0x288>)
 800ff9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffa0:	ee10 0a10 	vmov	r0, s0
 800ffa4:	4629      	mov	r1, r5
 800ffa6:	f7f0 fdd7 	bl	8000b58 <__aeabi_dcmpgt>
 800ffaa:	4607      	mov	r7, r0
 800ffac:	b130      	cbz	r0, 800ffbc <__ieee754_exp+0x74>
 800ffae:	ecbd 8b04 	vpop	{d8-d9}
 800ffb2:	2000      	movs	r0, #0
 800ffb4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ffb8:	f000 b9f4 	b.w	80103a4 <__math_oflow>
 800ffbc:	a386      	add	r3, pc, #536	; (adr r3, 80101d8 <__ieee754_exp+0x290>)
 800ffbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc2:	4620      	mov	r0, r4
 800ffc4:	4629      	mov	r1, r5
 800ffc6:	f7f0 fda9 	bl	8000b1c <__aeabi_dcmplt>
 800ffca:	2800      	cmp	r0, #0
 800ffcc:	f000 808b 	beq.w	80100e6 <__ieee754_exp+0x19e>
 800ffd0:	ecbd 8b04 	vpop	{d8-d9}
 800ffd4:	4638      	mov	r0, r7
 800ffd6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ffda:	f000 b9da 	b.w	8010392 <__math_uflow>
 800ffde:	4a94      	ldr	r2, [pc, #592]	; (8010230 <__ieee754_exp+0x2e8>)
 800ffe0:	4293      	cmp	r3, r2
 800ffe2:	f240 80ac 	bls.w	801013e <__ieee754_exp+0x1f6>
 800ffe6:	4a93      	ldr	r2, [pc, #588]	; (8010234 <__ieee754_exp+0x2ec>)
 800ffe8:	4293      	cmp	r3, r2
 800ffea:	d87c      	bhi.n	80100e6 <__ieee754_exp+0x19e>
 800ffec:	4b92      	ldr	r3, [pc, #584]	; (8010238 <__ieee754_exp+0x2f0>)
 800ffee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800fff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fff6:	ee10 0a10 	vmov	r0, s0
 800fffa:	4629      	mov	r1, r5
 800fffc:	f7f0 f964 	bl	80002c8 <__aeabi_dsub>
 8010000:	4b8e      	ldr	r3, [pc, #568]	; (801023c <__ieee754_exp+0x2f4>)
 8010002:	00f7      	lsls	r7, r6, #3
 8010004:	443b      	add	r3, r7
 8010006:	ed93 7b00 	vldr	d7, [r3]
 801000a:	f1c6 0a01 	rsb	sl, r6, #1
 801000e:	4680      	mov	r8, r0
 8010010:	4689      	mov	r9, r1
 8010012:	ebaa 0a06 	sub.w	sl, sl, r6
 8010016:	eeb0 8a47 	vmov.f32	s16, s14
 801001a:	eef0 8a67 	vmov.f32	s17, s15
 801001e:	ec53 2b18 	vmov	r2, r3, d8
 8010022:	4640      	mov	r0, r8
 8010024:	4649      	mov	r1, r9
 8010026:	f7f0 f94f 	bl	80002c8 <__aeabi_dsub>
 801002a:	4604      	mov	r4, r0
 801002c:	460d      	mov	r5, r1
 801002e:	4622      	mov	r2, r4
 8010030:	462b      	mov	r3, r5
 8010032:	4620      	mov	r0, r4
 8010034:	4629      	mov	r1, r5
 8010036:	f7f0 faff 	bl	8000638 <__aeabi_dmul>
 801003a:	a369      	add	r3, pc, #420	; (adr r3, 80101e0 <__ieee754_exp+0x298>)
 801003c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010040:	4606      	mov	r6, r0
 8010042:	460f      	mov	r7, r1
 8010044:	f7f0 faf8 	bl	8000638 <__aeabi_dmul>
 8010048:	a367      	add	r3, pc, #412	; (adr r3, 80101e8 <__ieee754_exp+0x2a0>)
 801004a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801004e:	f7f0 f93b 	bl	80002c8 <__aeabi_dsub>
 8010052:	4632      	mov	r2, r6
 8010054:	463b      	mov	r3, r7
 8010056:	f7f0 faef 	bl	8000638 <__aeabi_dmul>
 801005a:	a365      	add	r3, pc, #404	; (adr r3, 80101f0 <__ieee754_exp+0x2a8>)
 801005c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010060:	f7f0 f934 	bl	80002cc <__adddf3>
 8010064:	4632      	mov	r2, r6
 8010066:	463b      	mov	r3, r7
 8010068:	f7f0 fae6 	bl	8000638 <__aeabi_dmul>
 801006c:	a362      	add	r3, pc, #392	; (adr r3, 80101f8 <__ieee754_exp+0x2b0>)
 801006e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010072:	f7f0 f929 	bl	80002c8 <__aeabi_dsub>
 8010076:	4632      	mov	r2, r6
 8010078:	463b      	mov	r3, r7
 801007a:	f7f0 fadd 	bl	8000638 <__aeabi_dmul>
 801007e:	a360      	add	r3, pc, #384	; (adr r3, 8010200 <__ieee754_exp+0x2b8>)
 8010080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010084:	f7f0 f922 	bl	80002cc <__adddf3>
 8010088:	4632      	mov	r2, r6
 801008a:	463b      	mov	r3, r7
 801008c:	f7f0 fad4 	bl	8000638 <__aeabi_dmul>
 8010090:	4602      	mov	r2, r0
 8010092:	460b      	mov	r3, r1
 8010094:	4620      	mov	r0, r4
 8010096:	4629      	mov	r1, r5
 8010098:	f7f0 f916 	bl	80002c8 <__aeabi_dsub>
 801009c:	4602      	mov	r2, r0
 801009e:	460b      	mov	r3, r1
 80100a0:	4606      	mov	r6, r0
 80100a2:	460f      	mov	r7, r1
 80100a4:	4620      	mov	r0, r4
 80100a6:	4629      	mov	r1, r5
 80100a8:	f7f0 fac6 	bl	8000638 <__aeabi_dmul>
 80100ac:	ec41 0b19 	vmov	d9, r0, r1
 80100b0:	f1ba 0f00 	cmp.w	sl, #0
 80100b4:	d15d      	bne.n	8010172 <__ieee754_exp+0x22a>
 80100b6:	2200      	movs	r2, #0
 80100b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80100bc:	4630      	mov	r0, r6
 80100be:	4639      	mov	r1, r7
 80100c0:	f7f0 f902 	bl	80002c8 <__aeabi_dsub>
 80100c4:	4602      	mov	r2, r0
 80100c6:	460b      	mov	r3, r1
 80100c8:	ec51 0b19 	vmov	r0, r1, d9
 80100cc:	f7f0 fbde 	bl	800088c <__aeabi_ddiv>
 80100d0:	4622      	mov	r2, r4
 80100d2:	462b      	mov	r3, r5
 80100d4:	f7f0 f8f8 	bl	80002c8 <__aeabi_dsub>
 80100d8:	4602      	mov	r2, r0
 80100da:	460b      	mov	r3, r1
 80100dc:	2000      	movs	r0, #0
 80100de:	4958      	ldr	r1, [pc, #352]	; (8010240 <__ieee754_exp+0x2f8>)
 80100e0:	f7f0 f8f2 	bl	80002c8 <__aeabi_dsub>
 80100e4:	e74d      	b.n	800ff82 <__ieee754_exp+0x3a>
 80100e6:	4857      	ldr	r0, [pc, #348]	; (8010244 <__ieee754_exp+0x2fc>)
 80100e8:	a347      	add	r3, pc, #284	; (adr r3, 8010208 <__ieee754_exp+0x2c0>)
 80100ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ee:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 80100f2:	4629      	mov	r1, r5
 80100f4:	4620      	mov	r0, r4
 80100f6:	f7f0 fa9f 	bl	8000638 <__aeabi_dmul>
 80100fa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80100fe:	f7f0 f8e5 	bl	80002cc <__adddf3>
 8010102:	f7f0 fd49 	bl	8000b98 <__aeabi_d2iz>
 8010106:	4682      	mov	sl, r0
 8010108:	f7f0 fa2c 	bl	8000564 <__aeabi_i2d>
 801010c:	a340      	add	r3, pc, #256	; (adr r3, 8010210 <__ieee754_exp+0x2c8>)
 801010e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010112:	4606      	mov	r6, r0
 8010114:	460f      	mov	r7, r1
 8010116:	f7f0 fa8f 	bl	8000638 <__aeabi_dmul>
 801011a:	4602      	mov	r2, r0
 801011c:	460b      	mov	r3, r1
 801011e:	4620      	mov	r0, r4
 8010120:	4629      	mov	r1, r5
 8010122:	f7f0 f8d1 	bl	80002c8 <__aeabi_dsub>
 8010126:	a33c      	add	r3, pc, #240	; (adr r3, 8010218 <__ieee754_exp+0x2d0>)
 8010128:	e9d3 2300 	ldrd	r2, r3, [r3]
 801012c:	4680      	mov	r8, r0
 801012e:	4689      	mov	r9, r1
 8010130:	4630      	mov	r0, r6
 8010132:	4639      	mov	r1, r7
 8010134:	f7f0 fa80 	bl	8000638 <__aeabi_dmul>
 8010138:	ec41 0b18 	vmov	d8, r0, r1
 801013c:	e76f      	b.n	801001e <__ieee754_exp+0xd6>
 801013e:	4a42      	ldr	r2, [pc, #264]	; (8010248 <__ieee754_exp+0x300>)
 8010140:	4293      	cmp	r3, r2
 8010142:	d811      	bhi.n	8010168 <__ieee754_exp+0x220>
 8010144:	a336      	add	r3, pc, #216	; (adr r3, 8010220 <__ieee754_exp+0x2d8>)
 8010146:	e9d3 2300 	ldrd	r2, r3, [r3]
 801014a:	ee10 0a10 	vmov	r0, s0
 801014e:	4629      	mov	r1, r5
 8010150:	f7f0 f8bc 	bl	80002cc <__adddf3>
 8010154:	4b3a      	ldr	r3, [pc, #232]	; (8010240 <__ieee754_exp+0x2f8>)
 8010156:	2200      	movs	r2, #0
 8010158:	f7f0 fcfe 	bl	8000b58 <__aeabi_dcmpgt>
 801015c:	b138      	cbz	r0, 801016e <__ieee754_exp+0x226>
 801015e:	4b38      	ldr	r3, [pc, #224]	; (8010240 <__ieee754_exp+0x2f8>)
 8010160:	2200      	movs	r2, #0
 8010162:	4620      	mov	r0, r4
 8010164:	4629      	mov	r1, r5
 8010166:	e70a      	b.n	800ff7e <__ieee754_exp+0x36>
 8010168:	f04f 0a00 	mov.w	sl, #0
 801016c:	e75f      	b.n	801002e <__ieee754_exp+0xe6>
 801016e:	4682      	mov	sl, r0
 8010170:	e75d      	b.n	801002e <__ieee754_exp+0xe6>
 8010172:	4632      	mov	r2, r6
 8010174:	463b      	mov	r3, r7
 8010176:	2000      	movs	r0, #0
 8010178:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 801017c:	f7f0 f8a4 	bl	80002c8 <__aeabi_dsub>
 8010180:	4602      	mov	r2, r0
 8010182:	460b      	mov	r3, r1
 8010184:	ec51 0b19 	vmov	r0, r1, d9
 8010188:	f7f0 fb80 	bl	800088c <__aeabi_ddiv>
 801018c:	4602      	mov	r2, r0
 801018e:	460b      	mov	r3, r1
 8010190:	ec51 0b18 	vmov	r0, r1, d8
 8010194:	f7f0 f898 	bl	80002c8 <__aeabi_dsub>
 8010198:	4642      	mov	r2, r8
 801019a:	464b      	mov	r3, r9
 801019c:	f7f0 f894 	bl	80002c8 <__aeabi_dsub>
 80101a0:	4602      	mov	r2, r0
 80101a2:	460b      	mov	r3, r1
 80101a4:	2000      	movs	r0, #0
 80101a6:	4926      	ldr	r1, [pc, #152]	; (8010240 <__ieee754_exp+0x2f8>)
 80101a8:	f7f0 f88e 	bl	80002c8 <__aeabi_dsub>
 80101ac:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 80101b0:	4592      	cmp	sl, r2
 80101b2:	db02      	blt.n	80101ba <__ieee754_exp+0x272>
 80101b4:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80101b8:	e6e3      	b.n	800ff82 <__ieee754_exp+0x3a>
 80101ba:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 80101be:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80101c2:	2200      	movs	r2, #0
 80101c4:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 80101c8:	f7f0 fa36 	bl	8000638 <__aeabi_dmul>
 80101cc:	e6d9      	b.n	800ff82 <__ieee754_exp+0x3a>
 80101ce:	bf00      	nop
 80101d0:	fefa39ef 	.word	0xfefa39ef
 80101d4:	40862e42 	.word	0x40862e42
 80101d8:	d52d3051 	.word	0xd52d3051
 80101dc:	c0874910 	.word	0xc0874910
 80101e0:	72bea4d0 	.word	0x72bea4d0
 80101e4:	3e663769 	.word	0x3e663769
 80101e8:	c5d26bf1 	.word	0xc5d26bf1
 80101ec:	3ebbbd41 	.word	0x3ebbbd41
 80101f0:	af25de2c 	.word	0xaf25de2c
 80101f4:	3f11566a 	.word	0x3f11566a
 80101f8:	16bebd93 	.word	0x16bebd93
 80101fc:	3f66c16c 	.word	0x3f66c16c
 8010200:	5555553e 	.word	0x5555553e
 8010204:	3fc55555 	.word	0x3fc55555
 8010208:	652b82fe 	.word	0x652b82fe
 801020c:	3ff71547 	.word	0x3ff71547
 8010210:	fee00000 	.word	0xfee00000
 8010214:	3fe62e42 	.word	0x3fe62e42
 8010218:	35793c76 	.word	0x35793c76
 801021c:	3dea39ef 	.word	0x3dea39ef
 8010220:	8800759c 	.word	0x8800759c
 8010224:	7e37e43c 	.word	0x7e37e43c
 8010228:	40862e41 	.word	0x40862e41
 801022c:	7fefffff 	.word	0x7fefffff
 8010230:	3fd62e42 	.word	0x3fd62e42
 8010234:	3ff0a2b1 	.word	0x3ff0a2b1
 8010238:	08011a70 	.word	0x08011a70
 801023c:	08011a80 	.word	0x08011a80
 8010240:	3ff00000 	.word	0x3ff00000
 8010244:	08011a60 	.word	0x08011a60
 8010248:	3defffff 	.word	0x3defffff

0801024c <__ieee754_fmodf>:
 801024c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801024e:	ee10 5a90 	vmov	r5, s1
 8010252:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 8010256:	d009      	beq.n	801026c <__ieee754_fmodf+0x20>
 8010258:	ee10 2a10 	vmov	r2, s0
 801025c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8010260:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010264:	da02      	bge.n	801026c <__ieee754_fmodf+0x20>
 8010266:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801026a:	dd04      	ble.n	8010276 <__ieee754_fmodf+0x2a>
 801026c:	ee60 0a20 	vmul.f32	s1, s0, s1
 8010270:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8010274:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010276:	42a3      	cmp	r3, r4
 8010278:	dbfc      	blt.n	8010274 <__ieee754_fmodf+0x28>
 801027a:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 801027e:	d105      	bne.n	801028c <__ieee754_fmodf+0x40>
 8010280:	4b32      	ldr	r3, [pc, #200]	; (801034c <__ieee754_fmodf+0x100>)
 8010282:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 8010286:	ed93 0a00 	vldr	s0, [r3]
 801028a:	e7f3      	b.n	8010274 <__ieee754_fmodf+0x28>
 801028c:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8010290:	d13f      	bne.n	8010312 <__ieee754_fmodf+0xc6>
 8010292:	0219      	lsls	r1, r3, #8
 8010294:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8010298:	2900      	cmp	r1, #0
 801029a:	dc37      	bgt.n	801030c <__ieee754_fmodf+0xc0>
 801029c:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 80102a0:	d13d      	bne.n	801031e <__ieee754_fmodf+0xd2>
 80102a2:	0227      	lsls	r7, r4, #8
 80102a4:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 80102a8:	2f00      	cmp	r7, #0
 80102aa:	da35      	bge.n	8010318 <__ieee754_fmodf+0xcc>
 80102ac:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 80102b0:	bfbb      	ittet	lt
 80102b2:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 80102b6:	1a12      	sublt	r2, r2, r0
 80102b8:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 80102bc:	4093      	lsllt	r3, r2
 80102be:	bfa8      	it	ge
 80102c0:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 80102c4:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80102c8:	bfb5      	itete	lt
 80102ca:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 80102ce:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 80102d2:	1a52      	sublt	r2, r2, r1
 80102d4:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 80102d8:	bfb8      	it	lt
 80102da:	4094      	lsllt	r4, r2
 80102dc:	1a40      	subs	r0, r0, r1
 80102de:	1b1a      	subs	r2, r3, r4
 80102e0:	bb00      	cbnz	r0, 8010324 <__ieee754_fmodf+0xd8>
 80102e2:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 80102e6:	bf38      	it	cc
 80102e8:	4613      	movcc	r3, r2
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d0c8      	beq.n	8010280 <__ieee754_fmodf+0x34>
 80102ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80102f2:	db1f      	blt.n	8010334 <__ieee754_fmodf+0xe8>
 80102f4:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80102f8:	db1f      	blt.n	801033a <__ieee754_fmodf+0xee>
 80102fa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80102fe:	317f      	adds	r1, #127	; 0x7f
 8010300:	4333      	orrs	r3, r6
 8010302:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 8010306:	ee00 3a10 	vmov	s0, r3
 801030a:	e7b3      	b.n	8010274 <__ieee754_fmodf+0x28>
 801030c:	3801      	subs	r0, #1
 801030e:	0049      	lsls	r1, r1, #1
 8010310:	e7c2      	b.n	8010298 <__ieee754_fmodf+0x4c>
 8010312:	15d8      	asrs	r0, r3, #23
 8010314:	387f      	subs	r0, #127	; 0x7f
 8010316:	e7c1      	b.n	801029c <__ieee754_fmodf+0x50>
 8010318:	3901      	subs	r1, #1
 801031a:	007f      	lsls	r7, r7, #1
 801031c:	e7c4      	b.n	80102a8 <__ieee754_fmodf+0x5c>
 801031e:	15e1      	asrs	r1, r4, #23
 8010320:	397f      	subs	r1, #127	; 0x7f
 8010322:	e7c3      	b.n	80102ac <__ieee754_fmodf+0x60>
 8010324:	2a00      	cmp	r2, #0
 8010326:	da02      	bge.n	801032e <__ieee754_fmodf+0xe2>
 8010328:	005b      	lsls	r3, r3, #1
 801032a:	3801      	subs	r0, #1
 801032c:	e7d7      	b.n	80102de <__ieee754_fmodf+0x92>
 801032e:	d0a7      	beq.n	8010280 <__ieee754_fmodf+0x34>
 8010330:	0053      	lsls	r3, r2, #1
 8010332:	e7fa      	b.n	801032a <__ieee754_fmodf+0xde>
 8010334:	005b      	lsls	r3, r3, #1
 8010336:	3901      	subs	r1, #1
 8010338:	e7d9      	b.n	80102ee <__ieee754_fmodf+0xa2>
 801033a:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 801033e:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8010342:	3182      	adds	r1, #130	; 0x82
 8010344:	410b      	asrs	r3, r1
 8010346:	4333      	orrs	r3, r6
 8010348:	e7dd      	b.n	8010306 <__ieee754_fmodf+0xba>
 801034a:	bf00      	nop
 801034c:	08011a90 	.word	0x08011a90

08010350 <__ieee754_sqrtf>:
 8010350:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010354:	4770      	bx	lr

08010356 <with_errno>:
 8010356:	b570      	push	{r4, r5, r6, lr}
 8010358:	4604      	mov	r4, r0
 801035a:	460d      	mov	r5, r1
 801035c:	4616      	mov	r6, r2
 801035e:	f7fb fb79 	bl	800ba54 <__errno>
 8010362:	4629      	mov	r1, r5
 8010364:	6006      	str	r6, [r0, #0]
 8010366:	4620      	mov	r0, r4
 8010368:	bd70      	pop	{r4, r5, r6, pc}

0801036a <xflow>:
 801036a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801036c:	4614      	mov	r4, r2
 801036e:	461d      	mov	r5, r3
 8010370:	b108      	cbz	r0, 8010376 <xflow+0xc>
 8010372:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010376:	e9cd 2300 	strd	r2, r3, [sp]
 801037a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801037e:	4620      	mov	r0, r4
 8010380:	4629      	mov	r1, r5
 8010382:	f7f0 f959 	bl	8000638 <__aeabi_dmul>
 8010386:	2222      	movs	r2, #34	; 0x22
 8010388:	b003      	add	sp, #12
 801038a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801038e:	f7ff bfe2 	b.w	8010356 <with_errno>

08010392 <__math_uflow>:
 8010392:	b508      	push	{r3, lr}
 8010394:	2200      	movs	r2, #0
 8010396:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801039a:	f7ff ffe6 	bl	801036a <xflow>
 801039e:	ec41 0b10 	vmov	d0, r0, r1
 80103a2:	bd08      	pop	{r3, pc}

080103a4 <__math_oflow>:
 80103a4:	b508      	push	{r3, lr}
 80103a6:	2200      	movs	r2, #0
 80103a8:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80103ac:	f7ff ffdd 	bl	801036a <xflow>
 80103b0:	ec41 0b10 	vmov	d0, r0, r1
 80103b4:	bd08      	pop	{r3, pc}

080103b6 <finite>:
 80103b6:	b082      	sub	sp, #8
 80103b8:	ed8d 0b00 	vstr	d0, [sp]
 80103bc:	9801      	ldr	r0, [sp, #4]
 80103be:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80103c2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80103c6:	0fc0      	lsrs	r0, r0, #31
 80103c8:	b002      	add	sp, #8
 80103ca:	4770      	bx	lr

080103cc <_init>:
 80103cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103ce:	bf00      	nop
 80103d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80103d2:	bc08      	pop	{r3}
 80103d4:	469e      	mov	lr, r3
 80103d6:	4770      	bx	lr

080103d8 <_fini>:
 80103d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103da:	bf00      	nop
 80103dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80103de:	bc08      	pop	{r3}
 80103e0:	469e      	mov	lr, r3
 80103e2:	4770      	bx	lr
