
M24C32DFDW6TP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  24000000  24000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .init_array   00000004  240002cc  240002cc  000102cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .fini_array   00000004  240002d0  240002d0  000102d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .data         00000010  240002d4  240002d4  000102d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000074  240002e4  240002e4  000102e4  2**2
                  ALLOC
  5 .text         000041fc  24000358  24000358  00010358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .Dev_Info     000000c8  24004554  24004554  00024554  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .rodata       00000010  2400461c  2400461c  0001461c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 ._user_heap_stack 00000604  2400462c  2400462c  0001462c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0002461c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d44e  00000000  00000000  0002464a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001d2a  00000000  00000000  00031a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000aa8  00000000  00000000  000337c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00031894  00000000  00000000  00034270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000e15d  00000000  00000000  00065b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0013c89d  00000000  00000000  00073c61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  001b04fe  2**0
                  CONTENTS, READONLY
 17 .debug_ranges 000009a8  00000000  00000000  001b0550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00002a4c  00000000  00000000  001b0ef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

24000358 <__do_global_dtors_aux>:
24000358:	b510      	push	{r4, lr}
2400035a:	4c05      	ldr	r4, [pc, #20]	; (24000370 <__do_global_dtors_aux+0x18>)
2400035c:	7823      	ldrb	r3, [r4, #0]
2400035e:	b933      	cbnz	r3, 2400036e <__do_global_dtors_aux+0x16>
24000360:	4b04      	ldr	r3, [pc, #16]	; (24000374 <__do_global_dtors_aux+0x1c>)
24000362:	b113      	cbz	r3, 2400036a <__do_global_dtors_aux+0x12>
24000364:	4804      	ldr	r0, [pc, #16]	; (24000378 <__do_global_dtors_aux+0x20>)
24000366:	f3af 8000 	nop.w
2400036a:	2301      	movs	r3, #1
2400036c:	7023      	strb	r3, [r4, #0]
2400036e:	bd10      	pop	{r4, pc}
24000370:	240002e4 	.word	0x240002e4
24000374:	00000000 	.word	0x00000000
24000378:	2400453c 	.word	0x2400453c

2400037c <frame_dummy>:
2400037c:	b508      	push	{r3, lr}
2400037e:	4b03      	ldr	r3, [pc, #12]	; (2400038c <frame_dummy+0x10>)
24000380:	b11b      	cbz	r3, 2400038a <frame_dummy+0xe>
24000382:	4903      	ldr	r1, [pc, #12]	; (24000390 <frame_dummy+0x14>)
24000384:	4803      	ldr	r0, [pc, #12]	; (24000394 <frame_dummy+0x18>)
24000386:	f3af 8000 	nop.w
2400038a:	bd08      	pop	{r3, pc}
2400038c:	00000000 	.word	0x00000000
24000390:	240002e8 	.word	0x240002e8
24000394:	2400453c 	.word	0x2400453c

24000398 <Init>:

//=============================================================================
//  M E T H O D S
//-----------------------------------------------------------------------------
int Init(void)
{
24000398:	b580      	push	{r7, lr}
2400039a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
2400039c:	b672      	cpsid	i
}
2400039e:	bf00      	nop
	__disable_irq();
	MX_I2C2_Init_External();
240003a0:	f000 fa8a 	bl	240008b8 <MX_I2C2_Init_External>
  __ASM volatile ("cpsie i" : : : "memory");
240003a4:	b662      	cpsie	i
}
240003a6:	bf00      	nop
	__enable_irq();

	return 1;
240003a8:	2301      	movs	r3, #1
}
240003aa:	4618      	mov	r0, r3
240003ac:	bd80      	pop	{r7, pc}
	...

240003b0 <Write>:

//-----------------------------------------------------------------------------
int Write(uint32_t Address, uint32_t Size, uint8_t *Buffer)
{
240003b0:	b580      	push	{r7, lr}
240003b2:	b084      	sub	sp, #16
240003b4:	af00      	add	r7, sp, #0
240003b6:	60f8      	str	r0, [r7, #12]
240003b8:	60b9      	str	r1, [r7, #8]
240003ba:	607a      	str	r2, [r7, #4]
	if(E2_Write(Buffer, Address - StorageInfo.DeviceStartAddress, Size) == 0)
240003bc:	68fb      	ldr	r3, [r7, #12]
240003be:	b29a      	uxth	r2, r3
240003c0:	4b0a      	ldr	r3, [pc, #40]	; (240003ec <Write+0x3c>)
240003c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
240003c4:	b29b      	uxth	r3, r3
240003c6:	1ad3      	subs	r3, r2, r3
240003c8:	b29b      	uxth	r3, r3
240003ca:	68ba      	ldr	r2, [r7, #8]
240003cc:	b292      	uxth	r2, r2
240003ce:	4619      	mov	r1, r3
240003d0:	6878      	ldr	r0, [r7, #4]
240003d2:	f000 f8a1 	bl	24000518 <E2_Write>
240003d6:	4603      	mov	r3, r0
240003d8:	2b00      	cmp	r3, #0
240003da:	d101      	bne.n	240003e0 <Write+0x30>
		return 0;
240003dc:	2300      	movs	r3, #0
240003de:	e000      	b.n	240003e2 <Write+0x32>

	return 1;
240003e0:	2301      	movs	r3, #1
}
240003e2:	4618      	mov	r0, r3
240003e4:	3710      	adds	r7, #16
240003e6:	46bd      	mov	sp, r7
240003e8:	bd80      	pop	{r7, pc}
240003ea:	bf00      	nop
240003ec:	24004554 	.word	0x24004554

240003f0 <Read>:

//-----------------------------------------------------------------------------
int Read(uint32_t Address, uint32_t Size, uint8_t *Buffer)
{
240003f0:	b580      	push	{r7, lr}
240003f2:	b084      	sub	sp, #16
240003f4:	af00      	add	r7, sp, #0
240003f6:	60f8      	str	r0, [r7, #12]
240003f8:	60b9      	str	r1, [r7, #8]
240003fa:	607a      	str	r2, [r7, #4]
	if(E2_Read(Buffer, (uint16_t)(Address - StorageInfo.DeviceStartAddress), (uint16_t)Size) == 0)
240003fc:	68fb      	ldr	r3, [r7, #12]
240003fe:	b29a      	uxth	r2, r3
24000400:	4b0a      	ldr	r3, [pc, #40]	; (2400042c <Read+0x3c>)
24000402:	6e9b      	ldr	r3, [r3, #104]	; 0x68
24000404:	b29b      	uxth	r3, r3
24000406:	1ad3      	subs	r3, r2, r3
24000408:	b29b      	uxth	r3, r3
2400040a:	68ba      	ldr	r2, [r7, #8]
2400040c:	b292      	uxth	r2, r2
2400040e:	4619      	mov	r1, r3
24000410:	6878      	ldr	r0, [r7, #4]
24000412:	f000 f841 	bl	24000498 <E2_Read>
24000416:	4603      	mov	r3, r0
24000418:	2b00      	cmp	r3, #0
2400041a:	d101      	bne.n	24000420 <Read+0x30>
		return 0;
2400041c:	2300      	movs	r3, #0
2400041e:	e000      	b.n	24000422 <Read+0x32>

	return 1;
24000420:	2301      	movs	r3, #1
}
24000422:	4618      	mov	r0, r3
24000424:	3710      	adds	r7, #16
24000426:	46bd      	mov	sp, r7
24000428:	bd80      	pop	{r7, pc}
2400042a:	bf00      	nop
2400042c:	24004554 	.word	0x24004554

24000430 <SectorErase>:

//-----------------------------------------------------------------------------
int SectorErase(uint32_t EraseStartAddress ,uint32_t EraseEndAddress)
{
24000430:	b480      	push	{r7}
24000432:	b083      	sub	sp, #12
24000434:	af00      	add	r7, sp, #0
24000436:	6078      	str	r0, [r7, #4]
24000438:	6039      	str	r1, [r7, #0]
	return 1;
2400043a:	2301      	movs	r3, #1
}
2400043c:	4618      	mov	r0, r3
2400043e:	370c      	adds	r7, #12
24000440:	46bd      	mov	sp, r7
24000442:	f85d 7b04 	ldr.w	r7, [sp], #4
24000446:	4770      	bx	lr

24000448 <MassErase>:

//-----------------------------------------------------------------------------
int MassErase(void)
{
24000448:	b480      	push	{r7}
2400044a:	af00      	add	r7, sp, #0
	return 1;
2400044c:	2301      	movs	r3, #1
}
2400044e:	4618      	mov	r0, r3
24000450:	46bd      	mov	sp, r7
24000452:	f85d 7b04 	ldr.w	r7, [sp], #4
24000456:	4770      	bx	lr

24000458 <CheckSum>:

//-----------------------------------------------------------------------------
uint32_t CheckSum(uint32_t StartAddress, uint32_t Size, uint32_t InitVal)
{
24000458:	b480      	push	{r7}
2400045a:	b085      	sub	sp, #20
2400045c:	af00      	add	r7, sp, #0
2400045e:	60f8      	str	r0, [r7, #12]
24000460:	60b9      	str	r1, [r7, #8]
24000462:	607a      	str	r2, [r7, #4]
	return 0;
24000464:	2300      	movs	r3, #0
}
24000466:	4618      	mov	r0, r3
24000468:	3714      	adds	r7, #20
2400046a:	46bd      	mov	sp, r7
2400046c:	f85d 7b04 	ldr.w	r7, [sp], #4
24000470:	4770      	bx	lr

24000472 <Verify>:

//-----------------------------------------------------------------------------
uint64_t Verify(uint32_t MemoryAddr, uint32_t BufferAddr, uint32_t Size, uint32_t Missalignement)
{
24000472:	b480      	push	{r7}
24000474:	b085      	sub	sp, #20
24000476:	af00      	add	r7, sp, #0
24000478:	60f8      	str	r0, [r7, #12]
2400047a:	60b9      	str	r1, [r7, #8]
2400047c:	607a      	str	r2, [r7, #4]
2400047e:	603b      	str	r3, [r7, #0]
	return 0;
24000480:	f04f 0200 	mov.w	r2, #0
24000484:	f04f 0300 	mov.w	r3, #0
}
24000488:	4610      	mov	r0, r2
2400048a:	4619      	mov	r1, r3
2400048c:	3714      	adds	r7, #20
2400048e:	46bd      	mov	sp, r7
24000490:	f85d 7b04 	ldr.w	r7, [sp], #4
24000494:	4770      	bx	lr
	...

24000498 <E2_Read>:
//    or returns the actual number of bytes read on success
//  Note:
//    Blocking but times out after E2_TIMEOUT.
//-----------------------------------------------------------------------------
uint16_t E2_Read(void* pData, uint16_t Address, uint16_t Count)
{
24000498:	b580      	push	{r7, lr}
2400049a:	b086      	sub	sp, #24
2400049c:	af04      	add	r7, sp, #16
2400049e:	6078      	str	r0, [r7, #4]
240004a0:	460b      	mov	r3, r1
240004a2:	807b      	strh	r3, [r7, #2]
240004a4:	4613      	mov	r3, r2
240004a6:	803b      	strh	r3, [r7, #0]
	//Validate arguments
	if((pData == NULL) || (Address >= E2_SIZE) || (Count == 0))
240004a8:	687b      	ldr	r3, [r7, #4]
240004aa:	2b00      	cmp	r3, #0
240004ac:	d006      	beq.n	240004bc <E2_Read+0x24>
240004ae:	887b      	ldrh	r3, [r7, #2]
240004b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
240004b4:	d202      	bcs.n	240004bc <E2_Read+0x24>
240004b6:	883b      	ldrh	r3, [r7, #0]
240004b8:	2b00      	cmp	r3, #0
240004ba:	d101      	bne.n	240004c0 <E2_Read+0x28>
		return 0;
240004bc:	2300      	movs	r3, #0
240004be:	e022      	b.n	24000506 <E2_Read+0x6e>

	//Validate access range
	if((Address + Count) > E2_SIZE)
240004c0:	887a      	ldrh	r2, [r7, #2]
240004c2:	883b      	ldrh	r3, [r7, #0]
240004c4:	4413      	add	r3, r2
240004c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
240004ca:	dd01      	ble.n	240004d0 <E2_Read+0x38>
		return 0;
240004cc:	2300      	movs	r3, #0
240004ce:	e01a      	b.n	24000506 <E2_Read+0x6e>

	//Make sure writing to device is disabled in case it was left enabled somehow
	E2_WRITE_DISABLE();
240004d0:	2201      	movs	r2, #1
240004d2:	2108      	movs	r1, #8
240004d4:	480e      	ldr	r0, [pc, #56]	; (24000510 <E2_Read+0x78>)
240004d6:	f000 fe6d 	bl	240011b4 <HAL_GPIO_WritePin>

	//Read data
	if(HAL_I2C_Mem_Read(&E2_I2C, E2_PHY_ADDRESS(Address), E2_MEM_ADDRESS(Address), 1, pData, Count, E2_TIMEOUT) != HAL_OK)
240004da:	887b      	ldrh	r3, [r7, #2]
240004dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
240004e0:	b29a      	uxth	r2, r3
240004e2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
240004e6:	9302      	str	r3, [sp, #8]
240004e8:	883b      	ldrh	r3, [r7, #0]
240004ea:	9301      	str	r3, [sp, #4]
240004ec:	687b      	ldr	r3, [r7, #4]
240004ee:	9300      	str	r3, [sp, #0]
240004f0:	2301      	movs	r3, #1
240004f2:	21a0      	movs	r1, #160	; 0xa0
240004f4:	4807      	ldr	r0, [pc, #28]	; (24000514 <E2_Read+0x7c>)
240004f6:	f001 f81b 	bl	24001530 <HAL_I2C_Mem_Read>
240004fa:	4603      	mov	r3, r0
240004fc:	2b00      	cmp	r3, #0
240004fe:	d001      	beq.n	24000504 <E2_Read+0x6c>
		return 0;
24000500:	2300      	movs	r3, #0
24000502:	e000      	b.n	24000506 <E2_Read+0x6e>

	return Count;
24000504:	883b      	ldrh	r3, [r7, #0]
}
24000506:	4618      	mov	r0, r3
24000508:	3708      	adds	r7, #8
2400050a:	46bd      	mov	sp, r7
2400050c:	bd80      	pop	{r7, pc}
2400050e:	bf00      	nop
24000510:	58021000 	.word	0x58021000
24000514:	24000300 	.word	0x24000300

24000518 <E2_Write>:
//    Blocking but times out after E2_TIMEOUT.
//    Writing operations smaller than page size are managed without loss of data.
//    Writing operations across device pages are managed.
//-----------------------------------------------------------------------------
uint16_t E2_Write(void* pData, uint16_t Address, uint16_t Count)
{
24000518:	b580      	push	{r7, lr}
2400051a:	b092      	sub	sp, #72	; 0x48
2400051c:	af04      	add	r7, sp, #16
2400051e:	6078      	str	r0, [r7, #4]
24000520:	460b      	mov	r3, r1
24000522:	807b      	strh	r3, [r7, #2]
24000524:	4613      	mov	r3, r2
24000526:	803b      	strh	r3, [r7, #0]
	uint8_t  TmpBuffer[E2_PAGE_SIZE];
	bool_t   Error;
	uint8_t* Data;

	//Validate arguments
	if((pData == NULL) || (Address >= E2_SIZE) || (Count == 0))
24000528:	687b      	ldr	r3, [r7, #4]
2400052a:	2b00      	cmp	r3, #0
2400052c:	d006      	beq.n	2400053c <E2_Write+0x24>
2400052e:	887b      	ldrh	r3, [r7, #2]
24000530:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
24000534:	d202      	bcs.n	2400053c <E2_Write+0x24>
24000536:	883b      	ldrh	r3, [r7, #0]
24000538:	2b00      	cmp	r3, #0
2400053a:	d101      	bne.n	24000540 <E2_Write+0x28>
		return 0;
2400053c:	2300      	movs	r3, #0
2400053e:	e085      	b.n	2400064c <E2_Write+0x134>

	//Validate access range
	if((Address + Count) > E2_SIZE)
24000540:	887a      	ldrh	r2, [r7, #2]
24000542:	883b      	ldrh	r3, [r7, #0]
24000544:	4413      	add	r3, r2
24000546:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
2400054a:	dd01      	ble.n	24000550 <E2_Write+0x38>
		return 0;
2400054c:	2300      	movs	r3, #0
2400054e:	e07d      	b.n	2400064c <E2_Write+0x134>

	Data = (uint8_t*)pData;
24000550:	687b      	ldr	r3, [r7, #4]
24000552:	62fb      	str	r3, [r7, #44]	; 0x2c

	//Write data
	Index = 0;   //Pointer to data in input buffer
24000554:	2300      	movs	r3, #0
24000556:	86bb      	strh	r3, [r7, #52]	; 0x34
	Error = FALSE;
24000558:	2300      	movs	r3, #0
2400055a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	//Enable writing to device
	E2_WRITE_ENABLE();
2400055e:	2200      	movs	r2, #0
24000560:	2108      	movs	r1, #8
24000562:	483c      	ldr	r0, [pc, #240]	; (24000654 <E2_Write+0x13c>)
24000564:	f000 fe26 	bl	240011b4 <HAL_GPIO_WritePin>

	do
	{
		//Get base page address where to write data
		Page   = (Address / E2_PAGE_SIZE) * E2_PAGE_SIZE;
24000568:	887b      	ldrh	r3, [r7, #2]
2400056a:	095b      	lsrs	r3, r3, #5
2400056c:	b29b      	uxth	r3, r3
2400056e:	015b      	lsls	r3, r3, #5
24000570:	857b      	strh	r3, [r7, #42]	; 0x2a
		Offset = Address % E2_PAGE_SIZE;
24000572:	887b      	ldrh	r3, [r7, #2]
24000574:	f003 031f 	and.w	r3, r3, #31
24000578:	86fb      	strh	r3, [r7, #54]	; 0x36

		//Read contents of that page in temporary buffer
		if(HAL_I2C_Mem_Read(&E2_I2C, E2_PHY_ADDRESS(Page), E2_MEM_ADDRESS(Page), 1, TmpBuffer, E2_PAGE_SIZE, E2_TIMEOUT) != HAL_OK)
2400057a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
2400057c:	f3c3 030b 	ubfx	r3, r3, #0, #12
24000580:	b29a      	uxth	r2, r3
24000582:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
24000586:	9302      	str	r3, [sp, #8]
24000588:	2320      	movs	r3, #32
2400058a:	9301      	str	r3, [sp, #4]
2400058c:	f107 0308 	add.w	r3, r7, #8
24000590:	9300      	str	r3, [sp, #0]
24000592:	2301      	movs	r3, #1
24000594:	21a0      	movs	r1, #160	; 0xa0
24000596:	4830      	ldr	r0, [pc, #192]	; (24000658 <E2_Write+0x140>)
24000598:	f000 ffca 	bl	24001530 <HAL_I2C_Mem_Read>
2400059c:	4603      	mov	r3, r0
2400059e:	2b00      	cmp	r3, #0
240005a0:	d002      	beq.n	240005a8 <E2_Write+0x90>
			Error = TRUE;
240005a2:	2301      	movs	r3, #1
240005a4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		//Write data from input buffer to current page range
		do
		{
			TmpBuffer[Offset] = Data[Index];
240005a8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
240005aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
240005ac:	441a      	add	r2, r3
240005ae:	8efb      	ldrh	r3, [r7, #54]	; 0x36
240005b0:	7812      	ldrb	r2, [r2, #0]
240005b2:	3338      	adds	r3, #56	; 0x38
240005b4:	443b      	add	r3, r7
240005b6:	f803 2c30 	strb.w	r2, [r3, #-48]
			Offset++;
240005ba:	8efb      	ldrh	r3, [r7, #54]	; 0x36
240005bc:	3301      	adds	r3, #1
240005be:	86fb      	strh	r3, [r7, #54]	; 0x36
			Index++;
240005c0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
240005c2:	3301      	adds	r3, #1
240005c4:	86bb      	strh	r3, [r7, #52]	; 0x34
			Address++;
240005c6:	887b      	ldrh	r3, [r7, #2]
240005c8:	3301      	adds	r3, #1
240005ca:	807b      	strh	r3, [r7, #2]
			Count--;
240005cc:	883b      	ldrh	r3, [r7, #0]
240005ce:	3b01      	subs	r3, #1
240005d0:	803b      	strh	r3, [r7, #0]
		}
		while((Offset < E2_PAGE_SIZE) && (Count > 0));
240005d2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
240005d4:	2b1f      	cmp	r3, #31
240005d6:	d802      	bhi.n	240005de <E2_Write+0xc6>
240005d8:	883b      	ldrh	r3, [r7, #0]
240005da:	2b00      	cmp	r3, #0
240005dc:	d1e4      	bne.n	240005a8 <E2_Write+0x90>

		//Write page back to E2
		if(HAL_I2C_Mem_Write(&E2_I2C, E2_PHY_ADDRESS(Page), E2_MEM_ADDRESS(Page), 1, TmpBuffer, E2_PAGE_SIZE, E2_TIMEOUT) != HAL_OK)
240005de:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
240005e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
240005e4:	b29a      	uxth	r2, r3
240005e6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
240005ea:	9302      	str	r3, [sp, #8]
240005ec:	2320      	movs	r3, #32
240005ee:	9301      	str	r3, [sp, #4]
240005f0:	f107 0308 	add.w	r3, r7, #8
240005f4:	9300      	str	r3, [sp, #0]
240005f6:	2301      	movs	r3, #1
240005f8:	21a0      	movs	r1, #160	; 0xa0
240005fa:	4817      	ldr	r0, [pc, #92]	; (24000658 <E2_Write+0x140>)
240005fc:	f000 fe84 	bl	24001308 <HAL_I2C_Mem_Write>
24000600:	4603      	mov	r3, r0
24000602:	2b00      	cmp	r3, #0
24000604:	d002      	beq.n	2400060c <E2_Write+0xf4>
			Error = TRUE;
24000606:	2301      	movs	r3, #1
24000608:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		//Wait for write cycle to complete
		if(HAL_I2C_IsDeviceReady(&E2_I2C, E2_ADDRESS, E2_BUSY_CHECK, E2_TIMEOUT) != HAL_OK)
2400060c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
24000610:	2264      	movs	r2, #100	; 0x64
24000612:	21a0      	movs	r1, #160	; 0xa0
24000614:	4810      	ldr	r0, [pc, #64]	; (24000658 <E2_Write+0x140>)
24000616:	f001 f8a5 	bl	24001764 <HAL_I2C_IsDeviceReady>
2400061a:	4603      	mov	r3, r0
2400061c:	2b00      	cmp	r3, #0
2400061e:	d002      	beq.n	24000626 <E2_Write+0x10e>
			Error = TRUE;
24000620:	2301      	movs	r3, #1
24000622:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	}
	while((Count > 0) && (!Error));
24000626:	883b      	ldrh	r3, [r7, #0]
24000628:	2b00      	cmp	r3, #0
2400062a:	d003      	beq.n	24000634 <E2_Write+0x11c>
2400062c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
24000630:	2b00      	cmp	r3, #0
24000632:	d099      	beq.n	24000568 <E2_Write+0x50>

	//Disable writing to device
	E2_WRITE_DISABLE();
24000634:	2201      	movs	r2, #1
24000636:	2108      	movs	r1, #8
24000638:	4806      	ldr	r0, [pc, #24]	; (24000654 <E2_Write+0x13c>)
2400063a:	f000 fdbb 	bl	240011b4 <HAL_GPIO_WritePin>

	if(Error)
2400063e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
24000642:	2b00      	cmp	r3, #0
24000644:	d001      	beq.n	2400064a <E2_Write+0x132>
		return 0;
24000646:	2300      	movs	r3, #0
24000648:	e000      	b.n	2400064c <E2_Write+0x134>

	return Index;
2400064a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
}
2400064c:	4618      	mov	r0, r3
2400064e:	3738      	adds	r7, #56	; 0x38
24000650:	46bd      	mov	sp, r7
24000652:	bd80      	pop	{r7, pc}
24000654:	58021000 	.word	0x58021000
24000658:	24000300 	.word	0x24000300

2400065c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
2400065c:	b580      	push	{r7, lr}
2400065e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
24000660:	f000 fa8a 	bl	24000b78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
24000664:	f000 f806 	bl	24000674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
//  SCB->VTOR = 0x24000000;
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
24000668:	f000 f8b4 	bl	240007d4 <MX_GPIO_Init>
  MX_I2C2_Init();
2400066c:	f000 f872 	bl	24000754 <MX_I2C2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
24000670:	e7fe      	b.n	24000670 <main+0x14>
	...

24000674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
24000674:	b580      	push	{r7, lr}
24000676:	b09c      	sub	sp, #112	; 0x70
24000678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
2400067a:	f107 0324 	add.w	r3, r7, #36	; 0x24
2400067e:	224c      	movs	r2, #76	; 0x4c
24000680:	2100      	movs	r1, #0
24000682:	4618      	mov	r0, r3
24000684:	f003 ff52 	bl	2400452c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
24000688:	1d3b      	adds	r3, r7, #4
2400068a:	2220      	movs	r2, #32
2400068c:	2100      	movs	r1, #0
2400068e:	4618      	mov	r0, r3
24000690:	f003 ff4c 	bl	2400452c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
24000694:	2004      	movs	r0, #4
24000696:	f001 fcbd 	bl	24002014 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
2400069a:	2300      	movs	r3, #0
2400069c:	603b      	str	r3, [r7, #0]
2400069e:	4b2c      	ldr	r3, [pc, #176]	; (24000750 <SystemClock_Config+0xdc>)
240006a0:	699b      	ldr	r3, [r3, #24]
240006a2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
240006a6:	4a2a      	ldr	r2, [pc, #168]	; (24000750 <SystemClock_Config+0xdc>)
240006a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
240006ac:	6193      	str	r3, [r2, #24]
240006ae:	4b28      	ldr	r3, [pc, #160]	; (24000750 <SystemClock_Config+0xdc>)
240006b0:	699b      	ldr	r3, [r3, #24]
240006b2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
240006b6:	603b      	str	r3, [r7, #0]
240006b8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
240006ba:	bf00      	nop
240006bc:	4b24      	ldr	r3, [pc, #144]	; (24000750 <SystemClock_Config+0xdc>)
240006be:	699b      	ldr	r3, [r3, #24]
240006c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
240006c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
240006c8:	d1f8      	bne.n	240006bc <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
240006ca:	2301      	movs	r3, #1
240006cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
240006ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
240006d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
240006d4:	2302      	movs	r3, #2
240006d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
240006d8:	2302      	movs	r3, #2
240006da:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
240006dc:	2302      	movs	r3, #2
240006de:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 15;
240006e0:	230f      	movs	r3, #15
240006e2:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
240006e4:	2302      	movs	r3, #2
240006e6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
240006e8:	2302      	movs	r3, #2
240006ea:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
240006ec:	2302      	movs	r3, #2
240006ee:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
240006f0:	230c      	movs	r3, #12
240006f2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
240006f4:	2300      	movs	r3, #0
240006f6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 2950;
240006f8:	f640 3386 	movw	r3, #2950	; 0xb86
240006fc:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
240006fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
24000702:	4618      	mov	r0, r3
24000704:	f001 fce0 	bl	240020c8 <HAL_RCC_OscConfig>
24000708:	4603      	mov	r3, r0
2400070a:	2b00      	cmp	r3, #0
2400070c:	d001      	beq.n	24000712 <SystemClock_Config+0x9e>
  {
    Error_Handler();
2400070e:	f000 f8d9 	bl	240008c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
24000712:	233f      	movs	r3, #63	; 0x3f
24000714:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
24000716:	2303      	movs	r3, #3
24000718:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
2400071a:	2300      	movs	r3, #0
2400071c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
2400071e:	2308      	movs	r3, #8
24000720:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
24000722:	2340      	movs	r3, #64	; 0x40
24000724:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
24000726:	2340      	movs	r3, #64	; 0x40
24000728:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
2400072a:	f44f 6380 	mov.w	r3, #1024	; 0x400
2400072e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
24000730:	2340      	movs	r3, #64	; 0x40
24000732:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
24000734:	1d3b      	adds	r3, r7, #4
24000736:	2101      	movs	r1, #1
24000738:	4618      	mov	r0, r3
2400073a:	f002 f89f 	bl	2400287c <HAL_RCC_ClockConfig>
2400073e:	4603      	mov	r3, r0
24000740:	2b00      	cmp	r3, #0
24000742:	d001      	beq.n	24000748 <SystemClock_Config+0xd4>
  {
    Error_Handler();
24000744:	f000 f8be 	bl	240008c4 <Error_Handler>
  }
}
24000748:	bf00      	nop
2400074a:	3770      	adds	r7, #112	; 0x70
2400074c:	46bd      	mov	sp, r7
2400074e:	bd80      	pop	{r7, pc}
24000750:	58024800 	.word	0x58024800

24000754 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
24000754:	b580      	push	{r7, lr}
24000756:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
24000758:	4b1b      	ldr	r3, [pc, #108]	; (240007c8 <MX_I2C2_Init+0x74>)
2400075a:	4a1c      	ldr	r2, [pc, #112]	; (240007cc <MX_I2C2_Init+0x78>)
2400075c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0xC0000709;
2400075e:	4b1a      	ldr	r3, [pc, #104]	; (240007c8 <MX_I2C2_Init+0x74>)
24000760:	4a1b      	ldr	r2, [pc, #108]	; (240007d0 <MX_I2C2_Init+0x7c>)
24000762:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
24000764:	4b18      	ldr	r3, [pc, #96]	; (240007c8 <MX_I2C2_Init+0x74>)
24000766:	2200      	movs	r2, #0
24000768:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
2400076a:	4b17      	ldr	r3, [pc, #92]	; (240007c8 <MX_I2C2_Init+0x74>)
2400076c:	2201      	movs	r2, #1
2400076e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
24000770:	4b15      	ldr	r3, [pc, #84]	; (240007c8 <MX_I2C2_Init+0x74>)
24000772:	2200      	movs	r2, #0
24000774:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
24000776:	4b14      	ldr	r3, [pc, #80]	; (240007c8 <MX_I2C2_Init+0x74>)
24000778:	2200      	movs	r2, #0
2400077a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
2400077c:	4b12      	ldr	r3, [pc, #72]	; (240007c8 <MX_I2C2_Init+0x74>)
2400077e:	2200      	movs	r2, #0
24000780:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
24000782:	4b11      	ldr	r3, [pc, #68]	; (240007c8 <MX_I2C2_Init+0x74>)
24000784:	2200      	movs	r2, #0
24000786:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
24000788:	4b0f      	ldr	r3, [pc, #60]	; (240007c8 <MX_I2C2_Init+0x74>)
2400078a:	2200      	movs	r2, #0
2400078c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
2400078e:	480e      	ldr	r0, [pc, #56]	; (240007c8 <MX_I2C2_Init+0x74>)
24000790:	f000 fd2a 	bl	240011e8 <HAL_I2C_Init>
24000794:	4603      	mov	r3, r0
24000796:	2b00      	cmp	r3, #0
24000798:	d001      	beq.n	2400079e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
2400079a:	f000 f893 	bl	240008c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
2400079e:	2100      	movs	r1, #0
240007a0:	4809      	ldr	r0, [pc, #36]	; (240007c8 <MX_I2C2_Init+0x74>)
240007a2:	f001 fb9f 	bl	24001ee4 <HAL_I2CEx_ConfigAnalogFilter>
240007a6:	4603      	mov	r3, r0
240007a8:	2b00      	cmp	r3, #0
240007aa:	d001      	beq.n	240007b0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
240007ac:	f000 f88a 	bl	240008c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
240007b0:	2100      	movs	r1, #0
240007b2:	4805      	ldr	r0, [pc, #20]	; (240007c8 <MX_I2C2_Init+0x74>)
240007b4:	f001 fbe1 	bl	24001f7a <HAL_I2CEx_ConfigDigitalFilter>
240007b8:	4603      	mov	r3, r0
240007ba:	2b00      	cmp	r3, #0
240007bc:	d001      	beq.n	240007c2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
240007be:	f000 f881 	bl	240008c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
240007c2:	bf00      	nop
240007c4:	bd80      	pop	{r7, pc}
240007c6:	bf00      	nop
240007c8:	24000300 	.word	0x24000300
240007cc:	40005800 	.word	0x40005800
240007d0:	c0000709 	.word	0xc0000709

240007d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
240007d4:	b580      	push	{r7, lr}
240007d6:	b08a      	sub	sp, #40	; 0x28
240007d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
240007da:	f107 0314 	add.w	r3, r7, #20
240007de:	2200      	movs	r2, #0
240007e0:	601a      	str	r2, [r3, #0]
240007e2:	605a      	str	r2, [r3, #4]
240007e4:	609a      	str	r2, [r3, #8]
240007e6:	60da      	str	r2, [r3, #12]
240007e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
240007ea:	4b31      	ldr	r3, [pc, #196]	; (240008b0 <MX_GPIO_Init+0xdc>)
240007ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
240007f0:	4a2f      	ldr	r2, [pc, #188]	; (240008b0 <MX_GPIO_Init+0xdc>)
240007f2:	f043 0301 	orr.w	r3, r3, #1
240007f6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
240007fa:	4b2d      	ldr	r3, [pc, #180]	; (240008b0 <MX_GPIO_Init+0xdc>)
240007fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000800:	f003 0301 	and.w	r3, r3, #1
24000804:	613b      	str	r3, [r7, #16]
24000806:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
24000808:	4b29      	ldr	r3, [pc, #164]	; (240008b0 <MX_GPIO_Init+0xdc>)
2400080a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
2400080e:	4a28      	ldr	r2, [pc, #160]	; (240008b0 <MX_GPIO_Init+0xdc>)
24000810:	f043 0310 	orr.w	r3, r3, #16
24000814:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
24000818:	4b25      	ldr	r3, [pc, #148]	; (240008b0 <MX_GPIO_Init+0xdc>)
2400081a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
2400081e:	f003 0310 	and.w	r3, r3, #16
24000822:	60fb      	str	r3, [r7, #12]
24000824:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
24000826:	4b22      	ldr	r3, [pc, #136]	; (240008b0 <MX_GPIO_Init+0xdc>)
24000828:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
2400082c:	4a20      	ldr	r2, [pc, #128]	; (240008b0 <MX_GPIO_Init+0xdc>)
2400082e:	f043 0304 	orr.w	r3, r3, #4
24000832:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
24000836:	4b1e      	ldr	r3, [pc, #120]	; (240008b0 <MX_GPIO_Init+0xdc>)
24000838:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
2400083c:	f003 0304 	and.w	r3, r3, #4
24000840:	60bb      	str	r3, [r7, #8]
24000842:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
24000844:	4b1a      	ldr	r3, [pc, #104]	; (240008b0 <MX_GPIO_Init+0xdc>)
24000846:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
2400084a:	4a19      	ldr	r2, [pc, #100]	; (240008b0 <MX_GPIO_Init+0xdc>)
2400084c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
24000850:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
24000854:	4b16      	ldr	r3, [pc, #88]	; (240008b0 <MX_GPIO_Init+0xdc>)
24000856:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
2400085a:	f003 0380 	and.w	r3, r3, #128	; 0x80
2400085e:	607b      	str	r3, [r7, #4]
24000860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
24000862:	4b13      	ldr	r3, [pc, #76]	; (240008b0 <MX_GPIO_Init+0xdc>)
24000864:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000868:	4a11      	ldr	r2, [pc, #68]	; (240008b0 <MX_GPIO_Init+0xdc>)
2400086a:	f043 0302 	orr.w	r3, r3, #2
2400086e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
24000872:	4b0f      	ldr	r3, [pc, #60]	; (240008b0 <MX_GPIO_Init+0xdc>)
24000874:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000878:	f003 0302 	and.w	r3, r3, #2
2400087c:	603b      	str	r3, [r7, #0]
2400087e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(E2_WP_GPIO_Port, E2_WP_Pin, GPIO_PIN_RESET);
24000880:	2200      	movs	r2, #0
24000882:	2108      	movs	r1, #8
24000884:	480b      	ldr	r0, [pc, #44]	; (240008b4 <MX_GPIO_Init+0xe0>)
24000886:	f000 fc95 	bl	240011b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : E2_WP_Pin */
  GPIO_InitStruct.Pin = E2_WP_Pin;
2400088a:	2308      	movs	r3, #8
2400088c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
2400088e:	2301      	movs	r3, #1
24000890:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
24000892:	2300      	movs	r3, #0
24000894:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
24000896:	2300      	movs	r3, #0
24000898:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(E2_WP_GPIO_Port, &GPIO_InitStruct);
2400089a:	f107 0314 	add.w	r3, r7, #20
2400089e:	4619      	mov	r1, r3
240008a0:	4804      	ldr	r0, [pc, #16]	; (240008b4 <MX_GPIO_Init+0xe0>)
240008a2:	f000 fadf 	bl	24000e64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
240008a6:	bf00      	nop
240008a8:	3728      	adds	r7, #40	; 0x28
240008aa:	46bd      	mov	sp, r7
240008ac:	bd80      	pop	{r7, pc}
240008ae:	bf00      	nop
240008b0:	58024400 	.word	0x58024400
240008b4:	58021000 	.word	0x58021000

240008b8 <MX_I2C2_Init_External>:

/* USER CODE BEGIN 4 */
void MX_I2C2_Init_External(void)
{
240008b8:	b580      	push	{r7, lr}
240008ba:	af00      	add	r7, sp, #0
	MX_I2C2_Init();
240008bc:	f7ff ff4a 	bl	24000754 <MX_I2C2_Init>
}
240008c0:	bf00      	nop
240008c2:	bd80      	pop	{r7, pc}

240008c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
240008c4:	b480      	push	{r7}
240008c6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
240008c8:	b672      	cpsid	i
}
240008ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
240008cc:	e7fe      	b.n	240008cc <Error_Handler+0x8>
	...

240008d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
240008d0:	b480      	push	{r7}
240008d2:	b083      	sub	sp, #12
240008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
240008d6:	4b0a      	ldr	r3, [pc, #40]	; (24000900 <HAL_MspInit+0x30>)
240008d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
240008dc:	4a08      	ldr	r2, [pc, #32]	; (24000900 <HAL_MspInit+0x30>)
240008de:	f043 0302 	orr.w	r3, r3, #2
240008e2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
240008e6:	4b06      	ldr	r3, [pc, #24]	; (24000900 <HAL_MspInit+0x30>)
240008e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
240008ec:	f003 0302 	and.w	r3, r3, #2
240008f0:	607b      	str	r3, [r7, #4]
240008f2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
240008f4:	bf00      	nop
240008f6:	370c      	adds	r7, #12
240008f8:	46bd      	mov	sp, r7
240008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
240008fe:	4770      	bx	lr
24000900:	58024400 	.word	0x58024400

24000904 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
24000904:	b580      	push	{r7, lr}
24000906:	b0b8      	sub	sp, #224	; 0xe0
24000908:	af00      	add	r7, sp, #0
2400090a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
2400090c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
24000910:	2200      	movs	r2, #0
24000912:	601a      	str	r2, [r3, #0]
24000914:	605a      	str	r2, [r3, #4]
24000916:	609a      	str	r2, [r3, #8]
24000918:	60da      	str	r2, [r3, #12]
2400091a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
2400091c:	f107 0310 	add.w	r3, r7, #16
24000920:	22b8      	movs	r2, #184	; 0xb8
24000922:	2100      	movs	r1, #0
24000924:	4618      	mov	r0, r3
24000926:	f003 fe01 	bl	2400452c <memset>
  if(hi2c->Instance==I2C2)
2400092a:	687b      	ldr	r3, [r7, #4]
2400092c:	681b      	ldr	r3, [r3, #0]
2400092e:	4a27      	ldr	r2, [pc, #156]	; (240009cc <HAL_I2C_MspInit+0xc8>)
24000930:	4293      	cmp	r3, r2
24000932:	d146      	bne.n	240009c2 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
24000934:	f04f 0208 	mov.w	r2, #8
24000938:	f04f 0300 	mov.w	r3, #0
2400093c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
24000940:	2300      	movs	r3, #0
24000942:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
24000946:	f107 0310 	add.w	r3, r7, #16
2400094a:	4618      	mov	r0, r3
2400094c:	f002 fac6 	bl	24002edc <HAL_RCCEx_PeriphCLKConfig>
24000950:	4603      	mov	r3, r0
24000952:	2b00      	cmp	r3, #0
24000954:	d001      	beq.n	2400095a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
24000956:	f7ff ffb5 	bl	240008c4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
2400095a:	4b1d      	ldr	r3, [pc, #116]	; (240009d0 <HAL_I2C_MspInit+0xcc>)
2400095c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000960:	4a1b      	ldr	r2, [pc, #108]	; (240009d0 <HAL_I2C_MspInit+0xcc>)
24000962:	f043 0302 	orr.w	r3, r3, #2
24000966:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
2400096a:	4b19      	ldr	r3, [pc, #100]	; (240009d0 <HAL_I2C_MspInit+0xcc>)
2400096c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
24000970:	f003 0302 	and.w	r3, r3, #2
24000974:	60fb      	str	r3, [r7, #12]
24000976:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
24000978:	f44f 6340 	mov.w	r3, #3072	; 0xc00
2400097c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
24000980:	2312      	movs	r3, #18
24000982:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
24000986:	2300      	movs	r3, #0
24000988:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
2400098c:	2300      	movs	r3, #0
2400098e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
24000992:	2304      	movs	r3, #4
24000994:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
24000998:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
2400099c:	4619      	mov	r1, r3
2400099e:	480d      	ldr	r0, [pc, #52]	; (240009d4 <HAL_I2C_MspInit+0xd0>)
240009a0:	f000 fa60 	bl	24000e64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
240009a4:	4b0a      	ldr	r3, [pc, #40]	; (240009d0 <HAL_I2C_MspInit+0xcc>)
240009a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
240009aa:	4a09      	ldr	r2, [pc, #36]	; (240009d0 <HAL_I2C_MspInit+0xcc>)
240009ac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
240009b0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
240009b4:	4b06      	ldr	r3, [pc, #24]	; (240009d0 <HAL_I2C_MspInit+0xcc>)
240009b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
240009ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
240009be:	60bb      	str	r3, [r7, #8]
240009c0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
240009c2:	bf00      	nop
240009c4:	37e0      	adds	r7, #224	; 0xe0
240009c6:	46bd      	mov	sp, r7
240009c8:	bd80      	pop	{r7, pc}
240009ca:	bf00      	nop
240009cc:	40005800 	.word	0x40005800
240009d0:	58024400 	.word	0x58024400
240009d4:	58020400 	.word	0x58020400

240009d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
240009d8:	b480      	push	{r7}
240009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
240009dc:	e7fe      	b.n	240009dc <NMI_Handler+0x4>

240009de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
240009de:	b480      	push	{r7}
240009e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
240009e2:	e7fe      	b.n	240009e2 <HardFault_Handler+0x4>

240009e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
240009e4:	b480      	push	{r7}
240009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
240009e8:	e7fe      	b.n	240009e8 <MemManage_Handler+0x4>

240009ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
240009ea:	b480      	push	{r7}
240009ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
240009ee:	e7fe      	b.n	240009ee <BusFault_Handler+0x4>

240009f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
240009f0:	b480      	push	{r7}
240009f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
240009f4:	e7fe      	b.n	240009f4 <UsageFault_Handler+0x4>

240009f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
240009f6:	b480      	push	{r7}
240009f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
240009fa:	bf00      	nop
240009fc:	46bd      	mov	sp, r7
240009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
24000a02:	4770      	bx	lr

24000a04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
24000a04:	b480      	push	{r7}
24000a06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
24000a08:	bf00      	nop
24000a0a:	46bd      	mov	sp, r7
24000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
24000a10:	4770      	bx	lr

24000a12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
24000a12:	b480      	push	{r7}
24000a14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
24000a16:	bf00      	nop
24000a18:	46bd      	mov	sp, r7
24000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
24000a1e:	4770      	bx	lr

24000a20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
24000a20:	b580      	push	{r7, lr}
24000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
24000a24:	f000 f91a 	bl	24000c5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
24000a28:	bf00      	nop
24000a2a:	bd80      	pop	{r7, pc}

24000a2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
24000a2c:	b480      	push	{r7}
24000a2e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
24000a30:	4b34      	ldr	r3, [pc, #208]	; (24000b04 <SystemInit+0xd8>)
24000a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
24000a36:	4a33      	ldr	r2, [pc, #204]	; (24000b04 <SystemInit+0xd8>)
24000a38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
24000a3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
24000a40:	4b31      	ldr	r3, [pc, #196]	; (24000b08 <SystemInit+0xdc>)
24000a42:	681b      	ldr	r3, [r3, #0]
24000a44:	f003 030f 	and.w	r3, r3, #15
24000a48:	2b06      	cmp	r3, #6
24000a4a:	d807      	bhi.n	24000a5c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
24000a4c:	4b2e      	ldr	r3, [pc, #184]	; (24000b08 <SystemInit+0xdc>)
24000a4e:	681b      	ldr	r3, [r3, #0]
24000a50:	f023 030f 	bic.w	r3, r3, #15
24000a54:	4a2c      	ldr	r2, [pc, #176]	; (24000b08 <SystemInit+0xdc>)
24000a56:	f043 0307 	orr.w	r3, r3, #7
24000a5a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
24000a5c:	4b2b      	ldr	r3, [pc, #172]	; (24000b0c <SystemInit+0xe0>)
24000a5e:	681b      	ldr	r3, [r3, #0]
24000a60:	4a2a      	ldr	r2, [pc, #168]	; (24000b0c <SystemInit+0xe0>)
24000a62:	f043 0301 	orr.w	r3, r3, #1
24000a66:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
24000a68:	4b28      	ldr	r3, [pc, #160]	; (24000b0c <SystemInit+0xe0>)
24000a6a:	2200      	movs	r2, #0
24000a6c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
24000a6e:	4b27      	ldr	r3, [pc, #156]	; (24000b0c <SystemInit+0xe0>)
24000a70:	681a      	ldr	r2, [r3, #0]
24000a72:	4926      	ldr	r1, [pc, #152]	; (24000b0c <SystemInit+0xe0>)
24000a74:	4b26      	ldr	r3, [pc, #152]	; (24000b10 <SystemInit+0xe4>)
24000a76:	4013      	ands	r3, r2
24000a78:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
24000a7a:	4b23      	ldr	r3, [pc, #140]	; (24000b08 <SystemInit+0xdc>)
24000a7c:	681b      	ldr	r3, [r3, #0]
24000a7e:	f003 0308 	and.w	r3, r3, #8
24000a82:	2b00      	cmp	r3, #0
24000a84:	d007      	beq.n	24000a96 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
24000a86:	4b20      	ldr	r3, [pc, #128]	; (24000b08 <SystemInit+0xdc>)
24000a88:	681b      	ldr	r3, [r3, #0]
24000a8a:	f023 030f 	bic.w	r3, r3, #15
24000a8e:	4a1e      	ldr	r2, [pc, #120]	; (24000b08 <SystemInit+0xdc>)
24000a90:	f043 0307 	orr.w	r3, r3, #7
24000a94:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
24000a96:	4b1d      	ldr	r3, [pc, #116]	; (24000b0c <SystemInit+0xe0>)
24000a98:	2200      	movs	r2, #0
24000a9a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
24000a9c:	4b1b      	ldr	r3, [pc, #108]	; (24000b0c <SystemInit+0xe0>)
24000a9e:	2200      	movs	r2, #0
24000aa0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
24000aa2:	4b1a      	ldr	r3, [pc, #104]	; (24000b0c <SystemInit+0xe0>)
24000aa4:	2200      	movs	r2, #0
24000aa6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
24000aa8:	4b18      	ldr	r3, [pc, #96]	; (24000b0c <SystemInit+0xe0>)
24000aaa:	4a1a      	ldr	r2, [pc, #104]	; (24000b14 <SystemInit+0xe8>)
24000aac:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
24000aae:	4b17      	ldr	r3, [pc, #92]	; (24000b0c <SystemInit+0xe0>)
24000ab0:	4a19      	ldr	r2, [pc, #100]	; (24000b18 <SystemInit+0xec>)
24000ab2:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
24000ab4:	4b15      	ldr	r3, [pc, #84]	; (24000b0c <SystemInit+0xe0>)
24000ab6:	4a19      	ldr	r2, [pc, #100]	; (24000b1c <SystemInit+0xf0>)
24000ab8:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
24000aba:	4b14      	ldr	r3, [pc, #80]	; (24000b0c <SystemInit+0xe0>)
24000abc:	2200      	movs	r2, #0
24000abe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
24000ac0:	4b12      	ldr	r3, [pc, #72]	; (24000b0c <SystemInit+0xe0>)
24000ac2:	4a16      	ldr	r2, [pc, #88]	; (24000b1c <SystemInit+0xf0>)
24000ac4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
24000ac6:	4b11      	ldr	r3, [pc, #68]	; (24000b0c <SystemInit+0xe0>)
24000ac8:	2200      	movs	r2, #0
24000aca:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
24000acc:	4b0f      	ldr	r3, [pc, #60]	; (24000b0c <SystemInit+0xe0>)
24000ace:	4a13      	ldr	r2, [pc, #76]	; (24000b1c <SystemInit+0xf0>)
24000ad0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
24000ad2:	4b0e      	ldr	r3, [pc, #56]	; (24000b0c <SystemInit+0xe0>)
24000ad4:	2200      	movs	r2, #0
24000ad6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
24000ad8:	4b0c      	ldr	r3, [pc, #48]	; (24000b0c <SystemInit+0xe0>)
24000ada:	681b      	ldr	r3, [r3, #0]
24000adc:	4a0b      	ldr	r2, [pc, #44]	; (24000b0c <SystemInit+0xe0>)
24000ade:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
24000ae2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
24000ae4:	4b09      	ldr	r3, [pc, #36]	; (24000b0c <SystemInit+0xe0>)
24000ae6:	2200      	movs	r2, #0
24000ae8:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
24000aea:	4b0d      	ldr	r3, [pc, #52]	; (24000b20 <SystemInit+0xf4>)
24000aec:	f243 02d2 	movw	r2, #12498	; 0x30d2
24000af0:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
24000af2:	4b04      	ldr	r3, [pc, #16]	; (24000b04 <SystemInit+0xd8>)
24000af4:	f04f 5210 	mov.w	r2, #603979776	; 0x24000000
24000af8:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
24000afa:	bf00      	nop
24000afc:	46bd      	mov	sp, r7
24000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
24000b02:	4770      	bx	lr
24000b04:	e000ed00 	.word	0xe000ed00
24000b08:	52002000 	.word	0x52002000
24000b0c:	58024400 	.word	0x58024400
24000b10:	eaf6ed7f 	.word	0xeaf6ed7f
24000b14:	02020200 	.word	0x02020200
24000b18:	01ff0000 	.word	0x01ff0000
24000b1c:	01010280 	.word	0x01010280
24000b20:	52004000 	.word	0x52004000

24000b24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
24000b24:	f8df d034 	ldr.w	sp, [pc, #52]	; 24000b5c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
24000b28:	f7ff ff80 	bl	24000a2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
24000b2c:	480c      	ldr	r0, [pc, #48]	; (24000b60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
24000b2e:	490d      	ldr	r1, [pc, #52]	; (24000b64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
24000b30:	4a0d      	ldr	r2, [pc, #52]	; (24000b68 <LoopFillZerobss+0x1a>)
  movs r3, #0
24000b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
24000b34:	e002      	b.n	24000b3c <LoopCopyDataInit>

24000b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
24000b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
24000b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
24000b3a:	3304      	adds	r3, #4

24000b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
24000b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
24000b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
24000b40:	d3f9      	bcc.n	24000b36 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
24000b42:	4a0a      	ldr	r2, [pc, #40]	; (24000b6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
24000b44:	4c0a      	ldr	r4, [pc, #40]	; (24000b70 <LoopFillZerobss+0x22>)
  movs r3, #0
24000b46:	2300      	movs	r3, #0
  b LoopFillZerobss
24000b48:	e001      	b.n	24000b4e <LoopFillZerobss>

24000b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
24000b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
24000b4c:	3204      	adds	r2, #4

24000b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
24000b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
24000b50:	d3fb      	bcc.n	24000b4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
24000b52:	f003 fcc7 	bl	240044e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
24000b56:	f7ff fd81 	bl	2400065c <main>
  bx  lr
24000b5a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
24000b5c:	24009000 	.word	0x24009000
  ldr r0, =_sdata
24000b60:	240002d4 	.word	0x240002d4
  ldr r1, =_edata
24000b64:	240002e4 	.word	0x240002e4
  ldr r2, =_sidata
24000b68:	240002d4 	.word	0x240002d4
  ldr r2, =_sbss
24000b6c:	240002e4 	.word	0x240002e4
  ldr r4, =_ebss
24000b70:	24000358 	.word	0x24000358

24000b74 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
24000b74:	e7fe      	b.n	24000b74 <ADC3_IRQHandler>
	...

24000b78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
24000b78:	b580      	push	{r7, lr}
24000b7a:	b082      	sub	sp, #8
24000b7c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
24000b7e:	2003      	movs	r0, #3
24000b80:	f000 f93e 	bl	24000e00 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
24000b84:	f002 f830 	bl	24002be8 <HAL_RCC_GetSysClockFreq>
24000b88:	4602      	mov	r2, r0
24000b8a:	4b15      	ldr	r3, [pc, #84]	; (24000be0 <HAL_Init+0x68>)
24000b8c:	699b      	ldr	r3, [r3, #24]
24000b8e:	0a1b      	lsrs	r3, r3, #8
24000b90:	f003 030f 	and.w	r3, r3, #15
24000b94:	4913      	ldr	r1, [pc, #76]	; (24000be4 <HAL_Init+0x6c>)
24000b96:	5ccb      	ldrb	r3, [r1, r3]
24000b98:	f003 031f 	and.w	r3, r3, #31
24000b9c:	fa22 f303 	lsr.w	r3, r2, r3
24000ba0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
24000ba2:	4b0f      	ldr	r3, [pc, #60]	; (24000be0 <HAL_Init+0x68>)
24000ba4:	699b      	ldr	r3, [r3, #24]
24000ba6:	f003 030f 	and.w	r3, r3, #15
24000baa:	4a0e      	ldr	r2, [pc, #56]	; (24000be4 <HAL_Init+0x6c>)
24000bac:	5cd3      	ldrb	r3, [r2, r3]
24000bae:	f003 031f 	and.w	r3, r3, #31
24000bb2:	687a      	ldr	r2, [r7, #4]
24000bb4:	fa22 f303 	lsr.w	r3, r2, r3
24000bb8:	4a0b      	ldr	r2, [pc, #44]	; (24000be8 <HAL_Init+0x70>)
24000bba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
24000bbc:	4a0b      	ldr	r2, [pc, #44]	; (24000bec <HAL_Init+0x74>)
24000bbe:	687b      	ldr	r3, [r7, #4]
24000bc0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
24000bc2:	200f      	movs	r0, #15
24000bc4:	f000 f814 	bl	24000bf0 <HAL_InitTick>
24000bc8:	4603      	mov	r3, r0
24000bca:	2b00      	cmp	r3, #0
24000bcc:	d001      	beq.n	24000bd2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
24000bce:	2301      	movs	r3, #1
24000bd0:	e002      	b.n	24000bd8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
24000bd2:	f7ff fe7d 	bl	240008d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
24000bd6:	2300      	movs	r3, #0
}
24000bd8:	4618      	mov	r0, r3
24000bda:	3708      	adds	r7, #8
24000bdc:	46bd      	mov	sp, r7
24000bde:	bd80      	pop	{r7, pc}
24000be0:	58024400 	.word	0x58024400
24000be4:	2400461c 	.word	0x2400461c
24000be8:	240002d8 	.word	0x240002d8
24000bec:	240002d4 	.word	0x240002d4

24000bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
24000bf0:	b580      	push	{r7, lr}
24000bf2:	b082      	sub	sp, #8
24000bf4:	af00      	add	r7, sp, #0
24000bf6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
24000bf8:	4b15      	ldr	r3, [pc, #84]	; (24000c50 <HAL_InitTick+0x60>)
24000bfa:	781b      	ldrb	r3, [r3, #0]
24000bfc:	2b00      	cmp	r3, #0
24000bfe:	d101      	bne.n	24000c04 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
24000c00:	2301      	movs	r3, #1
24000c02:	e021      	b.n	24000c48 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
24000c04:	4b13      	ldr	r3, [pc, #76]	; (24000c54 <HAL_InitTick+0x64>)
24000c06:	681a      	ldr	r2, [r3, #0]
24000c08:	4b11      	ldr	r3, [pc, #68]	; (24000c50 <HAL_InitTick+0x60>)
24000c0a:	781b      	ldrb	r3, [r3, #0]
24000c0c:	4619      	mov	r1, r3
24000c0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
24000c12:	fbb3 f3f1 	udiv	r3, r3, r1
24000c16:	fbb2 f3f3 	udiv	r3, r2, r3
24000c1a:	4618      	mov	r0, r3
24000c1c:	f000 f915 	bl	24000e4a <HAL_SYSTICK_Config>
24000c20:	4603      	mov	r3, r0
24000c22:	2b00      	cmp	r3, #0
24000c24:	d001      	beq.n	24000c2a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
24000c26:	2301      	movs	r3, #1
24000c28:	e00e      	b.n	24000c48 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
24000c2a:	687b      	ldr	r3, [r7, #4]
24000c2c:	2b0f      	cmp	r3, #15
24000c2e:	d80a      	bhi.n	24000c46 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
24000c30:	2200      	movs	r2, #0
24000c32:	6879      	ldr	r1, [r7, #4]
24000c34:	f04f 30ff 	mov.w	r0, #4294967295
24000c38:	f000 f8ed 	bl	24000e16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
24000c3c:	4a06      	ldr	r2, [pc, #24]	; (24000c58 <HAL_InitTick+0x68>)
24000c3e:	687b      	ldr	r3, [r7, #4]
24000c40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
24000c42:	2300      	movs	r3, #0
24000c44:	e000      	b.n	24000c48 <HAL_InitTick+0x58>
    return HAL_ERROR;
24000c46:	2301      	movs	r3, #1
}
24000c48:	4618      	mov	r0, r3
24000c4a:	3708      	adds	r7, #8
24000c4c:	46bd      	mov	sp, r7
24000c4e:	bd80      	pop	{r7, pc}
24000c50:	240002e0 	.word	0x240002e0
24000c54:	240002d4 	.word	0x240002d4
24000c58:	240002dc 	.word	0x240002dc

24000c5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
24000c5c:	b480      	push	{r7}
24000c5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
24000c60:	4b06      	ldr	r3, [pc, #24]	; (24000c7c <HAL_IncTick+0x20>)
24000c62:	781b      	ldrb	r3, [r3, #0]
24000c64:	461a      	mov	r2, r3
24000c66:	4b06      	ldr	r3, [pc, #24]	; (24000c80 <HAL_IncTick+0x24>)
24000c68:	681b      	ldr	r3, [r3, #0]
24000c6a:	4413      	add	r3, r2
24000c6c:	4a04      	ldr	r2, [pc, #16]	; (24000c80 <HAL_IncTick+0x24>)
24000c6e:	6013      	str	r3, [r2, #0]
}
24000c70:	bf00      	nop
24000c72:	46bd      	mov	sp, r7
24000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
24000c78:	4770      	bx	lr
24000c7a:	bf00      	nop
24000c7c:	240002e0 	.word	0x240002e0
24000c80:	24000354 	.word	0x24000354

24000c84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
24000c84:	b480      	push	{r7}
24000c86:	af00      	add	r7, sp, #0
  return uwTick;
24000c88:	4b03      	ldr	r3, [pc, #12]	; (24000c98 <HAL_GetTick+0x14>)
24000c8a:	681b      	ldr	r3, [r3, #0]
}
24000c8c:	4618      	mov	r0, r3
24000c8e:	46bd      	mov	sp, r7
24000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
24000c94:	4770      	bx	lr
24000c96:	bf00      	nop
24000c98:	24000354 	.word	0x24000354

24000c9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
24000c9c:	b480      	push	{r7}
24000c9e:	b085      	sub	sp, #20
24000ca0:	af00      	add	r7, sp, #0
24000ca2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
24000ca4:	687b      	ldr	r3, [r7, #4]
24000ca6:	f003 0307 	and.w	r3, r3, #7
24000caa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
24000cac:	4b0b      	ldr	r3, [pc, #44]	; (24000cdc <__NVIC_SetPriorityGrouping+0x40>)
24000cae:	68db      	ldr	r3, [r3, #12]
24000cb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
24000cb2:	68ba      	ldr	r2, [r7, #8]
24000cb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
24000cb8:	4013      	ands	r3, r2
24000cba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
24000cbc:	68fb      	ldr	r3, [r7, #12]
24000cbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
24000cc0:	68bb      	ldr	r3, [r7, #8]
24000cc2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
24000cc4:	4b06      	ldr	r3, [pc, #24]	; (24000ce0 <__NVIC_SetPriorityGrouping+0x44>)
24000cc6:	4313      	orrs	r3, r2
24000cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
24000cca:	4a04      	ldr	r2, [pc, #16]	; (24000cdc <__NVIC_SetPriorityGrouping+0x40>)
24000ccc:	68bb      	ldr	r3, [r7, #8]
24000cce:	60d3      	str	r3, [r2, #12]
}
24000cd0:	bf00      	nop
24000cd2:	3714      	adds	r7, #20
24000cd4:	46bd      	mov	sp, r7
24000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
24000cda:	4770      	bx	lr
24000cdc:	e000ed00 	.word	0xe000ed00
24000ce0:	05fa0000 	.word	0x05fa0000

24000ce4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
24000ce4:	b480      	push	{r7}
24000ce6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
24000ce8:	4b04      	ldr	r3, [pc, #16]	; (24000cfc <__NVIC_GetPriorityGrouping+0x18>)
24000cea:	68db      	ldr	r3, [r3, #12]
24000cec:	0a1b      	lsrs	r3, r3, #8
24000cee:	f003 0307 	and.w	r3, r3, #7
}
24000cf2:	4618      	mov	r0, r3
24000cf4:	46bd      	mov	sp, r7
24000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
24000cfa:	4770      	bx	lr
24000cfc:	e000ed00 	.word	0xe000ed00

24000d00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
24000d00:	b480      	push	{r7}
24000d02:	b083      	sub	sp, #12
24000d04:	af00      	add	r7, sp, #0
24000d06:	4603      	mov	r3, r0
24000d08:	6039      	str	r1, [r7, #0]
24000d0a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
24000d0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
24000d10:	2b00      	cmp	r3, #0
24000d12:	db0a      	blt.n	24000d2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
24000d14:	683b      	ldr	r3, [r7, #0]
24000d16:	b2da      	uxtb	r2, r3
24000d18:	490c      	ldr	r1, [pc, #48]	; (24000d4c <__NVIC_SetPriority+0x4c>)
24000d1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
24000d1e:	0112      	lsls	r2, r2, #4
24000d20:	b2d2      	uxtb	r2, r2
24000d22:	440b      	add	r3, r1
24000d24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
24000d28:	e00a      	b.n	24000d40 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
24000d2a:	683b      	ldr	r3, [r7, #0]
24000d2c:	b2da      	uxtb	r2, r3
24000d2e:	4908      	ldr	r1, [pc, #32]	; (24000d50 <__NVIC_SetPriority+0x50>)
24000d30:	88fb      	ldrh	r3, [r7, #6]
24000d32:	f003 030f 	and.w	r3, r3, #15
24000d36:	3b04      	subs	r3, #4
24000d38:	0112      	lsls	r2, r2, #4
24000d3a:	b2d2      	uxtb	r2, r2
24000d3c:	440b      	add	r3, r1
24000d3e:	761a      	strb	r2, [r3, #24]
}
24000d40:	bf00      	nop
24000d42:	370c      	adds	r7, #12
24000d44:	46bd      	mov	sp, r7
24000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
24000d4a:	4770      	bx	lr
24000d4c:	e000e100 	.word	0xe000e100
24000d50:	e000ed00 	.word	0xe000ed00

24000d54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
24000d54:	b480      	push	{r7}
24000d56:	b089      	sub	sp, #36	; 0x24
24000d58:	af00      	add	r7, sp, #0
24000d5a:	60f8      	str	r0, [r7, #12]
24000d5c:	60b9      	str	r1, [r7, #8]
24000d5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
24000d60:	68fb      	ldr	r3, [r7, #12]
24000d62:	f003 0307 	and.w	r3, r3, #7
24000d66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
24000d68:	69fb      	ldr	r3, [r7, #28]
24000d6a:	f1c3 0307 	rsb	r3, r3, #7
24000d6e:	2b04      	cmp	r3, #4
24000d70:	bf28      	it	cs
24000d72:	2304      	movcs	r3, #4
24000d74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
24000d76:	69fb      	ldr	r3, [r7, #28]
24000d78:	3304      	adds	r3, #4
24000d7a:	2b06      	cmp	r3, #6
24000d7c:	d902      	bls.n	24000d84 <NVIC_EncodePriority+0x30>
24000d7e:	69fb      	ldr	r3, [r7, #28]
24000d80:	3b03      	subs	r3, #3
24000d82:	e000      	b.n	24000d86 <NVIC_EncodePriority+0x32>
24000d84:	2300      	movs	r3, #0
24000d86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
24000d88:	f04f 32ff 	mov.w	r2, #4294967295
24000d8c:	69bb      	ldr	r3, [r7, #24]
24000d8e:	fa02 f303 	lsl.w	r3, r2, r3
24000d92:	43da      	mvns	r2, r3
24000d94:	68bb      	ldr	r3, [r7, #8]
24000d96:	401a      	ands	r2, r3
24000d98:	697b      	ldr	r3, [r7, #20]
24000d9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
24000d9c:	f04f 31ff 	mov.w	r1, #4294967295
24000da0:	697b      	ldr	r3, [r7, #20]
24000da2:	fa01 f303 	lsl.w	r3, r1, r3
24000da6:	43d9      	mvns	r1, r3
24000da8:	687b      	ldr	r3, [r7, #4]
24000daa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
24000dac:	4313      	orrs	r3, r2
         );
}
24000dae:	4618      	mov	r0, r3
24000db0:	3724      	adds	r7, #36	; 0x24
24000db2:	46bd      	mov	sp, r7
24000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
24000db8:	4770      	bx	lr
	...

24000dbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
24000dbc:	b580      	push	{r7, lr}
24000dbe:	b082      	sub	sp, #8
24000dc0:	af00      	add	r7, sp, #0
24000dc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
24000dc4:	687b      	ldr	r3, [r7, #4]
24000dc6:	3b01      	subs	r3, #1
24000dc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
24000dcc:	d301      	bcc.n	24000dd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
24000dce:	2301      	movs	r3, #1
24000dd0:	e00f      	b.n	24000df2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
24000dd2:	4a0a      	ldr	r2, [pc, #40]	; (24000dfc <SysTick_Config+0x40>)
24000dd4:	687b      	ldr	r3, [r7, #4]
24000dd6:	3b01      	subs	r3, #1
24000dd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
24000dda:	210f      	movs	r1, #15
24000ddc:	f04f 30ff 	mov.w	r0, #4294967295
24000de0:	f7ff ff8e 	bl	24000d00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
24000de4:	4b05      	ldr	r3, [pc, #20]	; (24000dfc <SysTick_Config+0x40>)
24000de6:	2200      	movs	r2, #0
24000de8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
24000dea:	4b04      	ldr	r3, [pc, #16]	; (24000dfc <SysTick_Config+0x40>)
24000dec:	2207      	movs	r2, #7
24000dee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
24000df0:	2300      	movs	r3, #0
}
24000df2:	4618      	mov	r0, r3
24000df4:	3708      	adds	r7, #8
24000df6:	46bd      	mov	sp, r7
24000df8:	bd80      	pop	{r7, pc}
24000dfa:	bf00      	nop
24000dfc:	e000e010 	.word	0xe000e010

24000e00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
24000e00:	b580      	push	{r7, lr}
24000e02:	b082      	sub	sp, #8
24000e04:	af00      	add	r7, sp, #0
24000e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
24000e08:	6878      	ldr	r0, [r7, #4]
24000e0a:	f7ff ff47 	bl	24000c9c <__NVIC_SetPriorityGrouping>
}
24000e0e:	bf00      	nop
24000e10:	3708      	adds	r7, #8
24000e12:	46bd      	mov	sp, r7
24000e14:	bd80      	pop	{r7, pc}

24000e16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
24000e16:	b580      	push	{r7, lr}
24000e18:	b086      	sub	sp, #24
24000e1a:	af00      	add	r7, sp, #0
24000e1c:	4603      	mov	r3, r0
24000e1e:	60b9      	str	r1, [r7, #8]
24000e20:	607a      	str	r2, [r7, #4]
24000e22:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
24000e24:	f7ff ff5e 	bl	24000ce4 <__NVIC_GetPriorityGrouping>
24000e28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
24000e2a:	687a      	ldr	r2, [r7, #4]
24000e2c:	68b9      	ldr	r1, [r7, #8]
24000e2e:	6978      	ldr	r0, [r7, #20]
24000e30:	f7ff ff90 	bl	24000d54 <NVIC_EncodePriority>
24000e34:	4602      	mov	r2, r0
24000e36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
24000e3a:	4611      	mov	r1, r2
24000e3c:	4618      	mov	r0, r3
24000e3e:	f7ff ff5f 	bl	24000d00 <__NVIC_SetPriority>
}
24000e42:	bf00      	nop
24000e44:	3718      	adds	r7, #24
24000e46:	46bd      	mov	sp, r7
24000e48:	bd80      	pop	{r7, pc}

24000e4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
24000e4a:	b580      	push	{r7, lr}
24000e4c:	b082      	sub	sp, #8
24000e4e:	af00      	add	r7, sp, #0
24000e50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
24000e52:	6878      	ldr	r0, [r7, #4]
24000e54:	f7ff ffb2 	bl	24000dbc <SysTick_Config>
24000e58:	4603      	mov	r3, r0
}
24000e5a:	4618      	mov	r0, r3
24000e5c:	3708      	adds	r7, #8
24000e5e:	46bd      	mov	sp, r7
24000e60:	bd80      	pop	{r7, pc}
	...

24000e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
24000e64:	b480      	push	{r7}
24000e66:	b089      	sub	sp, #36	; 0x24
24000e68:	af00      	add	r7, sp, #0
24000e6a:	6078      	str	r0, [r7, #4]
24000e6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
24000e6e:	2300      	movs	r3, #0
24000e70:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
24000e72:	4b86      	ldr	r3, [pc, #536]	; (2400108c <HAL_GPIO_Init+0x228>)
24000e74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
24000e76:	e18c      	b.n	24001192 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
24000e78:	683b      	ldr	r3, [r7, #0]
24000e7a:	681a      	ldr	r2, [r3, #0]
24000e7c:	2101      	movs	r1, #1
24000e7e:	69fb      	ldr	r3, [r7, #28]
24000e80:	fa01 f303 	lsl.w	r3, r1, r3
24000e84:	4013      	ands	r3, r2
24000e86:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
24000e88:	693b      	ldr	r3, [r7, #16]
24000e8a:	2b00      	cmp	r3, #0
24000e8c:	f000 817e 	beq.w	2400118c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
24000e90:	683b      	ldr	r3, [r7, #0]
24000e92:	685b      	ldr	r3, [r3, #4]
24000e94:	f003 0303 	and.w	r3, r3, #3
24000e98:	2b01      	cmp	r3, #1
24000e9a:	d005      	beq.n	24000ea8 <HAL_GPIO_Init+0x44>
24000e9c:	683b      	ldr	r3, [r7, #0]
24000e9e:	685b      	ldr	r3, [r3, #4]
24000ea0:	f003 0303 	and.w	r3, r3, #3
24000ea4:	2b02      	cmp	r3, #2
24000ea6:	d130      	bne.n	24000f0a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
24000ea8:	687b      	ldr	r3, [r7, #4]
24000eaa:	689b      	ldr	r3, [r3, #8]
24000eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
24000eae:	69fb      	ldr	r3, [r7, #28]
24000eb0:	005b      	lsls	r3, r3, #1
24000eb2:	2203      	movs	r2, #3
24000eb4:	fa02 f303 	lsl.w	r3, r2, r3
24000eb8:	43db      	mvns	r3, r3
24000eba:	69ba      	ldr	r2, [r7, #24]
24000ebc:	4013      	ands	r3, r2
24000ebe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
24000ec0:	683b      	ldr	r3, [r7, #0]
24000ec2:	68da      	ldr	r2, [r3, #12]
24000ec4:	69fb      	ldr	r3, [r7, #28]
24000ec6:	005b      	lsls	r3, r3, #1
24000ec8:	fa02 f303 	lsl.w	r3, r2, r3
24000ecc:	69ba      	ldr	r2, [r7, #24]
24000ece:	4313      	orrs	r3, r2
24000ed0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
24000ed2:	687b      	ldr	r3, [r7, #4]
24000ed4:	69ba      	ldr	r2, [r7, #24]
24000ed6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
24000ed8:	687b      	ldr	r3, [r7, #4]
24000eda:	685b      	ldr	r3, [r3, #4]
24000edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
24000ede:	2201      	movs	r2, #1
24000ee0:	69fb      	ldr	r3, [r7, #28]
24000ee2:	fa02 f303 	lsl.w	r3, r2, r3
24000ee6:	43db      	mvns	r3, r3
24000ee8:	69ba      	ldr	r2, [r7, #24]
24000eea:	4013      	ands	r3, r2
24000eec:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
24000eee:	683b      	ldr	r3, [r7, #0]
24000ef0:	685b      	ldr	r3, [r3, #4]
24000ef2:	091b      	lsrs	r3, r3, #4
24000ef4:	f003 0201 	and.w	r2, r3, #1
24000ef8:	69fb      	ldr	r3, [r7, #28]
24000efa:	fa02 f303 	lsl.w	r3, r2, r3
24000efe:	69ba      	ldr	r2, [r7, #24]
24000f00:	4313      	orrs	r3, r2
24000f02:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
24000f04:	687b      	ldr	r3, [r7, #4]
24000f06:	69ba      	ldr	r2, [r7, #24]
24000f08:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
24000f0a:	683b      	ldr	r3, [r7, #0]
24000f0c:	685b      	ldr	r3, [r3, #4]
24000f0e:	f003 0303 	and.w	r3, r3, #3
24000f12:	2b03      	cmp	r3, #3
24000f14:	d017      	beq.n	24000f46 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
24000f16:	687b      	ldr	r3, [r7, #4]
24000f18:	68db      	ldr	r3, [r3, #12]
24000f1a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
24000f1c:	69fb      	ldr	r3, [r7, #28]
24000f1e:	005b      	lsls	r3, r3, #1
24000f20:	2203      	movs	r2, #3
24000f22:	fa02 f303 	lsl.w	r3, r2, r3
24000f26:	43db      	mvns	r3, r3
24000f28:	69ba      	ldr	r2, [r7, #24]
24000f2a:	4013      	ands	r3, r2
24000f2c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
24000f2e:	683b      	ldr	r3, [r7, #0]
24000f30:	689a      	ldr	r2, [r3, #8]
24000f32:	69fb      	ldr	r3, [r7, #28]
24000f34:	005b      	lsls	r3, r3, #1
24000f36:	fa02 f303 	lsl.w	r3, r2, r3
24000f3a:	69ba      	ldr	r2, [r7, #24]
24000f3c:	4313      	orrs	r3, r2
24000f3e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
24000f40:	687b      	ldr	r3, [r7, #4]
24000f42:	69ba      	ldr	r2, [r7, #24]
24000f44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
24000f46:	683b      	ldr	r3, [r7, #0]
24000f48:	685b      	ldr	r3, [r3, #4]
24000f4a:	f003 0303 	and.w	r3, r3, #3
24000f4e:	2b02      	cmp	r3, #2
24000f50:	d123      	bne.n	24000f9a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
24000f52:	69fb      	ldr	r3, [r7, #28]
24000f54:	08da      	lsrs	r2, r3, #3
24000f56:	687b      	ldr	r3, [r7, #4]
24000f58:	3208      	adds	r2, #8
24000f5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
24000f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
24000f60:	69fb      	ldr	r3, [r7, #28]
24000f62:	f003 0307 	and.w	r3, r3, #7
24000f66:	009b      	lsls	r3, r3, #2
24000f68:	220f      	movs	r2, #15
24000f6a:	fa02 f303 	lsl.w	r3, r2, r3
24000f6e:	43db      	mvns	r3, r3
24000f70:	69ba      	ldr	r2, [r7, #24]
24000f72:	4013      	ands	r3, r2
24000f74:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
24000f76:	683b      	ldr	r3, [r7, #0]
24000f78:	691a      	ldr	r2, [r3, #16]
24000f7a:	69fb      	ldr	r3, [r7, #28]
24000f7c:	f003 0307 	and.w	r3, r3, #7
24000f80:	009b      	lsls	r3, r3, #2
24000f82:	fa02 f303 	lsl.w	r3, r2, r3
24000f86:	69ba      	ldr	r2, [r7, #24]
24000f88:	4313      	orrs	r3, r2
24000f8a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
24000f8c:	69fb      	ldr	r3, [r7, #28]
24000f8e:	08da      	lsrs	r2, r3, #3
24000f90:	687b      	ldr	r3, [r7, #4]
24000f92:	3208      	adds	r2, #8
24000f94:	69b9      	ldr	r1, [r7, #24]
24000f96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
24000f9a:	687b      	ldr	r3, [r7, #4]
24000f9c:	681b      	ldr	r3, [r3, #0]
24000f9e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
24000fa0:	69fb      	ldr	r3, [r7, #28]
24000fa2:	005b      	lsls	r3, r3, #1
24000fa4:	2203      	movs	r2, #3
24000fa6:	fa02 f303 	lsl.w	r3, r2, r3
24000faa:	43db      	mvns	r3, r3
24000fac:	69ba      	ldr	r2, [r7, #24]
24000fae:	4013      	ands	r3, r2
24000fb0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
24000fb2:	683b      	ldr	r3, [r7, #0]
24000fb4:	685b      	ldr	r3, [r3, #4]
24000fb6:	f003 0203 	and.w	r2, r3, #3
24000fba:	69fb      	ldr	r3, [r7, #28]
24000fbc:	005b      	lsls	r3, r3, #1
24000fbe:	fa02 f303 	lsl.w	r3, r2, r3
24000fc2:	69ba      	ldr	r2, [r7, #24]
24000fc4:	4313      	orrs	r3, r2
24000fc6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
24000fc8:	687b      	ldr	r3, [r7, #4]
24000fca:	69ba      	ldr	r2, [r7, #24]
24000fcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
24000fce:	683b      	ldr	r3, [r7, #0]
24000fd0:	685b      	ldr	r3, [r3, #4]
24000fd2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
24000fd6:	2b00      	cmp	r3, #0
24000fd8:	f000 80d8 	beq.w	2400118c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
24000fdc:	4b2c      	ldr	r3, [pc, #176]	; (24001090 <HAL_GPIO_Init+0x22c>)
24000fde:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
24000fe2:	4a2b      	ldr	r2, [pc, #172]	; (24001090 <HAL_GPIO_Init+0x22c>)
24000fe4:	f043 0302 	orr.w	r3, r3, #2
24000fe8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
24000fec:	4b28      	ldr	r3, [pc, #160]	; (24001090 <HAL_GPIO_Init+0x22c>)
24000fee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
24000ff2:	f003 0302 	and.w	r3, r3, #2
24000ff6:	60fb      	str	r3, [r7, #12]
24000ff8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
24000ffa:	4a26      	ldr	r2, [pc, #152]	; (24001094 <HAL_GPIO_Init+0x230>)
24000ffc:	69fb      	ldr	r3, [r7, #28]
24000ffe:	089b      	lsrs	r3, r3, #2
24001000:	3302      	adds	r3, #2
24001002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
24001006:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
24001008:	69fb      	ldr	r3, [r7, #28]
2400100a:	f003 0303 	and.w	r3, r3, #3
2400100e:	009b      	lsls	r3, r3, #2
24001010:	220f      	movs	r2, #15
24001012:	fa02 f303 	lsl.w	r3, r2, r3
24001016:	43db      	mvns	r3, r3
24001018:	69ba      	ldr	r2, [r7, #24]
2400101a:	4013      	ands	r3, r2
2400101c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
2400101e:	687b      	ldr	r3, [r7, #4]
24001020:	4a1d      	ldr	r2, [pc, #116]	; (24001098 <HAL_GPIO_Init+0x234>)
24001022:	4293      	cmp	r3, r2
24001024:	d04a      	beq.n	240010bc <HAL_GPIO_Init+0x258>
24001026:	687b      	ldr	r3, [r7, #4]
24001028:	4a1c      	ldr	r2, [pc, #112]	; (2400109c <HAL_GPIO_Init+0x238>)
2400102a:	4293      	cmp	r3, r2
2400102c:	d02b      	beq.n	24001086 <HAL_GPIO_Init+0x222>
2400102e:	687b      	ldr	r3, [r7, #4]
24001030:	4a1b      	ldr	r2, [pc, #108]	; (240010a0 <HAL_GPIO_Init+0x23c>)
24001032:	4293      	cmp	r3, r2
24001034:	d025      	beq.n	24001082 <HAL_GPIO_Init+0x21e>
24001036:	687b      	ldr	r3, [r7, #4]
24001038:	4a1a      	ldr	r2, [pc, #104]	; (240010a4 <HAL_GPIO_Init+0x240>)
2400103a:	4293      	cmp	r3, r2
2400103c:	d01f      	beq.n	2400107e <HAL_GPIO_Init+0x21a>
2400103e:	687b      	ldr	r3, [r7, #4]
24001040:	4a19      	ldr	r2, [pc, #100]	; (240010a8 <HAL_GPIO_Init+0x244>)
24001042:	4293      	cmp	r3, r2
24001044:	d019      	beq.n	2400107a <HAL_GPIO_Init+0x216>
24001046:	687b      	ldr	r3, [r7, #4]
24001048:	4a18      	ldr	r2, [pc, #96]	; (240010ac <HAL_GPIO_Init+0x248>)
2400104a:	4293      	cmp	r3, r2
2400104c:	d013      	beq.n	24001076 <HAL_GPIO_Init+0x212>
2400104e:	687b      	ldr	r3, [r7, #4]
24001050:	4a17      	ldr	r2, [pc, #92]	; (240010b0 <HAL_GPIO_Init+0x24c>)
24001052:	4293      	cmp	r3, r2
24001054:	d00d      	beq.n	24001072 <HAL_GPIO_Init+0x20e>
24001056:	687b      	ldr	r3, [r7, #4]
24001058:	4a16      	ldr	r2, [pc, #88]	; (240010b4 <HAL_GPIO_Init+0x250>)
2400105a:	4293      	cmp	r3, r2
2400105c:	d007      	beq.n	2400106e <HAL_GPIO_Init+0x20a>
2400105e:	687b      	ldr	r3, [r7, #4]
24001060:	4a15      	ldr	r2, [pc, #84]	; (240010b8 <HAL_GPIO_Init+0x254>)
24001062:	4293      	cmp	r3, r2
24001064:	d101      	bne.n	2400106a <HAL_GPIO_Init+0x206>
24001066:	2309      	movs	r3, #9
24001068:	e029      	b.n	240010be <HAL_GPIO_Init+0x25a>
2400106a:	230a      	movs	r3, #10
2400106c:	e027      	b.n	240010be <HAL_GPIO_Init+0x25a>
2400106e:	2307      	movs	r3, #7
24001070:	e025      	b.n	240010be <HAL_GPIO_Init+0x25a>
24001072:	2306      	movs	r3, #6
24001074:	e023      	b.n	240010be <HAL_GPIO_Init+0x25a>
24001076:	2305      	movs	r3, #5
24001078:	e021      	b.n	240010be <HAL_GPIO_Init+0x25a>
2400107a:	2304      	movs	r3, #4
2400107c:	e01f      	b.n	240010be <HAL_GPIO_Init+0x25a>
2400107e:	2303      	movs	r3, #3
24001080:	e01d      	b.n	240010be <HAL_GPIO_Init+0x25a>
24001082:	2302      	movs	r3, #2
24001084:	e01b      	b.n	240010be <HAL_GPIO_Init+0x25a>
24001086:	2301      	movs	r3, #1
24001088:	e019      	b.n	240010be <HAL_GPIO_Init+0x25a>
2400108a:	bf00      	nop
2400108c:	58000080 	.word	0x58000080
24001090:	58024400 	.word	0x58024400
24001094:	58000400 	.word	0x58000400
24001098:	58020000 	.word	0x58020000
2400109c:	58020400 	.word	0x58020400
240010a0:	58020800 	.word	0x58020800
240010a4:	58020c00 	.word	0x58020c00
240010a8:	58021000 	.word	0x58021000
240010ac:	58021400 	.word	0x58021400
240010b0:	58021800 	.word	0x58021800
240010b4:	58021c00 	.word	0x58021c00
240010b8:	58022400 	.word	0x58022400
240010bc:	2300      	movs	r3, #0
240010be:	69fa      	ldr	r2, [r7, #28]
240010c0:	f002 0203 	and.w	r2, r2, #3
240010c4:	0092      	lsls	r2, r2, #2
240010c6:	4093      	lsls	r3, r2
240010c8:	69ba      	ldr	r2, [r7, #24]
240010ca:	4313      	orrs	r3, r2
240010cc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
240010ce:	4938      	ldr	r1, [pc, #224]	; (240011b0 <HAL_GPIO_Init+0x34c>)
240010d0:	69fb      	ldr	r3, [r7, #28]
240010d2:	089b      	lsrs	r3, r3, #2
240010d4:	3302      	adds	r3, #2
240010d6:	69ba      	ldr	r2, [r7, #24]
240010d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
240010dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
240010e0:	681b      	ldr	r3, [r3, #0]
240010e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
240010e4:	693b      	ldr	r3, [r7, #16]
240010e6:	43db      	mvns	r3, r3
240010e8:	69ba      	ldr	r2, [r7, #24]
240010ea:	4013      	ands	r3, r2
240010ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
240010ee:	683b      	ldr	r3, [r7, #0]
240010f0:	685b      	ldr	r3, [r3, #4]
240010f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
240010f6:	2b00      	cmp	r3, #0
240010f8:	d003      	beq.n	24001102 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
240010fa:	69ba      	ldr	r2, [r7, #24]
240010fc:	693b      	ldr	r3, [r7, #16]
240010fe:	4313      	orrs	r3, r2
24001100:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
24001102:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
24001106:	69bb      	ldr	r3, [r7, #24]
24001108:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
2400110a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
2400110e:	685b      	ldr	r3, [r3, #4]
24001110:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
24001112:	693b      	ldr	r3, [r7, #16]
24001114:	43db      	mvns	r3, r3
24001116:	69ba      	ldr	r2, [r7, #24]
24001118:	4013      	ands	r3, r2
2400111a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
2400111c:	683b      	ldr	r3, [r7, #0]
2400111e:	685b      	ldr	r3, [r3, #4]
24001120:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
24001124:	2b00      	cmp	r3, #0
24001126:	d003      	beq.n	24001130 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
24001128:	69ba      	ldr	r2, [r7, #24]
2400112a:	693b      	ldr	r3, [r7, #16]
2400112c:	4313      	orrs	r3, r2
2400112e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
24001130:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
24001134:	69bb      	ldr	r3, [r7, #24]
24001136:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
24001138:	697b      	ldr	r3, [r7, #20]
2400113a:	685b      	ldr	r3, [r3, #4]
2400113c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
2400113e:	693b      	ldr	r3, [r7, #16]
24001140:	43db      	mvns	r3, r3
24001142:	69ba      	ldr	r2, [r7, #24]
24001144:	4013      	ands	r3, r2
24001146:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
24001148:	683b      	ldr	r3, [r7, #0]
2400114a:	685b      	ldr	r3, [r3, #4]
2400114c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
24001150:	2b00      	cmp	r3, #0
24001152:	d003      	beq.n	2400115c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
24001154:	69ba      	ldr	r2, [r7, #24]
24001156:	693b      	ldr	r3, [r7, #16]
24001158:	4313      	orrs	r3, r2
2400115a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
2400115c:	697b      	ldr	r3, [r7, #20]
2400115e:	69ba      	ldr	r2, [r7, #24]
24001160:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
24001162:	697b      	ldr	r3, [r7, #20]
24001164:	681b      	ldr	r3, [r3, #0]
24001166:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
24001168:	693b      	ldr	r3, [r7, #16]
2400116a:	43db      	mvns	r3, r3
2400116c:	69ba      	ldr	r2, [r7, #24]
2400116e:	4013      	ands	r3, r2
24001170:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
24001172:	683b      	ldr	r3, [r7, #0]
24001174:	685b      	ldr	r3, [r3, #4]
24001176:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
2400117a:	2b00      	cmp	r3, #0
2400117c:	d003      	beq.n	24001186 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
2400117e:	69ba      	ldr	r2, [r7, #24]
24001180:	693b      	ldr	r3, [r7, #16]
24001182:	4313      	orrs	r3, r2
24001184:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
24001186:	697b      	ldr	r3, [r7, #20]
24001188:	69ba      	ldr	r2, [r7, #24]
2400118a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
2400118c:	69fb      	ldr	r3, [r7, #28]
2400118e:	3301      	adds	r3, #1
24001190:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
24001192:	683b      	ldr	r3, [r7, #0]
24001194:	681a      	ldr	r2, [r3, #0]
24001196:	69fb      	ldr	r3, [r7, #28]
24001198:	fa22 f303 	lsr.w	r3, r2, r3
2400119c:	2b00      	cmp	r3, #0
2400119e:	f47f ae6b 	bne.w	24000e78 <HAL_GPIO_Init+0x14>
  }
}
240011a2:	bf00      	nop
240011a4:	bf00      	nop
240011a6:	3724      	adds	r7, #36	; 0x24
240011a8:	46bd      	mov	sp, r7
240011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
240011ae:	4770      	bx	lr
240011b0:	58000400 	.word	0x58000400

240011b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
240011b4:	b480      	push	{r7}
240011b6:	b083      	sub	sp, #12
240011b8:	af00      	add	r7, sp, #0
240011ba:	6078      	str	r0, [r7, #4]
240011bc:	460b      	mov	r3, r1
240011be:	807b      	strh	r3, [r7, #2]
240011c0:	4613      	mov	r3, r2
240011c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
240011c4:	787b      	ldrb	r3, [r7, #1]
240011c6:	2b00      	cmp	r3, #0
240011c8:	d003      	beq.n	240011d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
240011ca:	887a      	ldrh	r2, [r7, #2]
240011cc:	687b      	ldr	r3, [r7, #4]
240011ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
240011d0:	e003      	b.n	240011da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
240011d2:	887b      	ldrh	r3, [r7, #2]
240011d4:	041a      	lsls	r2, r3, #16
240011d6:	687b      	ldr	r3, [r7, #4]
240011d8:	619a      	str	r2, [r3, #24]
}
240011da:	bf00      	nop
240011dc:	370c      	adds	r7, #12
240011de:	46bd      	mov	sp, r7
240011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
240011e4:	4770      	bx	lr
	...

240011e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
240011e8:	b580      	push	{r7, lr}
240011ea:	b082      	sub	sp, #8
240011ec:	af00      	add	r7, sp, #0
240011ee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
240011f0:	687b      	ldr	r3, [r7, #4]
240011f2:	2b00      	cmp	r3, #0
240011f4:	d101      	bne.n	240011fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
240011f6:	2301      	movs	r3, #1
240011f8:	e07f      	b.n	240012fa <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
240011fa:	687b      	ldr	r3, [r7, #4]
240011fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
24001200:	b2db      	uxtb	r3, r3
24001202:	2b00      	cmp	r3, #0
24001204:	d106      	bne.n	24001214 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
24001206:	687b      	ldr	r3, [r7, #4]
24001208:	2200      	movs	r2, #0
2400120a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
2400120e:	6878      	ldr	r0, [r7, #4]
24001210:	f7ff fb78 	bl	24000904 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
24001214:	687b      	ldr	r3, [r7, #4]
24001216:	2224      	movs	r2, #36	; 0x24
24001218:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
2400121c:	687b      	ldr	r3, [r7, #4]
2400121e:	681b      	ldr	r3, [r3, #0]
24001220:	681a      	ldr	r2, [r3, #0]
24001222:	687b      	ldr	r3, [r7, #4]
24001224:	681b      	ldr	r3, [r3, #0]
24001226:	f022 0201 	bic.w	r2, r2, #1
2400122a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
2400122c:	687b      	ldr	r3, [r7, #4]
2400122e:	685a      	ldr	r2, [r3, #4]
24001230:	687b      	ldr	r3, [r7, #4]
24001232:	681b      	ldr	r3, [r3, #0]
24001234:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
24001238:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
2400123a:	687b      	ldr	r3, [r7, #4]
2400123c:	681b      	ldr	r3, [r3, #0]
2400123e:	689a      	ldr	r2, [r3, #8]
24001240:	687b      	ldr	r3, [r7, #4]
24001242:	681b      	ldr	r3, [r3, #0]
24001244:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
24001248:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
2400124a:	687b      	ldr	r3, [r7, #4]
2400124c:	68db      	ldr	r3, [r3, #12]
2400124e:	2b01      	cmp	r3, #1
24001250:	d107      	bne.n	24001262 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
24001252:	687b      	ldr	r3, [r7, #4]
24001254:	689a      	ldr	r2, [r3, #8]
24001256:	687b      	ldr	r3, [r7, #4]
24001258:	681b      	ldr	r3, [r3, #0]
2400125a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
2400125e:	609a      	str	r2, [r3, #8]
24001260:	e006      	b.n	24001270 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
24001262:	687b      	ldr	r3, [r7, #4]
24001264:	689a      	ldr	r2, [r3, #8]
24001266:	687b      	ldr	r3, [r7, #4]
24001268:	681b      	ldr	r3, [r3, #0]
2400126a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
2400126e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
24001270:	687b      	ldr	r3, [r7, #4]
24001272:	68db      	ldr	r3, [r3, #12]
24001274:	2b02      	cmp	r3, #2
24001276:	d104      	bne.n	24001282 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
24001278:	687b      	ldr	r3, [r7, #4]
2400127a:	681b      	ldr	r3, [r3, #0]
2400127c:	f44f 6200 	mov.w	r2, #2048	; 0x800
24001280:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
24001282:	687b      	ldr	r3, [r7, #4]
24001284:	681b      	ldr	r3, [r3, #0]
24001286:	6859      	ldr	r1, [r3, #4]
24001288:	687b      	ldr	r3, [r7, #4]
2400128a:	681a      	ldr	r2, [r3, #0]
2400128c:	4b1d      	ldr	r3, [pc, #116]	; (24001304 <HAL_I2C_Init+0x11c>)
2400128e:	430b      	orrs	r3, r1
24001290:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
24001292:	687b      	ldr	r3, [r7, #4]
24001294:	681b      	ldr	r3, [r3, #0]
24001296:	68da      	ldr	r2, [r3, #12]
24001298:	687b      	ldr	r3, [r7, #4]
2400129a:	681b      	ldr	r3, [r3, #0]
2400129c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
240012a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
240012a2:	687b      	ldr	r3, [r7, #4]
240012a4:	691a      	ldr	r2, [r3, #16]
240012a6:	687b      	ldr	r3, [r7, #4]
240012a8:	695b      	ldr	r3, [r3, #20]
240012aa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
240012ae:	687b      	ldr	r3, [r7, #4]
240012b0:	699b      	ldr	r3, [r3, #24]
240012b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
240012b4:	687b      	ldr	r3, [r7, #4]
240012b6:	681b      	ldr	r3, [r3, #0]
240012b8:	430a      	orrs	r2, r1
240012ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
240012bc:	687b      	ldr	r3, [r7, #4]
240012be:	69d9      	ldr	r1, [r3, #28]
240012c0:	687b      	ldr	r3, [r7, #4]
240012c2:	6a1a      	ldr	r2, [r3, #32]
240012c4:	687b      	ldr	r3, [r7, #4]
240012c6:	681b      	ldr	r3, [r3, #0]
240012c8:	430a      	orrs	r2, r1
240012ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
240012cc:	687b      	ldr	r3, [r7, #4]
240012ce:	681b      	ldr	r3, [r3, #0]
240012d0:	681a      	ldr	r2, [r3, #0]
240012d2:	687b      	ldr	r3, [r7, #4]
240012d4:	681b      	ldr	r3, [r3, #0]
240012d6:	f042 0201 	orr.w	r2, r2, #1
240012da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
240012dc:	687b      	ldr	r3, [r7, #4]
240012de:	2200      	movs	r2, #0
240012e0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
240012e2:	687b      	ldr	r3, [r7, #4]
240012e4:	2220      	movs	r2, #32
240012e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
240012ea:	687b      	ldr	r3, [r7, #4]
240012ec:	2200      	movs	r2, #0
240012ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
240012f0:	687b      	ldr	r3, [r7, #4]
240012f2:	2200      	movs	r2, #0
240012f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
240012f8:	2300      	movs	r3, #0
}
240012fa:	4618      	mov	r0, r3
240012fc:	3708      	adds	r7, #8
240012fe:	46bd      	mov	sp, r7
24001300:	bd80      	pop	{r7, pc}
24001302:	bf00      	nop
24001304:	02008000 	.word	0x02008000

24001308 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
24001308:	b580      	push	{r7, lr}
2400130a:	b088      	sub	sp, #32
2400130c:	af02      	add	r7, sp, #8
2400130e:	60f8      	str	r0, [r7, #12]
24001310:	4608      	mov	r0, r1
24001312:	4611      	mov	r1, r2
24001314:	461a      	mov	r2, r3
24001316:	4603      	mov	r3, r0
24001318:	817b      	strh	r3, [r7, #10]
2400131a:	460b      	mov	r3, r1
2400131c:	813b      	strh	r3, [r7, #8]
2400131e:	4613      	mov	r3, r2
24001320:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
24001322:	68fb      	ldr	r3, [r7, #12]
24001324:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
24001328:	b2db      	uxtb	r3, r3
2400132a:	2b20      	cmp	r3, #32
2400132c:	f040 80f9 	bne.w	24001522 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
24001330:	6a3b      	ldr	r3, [r7, #32]
24001332:	2b00      	cmp	r3, #0
24001334:	d002      	beq.n	2400133c <HAL_I2C_Mem_Write+0x34>
24001336:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
24001338:	2b00      	cmp	r3, #0
2400133a:	d105      	bne.n	24001348 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
2400133c:	68fb      	ldr	r3, [r7, #12]
2400133e:	f44f 7200 	mov.w	r2, #512	; 0x200
24001342:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
24001344:	2301      	movs	r3, #1
24001346:	e0ed      	b.n	24001524 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
24001348:	68fb      	ldr	r3, [r7, #12]
2400134a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
2400134e:	2b01      	cmp	r3, #1
24001350:	d101      	bne.n	24001356 <HAL_I2C_Mem_Write+0x4e>
24001352:	2302      	movs	r3, #2
24001354:	e0e6      	b.n	24001524 <HAL_I2C_Mem_Write+0x21c>
24001356:	68fb      	ldr	r3, [r7, #12]
24001358:	2201      	movs	r2, #1
2400135a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
2400135e:	f7ff fc91 	bl	24000c84 <HAL_GetTick>
24001362:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
24001364:	697b      	ldr	r3, [r7, #20]
24001366:	9300      	str	r3, [sp, #0]
24001368:	2319      	movs	r3, #25
2400136a:	2201      	movs	r2, #1
2400136c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
24001370:	68f8      	ldr	r0, [r7, #12]
24001372:	f000 fbcb 	bl	24001b0c <I2C_WaitOnFlagUntilTimeout>
24001376:	4603      	mov	r3, r0
24001378:	2b00      	cmp	r3, #0
2400137a:	d001      	beq.n	24001380 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
2400137c:	2301      	movs	r3, #1
2400137e:	e0d1      	b.n	24001524 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
24001380:	68fb      	ldr	r3, [r7, #12]
24001382:	2221      	movs	r2, #33	; 0x21
24001384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
24001388:	68fb      	ldr	r3, [r7, #12]
2400138a:	2240      	movs	r2, #64	; 0x40
2400138c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
24001390:	68fb      	ldr	r3, [r7, #12]
24001392:	2200      	movs	r2, #0
24001394:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
24001396:	68fb      	ldr	r3, [r7, #12]
24001398:	6a3a      	ldr	r2, [r7, #32]
2400139a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
2400139c:	68fb      	ldr	r3, [r7, #12]
2400139e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
240013a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
240013a2:	68fb      	ldr	r3, [r7, #12]
240013a4:	2200      	movs	r2, #0
240013a6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
240013a8:	88f8      	ldrh	r0, [r7, #6]
240013aa:	893a      	ldrh	r2, [r7, #8]
240013ac:	8979      	ldrh	r1, [r7, #10]
240013ae:	697b      	ldr	r3, [r7, #20]
240013b0:	9301      	str	r3, [sp, #4]
240013b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
240013b4:	9300      	str	r3, [sp, #0]
240013b6:	4603      	mov	r3, r0
240013b8:	68f8      	ldr	r0, [r7, #12]
240013ba:	f000 fadb 	bl	24001974 <I2C_RequestMemoryWrite>
240013be:	4603      	mov	r3, r0
240013c0:	2b00      	cmp	r3, #0
240013c2:	d005      	beq.n	240013d0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
240013c4:	68fb      	ldr	r3, [r7, #12]
240013c6:	2200      	movs	r2, #0
240013c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
240013cc:	2301      	movs	r3, #1
240013ce:	e0a9      	b.n	24001524 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
240013d0:	68fb      	ldr	r3, [r7, #12]
240013d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240013d4:	b29b      	uxth	r3, r3
240013d6:	2bff      	cmp	r3, #255	; 0xff
240013d8:	d90e      	bls.n	240013f8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
240013da:	68fb      	ldr	r3, [r7, #12]
240013dc:	22ff      	movs	r2, #255	; 0xff
240013de:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
240013e0:	68fb      	ldr	r3, [r7, #12]
240013e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
240013e4:	b2da      	uxtb	r2, r3
240013e6:	8979      	ldrh	r1, [r7, #10]
240013e8:	2300      	movs	r3, #0
240013ea:	9300      	str	r3, [sp, #0]
240013ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
240013f0:	68f8      	ldr	r0, [r7, #12]
240013f2:	f000 fd45 	bl	24001e80 <I2C_TransferConfig>
240013f6:	e00f      	b.n	24001418 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
240013f8:	68fb      	ldr	r3, [r7, #12]
240013fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240013fc:	b29a      	uxth	r2, r3
240013fe:	68fb      	ldr	r3, [r7, #12]
24001400:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
24001402:	68fb      	ldr	r3, [r7, #12]
24001404:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
24001406:	b2da      	uxtb	r2, r3
24001408:	8979      	ldrh	r1, [r7, #10]
2400140a:	2300      	movs	r3, #0
2400140c:	9300      	str	r3, [sp, #0]
2400140e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
24001412:	68f8      	ldr	r0, [r7, #12]
24001414:	f000 fd34 	bl	24001e80 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
24001418:	697a      	ldr	r2, [r7, #20]
2400141a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
2400141c:	68f8      	ldr	r0, [r7, #12]
2400141e:	f000 fbc4 	bl	24001baa <I2C_WaitOnTXISFlagUntilTimeout>
24001422:	4603      	mov	r3, r0
24001424:	2b00      	cmp	r3, #0
24001426:	d001      	beq.n	2400142c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
24001428:	2301      	movs	r3, #1
2400142a:	e07b      	b.n	24001524 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
2400142c:	68fb      	ldr	r3, [r7, #12]
2400142e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
24001430:	781a      	ldrb	r2, [r3, #0]
24001432:	68fb      	ldr	r3, [r7, #12]
24001434:	681b      	ldr	r3, [r3, #0]
24001436:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
24001438:	68fb      	ldr	r3, [r7, #12]
2400143a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2400143c:	1c5a      	adds	r2, r3, #1
2400143e:	68fb      	ldr	r3, [r7, #12]
24001440:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
24001442:	68fb      	ldr	r3, [r7, #12]
24001444:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
24001446:	b29b      	uxth	r3, r3
24001448:	3b01      	subs	r3, #1
2400144a:	b29a      	uxth	r2, r3
2400144c:	68fb      	ldr	r3, [r7, #12]
2400144e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
24001450:	68fb      	ldr	r3, [r7, #12]
24001452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
24001454:	3b01      	subs	r3, #1
24001456:	b29a      	uxth	r2, r3
24001458:	68fb      	ldr	r3, [r7, #12]
2400145a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
2400145c:	68fb      	ldr	r3, [r7, #12]
2400145e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
24001460:	b29b      	uxth	r3, r3
24001462:	2b00      	cmp	r3, #0
24001464:	d034      	beq.n	240014d0 <HAL_I2C_Mem_Write+0x1c8>
24001466:	68fb      	ldr	r3, [r7, #12]
24001468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
2400146a:	2b00      	cmp	r3, #0
2400146c:	d130      	bne.n	240014d0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
2400146e:	697b      	ldr	r3, [r7, #20]
24001470:	9300      	str	r3, [sp, #0]
24001472:	6abb      	ldr	r3, [r7, #40]	; 0x28
24001474:	2200      	movs	r2, #0
24001476:	2180      	movs	r1, #128	; 0x80
24001478:	68f8      	ldr	r0, [r7, #12]
2400147a:	f000 fb47 	bl	24001b0c <I2C_WaitOnFlagUntilTimeout>
2400147e:	4603      	mov	r3, r0
24001480:	2b00      	cmp	r3, #0
24001482:	d001      	beq.n	24001488 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
24001484:	2301      	movs	r3, #1
24001486:	e04d      	b.n	24001524 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
24001488:	68fb      	ldr	r3, [r7, #12]
2400148a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
2400148c:	b29b      	uxth	r3, r3
2400148e:	2bff      	cmp	r3, #255	; 0xff
24001490:	d90e      	bls.n	240014b0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
24001492:	68fb      	ldr	r3, [r7, #12]
24001494:	22ff      	movs	r2, #255	; 0xff
24001496:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
24001498:	68fb      	ldr	r3, [r7, #12]
2400149a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
2400149c:	b2da      	uxtb	r2, r3
2400149e:	8979      	ldrh	r1, [r7, #10]
240014a0:	2300      	movs	r3, #0
240014a2:	9300      	str	r3, [sp, #0]
240014a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
240014a8:	68f8      	ldr	r0, [r7, #12]
240014aa:	f000 fce9 	bl	24001e80 <I2C_TransferConfig>
240014ae:	e00f      	b.n	240014d0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
240014b0:	68fb      	ldr	r3, [r7, #12]
240014b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240014b4:	b29a      	uxth	r2, r3
240014b6:	68fb      	ldr	r3, [r7, #12]
240014b8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
240014ba:	68fb      	ldr	r3, [r7, #12]
240014bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
240014be:	b2da      	uxtb	r2, r3
240014c0:	8979      	ldrh	r1, [r7, #10]
240014c2:	2300      	movs	r3, #0
240014c4:	9300      	str	r3, [sp, #0]
240014c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
240014ca:	68f8      	ldr	r0, [r7, #12]
240014cc:	f000 fcd8 	bl	24001e80 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
240014d0:	68fb      	ldr	r3, [r7, #12]
240014d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240014d4:	b29b      	uxth	r3, r3
240014d6:	2b00      	cmp	r3, #0
240014d8:	d19e      	bne.n	24001418 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
240014da:	697a      	ldr	r2, [r7, #20]
240014dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
240014de:	68f8      	ldr	r0, [r7, #12]
240014e0:	f000 fbaa 	bl	24001c38 <I2C_WaitOnSTOPFlagUntilTimeout>
240014e4:	4603      	mov	r3, r0
240014e6:	2b00      	cmp	r3, #0
240014e8:	d001      	beq.n	240014ee <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
240014ea:	2301      	movs	r3, #1
240014ec:	e01a      	b.n	24001524 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
240014ee:	68fb      	ldr	r3, [r7, #12]
240014f0:	681b      	ldr	r3, [r3, #0]
240014f2:	2220      	movs	r2, #32
240014f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
240014f6:	68fb      	ldr	r3, [r7, #12]
240014f8:	681b      	ldr	r3, [r3, #0]
240014fa:	6859      	ldr	r1, [r3, #4]
240014fc:	68fb      	ldr	r3, [r7, #12]
240014fe:	681a      	ldr	r2, [r3, #0]
24001500:	4b0a      	ldr	r3, [pc, #40]	; (2400152c <HAL_I2C_Mem_Write+0x224>)
24001502:	400b      	ands	r3, r1
24001504:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
24001506:	68fb      	ldr	r3, [r7, #12]
24001508:	2220      	movs	r2, #32
2400150a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
2400150e:	68fb      	ldr	r3, [r7, #12]
24001510:	2200      	movs	r2, #0
24001512:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
24001516:	68fb      	ldr	r3, [r7, #12]
24001518:	2200      	movs	r2, #0
2400151a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
2400151e:	2300      	movs	r3, #0
24001520:	e000      	b.n	24001524 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
24001522:	2302      	movs	r3, #2
  }
}
24001524:	4618      	mov	r0, r3
24001526:	3718      	adds	r7, #24
24001528:	46bd      	mov	sp, r7
2400152a:	bd80      	pop	{r7, pc}
2400152c:	fe00e800 	.word	0xfe00e800

24001530 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
24001530:	b580      	push	{r7, lr}
24001532:	b088      	sub	sp, #32
24001534:	af02      	add	r7, sp, #8
24001536:	60f8      	str	r0, [r7, #12]
24001538:	4608      	mov	r0, r1
2400153a:	4611      	mov	r1, r2
2400153c:	461a      	mov	r2, r3
2400153e:	4603      	mov	r3, r0
24001540:	817b      	strh	r3, [r7, #10]
24001542:	460b      	mov	r3, r1
24001544:	813b      	strh	r3, [r7, #8]
24001546:	4613      	mov	r3, r2
24001548:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
2400154a:	68fb      	ldr	r3, [r7, #12]
2400154c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
24001550:	b2db      	uxtb	r3, r3
24001552:	2b20      	cmp	r3, #32
24001554:	f040 80fd 	bne.w	24001752 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
24001558:	6a3b      	ldr	r3, [r7, #32]
2400155a:	2b00      	cmp	r3, #0
2400155c:	d002      	beq.n	24001564 <HAL_I2C_Mem_Read+0x34>
2400155e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
24001560:	2b00      	cmp	r3, #0
24001562:	d105      	bne.n	24001570 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
24001564:	68fb      	ldr	r3, [r7, #12]
24001566:	f44f 7200 	mov.w	r2, #512	; 0x200
2400156a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
2400156c:	2301      	movs	r3, #1
2400156e:	e0f1      	b.n	24001754 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
24001570:	68fb      	ldr	r3, [r7, #12]
24001572:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
24001576:	2b01      	cmp	r3, #1
24001578:	d101      	bne.n	2400157e <HAL_I2C_Mem_Read+0x4e>
2400157a:	2302      	movs	r3, #2
2400157c:	e0ea      	b.n	24001754 <HAL_I2C_Mem_Read+0x224>
2400157e:	68fb      	ldr	r3, [r7, #12]
24001580:	2201      	movs	r2, #1
24001582:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
24001586:	f7ff fb7d 	bl	24000c84 <HAL_GetTick>
2400158a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
2400158c:	697b      	ldr	r3, [r7, #20]
2400158e:	9300      	str	r3, [sp, #0]
24001590:	2319      	movs	r3, #25
24001592:	2201      	movs	r2, #1
24001594:	f44f 4100 	mov.w	r1, #32768	; 0x8000
24001598:	68f8      	ldr	r0, [r7, #12]
2400159a:	f000 fab7 	bl	24001b0c <I2C_WaitOnFlagUntilTimeout>
2400159e:	4603      	mov	r3, r0
240015a0:	2b00      	cmp	r3, #0
240015a2:	d001      	beq.n	240015a8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
240015a4:	2301      	movs	r3, #1
240015a6:	e0d5      	b.n	24001754 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
240015a8:	68fb      	ldr	r3, [r7, #12]
240015aa:	2222      	movs	r2, #34	; 0x22
240015ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
240015b0:	68fb      	ldr	r3, [r7, #12]
240015b2:	2240      	movs	r2, #64	; 0x40
240015b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
240015b8:	68fb      	ldr	r3, [r7, #12]
240015ba:	2200      	movs	r2, #0
240015bc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
240015be:	68fb      	ldr	r3, [r7, #12]
240015c0:	6a3a      	ldr	r2, [r7, #32]
240015c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
240015c4:	68fb      	ldr	r3, [r7, #12]
240015c6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
240015c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
240015ca:	68fb      	ldr	r3, [r7, #12]
240015cc:	2200      	movs	r2, #0
240015ce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
240015d0:	88f8      	ldrh	r0, [r7, #6]
240015d2:	893a      	ldrh	r2, [r7, #8]
240015d4:	8979      	ldrh	r1, [r7, #10]
240015d6:	697b      	ldr	r3, [r7, #20]
240015d8:	9301      	str	r3, [sp, #4]
240015da:	6abb      	ldr	r3, [r7, #40]	; 0x28
240015dc:	9300      	str	r3, [sp, #0]
240015de:	4603      	mov	r3, r0
240015e0:	68f8      	ldr	r0, [r7, #12]
240015e2:	f000 fa1b 	bl	24001a1c <I2C_RequestMemoryRead>
240015e6:	4603      	mov	r3, r0
240015e8:	2b00      	cmp	r3, #0
240015ea:	d005      	beq.n	240015f8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
240015ec:	68fb      	ldr	r3, [r7, #12]
240015ee:	2200      	movs	r2, #0
240015f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
240015f4:	2301      	movs	r3, #1
240015f6:	e0ad      	b.n	24001754 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
240015f8:	68fb      	ldr	r3, [r7, #12]
240015fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240015fc:	b29b      	uxth	r3, r3
240015fe:	2bff      	cmp	r3, #255	; 0xff
24001600:	d90e      	bls.n	24001620 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
24001602:	68fb      	ldr	r3, [r7, #12]
24001604:	22ff      	movs	r2, #255	; 0xff
24001606:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
24001608:	68fb      	ldr	r3, [r7, #12]
2400160a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
2400160c:	b2da      	uxtb	r2, r3
2400160e:	8979      	ldrh	r1, [r7, #10]
24001610:	4b52      	ldr	r3, [pc, #328]	; (2400175c <HAL_I2C_Mem_Read+0x22c>)
24001612:	9300      	str	r3, [sp, #0]
24001614:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
24001618:	68f8      	ldr	r0, [r7, #12]
2400161a:	f000 fc31 	bl	24001e80 <I2C_TransferConfig>
2400161e:	e00f      	b.n	24001640 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
24001620:	68fb      	ldr	r3, [r7, #12]
24001622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
24001624:	b29a      	uxth	r2, r3
24001626:	68fb      	ldr	r3, [r7, #12]
24001628:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
2400162a:	68fb      	ldr	r3, [r7, #12]
2400162c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
2400162e:	b2da      	uxtb	r2, r3
24001630:	8979      	ldrh	r1, [r7, #10]
24001632:	4b4a      	ldr	r3, [pc, #296]	; (2400175c <HAL_I2C_Mem_Read+0x22c>)
24001634:	9300      	str	r3, [sp, #0]
24001636:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
2400163a:	68f8      	ldr	r0, [r7, #12]
2400163c:	f000 fc20 	bl	24001e80 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
24001640:	697b      	ldr	r3, [r7, #20]
24001642:	9300      	str	r3, [sp, #0]
24001644:	6abb      	ldr	r3, [r7, #40]	; 0x28
24001646:	2200      	movs	r2, #0
24001648:	2104      	movs	r1, #4
2400164a:	68f8      	ldr	r0, [r7, #12]
2400164c:	f000 fa5e 	bl	24001b0c <I2C_WaitOnFlagUntilTimeout>
24001650:	4603      	mov	r3, r0
24001652:	2b00      	cmp	r3, #0
24001654:	d001      	beq.n	2400165a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
24001656:	2301      	movs	r3, #1
24001658:	e07c      	b.n	24001754 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
2400165a:	68fb      	ldr	r3, [r7, #12]
2400165c:	681b      	ldr	r3, [r3, #0]
2400165e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
24001660:	68fb      	ldr	r3, [r7, #12]
24001662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
24001664:	b2d2      	uxtb	r2, r2
24001666:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
24001668:	68fb      	ldr	r3, [r7, #12]
2400166a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2400166c:	1c5a      	adds	r2, r3, #1
2400166e:	68fb      	ldr	r3, [r7, #12]
24001670:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
24001672:	68fb      	ldr	r3, [r7, #12]
24001674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
24001676:	3b01      	subs	r3, #1
24001678:	b29a      	uxth	r2, r3
2400167a:	68fb      	ldr	r3, [r7, #12]
2400167c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
2400167e:	68fb      	ldr	r3, [r7, #12]
24001680:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
24001682:	b29b      	uxth	r3, r3
24001684:	3b01      	subs	r3, #1
24001686:	b29a      	uxth	r2, r3
24001688:	68fb      	ldr	r3, [r7, #12]
2400168a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
2400168c:	68fb      	ldr	r3, [r7, #12]
2400168e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
24001690:	b29b      	uxth	r3, r3
24001692:	2b00      	cmp	r3, #0
24001694:	d034      	beq.n	24001700 <HAL_I2C_Mem_Read+0x1d0>
24001696:	68fb      	ldr	r3, [r7, #12]
24001698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
2400169a:	2b00      	cmp	r3, #0
2400169c:	d130      	bne.n	24001700 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
2400169e:	697b      	ldr	r3, [r7, #20]
240016a0:	9300      	str	r3, [sp, #0]
240016a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
240016a4:	2200      	movs	r2, #0
240016a6:	2180      	movs	r1, #128	; 0x80
240016a8:	68f8      	ldr	r0, [r7, #12]
240016aa:	f000 fa2f 	bl	24001b0c <I2C_WaitOnFlagUntilTimeout>
240016ae:	4603      	mov	r3, r0
240016b0:	2b00      	cmp	r3, #0
240016b2:	d001      	beq.n	240016b8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
240016b4:	2301      	movs	r3, #1
240016b6:	e04d      	b.n	24001754 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
240016b8:	68fb      	ldr	r3, [r7, #12]
240016ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240016bc:	b29b      	uxth	r3, r3
240016be:	2bff      	cmp	r3, #255	; 0xff
240016c0:	d90e      	bls.n	240016e0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
240016c2:	68fb      	ldr	r3, [r7, #12]
240016c4:	22ff      	movs	r2, #255	; 0xff
240016c6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
240016c8:	68fb      	ldr	r3, [r7, #12]
240016ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
240016cc:	b2da      	uxtb	r2, r3
240016ce:	8979      	ldrh	r1, [r7, #10]
240016d0:	2300      	movs	r3, #0
240016d2:	9300      	str	r3, [sp, #0]
240016d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
240016d8:	68f8      	ldr	r0, [r7, #12]
240016da:	f000 fbd1 	bl	24001e80 <I2C_TransferConfig>
240016de:	e00f      	b.n	24001700 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
240016e0:	68fb      	ldr	r3, [r7, #12]
240016e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
240016e4:	b29a      	uxth	r2, r3
240016e6:	68fb      	ldr	r3, [r7, #12]
240016e8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
240016ea:	68fb      	ldr	r3, [r7, #12]
240016ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
240016ee:	b2da      	uxtb	r2, r3
240016f0:	8979      	ldrh	r1, [r7, #10]
240016f2:	2300      	movs	r3, #0
240016f4:	9300      	str	r3, [sp, #0]
240016f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
240016fa:	68f8      	ldr	r0, [r7, #12]
240016fc:	f000 fbc0 	bl	24001e80 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
24001700:	68fb      	ldr	r3, [r7, #12]
24001702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
24001704:	b29b      	uxth	r3, r3
24001706:	2b00      	cmp	r3, #0
24001708:	d19a      	bne.n	24001640 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
2400170a:	697a      	ldr	r2, [r7, #20]
2400170c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
2400170e:	68f8      	ldr	r0, [r7, #12]
24001710:	f000 fa92 	bl	24001c38 <I2C_WaitOnSTOPFlagUntilTimeout>
24001714:	4603      	mov	r3, r0
24001716:	2b00      	cmp	r3, #0
24001718:	d001      	beq.n	2400171e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
2400171a:	2301      	movs	r3, #1
2400171c:	e01a      	b.n	24001754 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
2400171e:	68fb      	ldr	r3, [r7, #12]
24001720:	681b      	ldr	r3, [r3, #0]
24001722:	2220      	movs	r2, #32
24001724:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
24001726:	68fb      	ldr	r3, [r7, #12]
24001728:	681b      	ldr	r3, [r3, #0]
2400172a:	6859      	ldr	r1, [r3, #4]
2400172c:	68fb      	ldr	r3, [r7, #12]
2400172e:	681a      	ldr	r2, [r3, #0]
24001730:	4b0b      	ldr	r3, [pc, #44]	; (24001760 <HAL_I2C_Mem_Read+0x230>)
24001732:	400b      	ands	r3, r1
24001734:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
24001736:	68fb      	ldr	r3, [r7, #12]
24001738:	2220      	movs	r2, #32
2400173a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
2400173e:	68fb      	ldr	r3, [r7, #12]
24001740:	2200      	movs	r2, #0
24001742:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
24001746:	68fb      	ldr	r3, [r7, #12]
24001748:	2200      	movs	r2, #0
2400174a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
2400174e:	2300      	movs	r3, #0
24001750:	e000      	b.n	24001754 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
24001752:	2302      	movs	r3, #2
  }
}
24001754:	4618      	mov	r0, r3
24001756:	3718      	adds	r7, #24
24001758:	46bd      	mov	sp, r7
2400175a:	bd80      	pop	{r7, pc}
2400175c:	80002400 	.word	0x80002400
24001760:	fe00e800 	.word	0xfe00e800

24001764 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
24001764:	b580      	push	{r7, lr}
24001766:	b08a      	sub	sp, #40	; 0x28
24001768:	af02      	add	r7, sp, #8
2400176a:	60f8      	str	r0, [r7, #12]
2400176c:	607a      	str	r2, [r7, #4]
2400176e:	603b      	str	r3, [r7, #0]
24001770:	460b      	mov	r3, r1
24001772:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
24001774:	2300      	movs	r3, #0
24001776:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
24001778:	68fb      	ldr	r3, [r7, #12]
2400177a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
2400177e:	b2db      	uxtb	r3, r3
24001780:	2b20      	cmp	r3, #32
24001782:	f040 80ef 	bne.w	24001964 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
24001786:	68fb      	ldr	r3, [r7, #12]
24001788:	681b      	ldr	r3, [r3, #0]
2400178a:	699b      	ldr	r3, [r3, #24]
2400178c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
24001790:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
24001794:	d101      	bne.n	2400179a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
24001796:	2302      	movs	r3, #2
24001798:	e0e5      	b.n	24001966 <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
2400179a:	68fb      	ldr	r3, [r7, #12]
2400179c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
240017a0:	2b01      	cmp	r3, #1
240017a2:	d101      	bne.n	240017a8 <HAL_I2C_IsDeviceReady+0x44>
240017a4:	2302      	movs	r3, #2
240017a6:	e0de      	b.n	24001966 <HAL_I2C_IsDeviceReady+0x202>
240017a8:	68fb      	ldr	r3, [r7, #12]
240017aa:	2201      	movs	r2, #1
240017ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
240017b0:	68fb      	ldr	r3, [r7, #12]
240017b2:	2224      	movs	r2, #36	; 0x24
240017b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
240017b8:	68fb      	ldr	r3, [r7, #12]
240017ba:	2200      	movs	r2, #0
240017bc:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
240017be:	68fb      	ldr	r3, [r7, #12]
240017c0:	68db      	ldr	r3, [r3, #12]
240017c2:	2b01      	cmp	r3, #1
240017c4:	d105      	bne.n	240017d2 <HAL_I2C_IsDeviceReady+0x6e>
240017c6:	897b      	ldrh	r3, [r7, #10]
240017c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
240017cc:	4b68      	ldr	r3, [pc, #416]	; (24001970 <HAL_I2C_IsDeviceReady+0x20c>)
240017ce:	4313      	orrs	r3, r2
240017d0:	e004      	b.n	240017dc <HAL_I2C_IsDeviceReady+0x78>
240017d2:	897b      	ldrh	r3, [r7, #10]
240017d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
240017d8:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
240017dc:	68fa      	ldr	r2, [r7, #12]
240017de:	6812      	ldr	r2, [r2, #0]
240017e0:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
240017e2:	f7ff fa4f 	bl	24000c84 <HAL_GetTick>
240017e6:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
240017e8:	68fb      	ldr	r3, [r7, #12]
240017ea:	681b      	ldr	r3, [r3, #0]
240017ec:	699b      	ldr	r3, [r3, #24]
240017ee:	f003 0320 	and.w	r3, r3, #32
240017f2:	2b20      	cmp	r3, #32
240017f4:	bf0c      	ite	eq
240017f6:	2301      	moveq	r3, #1
240017f8:	2300      	movne	r3, #0
240017fa:	b2db      	uxtb	r3, r3
240017fc:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
240017fe:	68fb      	ldr	r3, [r7, #12]
24001800:	681b      	ldr	r3, [r3, #0]
24001802:	699b      	ldr	r3, [r3, #24]
24001804:	f003 0310 	and.w	r3, r3, #16
24001808:	2b10      	cmp	r3, #16
2400180a:	bf0c      	ite	eq
2400180c:	2301      	moveq	r3, #1
2400180e:	2300      	movne	r3, #0
24001810:	b2db      	uxtb	r3, r3
24001812:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
24001814:	e034      	b.n	24001880 <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
24001816:	683b      	ldr	r3, [r7, #0]
24001818:	f1b3 3fff 	cmp.w	r3, #4294967295
2400181c:	d01a      	beq.n	24001854 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
2400181e:	f7ff fa31 	bl	24000c84 <HAL_GetTick>
24001822:	4602      	mov	r2, r0
24001824:	69bb      	ldr	r3, [r7, #24]
24001826:	1ad3      	subs	r3, r2, r3
24001828:	683a      	ldr	r2, [r7, #0]
2400182a:	429a      	cmp	r2, r3
2400182c:	d302      	bcc.n	24001834 <HAL_I2C_IsDeviceReady+0xd0>
2400182e:	683b      	ldr	r3, [r7, #0]
24001830:	2b00      	cmp	r3, #0
24001832:	d10f      	bne.n	24001854 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
24001834:	68fb      	ldr	r3, [r7, #12]
24001836:	2220      	movs	r2, #32
24001838:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
2400183c:	68fb      	ldr	r3, [r7, #12]
2400183e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
24001840:	f043 0220 	orr.w	r2, r3, #32
24001844:	68fb      	ldr	r3, [r7, #12]
24001846:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
24001848:	68fb      	ldr	r3, [r7, #12]
2400184a:	2200      	movs	r2, #0
2400184c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
24001850:	2301      	movs	r3, #1
24001852:	e088      	b.n	24001966 <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
24001854:	68fb      	ldr	r3, [r7, #12]
24001856:	681b      	ldr	r3, [r3, #0]
24001858:	699b      	ldr	r3, [r3, #24]
2400185a:	f003 0320 	and.w	r3, r3, #32
2400185e:	2b20      	cmp	r3, #32
24001860:	bf0c      	ite	eq
24001862:	2301      	moveq	r3, #1
24001864:	2300      	movne	r3, #0
24001866:	b2db      	uxtb	r3, r3
24001868:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
2400186a:	68fb      	ldr	r3, [r7, #12]
2400186c:	681b      	ldr	r3, [r3, #0]
2400186e:	699b      	ldr	r3, [r3, #24]
24001870:	f003 0310 	and.w	r3, r3, #16
24001874:	2b10      	cmp	r3, #16
24001876:	bf0c      	ite	eq
24001878:	2301      	moveq	r3, #1
2400187a:	2300      	movne	r3, #0
2400187c:	b2db      	uxtb	r3, r3
2400187e:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
24001880:	7ffb      	ldrb	r3, [r7, #31]
24001882:	2b00      	cmp	r3, #0
24001884:	d102      	bne.n	2400188c <HAL_I2C_IsDeviceReady+0x128>
24001886:	7fbb      	ldrb	r3, [r7, #30]
24001888:	2b00      	cmp	r3, #0
2400188a:	d0c4      	beq.n	24001816 <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
2400188c:	68fb      	ldr	r3, [r7, #12]
2400188e:	681b      	ldr	r3, [r3, #0]
24001890:	699b      	ldr	r3, [r3, #24]
24001892:	f003 0310 	and.w	r3, r3, #16
24001896:	2b10      	cmp	r3, #16
24001898:	d01a      	beq.n	240018d0 <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
2400189a:	69bb      	ldr	r3, [r7, #24]
2400189c:	9300      	str	r3, [sp, #0]
2400189e:	683b      	ldr	r3, [r7, #0]
240018a0:	2200      	movs	r2, #0
240018a2:	2120      	movs	r1, #32
240018a4:	68f8      	ldr	r0, [r7, #12]
240018a6:	f000 f931 	bl	24001b0c <I2C_WaitOnFlagUntilTimeout>
240018aa:	4603      	mov	r3, r0
240018ac:	2b00      	cmp	r3, #0
240018ae:	d001      	beq.n	240018b4 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
240018b0:	2301      	movs	r3, #1
240018b2:	e058      	b.n	24001966 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
240018b4:	68fb      	ldr	r3, [r7, #12]
240018b6:	681b      	ldr	r3, [r3, #0]
240018b8:	2220      	movs	r2, #32
240018ba:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
240018bc:	68fb      	ldr	r3, [r7, #12]
240018be:	2220      	movs	r2, #32
240018c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
240018c4:	68fb      	ldr	r3, [r7, #12]
240018c6:	2200      	movs	r2, #0
240018c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
240018cc:	2300      	movs	r3, #0
240018ce:	e04a      	b.n	24001966 <HAL_I2C_IsDeviceReady+0x202>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
240018d0:	69bb      	ldr	r3, [r7, #24]
240018d2:	9300      	str	r3, [sp, #0]
240018d4:	683b      	ldr	r3, [r7, #0]
240018d6:	2200      	movs	r2, #0
240018d8:	2120      	movs	r1, #32
240018da:	68f8      	ldr	r0, [r7, #12]
240018dc:	f000 f916 	bl	24001b0c <I2C_WaitOnFlagUntilTimeout>
240018e0:	4603      	mov	r3, r0
240018e2:	2b00      	cmp	r3, #0
240018e4:	d001      	beq.n	240018ea <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
240018e6:	2301      	movs	r3, #1
240018e8:	e03d      	b.n	24001966 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
240018ea:	68fb      	ldr	r3, [r7, #12]
240018ec:	681b      	ldr	r3, [r3, #0]
240018ee:	2210      	movs	r2, #16
240018f0:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
240018f2:	68fb      	ldr	r3, [r7, #12]
240018f4:	681b      	ldr	r3, [r3, #0]
240018f6:	2220      	movs	r2, #32
240018f8:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
240018fa:	697b      	ldr	r3, [r7, #20]
240018fc:	687a      	ldr	r2, [r7, #4]
240018fe:	429a      	cmp	r2, r3
24001900:	d118      	bne.n	24001934 <HAL_I2C_IsDeviceReady+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
24001902:	68fb      	ldr	r3, [r7, #12]
24001904:	681b      	ldr	r3, [r3, #0]
24001906:	685a      	ldr	r2, [r3, #4]
24001908:	68fb      	ldr	r3, [r7, #12]
2400190a:	681b      	ldr	r3, [r3, #0]
2400190c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
24001910:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
24001912:	69bb      	ldr	r3, [r7, #24]
24001914:	9300      	str	r3, [sp, #0]
24001916:	683b      	ldr	r3, [r7, #0]
24001918:	2200      	movs	r2, #0
2400191a:	2120      	movs	r1, #32
2400191c:	68f8      	ldr	r0, [r7, #12]
2400191e:	f000 f8f5 	bl	24001b0c <I2C_WaitOnFlagUntilTimeout>
24001922:	4603      	mov	r3, r0
24001924:	2b00      	cmp	r3, #0
24001926:	d001      	beq.n	2400192c <HAL_I2C_IsDeviceReady+0x1c8>
        {
          return HAL_ERROR;
24001928:	2301      	movs	r3, #1
2400192a:	e01c      	b.n	24001966 <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
2400192c:	68fb      	ldr	r3, [r7, #12]
2400192e:	681b      	ldr	r3, [r3, #0]
24001930:	2220      	movs	r2, #32
24001932:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
24001934:	697b      	ldr	r3, [r7, #20]
24001936:	3301      	adds	r3, #1
24001938:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
2400193a:	697b      	ldr	r3, [r7, #20]
2400193c:	687a      	ldr	r2, [r7, #4]
2400193e:	429a      	cmp	r2, r3
24001940:	f63f af3d 	bhi.w	240017be <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
24001944:	68fb      	ldr	r3, [r7, #12]
24001946:	2220      	movs	r2, #32
24001948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
2400194c:	68fb      	ldr	r3, [r7, #12]
2400194e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
24001950:	f043 0220 	orr.w	r2, r3, #32
24001954:	68fb      	ldr	r3, [r7, #12]
24001956:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
24001958:	68fb      	ldr	r3, [r7, #12]
2400195a:	2200      	movs	r2, #0
2400195c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
24001960:	2301      	movs	r3, #1
24001962:	e000      	b.n	24001966 <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
24001964:	2302      	movs	r3, #2
  }
}
24001966:	4618      	mov	r0, r3
24001968:	3720      	adds	r7, #32
2400196a:	46bd      	mov	sp, r7
2400196c:	bd80      	pop	{r7, pc}
2400196e:	bf00      	nop
24001970:	02002000 	.word	0x02002000

24001974 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
24001974:	b580      	push	{r7, lr}
24001976:	b086      	sub	sp, #24
24001978:	af02      	add	r7, sp, #8
2400197a:	60f8      	str	r0, [r7, #12]
2400197c:	4608      	mov	r0, r1
2400197e:	4611      	mov	r1, r2
24001980:	461a      	mov	r2, r3
24001982:	4603      	mov	r3, r0
24001984:	817b      	strh	r3, [r7, #10]
24001986:	460b      	mov	r3, r1
24001988:	813b      	strh	r3, [r7, #8]
2400198a:	4613      	mov	r3, r2
2400198c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
2400198e:	88fb      	ldrh	r3, [r7, #6]
24001990:	b2da      	uxtb	r2, r3
24001992:	8979      	ldrh	r1, [r7, #10]
24001994:	4b20      	ldr	r3, [pc, #128]	; (24001a18 <I2C_RequestMemoryWrite+0xa4>)
24001996:	9300      	str	r3, [sp, #0]
24001998:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
2400199c:	68f8      	ldr	r0, [r7, #12]
2400199e:	f000 fa6f 	bl	24001e80 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
240019a2:	69fa      	ldr	r2, [r7, #28]
240019a4:	69b9      	ldr	r1, [r7, #24]
240019a6:	68f8      	ldr	r0, [r7, #12]
240019a8:	f000 f8ff 	bl	24001baa <I2C_WaitOnTXISFlagUntilTimeout>
240019ac:	4603      	mov	r3, r0
240019ae:	2b00      	cmp	r3, #0
240019b0:	d001      	beq.n	240019b6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
240019b2:	2301      	movs	r3, #1
240019b4:	e02c      	b.n	24001a10 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
240019b6:	88fb      	ldrh	r3, [r7, #6]
240019b8:	2b01      	cmp	r3, #1
240019ba:	d105      	bne.n	240019c8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
240019bc:	893b      	ldrh	r3, [r7, #8]
240019be:	b2da      	uxtb	r2, r3
240019c0:	68fb      	ldr	r3, [r7, #12]
240019c2:	681b      	ldr	r3, [r3, #0]
240019c4:	629a      	str	r2, [r3, #40]	; 0x28
240019c6:	e015      	b.n	240019f4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
240019c8:	893b      	ldrh	r3, [r7, #8]
240019ca:	0a1b      	lsrs	r3, r3, #8
240019cc:	b29b      	uxth	r3, r3
240019ce:	b2da      	uxtb	r2, r3
240019d0:	68fb      	ldr	r3, [r7, #12]
240019d2:	681b      	ldr	r3, [r3, #0]
240019d4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
240019d6:	69fa      	ldr	r2, [r7, #28]
240019d8:	69b9      	ldr	r1, [r7, #24]
240019da:	68f8      	ldr	r0, [r7, #12]
240019dc:	f000 f8e5 	bl	24001baa <I2C_WaitOnTXISFlagUntilTimeout>
240019e0:	4603      	mov	r3, r0
240019e2:	2b00      	cmp	r3, #0
240019e4:	d001      	beq.n	240019ea <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
240019e6:	2301      	movs	r3, #1
240019e8:	e012      	b.n	24001a10 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
240019ea:	893b      	ldrh	r3, [r7, #8]
240019ec:	b2da      	uxtb	r2, r3
240019ee:	68fb      	ldr	r3, [r7, #12]
240019f0:	681b      	ldr	r3, [r3, #0]
240019f2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
240019f4:	69fb      	ldr	r3, [r7, #28]
240019f6:	9300      	str	r3, [sp, #0]
240019f8:	69bb      	ldr	r3, [r7, #24]
240019fa:	2200      	movs	r2, #0
240019fc:	2180      	movs	r1, #128	; 0x80
240019fe:	68f8      	ldr	r0, [r7, #12]
24001a00:	f000 f884 	bl	24001b0c <I2C_WaitOnFlagUntilTimeout>
24001a04:	4603      	mov	r3, r0
24001a06:	2b00      	cmp	r3, #0
24001a08:	d001      	beq.n	24001a0e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
24001a0a:	2301      	movs	r3, #1
24001a0c:	e000      	b.n	24001a10 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
24001a0e:	2300      	movs	r3, #0
}
24001a10:	4618      	mov	r0, r3
24001a12:	3710      	adds	r7, #16
24001a14:	46bd      	mov	sp, r7
24001a16:	bd80      	pop	{r7, pc}
24001a18:	80002000 	.word	0x80002000

24001a1c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
24001a1c:	b580      	push	{r7, lr}
24001a1e:	b086      	sub	sp, #24
24001a20:	af02      	add	r7, sp, #8
24001a22:	60f8      	str	r0, [r7, #12]
24001a24:	4608      	mov	r0, r1
24001a26:	4611      	mov	r1, r2
24001a28:	461a      	mov	r2, r3
24001a2a:	4603      	mov	r3, r0
24001a2c:	817b      	strh	r3, [r7, #10]
24001a2e:	460b      	mov	r3, r1
24001a30:	813b      	strh	r3, [r7, #8]
24001a32:	4613      	mov	r3, r2
24001a34:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
24001a36:	88fb      	ldrh	r3, [r7, #6]
24001a38:	b2da      	uxtb	r2, r3
24001a3a:	8979      	ldrh	r1, [r7, #10]
24001a3c:	4b20      	ldr	r3, [pc, #128]	; (24001ac0 <I2C_RequestMemoryRead+0xa4>)
24001a3e:	9300      	str	r3, [sp, #0]
24001a40:	2300      	movs	r3, #0
24001a42:	68f8      	ldr	r0, [r7, #12]
24001a44:	f000 fa1c 	bl	24001e80 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
24001a48:	69fa      	ldr	r2, [r7, #28]
24001a4a:	69b9      	ldr	r1, [r7, #24]
24001a4c:	68f8      	ldr	r0, [r7, #12]
24001a4e:	f000 f8ac 	bl	24001baa <I2C_WaitOnTXISFlagUntilTimeout>
24001a52:	4603      	mov	r3, r0
24001a54:	2b00      	cmp	r3, #0
24001a56:	d001      	beq.n	24001a5c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
24001a58:	2301      	movs	r3, #1
24001a5a:	e02c      	b.n	24001ab6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
24001a5c:	88fb      	ldrh	r3, [r7, #6]
24001a5e:	2b01      	cmp	r3, #1
24001a60:	d105      	bne.n	24001a6e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
24001a62:	893b      	ldrh	r3, [r7, #8]
24001a64:	b2da      	uxtb	r2, r3
24001a66:	68fb      	ldr	r3, [r7, #12]
24001a68:	681b      	ldr	r3, [r3, #0]
24001a6a:	629a      	str	r2, [r3, #40]	; 0x28
24001a6c:	e015      	b.n	24001a9a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
24001a6e:	893b      	ldrh	r3, [r7, #8]
24001a70:	0a1b      	lsrs	r3, r3, #8
24001a72:	b29b      	uxth	r3, r3
24001a74:	b2da      	uxtb	r2, r3
24001a76:	68fb      	ldr	r3, [r7, #12]
24001a78:	681b      	ldr	r3, [r3, #0]
24001a7a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
24001a7c:	69fa      	ldr	r2, [r7, #28]
24001a7e:	69b9      	ldr	r1, [r7, #24]
24001a80:	68f8      	ldr	r0, [r7, #12]
24001a82:	f000 f892 	bl	24001baa <I2C_WaitOnTXISFlagUntilTimeout>
24001a86:	4603      	mov	r3, r0
24001a88:	2b00      	cmp	r3, #0
24001a8a:	d001      	beq.n	24001a90 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
24001a8c:	2301      	movs	r3, #1
24001a8e:	e012      	b.n	24001ab6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
24001a90:	893b      	ldrh	r3, [r7, #8]
24001a92:	b2da      	uxtb	r2, r3
24001a94:	68fb      	ldr	r3, [r7, #12]
24001a96:	681b      	ldr	r3, [r3, #0]
24001a98:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
24001a9a:	69fb      	ldr	r3, [r7, #28]
24001a9c:	9300      	str	r3, [sp, #0]
24001a9e:	69bb      	ldr	r3, [r7, #24]
24001aa0:	2200      	movs	r2, #0
24001aa2:	2140      	movs	r1, #64	; 0x40
24001aa4:	68f8      	ldr	r0, [r7, #12]
24001aa6:	f000 f831 	bl	24001b0c <I2C_WaitOnFlagUntilTimeout>
24001aaa:	4603      	mov	r3, r0
24001aac:	2b00      	cmp	r3, #0
24001aae:	d001      	beq.n	24001ab4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
24001ab0:	2301      	movs	r3, #1
24001ab2:	e000      	b.n	24001ab6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
24001ab4:	2300      	movs	r3, #0
}
24001ab6:	4618      	mov	r0, r3
24001ab8:	3710      	adds	r7, #16
24001aba:	46bd      	mov	sp, r7
24001abc:	bd80      	pop	{r7, pc}
24001abe:	bf00      	nop
24001ac0:	80002000 	.word	0x80002000

24001ac4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
24001ac4:	b480      	push	{r7}
24001ac6:	b083      	sub	sp, #12
24001ac8:	af00      	add	r7, sp, #0
24001aca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
24001acc:	687b      	ldr	r3, [r7, #4]
24001ace:	681b      	ldr	r3, [r3, #0]
24001ad0:	699b      	ldr	r3, [r3, #24]
24001ad2:	f003 0302 	and.w	r3, r3, #2
24001ad6:	2b02      	cmp	r3, #2
24001ad8:	d103      	bne.n	24001ae2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
24001ada:	687b      	ldr	r3, [r7, #4]
24001adc:	681b      	ldr	r3, [r3, #0]
24001ade:	2200      	movs	r2, #0
24001ae0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
24001ae2:	687b      	ldr	r3, [r7, #4]
24001ae4:	681b      	ldr	r3, [r3, #0]
24001ae6:	699b      	ldr	r3, [r3, #24]
24001ae8:	f003 0301 	and.w	r3, r3, #1
24001aec:	2b01      	cmp	r3, #1
24001aee:	d007      	beq.n	24001b00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
24001af0:	687b      	ldr	r3, [r7, #4]
24001af2:	681b      	ldr	r3, [r3, #0]
24001af4:	699a      	ldr	r2, [r3, #24]
24001af6:	687b      	ldr	r3, [r7, #4]
24001af8:	681b      	ldr	r3, [r3, #0]
24001afa:	f042 0201 	orr.w	r2, r2, #1
24001afe:	619a      	str	r2, [r3, #24]
  }
}
24001b00:	bf00      	nop
24001b02:	370c      	adds	r7, #12
24001b04:	46bd      	mov	sp, r7
24001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
24001b0a:	4770      	bx	lr

24001b0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
24001b0c:	b580      	push	{r7, lr}
24001b0e:	b084      	sub	sp, #16
24001b10:	af00      	add	r7, sp, #0
24001b12:	60f8      	str	r0, [r7, #12]
24001b14:	60b9      	str	r1, [r7, #8]
24001b16:	603b      	str	r3, [r7, #0]
24001b18:	4613      	mov	r3, r2
24001b1a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
24001b1c:	e031      	b.n	24001b82 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
24001b1e:	683b      	ldr	r3, [r7, #0]
24001b20:	f1b3 3fff 	cmp.w	r3, #4294967295
24001b24:	d02d      	beq.n	24001b82 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
24001b26:	f7ff f8ad 	bl	24000c84 <HAL_GetTick>
24001b2a:	4602      	mov	r2, r0
24001b2c:	69bb      	ldr	r3, [r7, #24]
24001b2e:	1ad3      	subs	r3, r2, r3
24001b30:	683a      	ldr	r2, [r7, #0]
24001b32:	429a      	cmp	r2, r3
24001b34:	d302      	bcc.n	24001b3c <I2C_WaitOnFlagUntilTimeout+0x30>
24001b36:	683b      	ldr	r3, [r7, #0]
24001b38:	2b00      	cmp	r3, #0
24001b3a:	d122      	bne.n	24001b82 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
24001b3c:	68fb      	ldr	r3, [r7, #12]
24001b3e:	681b      	ldr	r3, [r3, #0]
24001b40:	699a      	ldr	r2, [r3, #24]
24001b42:	68bb      	ldr	r3, [r7, #8]
24001b44:	4013      	ands	r3, r2
24001b46:	68ba      	ldr	r2, [r7, #8]
24001b48:	429a      	cmp	r2, r3
24001b4a:	bf0c      	ite	eq
24001b4c:	2301      	moveq	r3, #1
24001b4e:	2300      	movne	r3, #0
24001b50:	b2db      	uxtb	r3, r3
24001b52:	461a      	mov	r2, r3
24001b54:	79fb      	ldrb	r3, [r7, #7]
24001b56:	429a      	cmp	r2, r3
24001b58:	d113      	bne.n	24001b82 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
24001b5a:	68fb      	ldr	r3, [r7, #12]
24001b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
24001b5e:	f043 0220 	orr.w	r2, r3, #32
24001b62:	68fb      	ldr	r3, [r7, #12]
24001b64:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
24001b66:	68fb      	ldr	r3, [r7, #12]
24001b68:	2220      	movs	r2, #32
24001b6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
24001b6e:	68fb      	ldr	r3, [r7, #12]
24001b70:	2200      	movs	r2, #0
24001b72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
24001b76:	68fb      	ldr	r3, [r7, #12]
24001b78:	2200      	movs	r2, #0
24001b7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
24001b7e:	2301      	movs	r3, #1
24001b80:	e00f      	b.n	24001ba2 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
24001b82:	68fb      	ldr	r3, [r7, #12]
24001b84:	681b      	ldr	r3, [r3, #0]
24001b86:	699a      	ldr	r2, [r3, #24]
24001b88:	68bb      	ldr	r3, [r7, #8]
24001b8a:	4013      	ands	r3, r2
24001b8c:	68ba      	ldr	r2, [r7, #8]
24001b8e:	429a      	cmp	r2, r3
24001b90:	bf0c      	ite	eq
24001b92:	2301      	moveq	r3, #1
24001b94:	2300      	movne	r3, #0
24001b96:	b2db      	uxtb	r3, r3
24001b98:	461a      	mov	r2, r3
24001b9a:	79fb      	ldrb	r3, [r7, #7]
24001b9c:	429a      	cmp	r2, r3
24001b9e:	d0be      	beq.n	24001b1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
24001ba0:	2300      	movs	r3, #0
}
24001ba2:	4618      	mov	r0, r3
24001ba4:	3710      	adds	r7, #16
24001ba6:	46bd      	mov	sp, r7
24001ba8:	bd80      	pop	{r7, pc}

24001baa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
24001baa:	b580      	push	{r7, lr}
24001bac:	b084      	sub	sp, #16
24001bae:	af00      	add	r7, sp, #0
24001bb0:	60f8      	str	r0, [r7, #12]
24001bb2:	60b9      	str	r1, [r7, #8]
24001bb4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
24001bb6:	e033      	b.n	24001c20 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
24001bb8:	687a      	ldr	r2, [r7, #4]
24001bba:	68b9      	ldr	r1, [r7, #8]
24001bbc:	68f8      	ldr	r0, [r7, #12]
24001bbe:	f000 f87f 	bl	24001cc0 <I2C_IsErrorOccurred>
24001bc2:	4603      	mov	r3, r0
24001bc4:	2b00      	cmp	r3, #0
24001bc6:	d001      	beq.n	24001bcc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
24001bc8:	2301      	movs	r3, #1
24001bca:	e031      	b.n	24001c30 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
24001bcc:	68bb      	ldr	r3, [r7, #8]
24001bce:	f1b3 3fff 	cmp.w	r3, #4294967295
24001bd2:	d025      	beq.n	24001c20 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
24001bd4:	f7ff f856 	bl	24000c84 <HAL_GetTick>
24001bd8:	4602      	mov	r2, r0
24001bda:	687b      	ldr	r3, [r7, #4]
24001bdc:	1ad3      	subs	r3, r2, r3
24001bde:	68ba      	ldr	r2, [r7, #8]
24001be0:	429a      	cmp	r2, r3
24001be2:	d302      	bcc.n	24001bea <I2C_WaitOnTXISFlagUntilTimeout+0x40>
24001be4:	68bb      	ldr	r3, [r7, #8]
24001be6:	2b00      	cmp	r3, #0
24001be8:	d11a      	bne.n	24001c20 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
24001bea:	68fb      	ldr	r3, [r7, #12]
24001bec:	681b      	ldr	r3, [r3, #0]
24001bee:	699b      	ldr	r3, [r3, #24]
24001bf0:	f003 0302 	and.w	r3, r3, #2
24001bf4:	2b02      	cmp	r3, #2
24001bf6:	d013      	beq.n	24001c20 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
24001bf8:	68fb      	ldr	r3, [r7, #12]
24001bfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
24001bfc:	f043 0220 	orr.w	r2, r3, #32
24001c00:	68fb      	ldr	r3, [r7, #12]
24001c02:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
24001c04:	68fb      	ldr	r3, [r7, #12]
24001c06:	2220      	movs	r2, #32
24001c08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
24001c0c:	68fb      	ldr	r3, [r7, #12]
24001c0e:	2200      	movs	r2, #0
24001c10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
24001c14:	68fb      	ldr	r3, [r7, #12]
24001c16:	2200      	movs	r2, #0
24001c18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
24001c1c:	2301      	movs	r3, #1
24001c1e:	e007      	b.n	24001c30 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
24001c20:	68fb      	ldr	r3, [r7, #12]
24001c22:	681b      	ldr	r3, [r3, #0]
24001c24:	699b      	ldr	r3, [r3, #24]
24001c26:	f003 0302 	and.w	r3, r3, #2
24001c2a:	2b02      	cmp	r3, #2
24001c2c:	d1c4      	bne.n	24001bb8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
24001c2e:	2300      	movs	r3, #0
}
24001c30:	4618      	mov	r0, r3
24001c32:	3710      	adds	r7, #16
24001c34:	46bd      	mov	sp, r7
24001c36:	bd80      	pop	{r7, pc}

24001c38 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
24001c38:	b580      	push	{r7, lr}
24001c3a:	b084      	sub	sp, #16
24001c3c:	af00      	add	r7, sp, #0
24001c3e:	60f8      	str	r0, [r7, #12]
24001c40:	60b9      	str	r1, [r7, #8]
24001c42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
24001c44:	e02f      	b.n	24001ca6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
24001c46:	687a      	ldr	r2, [r7, #4]
24001c48:	68b9      	ldr	r1, [r7, #8]
24001c4a:	68f8      	ldr	r0, [r7, #12]
24001c4c:	f000 f838 	bl	24001cc0 <I2C_IsErrorOccurred>
24001c50:	4603      	mov	r3, r0
24001c52:	2b00      	cmp	r3, #0
24001c54:	d001      	beq.n	24001c5a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
24001c56:	2301      	movs	r3, #1
24001c58:	e02d      	b.n	24001cb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
24001c5a:	f7ff f813 	bl	24000c84 <HAL_GetTick>
24001c5e:	4602      	mov	r2, r0
24001c60:	687b      	ldr	r3, [r7, #4]
24001c62:	1ad3      	subs	r3, r2, r3
24001c64:	68ba      	ldr	r2, [r7, #8]
24001c66:	429a      	cmp	r2, r3
24001c68:	d302      	bcc.n	24001c70 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
24001c6a:	68bb      	ldr	r3, [r7, #8]
24001c6c:	2b00      	cmp	r3, #0
24001c6e:	d11a      	bne.n	24001ca6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
24001c70:	68fb      	ldr	r3, [r7, #12]
24001c72:	681b      	ldr	r3, [r3, #0]
24001c74:	699b      	ldr	r3, [r3, #24]
24001c76:	f003 0320 	and.w	r3, r3, #32
24001c7a:	2b20      	cmp	r3, #32
24001c7c:	d013      	beq.n	24001ca6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
24001c7e:	68fb      	ldr	r3, [r7, #12]
24001c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
24001c82:	f043 0220 	orr.w	r2, r3, #32
24001c86:	68fb      	ldr	r3, [r7, #12]
24001c88:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
24001c8a:	68fb      	ldr	r3, [r7, #12]
24001c8c:	2220      	movs	r2, #32
24001c8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
24001c92:	68fb      	ldr	r3, [r7, #12]
24001c94:	2200      	movs	r2, #0
24001c96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
24001c9a:	68fb      	ldr	r3, [r7, #12]
24001c9c:	2200      	movs	r2, #0
24001c9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
24001ca2:	2301      	movs	r3, #1
24001ca4:	e007      	b.n	24001cb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
24001ca6:	68fb      	ldr	r3, [r7, #12]
24001ca8:	681b      	ldr	r3, [r3, #0]
24001caa:	699b      	ldr	r3, [r3, #24]
24001cac:	f003 0320 	and.w	r3, r3, #32
24001cb0:	2b20      	cmp	r3, #32
24001cb2:	d1c8      	bne.n	24001c46 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
24001cb4:	2300      	movs	r3, #0
}
24001cb6:	4618      	mov	r0, r3
24001cb8:	3710      	adds	r7, #16
24001cba:	46bd      	mov	sp, r7
24001cbc:	bd80      	pop	{r7, pc}
	...

24001cc0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
24001cc0:	b580      	push	{r7, lr}
24001cc2:	b08a      	sub	sp, #40	; 0x28
24001cc4:	af00      	add	r7, sp, #0
24001cc6:	60f8      	str	r0, [r7, #12]
24001cc8:	60b9      	str	r1, [r7, #8]
24001cca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
24001ccc:	2300      	movs	r3, #0
24001cce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
24001cd2:	68fb      	ldr	r3, [r7, #12]
24001cd4:	681b      	ldr	r3, [r3, #0]
24001cd6:	699b      	ldr	r3, [r3, #24]
24001cd8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
24001cda:	2300      	movs	r3, #0
24001cdc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
24001cde:	687b      	ldr	r3, [r7, #4]
24001ce0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
24001ce2:	69bb      	ldr	r3, [r7, #24]
24001ce4:	f003 0310 	and.w	r3, r3, #16
24001ce8:	2b00      	cmp	r3, #0
24001cea:	d068      	beq.n	24001dbe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
24001cec:	68fb      	ldr	r3, [r7, #12]
24001cee:	681b      	ldr	r3, [r3, #0]
24001cf0:	2210      	movs	r2, #16
24001cf2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
24001cf4:	e049      	b.n	24001d8a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
24001cf6:	68bb      	ldr	r3, [r7, #8]
24001cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
24001cfc:	d045      	beq.n	24001d8a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
24001cfe:	f7fe ffc1 	bl	24000c84 <HAL_GetTick>
24001d02:	4602      	mov	r2, r0
24001d04:	69fb      	ldr	r3, [r7, #28]
24001d06:	1ad3      	subs	r3, r2, r3
24001d08:	68ba      	ldr	r2, [r7, #8]
24001d0a:	429a      	cmp	r2, r3
24001d0c:	d302      	bcc.n	24001d14 <I2C_IsErrorOccurred+0x54>
24001d0e:	68bb      	ldr	r3, [r7, #8]
24001d10:	2b00      	cmp	r3, #0
24001d12:	d13a      	bne.n	24001d8a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
24001d14:	68fb      	ldr	r3, [r7, #12]
24001d16:	681b      	ldr	r3, [r3, #0]
24001d18:	685b      	ldr	r3, [r3, #4]
24001d1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
24001d1e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
24001d20:	68fb      	ldr	r3, [r7, #12]
24001d22:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
24001d26:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
24001d28:	68fb      	ldr	r3, [r7, #12]
24001d2a:	681b      	ldr	r3, [r3, #0]
24001d2c:	699b      	ldr	r3, [r3, #24]
24001d2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
24001d32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
24001d36:	d121      	bne.n	24001d7c <I2C_IsErrorOccurred+0xbc>
24001d38:	697b      	ldr	r3, [r7, #20]
24001d3a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
24001d3e:	d01d      	beq.n	24001d7c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
24001d40:	7cfb      	ldrb	r3, [r7, #19]
24001d42:	2b20      	cmp	r3, #32
24001d44:	d01a      	beq.n	24001d7c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
24001d46:	68fb      	ldr	r3, [r7, #12]
24001d48:	681b      	ldr	r3, [r3, #0]
24001d4a:	685a      	ldr	r2, [r3, #4]
24001d4c:	68fb      	ldr	r3, [r7, #12]
24001d4e:	681b      	ldr	r3, [r3, #0]
24001d50:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
24001d54:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
24001d56:	f7fe ff95 	bl	24000c84 <HAL_GetTick>
24001d5a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
24001d5c:	e00e      	b.n	24001d7c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
24001d5e:	f7fe ff91 	bl	24000c84 <HAL_GetTick>
24001d62:	4602      	mov	r2, r0
24001d64:	69fb      	ldr	r3, [r7, #28]
24001d66:	1ad3      	subs	r3, r2, r3
24001d68:	2b19      	cmp	r3, #25
24001d6a:	d907      	bls.n	24001d7c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
24001d6c:	6a3b      	ldr	r3, [r7, #32]
24001d6e:	f043 0320 	orr.w	r3, r3, #32
24001d72:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
24001d74:	2301      	movs	r3, #1
24001d76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
24001d7a:	e006      	b.n	24001d8a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
24001d7c:	68fb      	ldr	r3, [r7, #12]
24001d7e:	681b      	ldr	r3, [r3, #0]
24001d80:	699b      	ldr	r3, [r3, #24]
24001d82:	f003 0320 	and.w	r3, r3, #32
24001d86:	2b20      	cmp	r3, #32
24001d88:	d1e9      	bne.n	24001d5e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
24001d8a:	68fb      	ldr	r3, [r7, #12]
24001d8c:	681b      	ldr	r3, [r3, #0]
24001d8e:	699b      	ldr	r3, [r3, #24]
24001d90:	f003 0320 	and.w	r3, r3, #32
24001d94:	2b20      	cmp	r3, #32
24001d96:	d003      	beq.n	24001da0 <I2C_IsErrorOccurred+0xe0>
24001d98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
24001d9c:	2b00      	cmp	r3, #0
24001d9e:	d0aa      	beq.n	24001cf6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
24001da0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
24001da4:	2b00      	cmp	r3, #0
24001da6:	d103      	bne.n	24001db0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
24001da8:	68fb      	ldr	r3, [r7, #12]
24001daa:	681b      	ldr	r3, [r3, #0]
24001dac:	2220      	movs	r2, #32
24001dae:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
24001db0:	6a3b      	ldr	r3, [r7, #32]
24001db2:	f043 0304 	orr.w	r3, r3, #4
24001db6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
24001db8:	2301      	movs	r3, #1
24001dba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
24001dbe:	68fb      	ldr	r3, [r7, #12]
24001dc0:	681b      	ldr	r3, [r3, #0]
24001dc2:	699b      	ldr	r3, [r3, #24]
24001dc4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
24001dc6:	69bb      	ldr	r3, [r7, #24]
24001dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
24001dcc:	2b00      	cmp	r3, #0
24001dce:	d00b      	beq.n	24001de8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
24001dd0:	6a3b      	ldr	r3, [r7, #32]
24001dd2:	f043 0301 	orr.w	r3, r3, #1
24001dd6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
24001dd8:	68fb      	ldr	r3, [r7, #12]
24001dda:	681b      	ldr	r3, [r3, #0]
24001ddc:	f44f 7280 	mov.w	r2, #256	; 0x100
24001de0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
24001de2:	2301      	movs	r3, #1
24001de4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
24001de8:	69bb      	ldr	r3, [r7, #24]
24001dea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
24001dee:	2b00      	cmp	r3, #0
24001df0:	d00b      	beq.n	24001e0a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
24001df2:	6a3b      	ldr	r3, [r7, #32]
24001df4:	f043 0308 	orr.w	r3, r3, #8
24001df8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
24001dfa:	68fb      	ldr	r3, [r7, #12]
24001dfc:	681b      	ldr	r3, [r3, #0]
24001dfe:	f44f 6280 	mov.w	r2, #1024	; 0x400
24001e02:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
24001e04:	2301      	movs	r3, #1
24001e06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
24001e0a:	69bb      	ldr	r3, [r7, #24]
24001e0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
24001e10:	2b00      	cmp	r3, #0
24001e12:	d00b      	beq.n	24001e2c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
24001e14:	6a3b      	ldr	r3, [r7, #32]
24001e16:	f043 0302 	orr.w	r3, r3, #2
24001e1a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
24001e1c:	68fb      	ldr	r3, [r7, #12]
24001e1e:	681b      	ldr	r3, [r3, #0]
24001e20:	f44f 7200 	mov.w	r2, #512	; 0x200
24001e24:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
24001e26:	2301      	movs	r3, #1
24001e28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
24001e2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
24001e30:	2b00      	cmp	r3, #0
24001e32:	d01c      	beq.n	24001e6e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
24001e34:	68f8      	ldr	r0, [r7, #12]
24001e36:	f7ff fe45 	bl	24001ac4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
24001e3a:	68fb      	ldr	r3, [r7, #12]
24001e3c:	681b      	ldr	r3, [r3, #0]
24001e3e:	6859      	ldr	r1, [r3, #4]
24001e40:	68fb      	ldr	r3, [r7, #12]
24001e42:	681a      	ldr	r2, [r3, #0]
24001e44:	4b0d      	ldr	r3, [pc, #52]	; (24001e7c <I2C_IsErrorOccurred+0x1bc>)
24001e46:	400b      	ands	r3, r1
24001e48:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
24001e4a:	68fb      	ldr	r3, [r7, #12]
24001e4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
24001e4e:	6a3b      	ldr	r3, [r7, #32]
24001e50:	431a      	orrs	r2, r3
24001e52:	68fb      	ldr	r3, [r7, #12]
24001e54:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
24001e56:	68fb      	ldr	r3, [r7, #12]
24001e58:	2220      	movs	r2, #32
24001e5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
24001e5e:	68fb      	ldr	r3, [r7, #12]
24001e60:	2200      	movs	r2, #0
24001e62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
24001e66:	68fb      	ldr	r3, [r7, #12]
24001e68:	2200      	movs	r2, #0
24001e6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
24001e6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
24001e72:	4618      	mov	r0, r3
24001e74:	3728      	adds	r7, #40	; 0x28
24001e76:	46bd      	mov	sp, r7
24001e78:	bd80      	pop	{r7, pc}
24001e7a:	bf00      	nop
24001e7c:	fe00e800 	.word	0xfe00e800

24001e80 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
24001e80:	b480      	push	{r7}
24001e82:	b087      	sub	sp, #28
24001e84:	af00      	add	r7, sp, #0
24001e86:	60f8      	str	r0, [r7, #12]
24001e88:	607b      	str	r3, [r7, #4]
24001e8a:	460b      	mov	r3, r1
24001e8c:	817b      	strh	r3, [r7, #10]
24001e8e:	4613      	mov	r3, r2
24001e90:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
24001e92:	897b      	ldrh	r3, [r7, #10]
24001e94:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
24001e98:	7a7b      	ldrb	r3, [r7, #9]
24001e9a:	041b      	lsls	r3, r3, #16
24001e9c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
24001ea0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
24001ea2:	687b      	ldr	r3, [r7, #4]
24001ea4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
24001ea6:	6a3b      	ldr	r3, [r7, #32]
24001ea8:	4313      	orrs	r3, r2
24001eaa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
24001eae:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
24001eb0:	68fb      	ldr	r3, [r7, #12]
24001eb2:	681b      	ldr	r3, [r3, #0]
24001eb4:	685a      	ldr	r2, [r3, #4]
24001eb6:	6a3b      	ldr	r3, [r7, #32]
24001eb8:	0d5b      	lsrs	r3, r3, #21
24001eba:	f403 6180 	and.w	r1, r3, #1024	; 0x400
24001ebe:	4b08      	ldr	r3, [pc, #32]	; (24001ee0 <I2C_TransferConfig+0x60>)
24001ec0:	430b      	orrs	r3, r1
24001ec2:	43db      	mvns	r3, r3
24001ec4:	ea02 0103 	and.w	r1, r2, r3
24001ec8:	68fb      	ldr	r3, [r7, #12]
24001eca:	681b      	ldr	r3, [r3, #0]
24001ecc:	697a      	ldr	r2, [r7, #20]
24001ece:	430a      	orrs	r2, r1
24001ed0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
24001ed2:	bf00      	nop
24001ed4:	371c      	adds	r7, #28
24001ed6:	46bd      	mov	sp, r7
24001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
24001edc:	4770      	bx	lr
24001ede:	bf00      	nop
24001ee0:	03ff63ff 	.word	0x03ff63ff

24001ee4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
24001ee4:	b480      	push	{r7}
24001ee6:	b083      	sub	sp, #12
24001ee8:	af00      	add	r7, sp, #0
24001eea:	6078      	str	r0, [r7, #4]
24001eec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
24001eee:	687b      	ldr	r3, [r7, #4]
24001ef0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
24001ef4:	b2db      	uxtb	r3, r3
24001ef6:	2b20      	cmp	r3, #32
24001ef8:	d138      	bne.n	24001f6c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
24001efa:	687b      	ldr	r3, [r7, #4]
24001efc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
24001f00:	2b01      	cmp	r3, #1
24001f02:	d101      	bne.n	24001f08 <HAL_I2CEx_ConfigAnalogFilter+0x24>
24001f04:	2302      	movs	r3, #2
24001f06:	e032      	b.n	24001f6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
24001f08:	687b      	ldr	r3, [r7, #4]
24001f0a:	2201      	movs	r2, #1
24001f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
24001f10:	687b      	ldr	r3, [r7, #4]
24001f12:	2224      	movs	r2, #36	; 0x24
24001f14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
24001f18:	687b      	ldr	r3, [r7, #4]
24001f1a:	681b      	ldr	r3, [r3, #0]
24001f1c:	681a      	ldr	r2, [r3, #0]
24001f1e:	687b      	ldr	r3, [r7, #4]
24001f20:	681b      	ldr	r3, [r3, #0]
24001f22:	f022 0201 	bic.w	r2, r2, #1
24001f26:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
24001f28:	687b      	ldr	r3, [r7, #4]
24001f2a:	681b      	ldr	r3, [r3, #0]
24001f2c:	681a      	ldr	r2, [r3, #0]
24001f2e:	687b      	ldr	r3, [r7, #4]
24001f30:	681b      	ldr	r3, [r3, #0]
24001f32:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
24001f36:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
24001f38:	687b      	ldr	r3, [r7, #4]
24001f3a:	681b      	ldr	r3, [r3, #0]
24001f3c:	6819      	ldr	r1, [r3, #0]
24001f3e:	687b      	ldr	r3, [r7, #4]
24001f40:	681b      	ldr	r3, [r3, #0]
24001f42:	683a      	ldr	r2, [r7, #0]
24001f44:	430a      	orrs	r2, r1
24001f46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
24001f48:	687b      	ldr	r3, [r7, #4]
24001f4a:	681b      	ldr	r3, [r3, #0]
24001f4c:	681a      	ldr	r2, [r3, #0]
24001f4e:	687b      	ldr	r3, [r7, #4]
24001f50:	681b      	ldr	r3, [r3, #0]
24001f52:	f042 0201 	orr.w	r2, r2, #1
24001f56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
24001f58:	687b      	ldr	r3, [r7, #4]
24001f5a:	2220      	movs	r2, #32
24001f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
24001f60:	687b      	ldr	r3, [r7, #4]
24001f62:	2200      	movs	r2, #0
24001f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
24001f68:	2300      	movs	r3, #0
24001f6a:	e000      	b.n	24001f6e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
24001f6c:	2302      	movs	r3, #2
  }
}
24001f6e:	4618      	mov	r0, r3
24001f70:	370c      	adds	r7, #12
24001f72:	46bd      	mov	sp, r7
24001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
24001f78:	4770      	bx	lr

24001f7a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
24001f7a:	b480      	push	{r7}
24001f7c:	b085      	sub	sp, #20
24001f7e:	af00      	add	r7, sp, #0
24001f80:	6078      	str	r0, [r7, #4]
24001f82:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
24001f84:	687b      	ldr	r3, [r7, #4]
24001f86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
24001f8a:	b2db      	uxtb	r3, r3
24001f8c:	2b20      	cmp	r3, #32
24001f8e:	d139      	bne.n	24002004 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
24001f90:	687b      	ldr	r3, [r7, #4]
24001f92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
24001f96:	2b01      	cmp	r3, #1
24001f98:	d101      	bne.n	24001f9e <HAL_I2CEx_ConfigDigitalFilter+0x24>
24001f9a:	2302      	movs	r3, #2
24001f9c:	e033      	b.n	24002006 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
24001f9e:	687b      	ldr	r3, [r7, #4]
24001fa0:	2201      	movs	r2, #1
24001fa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
24001fa6:	687b      	ldr	r3, [r7, #4]
24001fa8:	2224      	movs	r2, #36	; 0x24
24001faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
24001fae:	687b      	ldr	r3, [r7, #4]
24001fb0:	681b      	ldr	r3, [r3, #0]
24001fb2:	681a      	ldr	r2, [r3, #0]
24001fb4:	687b      	ldr	r3, [r7, #4]
24001fb6:	681b      	ldr	r3, [r3, #0]
24001fb8:	f022 0201 	bic.w	r2, r2, #1
24001fbc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
24001fbe:	687b      	ldr	r3, [r7, #4]
24001fc0:	681b      	ldr	r3, [r3, #0]
24001fc2:	681b      	ldr	r3, [r3, #0]
24001fc4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
24001fc6:	68fb      	ldr	r3, [r7, #12]
24001fc8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
24001fcc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
24001fce:	683b      	ldr	r3, [r7, #0]
24001fd0:	021b      	lsls	r3, r3, #8
24001fd2:	68fa      	ldr	r2, [r7, #12]
24001fd4:	4313      	orrs	r3, r2
24001fd6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
24001fd8:	687b      	ldr	r3, [r7, #4]
24001fda:	681b      	ldr	r3, [r3, #0]
24001fdc:	68fa      	ldr	r2, [r7, #12]
24001fde:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
24001fe0:	687b      	ldr	r3, [r7, #4]
24001fe2:	681b      	ldr	r3, [r3, #0]
24001fe4:	681a      	ldr	r2, [r3, #0]
24001fe6:	687b      	ldr	r3, [r7, #4]
24001fe8:	681b      	ldr	r3, [r3, #0]
24001fea:	f042 0201 	orr.w	r2, r2, #1
24001fee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
24001ff0:	687b      	ldr	r3, [r7, #4]
24001ff2:	2220      	movs	r2, #32
24001ff4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
24001ff8:	687b      	ldr	r3, [r7, #4]
24001ffa:	2200      	movs	r2, #0
24001ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
24002000:	2300      	movs	r3, #0
24002002:	e000      	b.n	24002006 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
24002004:	2302      	movs	r3, #2
  }
}
24002006:	4618      	mov	r0, r3
24002008:	3714      	adds	r7, #20
2400200a:	46bd      	mov	sp, r7
2400200c:	f85d 7b04 	ldr.w	r7, [sp], #4
24002010:	4770      	bx	lr
	...

24002014 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
24002014:	b580      	push	{r7, lr}
24002016:	b084      	sub	sp, #16
24002018:	af00      	add	r7, sp, #0
2400201a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
2400201c:	4b29      	ldr	r3, [pc, #164]	; (240020c4 <HAL_PWREx_ConfigSupply+0xb0>)
2400201e:	68db      	ldr	r3, [r3, #12]
24002020:	f003 0307 	and.w	r3, r3, #7
24002024:	2b06      	cmp	r3, #6
24002026:	d00a      	beq.n	2400203e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
24002028:	4b26      	ldr	r3, [pc, #152]	; (240020c4 <HAL_PWREx_ConfigSupply+0xb0>)
2400202a:	68db      	ldr	r3, [r3, #12]
2400202c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
24002030:	687a      	ldr	r2, [r7, #4]
24002032:	429a      	cmp	r2, r3
24002034:	d001      	beq.n	2400203a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
24002036:	2301      	movs	r3, #1
24002038:	e03f      	b.n	240020ba <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
2400203a:	2300      	movs	r3, #0
2400203c:	e03d      	b.n	240020ba <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
2400203e:	4b21      	ldr	r3, [pc, #132]	; (240020c4 <HAL_PWREx_ConfigSupply+0xb0>)
24002040:	68db      	ldr	r3, [r3, #12]
24002042:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
24002046:	491f      	ldr	r1, [pc, #124]	; (240020c4 <HAL_PWREx_ConfigSupply+0xb0>)
24002048:	687b      	ldr	r3, [r7, #4]
2400204a:	4313      	orrs	r3, r2
2400204c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
2400204e:	f7fe fe19 	bl	24000c84 <HAL_GetTick>
24002052:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
24002054:	e009      	b.n	2400206a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
24002056:	f7fe fe15 	bl	24000c84 <HAL_GetTick>
2400205a:	4602      	mov	r2, r0
2400205c:	68fb      	ldr	r3, [r7, #12]
2400205e:	1ad3      	subs	r3, r2, r3
24002060:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
24002064:	d901      	bls.n	2400206a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
24002066:	2301      	movs	r3, #1
24002068:	e027      	b.n	240020ba <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
2400206a:	4b16      	ldr	r3, [pc, #88]	; (240020c4 <HAL_PWREx_ConfigSupply+0xb0>)
2400206c:	685b      	ldr	r3, [r3, #4]
2400206e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
24002072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
24002076:	d1ee      	bne.n	24002056 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
24002078:	687b      	ldr	r3, [r7, #4]
2400207a:	2b1e      	cmp	r3, #30
2400207c:	d008      	beq.n	24002090 <HAL_PWREx_ConfigSupply+0x7c>
2400207e:	687b      	ldr	r3, [r7, #4]
24002080:	2b2e      	cmp	r3, #46	; 0x2e
24002082:	d005      	beq.n	24002090 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
24002084:	687b      	ldr	r3, [r7, #4]
24002086:	2b1d      	cmp	r3, #29
24002088:	d002      	beq.n	24002090 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
2400208a:	687b      	ldr	r3, [r7, #4]
2400208c:	2b2d      	cmp	r3, #45	; 0x2d
2400208e:	d113      	bne.n	240020b8 <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
24002090:	f7fe fdf8 	bl	24000c84 <HAL_GetTick>
24002094:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
24002096:	e009      	b.n	240020ac <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
24002098:	f7fe fdf4 	bl	24000c84 <HAL_GetTick>
2400209c:	4602      	mov	r2, r0
2400209e:	68fb      	ldr	r3, [r7, #12]
240020a0:	1ad3      	subs	r3, r2, r3
240020a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
240020a6:	d901      	bls.n	240020ac <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
240020a8:	2301      	movs	r3, #1
240020aa:	e006      	b.n	240020ba <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
240020ac:	4b05      	ldr	r3, [pc, #20]	; (240020c4 <HAL_PWREx_ConfigSupply+0xb0>)
240020ae:	68db      	ldr	r3, [r3, #12]
240020b0:	f003 0311 	and.w	r3, r3, #17
240020b4:	2b11      	cmp	r3, #17
240020b6:	d1ef      	bne.n	24002098 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
240020b8:	2300      	movs	r3, #0
}
240020ba:	4618      	mov	r0, r3
240020bc:	3710      	adds	r7, #16
240020be:	46bd      	mov	sp, r7
240020c0:	bd80      	pop	{r7, pc}
240020c2:	bf00      	nop
240020c4:	58024800 	.word	0x58024800

240020c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
240020c8:	b580      	push	{r7, lr}
240020ca:	b08c      	sub	sp, #48	; 0x30
240020cc:	af00      	add	r7, sp, #0
240020ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
240020d0:	687b      	ldr	r3, [r7, #4]
240020d2:	2b00      	cmp	r3, #0
240020d4:	d101      	bne.n	240020da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
240020d6:	2301      	movs	r3, #1
240020d8:	e3c8      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
240020da:	687b      	ldr	r3, [r7, #4]
240020dc:	681b      	ldr	r3, [r3, #0]
240020de:	f003 0301 	and.w	r3, r3, #1
240020e2:	2b00      	cmp	r3, #0
240020e4:	f000 8087 	beq.w	240021f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
240020e8:	4b88      	ldr	r3, [pc, #544]	; (2400230c <HAL_RCC_OscConfig+0x244>)
240020ea:	691b      	ldr	r3, [r3, #16]
240020ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
240020f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
240020f2:	4b86      	ldr	r3, [pc, #536]	; (2400230c <HAL_RCC_OscConfig+0x244>)
240020f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
240020f6:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
240020f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
240020fa:	2b10      	cmp	r3, #16
240020fc:	d007      	beq.n	2400210e <HAL_RCC_OscConfig+0x46>
240020fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
24002100:	2b18      	cmp	r3, #24
24002102:	d110      	bne.n	24002126 <HAL_RCC_OscConfig+0x5e>
24002104:	6abb      	ldr	r3, [r7, #40]	; 0x28
24002106:	f003 0303 	and.w	r3, r3, #3
2400210a:	2b02      	cmp	r3, #2
2400210c:	d10b      	bne.n	24002126 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
2400210e:	4b7f      	ldr	r3, [pc, #508]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002110:	681b      	ldr	r3, [r3, #0]
24002112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
24002116:	2b00      	cmp	r3, #0
24002118:	d06c      	beq.n	240021f4 <HAL_RCC_OscConfig+0x12c>
2400211a:	687b      	ldr	r3, [r7, #4]
2400211c:	685b      	ldr	r3, [r3, #4]
2400211e:	2b00      	cmp	r3, #0
24002120:	d168      	bne.n	240021f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
24002122:	2301      	movs	r3, #1
24002124:	e3a2      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
24002126:	687b      	ldr	r3, [r7, #4]
24002128:	685b      	ldr	r3, [r3, #4]
2400212a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
2400212e:	d106      	bne.n	2400213e <HAL_RCC_OscConfig+0x76>
24002130:	4b76      	ldr	r3, [pc, #472]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002132:	681b      	ldr	r3, [r3, #0]
24002134:	4a75      	ldr	r2, [pc, #468]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002136:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
2400213a:	6013      	str	r3, [r2, #0]
2400213c:	e02e      	b.n	2400219c <HAL_RCC_OscConfig+0xd4>
2400213e:	687b      	ldr	r3, [r7, #4]
24002140:	685b      	ldr	r3, [r3, #4]
24002142:	2b00      	cmp	r3, #0
24002144:	d10c      	bne.n	24002160 <HAL_RCC_OscConfig+0x98>
24002146:	4b71      	ldr	r3, [pc, #452]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002148:	681b      	ldr	r3, [r3, #0]
2400214a:	4a70      	ldr	r2, [pc, #448]	; (2400230c <HAL_RCC_OscConfig+0x244>)
2400214c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
24002150:	6013      	str	r3, [r2, #0]
24002152:	4b6e      	ldr	r3, [pc, #440]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002154:	681b      	ldr	r3, [r3, #0]
24002156:	4a6d      	ldr	r2, [pc, #436]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002158:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
2400215c:	6013      	str	r3, [r2, #0]
2400215e:	e01d      	b.n	2400219c <HAL_RCC_OscConfig+0xd4>
24002160:	687b      	ldr	r3, [r7, #4]
24002162:	685b      	ldr	r3, [r3, #4]
24002164:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
24002168:	d10c      	bne.n	24002184 <HAL_RCC_OscConfig+0xbc>
2400216a:	4b68      	ldr	r3, [pc, #416]	; (2400230c <HAL_RCC_OscConfig+0x244>)
2400216c:	681b      	ldr	r3, [r3, #0]
2400216e:	4a67      	ldr	r2, [pc, #412]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002170:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
24002174:	6013      	str	r3, [r2, #0]
24002176:	4b65      	ldr	r3, [pc, #404]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002178:	681b      	ldr	r3, [r3, #0]
2400217a:	4a64      	ldr	r2, [pc, #400]	; (2400230c <HAL_RCC_OscConfig+0x244>)
2400217c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
24002180:	6013      	str	r3, [r2, #0]
24002182:	e00b      	b.n	2400219c <HAL_RCC_OscConfig+0xd4>
24002184:	4b61      	ldr	r3, [pc, #388]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002186:	681b      	ldr	r3, [r3, #0]
24002188:	4a60      	ldr	r2, [pc, #384]	; (2400230c <HAL_RCC_OscConfig+0x244>)
2400218a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
2400218e:	6013      	str	r3, [r2, #0]
24002190:	4b5e      	ldr	r3, [pc, #376]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002192:	681b      	ldr	r3, [r3, #0]
24002194:	4a5d      	ldr	r2, [pc, #372]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002196:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
2400219a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
2400219c:	687b      	ldr	r3, [r7, #4]
2400219e:	685b      	ldr	r3, [r3, #4]
240021a0:	2b00      	cmp	r3, #0
240021a2:	d013      	beq.n	240021cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
240021a4:	f7fe fd6e 	bl	24000c84 <HAL_GetTick>
240021a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
240021aa:	e008      	b.n	240021be <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
240021ac:	f7fe fd6a 	bl	24000c84 <HAL_GetTick>
240021b0:	4602      	mov	r2, r0
240021b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240021b4:	1ad3      	subs	r3, r2, r3
240021b6:	2b64      	cmp	r3, #100	; 0x64
240021b8:	d901      	bls.n	240021be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
240021ba:	2303      	movs	r3, #3
240021bc:	e356      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
240021be:	4b53      	ldr	r3, [pc, #332]	; (2400230c <HAL_RCC_OscConfig+0x244>)
240021c0:	681b      	ldr	r3, [r3, #0]
240021c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
240021c6:	2b00      	cmp	r3, #0
240021c8:	d0f0      	beq.n	240021ac <HAL_RCC_OscConfig+0xe4>
240021ca:	e014      	b.n	240021f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
240021cc:	f7fe fd5a 	bl	24000c84 <HAL_GetTick>
240021d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
240021d2:	e008      	b.n	240021e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
240021d4:	f7fe fd56 	bl	24000c84 <HAL_GetTick>
240021d8:	4602      	mov	r2, r0
240021da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240021dc:	1ad3      	subs	r3, r2, r3
240021de:	2b64      	cmp	r3, #100	; 0x64
240021e0:	d901      	bls.n	240021e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
240021e2:	2303      	movs	r3, #3
240021e4:	e342      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
240021e6:	4b49      	ldr	r3, [pc, #292]	; (2400230c <HAL_RCC_OscConfig+0x244>)
240021e8:	681b      	ldr	r3, [r3, #0]
240021ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
240021ee:	2b00      	cmp	r3, #0
240021f0:	d1f0      	bne.n	240021d4 <HAL_RCC_OscConfig+0x10c>
240021f2:	e000      	b.n	240021f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
240021f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
240021f6:	687b      	ldr	r3, [r7, #4]
240021f8:	681b      	ldr	r3, [r3, #0]
240021fa:	f003 0302 	and.w	r3, r3, #2
240021fe:	2b00      	cmp	r3, #0
24002200:	f000 808c 	beq.w	2400231c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
24002204:	4b41      	ldr	r3, [pc, #260]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002206:	691b      	ldr	r3, [r3, #16]
24002208:	f003 0338 	and.w	r3, r3, #56	; 0x38
2400220c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
2400220e:	4b3f      	ldr	r3, [pc, #252]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
24002212:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
24002214:	6a3b      	ldr	r3, [r7, #32]
24002216:	2b00      	cmp	r3, #0
24002218:	d007      	beq.n	2400222a <HAL_RCC_OscConfig+0x162>
2400221a:	6a3b      	ldr	r3, [r7, #32]
2400221c:	2b18      	cmp	r3, #24
2400221e:	d137      	bne.n	24002290 <HAL_RCC_OscConfig+0x1c8>
24002220:	69fb      	ldr	r3, [r7, #28]
24002222:	f003 0303 	and.w	r3, r3, #3
24002226:	2b00      	cmp	r3, #0
24002228:	d132      	bne.n	24002290 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
2400222a:	4b38      	ldr	r3, [pc, #224]	; (2400230c <HAL_RCC_OscConfig+0x244>)
2400222c:	681b      	ldr	r3, [r3, #0]
2400222e:	f003 0304 	and.w	r3, r3, #4
24002232:	2b00      	cmp	r3, #0
24002234:	d005      	beq.n	24002242 <HAL_RCC_OscConfig+0x17a>
24002236:	687b      	ldr	r3, [r7, #4]
24002238:	68db      	ldr	r3, [r3, #12]
2400223a:	2b00      	cmp	r3, #0
2400223c:	d101      	bne.n	24002242 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
2400223e:	2301      	movs	r3, #1
24002240:	e314      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
24002242:	4b32      	ldr	r3, [pc, #200]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002244:	681b      	ldr	r3, [r3, #0]
24002246:	f023 0219 	bic.w	r2, r3, #25
2400224a:	687b      	ldr	r3, [r7, #4]
2400224c:	68db      	ldr	r3, [r3, #12]
2400224e:	492f      	ldr	r1, [pc, #188]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002250:	4313      	orrs	r3, r2
24002252:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
24002254:	f7fe fd16 	bl	24000c84 <HAL_GetTick>
24002258:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
2400225a:	e008      	b.n	2400226e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
2400225c:	f7fe fd12 	bl	24000c84 <HAL_GetTick>
24002260:	4602      	mov	r2, r0
24002262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002264:	1ad3      	subs	r3, r2, r3
24002266:	2b02      	cmp	r3, #2
24002268:	d901      	bls.n	2400226e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
2400226a:	2303      	movs	r3, #3
2400226c:	e2fe      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
2400226e:	4b27      	ldr	r3, [pc, #156]	; (2400230c <HAL_RCC_OscConfig+0x244>)
24002270:	681b      	ldr	r3, [r3, #0]
24002272:	f003 0304 	and.w	r3, r3, #4
24002276:	2b00      	cmp	r3, #0
24002278:	d0f0      	beq.n	2400225c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
2400227a:	4b24      	ldr	r3, [pc, #144]	; (2400230c <HAL_RCC_OscConfig+0x244>)
2400227c:	685b      	ldr	r3, [r3, #4]
2400227e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
24002282:	687b      	ldr	r3, [r7, #4]
24002284:	691b      	ldr	r3, [r3, #16]
24002286:	061b      	lsls	r3, r3, #24
24002288:	4920      	ldr	r1, [pc, #128]	; (2400230c <HAL_RCC_OscConfig+0x244>)
2400228a:	4313      	orrs	r3, r2
2400228c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
2400228e:	e045      	b.n	2400231c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
24002290:	687b      	ldr	r3, [r7, #4]
24002292:	68db      	ldr	r3, [r3, #12]
24002294:	2b00      	cmp	r3, #0
24002296:	d026      	beq.n	240022e6 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
24002298:	4b1c      	ldr	r3, [pc, #112]	; (2400230c <HAL_RCC_OscConfig+0x244>)
2400229a:	681b      	ldr	r3, [r3, #0]
2400229c:	f023 0219 	bic.w	r2, r3, #25
240022a0:	687b      	ldr	r3, [r7, #4]
240022a2:	68db      	ldr	r3, [r3, #12]
240022a4:	4919      	ldr	r1, [pc, #100]	; (2400230c <HAL_RCC_OscConfig+0x244>)
240022a6:	4313      	orrs	r3, r2
240022a8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
240022aa:	f7fe fceb 	bl	24000c84 <HAL_GetTick>
240022ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
240022b0:	e008      	b.n	240022c4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
240022b2:	f7fe fce7 	bl	24000c84 <HAL_GetTick>
240022b6:	4602      	mov	r2, r0
240022b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240022ba:	1ad3      	subs	r3, r2, r3
240022bc:	2b02      	cmp	r3, #2
240022be:	d901      	bls.n	240022c4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
240022c0:	2303      	movs	r3, #3
240022c2:	e2d3      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
240022c4:	4b11      	ldr	r3, [pc, #68]	; (2400230c <HAL_RCC_OscConfig+0x244>)
240022c6:	681b      	ldr	r3, [r3, #0]
240022c8:	f003 0304 	and.w	r3, r3, #4
240022cc:	2b00      	cmp	r3, #0
240022ce:	d0f0      	beq.n	240022b2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
240022d0:	4b0e      	ldr	r3, [pc, #56]	; (2400230c <HAL_RCC_OscConfig+0x244>)
240022d2:	685b      	ldr	r3, [r3, #4]
240022d4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
240022d8:	687b      	ldr	r3, [r7, #4]
240022da:	691b      	ldr	r3, [r3, #16]
240022dc:	061b      	lsls	r3, r3, #24
240022de:	490b      	ldr	r1, [pc, #44]	; (2400230c <HAL_RCC_OscConfig+0x244>)
240022e0:	4313      	orrs	r3, r2
240022e2:	604b      	str	r3, [r1, #4]
240022e4:	e01a      	b.n	2400231c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
240022e6:	4b09      	ldr	r3, [pc, #36]	; (2400230c <HAL_RCC_OscConfig+0x244>)
240022e8:	681b      	ldr	r3, [r3, #0]
240022ea:	4a08      	ldr	r2, [pc, #32]	; (2400230c <HAL_RCC_OscConfig+0x244>)
240022ec:	f023 0301 	bic.w	r3, r3, #1
240022f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
240022f2:	f7fe fcc7 	bl	24000c84 <HAL_GetTick>
240022f6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
240022f8:	e00a      	b.n	24002310 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
240022fa:	f7fe fcc3 	bl	24000c84 <HAL_GetTick>
240022fe:	4602      	mov	r2, r0
24002300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002302:	1ad3      	subs	r3, r2, r3
24002304:	2b02      	cmp	r3, #2
24002306:	d903      	bls.n	24002310 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
24002308:	2303      	movs	r3, #3
2400230a:	e2af      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
2400230c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
24002310:	4b96      	ldr	r3, [pc, #600]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002312:	681b      	ldr	r3, [r3, #0]
24002314:	f003 0304 	and.w	r3, r3, #4
24002318:	2b00      	cmp	r3, #0
2400231a:	d1ee      	bne.n	240022fa <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
2400231c:	687b      	ldr	r3, [r7, #4]
2400231e:	681b      	ldr	r3, [r3, #0]
24002320:	f003 0310 	and.w	r3, r3, #16
24002324:	2b00      	cmp	r3, #0
24002326:	d06a      	beq.n	240023fe <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
24002328:	4b90      	ldr	r3, [pc, #576]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
2400232a:	691b      	ldr	r3, [r3, #16]
2400232c:	f003 0338 	and.w	r3, r3, #56	; 0x38
24002330:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
24002332:	4b8e      	ldr	r3, [pc, #568]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
24002336:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
24002338:	69bb      	ldr	r3, [r7, #24]
2400233a:	2b08      	cmp	r3, #8
2400233c:	d007      	beq.n	2400234e <HAL_RCC_OscConfig+0x286>
2400233e:	69bb      	ldr	r3, [r7, #24]
24002340:	2b18      	cmp	r3, #24
24002342:	d11b      	bne.n	2400237c <HAL_RCC_OscConfig+0x2b4>
24002344:	697b      	ldr	r3, [r7, #20]
24002346:	f003 0303 	and.w	r3, r3, #3
2400234a:	2b01      	cmp	r3, #1
2400234c:	d116      	bne.n	2400237c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
2400234e:	4b87      	ldr	r3, [pc, #540]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002350:	681b      	ldr	r3, [r3, #0]
24002352:	f403 7380 	and.w	r3, r3, #256	; 0x100
24002356:	2b00      	cmp	r3, #0
24002358:	d005      	beq.n	24002366 <HAL_RCC_OscConfig+0x29e>
2400235a:	687b      	ldr	r3, [r7, #4]
2400235c:	69db      	ldr	r3, [r3, #28]
2400235e:	2b80      	cmp	r3, #128	; 0x80
24002360:	d001      	beq.n	24002366 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
24002362:	2301      	movs	r3, #1
24002364:	e282      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
24002366:	4b81      	ldr	r3, [pc, #516]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002368:	68db      	ldr	r3, [r3, #12]
2400236a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
2400236e:	687b      	ldr	r3, [r7, #4]
24002370:	6a1b      	ldr	r3, [r3, #32]
24002372:	061b      	lsls	r3, r3, #24
24002374:	497d      	ldr	r1, [pc, #500]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002376:	4313      	orrs	r3, r2
24002378:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
2400237a:	e040      	b.n	240023fe <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
2400237c:	687b      	ldr	r3, [r7, #4]
2400237e:	69db      	ldr	r3, [r3, #28]
24002380:	2b00      	cmp	r3, #0
24002382:	d023      	beq.n	240023cc <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
24002384:	4b79      	ldr	r3, [pc, #484]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002386:	681b      	ldr	r3, [r3, #0]
24002388:	4a78      	ldr	r2, [pc, #480]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
2400238a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
2400238e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
24002390:	f7fe fc78 	bl	24000c84 <HAL_GetTick>
24002394:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
24002396:	e008      	b.n	240023aa <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
24002398:	f7fe fc74 	bl	24000c84 <HAL_GetTick>
2400239c:	4602      	mov	r2, r0
2400239e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240023a0:	1ad3      	subs	r3, r2, r3
240023a2:	2b02      	cmp	r3, #2
240023a4:	d901      	bls.n	240023aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
240023a6:	2303      	movs	r3, #3
240023a8:	e260      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
240023aa:	4b70      	ldr	r3, [pc, #448]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
240023ac:	681b      	ldr	r3, [r3, #0]
240023ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
240023b2:	2b00      	cmp	r3, #0
240023b4:	d0f0      	beq.n	24002398 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
240023b6:	4b6d      	ldr	r3, [pc, #436]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
240023b8:	68db      	ldr	r3, [r3, #12]
240023ba:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
240023be:	687b      	ldr	r3, [r7, #4]
240023c0:	6a1b      	ldr	r3, [r3, #32]
240023c2:	061b      	lsls	r3, r3, #24
240023c4:	4969      	ldr	r1, [pc, #420]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
240023c6:	4313      	orrs	r3, r2
240023c8:	60cb      	str	r3, [r1, #12]
240023ca:	e018      	b.n	240023fe <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
240023cc:	4b67      	ldr	r3, [pc, #412]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
240023ce:	681b      	ldr	r3, [r3, #0]
240023d0:	4a66      	ldr	r2, [pc, #408]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
240023d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
240023d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
240023d8:	f7fe fc54 	bl	24000c84 <HAL_GetTick>
240023dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
240023de:	e008      	b.n	240023f2 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
240023e0:	f7fe fc50 	bl	24000c84 <HAL_GetTick>
240023e4:	4602      	mov	r2, r0
240023e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240023e8:	1ad3      	subs	r3, r2, r3
240023ea:	2b02      	cmp	r3, #2
240023ec:	d901      	bls.n	240023f2 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
240023ee:	2303      	movs	r3, #3
240023f0:	e23c      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
240023f2:	4b5e      	ldr	r3, [pc, #376]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
240023f4:	681b      	ldr	r3, [r3, #0]
240023f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
240023fa:	2b00      	cmp	r3, #0
240023fc:	d1f0      	bne.n	240023e0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
240023fe:	687b      	ldr	r3, [r7, #4]
24002400:	681b      	ldr	r3, [r3, #0]
24002402:	f003 0308 	and.w	r3, r3, #8
24002406:	2b00      	cmp	r3, #0
24002408:	d036      	beq.n	24002478 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
2400240a:	687b      	ldr	r3, [r7, #4]
2400240c:	695b      	ldr	r3, [r3, #20]
2400240e:	2b00      	cmp	r3, #0
24002410:	d019      	beq.n	24002446 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
24002412:	4b56      	ldr	r3, [pc, #344]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002414:	6f5b      	ldr	r3, [r3, #116]	; 0x74
24002416:	4a55      	ldr	r2, [pc, #340]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002418:	f043 0301 	orr.w	r3, r3, #1
2400241c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
2400241e:	f7fe fc31 	bl	24000c84 <HAL_GetTick>
24002422:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
24002424:	e008      	b.n	24002438 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
24002426:	f7fe fc2d 	bl	24000c84 <HAL_GetTick>
2400242a:	4602      	mov	r2, r0
2400242c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2400242e:	1ad3      	subs	r3, r2, r3
24002430:	2b02      	cmp	r3, #2
24002432:	d901      	bls.n	24002438 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
24002434:	2303      	movs	r3, #3
24002436:	e219      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
24002438:	4b4c      	ldr	r3, [pc, #304]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
2400243a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2400243c:	f003 0302 	and.w	r3, r3, #2
24002440:	2b00      	cmp	r3, #0
24002442:	d0f0      	beq.n	24002426 <HAL_RCC_OscConfig+0x35e>
24002444:	e018      	b.n	24002478 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
24002446:	4b49      	ldr	r3, [pc, #292]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002448:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2400244a:	4a48      	ldr	r2, [pc, #288]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
2400244c:	f023 0301 	bic.w	r3, r3, #1
24002450:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
24002452:	f7fe fc17 	bl	24000c84 <HAL_GetTick>
24002456:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
24002458:	e008      	b.n	2400246c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
2400245a:	f7fe fc13 	bl	24000c84 <HAL_GetTick>
2400245e:	4602      	mov	r2, r0
24002460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002462:	1ad3      	subs	r3, r2, r3
24002464:	2b02      	cmp	r3, #2
24002466:	d901      	bls.n	2400246c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
24002468:	2303      	movs	r3, #3
2400246a:	e1ff      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
2400246c:	4b3f      	ldr	r3, [pc, #252]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
2400246e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
24002470:	f003 0302 	and.w	r3, r3, #2
24002474:	2b00      	cmp	r3, #0
24002476:	d1f0      	bne.n	2400245a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
24002478:	687b      	ldr	r3, [r7, #4]
2400247a:	681b      	ldr	r3, [r3, #0]
2400247c:	f003 0320 	and.w	r3, r3, #32
24002480:	2b00      	cmp	r3, #0
24002482:	d036      	beq.n	240024f2 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
24002484:	687b      	ldr	r3, [r7, #4]
24002486:	699b      	ldr	r3, [r3, #24]
24002488:	2b00      	cmp	r3, #0
2400248a:	d019      	beq.n	240024c0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
2400248c:	4b37      	ldr	r3, [pc, #220]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
2400248e:	681b      	ldr	r3, [r3, #0]
24002490:	4a36      	ldr	r2, [pc, #216]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002492:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
24002496:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
24002498:	f7fe fbf4 	bl	24000c84 <HAL_GetTick>
2400249c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
2400249e:	e008      	b.n	240024b2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
240024a0:	f7fe fbf0 	bl	24000c84 <HAL_GetTick>
240024a4:	4602      	mov	r2, r0
240024a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240024a8:	1ad3      	subs	r3, r2, r3
240024aa:	2b02      	cmp	r3, #2
240024ac:	d901      	bls.n	240024b2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
240024ae:	2303      	movs	r3, #3
240024b0:	e1dc      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
240024b2:	4b2e      	ldr	r3, [pc, #184]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
240024b4:	681b      	ldr	r3, [r3, #0]
240024b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
240024ba:	2b00      	cmp	r3, #0
240024bc:	d0f0      	beq.n	240024a0 <HAL_RCC_OscConfig+0x3d8>
240024be:	e018      	b.n	240024f2 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
240024c0:	4b2a      	ldr	r3, [pc, #168]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
240024c2:	681b      	ldr	r3, [r3, #0]
240024c4:	4a29      	ldr	r2, [pc, #164]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
240024c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
240024ca:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
240024cc:	f7fe fbda 	bl	24000c84 <HAL_GetTick>
240024d0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
240024d2:	e008      	b.n	240024e6 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
240024d4:	f7fe fbd6 	bl	24000c84 <HAL_GetTick>
240024d8:	4602      	mov	r2, r0
240024da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240024dc:	1ad3      	subs	r3, r2, r3
240024de:	2b02      	cmp	r3, #2
240024e0:	d901      	bls.n	240024e6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
240024e2:	2303      	movs	r3, #3
240024e4:	e1c2      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
240024e6:	4b21      	ldr	r3, [pc, #132]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
240024e8:	681b      	ldr	r3, [r3, #0]
240024ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
240024ee:	2b00      	cmp	r3, #0
240024f0:	d1f0      	bne.n	240024d4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
240024f2:	687b      	ldr	r3, [r7, #4]
240024f4:	681b      	ldr	r3, [r3, #0]
240024f6:	f003 0304 	and.w	r3, r3, #4
240024fa:	2b00      	cmp	r3, #0
240024fc:	f000 8086 	beq.w	2400260c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
24002500:	4b1b      	ldr	r3, [pc, #108]	; (24002570 <HAL_RCC_OscConfig+0x4a8>)
24002502:	681b      	ldr	r3, [r3, #0]
24002504:	4a1a      	ldr	r2, [pc, #104]	; (24002570 <HAL_RCC_OscConfig+0x4a8>)
24002506:	f443 7380 	orr.w	r3, r3, #256	; 0x100
2400250a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
2400250c:	f7fe fbba 	bl	24000c84 <HAL_GetTick>
24002510:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
24002512:	e008      	b.n	24002526 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
24002514:	f7fe fbb6 	bl	24000c84 <HAL_GetTick>
24002518:	4602      	mov	r2, r0
2400251a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2400251c:	1ad3      	subs	r3, r2, r3
2400251e:	2b64      	cmp	r3, #100	; 0x64
24002520:	d901      	bls.n	24002526 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
24002522:	2303      	movs	r3, #3
24002524:	e1a2      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
24002526:	4b12      	ldr	r3, [pc, #72]	; (24002570 <HAL_RCC_OscConfig+0x4a8>)
24002528:	681b      	ldr	r3, [r3, #0]
2400252a:	f403 7380 	and.w	r3, r3, #256	; 0x100
2400252e:	2b00      	cmp	r3, #0
24002530:	d0f0      	beq.n	24002514 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
24002532:	687b      	ldr	r3, [r7, #4]
24002534:	689b      	ldr	r3, [r3, #8]
24002536:	2b01      	cmp	r3, #1
24002538:	d106      	bne.n	24002548 <HAL_RCC_OscConfig+0x480>
2400253a:	4b0c      	ldr	r3, [pc, #48]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
2400253c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
2400253e:	4a0b      	ldr	r2, [pc, #44]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002540:	f043 0301 	orr.w	r3, r3, #1
24002544:	6713      	str	r3, [r2, #112]	; 0x70
24002546:	e032      	b.n	240025ae <HAL_RCC_OscConfig+0x4e6>
24002548:	687b      	ldr	r3, [r7, #4]
2400254a:	689b      	ldr	r3, [r3, #8]
2400254c:	2b00      	cmp	r3, #0
2400254e:	d111      	bne.n	24002574 <HAL_RCC_OscConfig+0x4ac>
24002550:	4b06      	ldr	r3, [pc, #24]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
24002554:	4a05      	ldr	r2, [pc, #20]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002556:	f023 0301 	bic.w	r3, r3, #1
2400255a:	6713      	str	r3, [r2, #112]	; 0x70
2400255c:	4b03      	ldr	r3, [pc, #12]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
2400255e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
24002560:	4a02      	ldr	r2, [pc, #8]	; (2400256c <HAL_RCC_OscConfig+0x4a4>)
24002562:	f023 0304 	bic.w	r3, r3, #4
24002566:	6713      	str	r3, [r2, #112]	; 0x70
24002568:	e021      	b.n	240025ae <HAL_RCC_OscConfig+0x4e6>
2400256a:	bf00      	nop
2400256c:	58024400 	.word	0x58024400
24002570:	58024800 	.word	0x58024800
24002574:	687b      	ldr	r3, [r7, #4]
24002576:	689b      	ldr	r3, [r3, #8]
24002578:	2b05      	cmp	r3, #5
2400257a:	d10c      	bne.n	24002596 <HAL_RCC_OscConfig+0x4ce>
2400257c:	4b83      	ldr	r3, [pc, #524]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
2400257e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
24002580:	4a82      	ldr	r2, [pc, #520]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002582:	f043 0304 	orr.w	r3, r3, #4
24002586:	6713      	str	r3, [r2, #112]	; 0x70
24002588:	4b80      	ldr	r3, [pc, #512]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
2400258a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
2400258c:	4a7f      	ldr	r2, [pc, #508]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
2400258e:	f043 0301 	orr.w	r3, r3, #1
24002592:	6713      	str	r3, [r2, #112]	; 0x70
24002594:	e00b      	b.n	240025ae <HAL_RCC_OscConfig+0x4e6>
24002596:	4b7d      	ldr	r3, [pc, #500]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
2400259a:	4a7c      	ldr	r2, [pc, #496]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
2400259c:	f023 0301 	bic.w	r3, r3, #1
240025a0:	6713      	str	r3, [r2, #112]	; 0x70
240025a2:	4b7a      	ldr	r3, [pc, #488]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240025a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
240025a6:	4a79      	ldr	r2, [pc, #484]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240025a8:	f023 0304 	bic.w	r3, r3, #4
240025ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
240025ae:	687b      	ldr	r3, [r7, #4]
240025b0:	689b      	ldr	r3, [r3, #8]
240025b2:	2b00      	cmp	r3, #0
240025b4:	d015      	beq.n	240025e2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
240025b6:	f7fe fb65 	bl	24000c84 <HAL_GetTick>
240025ba:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
240025bc:	e00a      	b.n	240025d4 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
240025be:	f7fe fb61 	bl	24000c84 <HAL_GetTick>
240025c2:	4602      	mov	r2, r0
240025c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240025c6:	1ad3      	subs	r3, r2, r3
240025c8:	f241 3288 	movw	r2, #5000	; 0x1388
240025cc:	4293      	cmp	r3, r2
240025ce:	d901      	bls.n	240025d4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
240025d0:	2303      	movs	r3, #3
240025d2:	e14b      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
240025d4:	4b6d      	ldr	r3, [pc, #436]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240025d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
240025d8:	f003 0302 	and.w	r3, r3, #2
240025dc:	2b00      	cmp	r3, #0
240025de:	d0ee      	beq.n	240025be <HAL_RCC_OscConfig+0x4f6>
240025e0:	e014      	b.n	2400260c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
240025e2:	f7fe fb4f 	bl	24000c84 <HAL_GetTick>
240025e6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
240025e8:	e00a      	b.n	24002600 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
240025ea:	f7fe fb4b 	bl	24000c84 <HAL_GetTick>
240025ee:	4602      	mov	r2, r0
240025f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
240025f2:	1ad3      	subs	r3, r2, r3
240025f4:	f241 3288 	movw	r2, #5000	; 0x1388
240025f8:	4293      	cmp	r3, r2
240025fa:	d901      	bls.n	24002600 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
240025fc:	2303      	movs	r3, #3
240025fe:	e135      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
24002600:	4b62      	ldr	r3, [pc, #392]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
24002604:	f003 0302 	and.w	r3, r3, #2
24002608:	2b00      	cmp	r3, #0
2400260a:	d1ee      	bne.n	240025ea <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
2400260c:	687b      	ldr	r3, [r7, #4]
2400260e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
24002610:	2b00      	cmp	r3, #0
24002612:	f000 812a 	beq.w	2400286a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
24002616:	4b5d      	ldr	r3, [pc, #372]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002618:	691b      	ldr	r3, [r3, #16]
2400261a:	f003 0338 	and.w	r3, r3, #56	; 0x38
2400261e:	2b18      	cmp	r3, #24
24002620:	f000 80ba 	beq.w	24002798 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
24002624:	687b      	ldr	r3, [r7, #4]
24002626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
24002628:	2b02      	cmp	r3, #2
2400262a:	f040 8095 	bne.w	24002758 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
2400262e:	4b57      	ldr	r3, [pc, #348]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002630:	681b      	ldr	r3, [r3, #0]
24002632:	4a56      	ldr	r2, [pc, #344]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002634:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
24002638:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
2400263a:	f7fe fb23 	bl	24000c84 <HAL_GetTick>
2400263e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
24002640:	e008      	b.n	24002654 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
24002642:	f7fe fb1f 	bl	24000c84 <HAL_GetTick>
24002646:	4602      	mov	r2, r0
24002648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2400264a:	1ad3      	subs	r3, r2, r3
2400264c:	2b02      	cmp	r3, #2
2400264e:	d901      	bls.n	24002654 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
24002650:	2303      	movs	r3, #3
24002652:	e10b      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
24002654:	4b4d      	ldr	r3, [pc, #308]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002656:	681b      	ldr	r3, [r3, #0]
24002658:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
2400265c:	2b00      	cmp	r3, #0
2400265e:	d1f0      	bne.n	24002642 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
24002660:	4b4a      	ldr	r3, [pc, #296]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002662:	6a9a      	ldr	r2, [r3, #40]	; 0x28
24002664:	4b4a      	ldr	r3, [pc, #296]	; (24002790 <HAL_RCC_OscConfig+0x6c8>)
24002666:	4013      	ands	r3, r2
24002668:	687a      	ldr	r2, [r7, #4]
2400266a:	6a91      	ldr	r1, [r2, #40]	; 0x28
2400266c:	687a      	ldr	r2, [r7, #4]
2400266e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
24002670:	0112      	lsls	r2, r2, #4
24002672:	430a      	orrs	r2, r1
24002674:	4945      	ldr	r1, [pc, #276]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002676:	4313      	orrs	r3, r2
24002678:	628b      	str	r3, [r1, #40]	; 0x28
2400267a:	687b      	ldr	r3, [r7, #4]
2400267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2400267e:	3b01      	subs	r3, #1
24002680:	f3c3 0208 	ubfx	r2, r3, #0, #9
24002684:	687b      	ldr	r3, [r7, #4]
24002686:	6b5b      	ldr	r3, [r3, #52]	; 0x34
24002688:	3b01      	subs	r3, #1
2400268a:	025b      	lsls	r3, r3, #9
2400268c:	b29b      	uxth	r3, r3
2400268e:	431a      	orrs	r2, r3
24002690:	687b      	ldr	r3, [r7, #4]
24002692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
24002694:	3b01      	subs	r3, #1
24002696:	041b      	lsls	r3, r3, #16
24002698:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
2400269c:	431a      	orrs	r2, r3
2400269e:	687b      	ldr	r3, [r7, #4]
240026a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
240026a2:	3b01      	subs	r3, #1
240026a4:	061b      	lsls	r3, r3, #24
240026a6:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
240026aa:	4938      	ldr	r1, [pc, #224]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240026ac:	4313      	orrs	r3, r2
240026ae:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
240026b0:	4b36      	ldr	r3, [pc, #216]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240026b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240026b4:	4a35      	ldr	r2, [pc, #212]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240026b6:	f023 0301 	bic.w	r3, r3, #1
240026ba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
240026bc:	4b33      	ldr	r3, [pc, #204]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240026be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
240026c0:	4b34      	ldr	r3, [pc, #208]	; (24002794 <HAL_RCC_OscConfig+0x6cc>)
240026c2:	4013      	ands	r3, r2
240026c4:	687a      	ldr	r2, [r7, #4]
240026c6:	6c92      	ldr	r2, [r2, #72]	; 0x48
240026c8:	00d2      	lsls	r2, r2, #3
240026ca:	4930      	ldr	r1, [pc, #192]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240026cc:	4313      	orrs	r3, r2
240026ce:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
240026d0:	4b2e      	ldr	r3, [pc, #184]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240026d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240026d4:	f023 020c 	bic.w	r2, r3, #12
240026d8:	687b      	ldr	r3, [r7, #4]
240026da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
240026dc:	492b      	ldr	r1, [pc, #172]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240026de:	4313      	orrs	r3, r2
240026e0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
240026e2:	4b2a      	ldr	r3, [pc, #168]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240026e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240026e6:	f023 0202 	bic.w	r2, r3, #2
240026ea:	687b      	ldr	r3, [r7, #4]
240026ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
240026ee:	4927      	ldr	r1, [pc, #156]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240026f0:	4313      	orrs	r3, r2
240026f2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
240026f4:	4b25      	ldr	r3, [pc, #148]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240026f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240026f8:	4a24      	ldr	r2, [pc, #144]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
240026fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
240026fe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24002700:	4b22      	ldr	r3, [pc, #136]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24002704:	4a21      	ldr	r2, [pc, #132]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002706:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
2400270a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
2400270c:	4b1f      	ldr	r3, [pc, #124]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
2400270e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24002710:	4a1e      	ldr	r2, [pc, #120]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002712:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
24002716:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
24002718:	4b1c      	ldr	r3, [pc, #112]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
2400271a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2400271c:	4a1b      	ldr	r2, [pc, #108]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
2400271e:	f043 0301 	orr.w	r3, r3, #1
24002722:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
24002724:	4b19      	ldr	r3, [pc, #100]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002726:	681b      	ldr	r3, [r3, #0]
24002728:	4a18      	ldr	r2, [pc, #96]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
2400272a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
2400272e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
24002730:	f7fe faa8 	bl	24000c84 <HAL_GetTick>
24002734:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
24002736:	e008      	b.n	2400274a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
24002738:	f7fe faa4 	bl	24000c84 <HAL_GetTick>
2400273c:	4602      	mov	r2, r0
2400273e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002740:	1ad3      	subs	r3, r2, r3
24002742:	2b02      	cmp	r3, #2
24002744:	d901      	bls.n	2400274a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
24002746:	2303      	movs	r3, #3
24002748:	e090      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
2400274a:	4b10      	ldr	r3, [pc, #64]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
2400274c:	681b      	ldr	r3, [r3, #0]
2400274e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
24002752:	2b00      	cmp	r3, #0
24002754:	d0f0      	beq.n	24002738 <HAL_RCC_OscConfig+0x670>
24002756:	e088      	b.n	2400286a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
24002758:	4b0c      	ldr	r3, [pc, #48]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
2400275a:	681b      	ldr	r3, [r3, #0]
2400275c:	4a0b      	ldr	r2, [pc, #44]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
2400275e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
24002762:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
24002764:	f7fe fa8e 	bl	24000c84 <HAL_GetTick>
24002768:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
2400276a:	e008      	b.n	2400277e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
2400276c:	f7fe fa8a 	bl	24000c84 <HAL_GetTick>
24002770:	4602      	mov	r2, r0
24002772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002774:	1ad3      	subs	r3, r2, r3
24002776:	2b02      	cmp	r3, #2
24002778:	d901      	bls.n	2400277e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
2400277a:	2303      	movs	r3, #3
2400277c:	e076      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
2400277e:	4b03      	ldr	r3, [pc, #12]	; (2400278c <HAL_RCC_OscConfig+0x6c4>)
24002780:	681b      	ldr	r3, [r3, #0]
24002782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
24002786:	2b00      	cmp	r3, #0
24002788:	d1f0      	bne.n	2400276c <HAL_RCC_OscConfig+0x6a4>
2400278a:	e06e      	b.n	2400286a <HAL_RCC_OscConfig+0x7a2>
2400278c:	58024400 	.word	0x58024400
24002790:	fffffc0c 	.word	0xfffffc0c
24002794:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
24002798:	4b36      	ldr	r3, [pc, #216]	; (24002874 <HAL_RCC_OscConfig+0x7ac>)
2400279a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
2400279c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
2400279e:	4b35      	ldr	r3, [pc, #212]	; (24002874 <HAL_RCC_OscConfig+0x7ac>)
240027a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
240027a2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
240027a4:	687b      	ldr	r3, [r7, #4]
240027a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
240027a8:	2b01      	cmp	r3, #1
240027aa:	d031      	beq.n	24002810 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
240027ac:	693b      	ldr	r3, [r7, #16]
240027ae:	f003 0203 	and.w	r2, r3, #3
240027b2:	687b      	ldr	r3, [r7, #4]
240027b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
240027b6:	429a      	cmp	r2, r3
240027b8:	d12a      	bne.n	24002810 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
240027ba:	693b      	ldr	r3, [r7, #16]
240027bc:	091b      	lsrs	r3, r3, #4
240027be:	f003 023f 	and.w	r2, r3, #63	; 0x3f
240027c2:	687b      	ldr	r3, [r7, #4]
240027c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
240027c6:	429a      	cmp	r2, r3
240027c8:	d122      	bne.n	24002810 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
240027ca:	68fb      	ldr	r3, [r7, #12]
240027cc:	f3c3 0208 	ubfx	r2, r3, #0, #9
240027d0:	687b      	ldr	r3, [r7, #4]
240027d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
240027d4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
240027d6:	429a      	cmp	r2, r3
240027d8:	d11a      	bne.n	24002810 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
240027da:	68fb      	ldr	r3, [r7, #12]
240027dc:	0a5b      	lsrs	r3, r3, #9
240027de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
240027e2:	687b      	ldr	r3, [r7, #4]
240027e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
240027e6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
240027e8:	429a      	cmp	r2, r3
240027ea:	d111      	bne.n	24002810 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
240027ec:	68fb      	ldr	r3, [r7, #12]
240027ee:	0c1b      	lsrs	r3, r3, #16
240027f0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
240027f4:	687b      	ldr	r3, [r7, #4]
240027f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
240027f8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
240027fa:	429a      	cmp	r2, r3
240027fc:	d108      	bne.n	24002810 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
240027fe:	68fb      	ldr	r3, [r7, #12]
24002800:	0e1b      	lsrs	r3, r3, #24
24002802:	f003 027f 	and.w	r2, r3, #127	; 0x7f
24002806:	687b      	ldr	r3, [r7, #4]
24002808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
2400280a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
2400280c:	429a      	cmp	r2, r3
2400280e:	d001      	beq.n	24002814 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
24002810:	2301      	movs	r3, #1
24002812:	e02b      	b.n	2400286c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
24002814:	4b17      	ldr	r3, [pc, #92]	; (24002874 <HAL_RCC_OscConfig+0x7ac>)
24002816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
24002818:	08db      	lsrs	r3, r3, #3
2400281a:	f3c3 030c 	ubfx	r3, r3, #0, #13
2400281e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
24002820:	687b      	ldr	r3, [r7, #4]
24002822:	6c9b      	ldr	r3, [r3, #72]	; 0x48
24002824:	693a      	ldr	r2, [r7, #16]
24002826:	429a      	cmp	r2, r3
24002828:	d01f      	beq.n	2400286a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
2400282a:	4b12      	ldr	r3, [pc, #72]	; (24002874 <HAL_RCC_OscConfig+0x7ac>)
2400282c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2400282e:	4a11      	ldr	r2, [pc, #68]	; (24002874 <HAL_RCC_OscConfig+0x7ac>)
24002830:	f023 0301 	bic.w	r3, r3, #1
24002834:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
24002836:	f7fe fa25 	bl	24000c84 <HAL_GetTick>
2400283a:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
2400283c:	bf00      	nop
2400283e:	f7fe fa21 	bl	24000c84 <HAL_GetTick>
24002842:	4602      	mov	r2, r0
24002844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
24002846:	4293      	cmp	r3, r2
24002848:	d0f9      	beq.n	2400283e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
2400284a:	4b0a      	ldr	r3, [pc, #40]	; (24002874 <HAL_RCC_OscConfig+0x7ac>)
2400284c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
2400284e:	4b0a      	ldr	r3, [pc, #40]	; (24002878 <HAL_RCC_OscConfig+0x7b0>)
24002850:	4013      	ands	r3, r2
24002852:	687a      	ldr	r2, [r7, #4]
24002854:	6c92      	ldr	r2, [r2, #72]	; 0x48
24002856:	00d2      	lsls	r2, r2, #3
24002858:	4906      	ldr	r1, [pc, #24]	; (24002874 <HAL_RCC_OscConfig+0x7ac>)
2400285a:	4313      	orrs	r3, r2
2400285c:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
2400285e:	4b05      	ldr	r3, [pc, #20]	; (24002874 <HAL_RCC_OscConfig+0x7ac>)
24002860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24002862:	4a04      	ldr	r2, [pc, #16]	; (24002874 <HAL_RCC_OscConfig+0x7ac>)
24002864:	f043 0301 	orr.w	r3, r3, #1
24002868:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
2400286a:	2300      	movs	r3, #0
}
2400286c:	4618      	mov	r0, r3
2400286e:	3730      	adds	r7, #48	; 0x30
24002870:	46bd      	mov	sp, r7
24002872:	bd80      	pop	{r7, pc}
24002874:	58024400 	.word	0x58024400
24002878:	ffff0007 	.word	0xffff0007

2400287c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
2400287c:	b580      	push	{r7, lr}
2400287e:	b086      	sub	sp, #24
24002880:	af00      	add	r7, sp, #0
24002882:	6078      	str	r0, [r7, #4]
24002884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
24002886:	687b      	ldr	r3, [r7, #4]
24002888:	2b00      	cmp	r3, #0
2400288a:	d101      	bne.n	24002890 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
2400288c:	2301      	movs	r3, #1
2400288e:	e19c      	b.n	24002bca <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
24002890:	4b8a      	ldr	r3, [pc, #552]	; (24002abc <HAL_RCC_ClockConfig+0x240>)
24002892:	681b      	ldr	r3, [r3, #0]
24002894:	f003 030f 	and.w	r3, r3, #15
24002898:	683a      	ldr	r2, [r7, #0]
2400289a:	429a      	cmp	r2, r3
2400289c:	d910      	bls.n	240028c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
2400289e:	4b87      	ldr	r3, [pc, #540]	; (24002abc <HAL_RCC_ClockConfig+0x240>)
240028a0:	681b      	ldr	r3, [r3, #0]
240028a2:	f023 020f 	bic.w	r2, r3, #15
240028a6:	4985      	ldr	r1, [pc, #532]	; (24002abc <HAL_RCC_ClockConfig+0x240>)
240028a8:	683b      	ldr	r3, [r7, #0]
240028aa:	4313      	orrs	r3, r2
240028ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
240028ae:	4b83      	ldr	r3, [pc, #524]	; (24002abc <HAL_RCC_ClockConfig+0x240>)
240028b0:	681b      	ldr	r3, [r3, #0]
240028b2:	f003 030f 	and.w	r3, r3, #15
240028b6:	683a      	ldr	r2, [r7, #0]
240028b8:	429a      	cmp	r2, r3
240028ba:	d001      	beq.n	240028c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
240028bc:	2301      	movs	r3, #1
240028be:	e184      	b.n	24002bca <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
240028c0:	687b      	ldr	r3, [r7, #4]
240028c2:	681b      	ldr	r3, [r3, #0]
240028c4:	f003 0304 	and.w	r3, r3, #4
240028c8:	2b00      	cmp	r3, #0
240028ca:	d010      	beq.n	240028ee <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
240028cc:	687b      	ldr	r3, [r7, #4]
240028ce:	691a      	ldr	r2, [r3, #16]
240028d0:	4b7b      	ldr	r3, [pc, #492]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
240028d2:	699b      	ldr	r3, [r3, #24]
240028d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
240028d8:	429a      	cmp	r2, r3
240028da:	d908      	bls.n	240028ee <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
240028dc:	4b78      	ldr	r3, [pc, #480]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
240028de:	699b      	ldr	r3, [r3, #24]
240028e0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
240028e4:	687b      	ldr	r3, [r7, #4]
240028e6:	691b      	ldr	r3, [r3, #16]
240028e8:	4975      	ldr	r1, [pc, #468]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
240028ea:	4313      	orrs	r3, r2
240028ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
240028ee:	687b      	ldr	r3, [r7, #4]
240028f0:	681b      	ldr	r3, [r3, #0]
240028f2:	f003 0308 	and.w	r3, r3, #8
240028f6:	2b00      	cmp	r3, #0
240028f8:	d010      	beq.n	2400291c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
240028fa:	687b      	ldr	r3, [r7, #4]
240028fc:	695a      	ldr	r2, [r3, #20]
240028fe:	4b70      	ldr	r3, [pc, #448]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002900:	69db      	ldr	r3, [r3, #28]
24002902:	f003 0370 	and.w	r3, r3, #112	; 0x70
24002906:	429a      	cmp	r2, r3
24002908:	d908      	bls.n	2400291c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
2400290a:	4b6d      	ldr	r3, [pc, #436]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
2400290c:	69db      	ldr	r3, [r3, #28]
2400290e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
24002912:	687b      	ldr	r3, [r7, #4]
24002914:	695b      	ldr	r3, [r3, #20]
24002916:	496a      	ldr	r1, [pc, #424]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002918:	4313      	orrs	r3, r2
2400291a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
2400291c:	687b      	ldr	r3, [r7, #4]
2400291e:	681b      	ldr	r3, [r3, #0]
24002920:	f003 0310 	and.w	r3, r3, #16
24002924:	2b00      	cmp	r3, #0
24002926:	d010      	beq.n	2400294a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
24002928:	687b      	ldr	r3, [r7, #4]
2400292a:	699a      	ldr	r2, [r3, #24]
2400292c:	4b64      	ldr	r3, [pc, #400]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
2400292e:	69db      	ldr	r3, [r3, #28]
24002930:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
24002934:	429a      	cmp	r2, r3
24002936:	d908      	bls.n	2400294a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
24002938:	4b61      	ldr	r3, [pc, #388]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
2400293a:	69db      	ldr	r3, [r3, #28]
2400293c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
24002940:	687b      	ldr	r3, [r7, #4]
24002942:	699b      	ldr	r3, [r3, #24]
24002944:	495e      	ldr	r1, [pc, #376]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002946:	4313      	orrs	r3, r2
24002948:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
2400294a:	687b      	ldr	r3, [r7, #4]
2400294c:	681b      	ldr	r3, [r3, #0]
2400294e:	f003 0320 	and.w	r3, r3, #32
24002952:	2b00      	cmp	r3, #0
24002954:	d010      	beq.n	24002978 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
24002956:	687b      	ldr	r3, [r7, #4]
24002958:	69da      	ldr	r2, [r3, #28]
2400295a:	4b59      	ldr	r3, [pc, #356]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
2400295c:	6a1b      	ldr	r3, [r3, #32]
2400295e:	f003 0370 	and.w	r3, r3, #112	; 0x70
24002962:	429a      	cmp	r2, r3
24002964:	d908      	bls.n	24002978 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
24002966:	4b56      	ldr	r3, [pc, #344]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002968:	6a1b      	ldr	r3, [r3, #32]
2400296a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
2400296e:	687b      	ldr	r3, [r7, #4]
24002970:	69db      	ldr	r3, [r3, #28]
24002972:	4953      	ldr	r1, [pc, #332]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002974:	4313      	orrs	r3, r2
24002976:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
24002978:	687b      	ldr	r3, [r7, #4]
2400297a:	681b      	ldr	r3, [r3, #0]
2400297c:	f003 0302 	and.w	r3, r3, #2
24002980:	2b00      	cmp	r3, #0
24002982:	d010      	beq.n	240029a6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
24002984:	687b      	ldr	r3, [r7, #4]
24002986:	68da      	ldr	r2, [r3, #12]
24002988:	4b4d      	ldr	r3, [pc, #308]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
2400298a:	699b      	ldr	r3, [r3, #24]
2400298c:	f003 030f 	and.w	r3, r3, #15
24002990:	429a      	cmp	r2, r3
24002992:	d908      	bls.n	240029a6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
24002994:	4b4a      	ldr	r3, [pc, #296]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002996:	699b      	ldr	r3, [r3, #24]
24002998:	f023 020f 	bic.w	r2, r3, #15
2400299c:	687b      	ldr	r3, [r7, #4]
2400299e:	68db      	ldr	r3, [r3, #12]
240029a0:	4947      	ldr	r1, [pc, #284]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
240029a2:	4313      	orrs	r3, r2
240029a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
240029a6:	687b      	ldr	r3, [r7, #4]
240029a8:	681b      	ldr	r3, [r3, #0]
240029aa:	f003 0301 	and.w	r3, r3, #1
240029ae:	2b00      	cmp	r3, #0
240029b0:	d055      	beq.n	24002a5e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
240029b2:	4b43      	ldr	r3, [pc, #268]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
240029b4:	699b      	ldr	r3, [r3, #24]
240029b6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
240029ba:	687b      	ldr	r3, [r7, #4]
240029bc:	689b      	ldr	r3, [r3, #8]
240029be:	4940      	ldr	r1, [pc, #256]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
240029c0:	4313      	orrs	r3, r2
240029c2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
240029c4:	687b      	ldr	r3, [r7, #4]
240029c6:	685b      	ldr	r3, [r3, #4]
240029c8:	2b02      	cmp	r3, #2
240029ca:	d107      	bne.n	240029dc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
240029cc:	4b3c      	ldr	r3, [pc, #240]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
240029ce:	681b      	ldr	r3, [r3, #0]
240029d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
240029d4:	2b00      	cmp	r3, #0
240029d6:	d121      	bne.n	24002a1c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
240029d8:	2301      	movs	r3, #1
240029da:	e0f6      	b.n	24002bca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
240029dc:	687b      	ldr	r3, [r7, #4]
240029de:	685b      	ldr	r3, [r3, #4]
240029e0:	2b03      	cmp	r3, #3
240029e2:	d107      	bne.n	240029f4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
240029e4:	4b36      	ldr	r3, [pc, #216]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
240029e6:	681b      	ldr	r3, [r3, #0]
240029e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
240029ec:	2b00      	cmp	r3, #0
240029ee:	d115      	bne.n	24002a1c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
240029f0:	2301      	movs	r3, #1
240029f2:	e0ea      	b.n	24002bca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
240029f4:	687b      	ldr	r3, [r7, #4]
240029f6:	685b      	ldr	r3, [r3, #4]
240029f8:	2b01      	cmp	r3, #1
240029fa:	d107      	bne.n	24002a0c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
240029fc:	4b30      	ldr	r3, [pc, #192]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
240029fe:	681b      	ldr	r3, [r3, #0]
24002a00:	f403 7380 	and.w	r3, r3, #256	; 0x100
24002a04:	2b00      	cmp	r3, #0
24002a06:	d109      	bne.n	24002a1c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
24002a08:	2301      	movs	r3, #1
24002a0a:	e0de      	b.n	24002bca <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
24002a0c:	4b2c      	ldr	r3, [pc, #176]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002a0e:	681b      	ldr	r3, [r3, #0]
24002a10:	f003 0304 	and.w	r3, r3, #4
24002a14:	2b00      	cmp	r3, #0
24002a16:	d101      	bne.n	24002a1c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
24002a18:	2301      	movs	r3, #1
24002a1a:	e0d6      	b.n	24002bca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
24002a1c:	4b28      	ldr	r3, [pc, #160]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002a1e:	691b      	ldr	r3, [r3, #16]
24002a20:	f023 0207 	bic.w	r2, r3, #7
24002a24:	687b      	ldr	r3, [r7, #4]
24002a26:	685b      	ldr	r3, [r3, #4]
24002a28:	4925      	ldr	r1, [pc, #148]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002a2a:	4313      	orrs	r3, r2
24002a2c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
24002a2e:	f7fe f929 	bl	24000c84 <HAL_GetTick>
24002a32:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
24002a34:	e00a      	b.n	24002a4c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
24002a36:	f7fe f925 	bl	24000c84 <HAL_GetTick>
24002a3a:	4602      	mov	r2, r0
24002a3c:	697b      	ldr	r3, [r7, #20]
24002a3e:	1ad3      	subs	r3, r2, r3
24002a40:	f241 3288 	movw	r2, #5000	; 0x1388
24002a44:	4293      	cmp	r3, r2
24002a46:	d901      	bls.n	24002a4c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
24002a48:	2303      	movs	r3, #3
24002a4a:	e0be      	b.n	24002bca <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
24002a4c:	4b1c      	ldr	r3, [pc, #112]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002a4e:	691b      	ldr	r3, [r3, #16]
24002a50:	f003 0238 	and.w	r2, r3, #56	; 0x38
24002a54:	687b      	ldr	r3, [r7, #4]
24002a56:	685b      	ldr	r3, [r3, #4]
24002a58:	00db      	lsls	r3, r3, #3
24002a5a:	429a      	cmp	r2, r3
24002a5c:	d1eb      	bne.n	24002a36 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
24002a5e:	687b      	ldr	r3, [r7, #4]
24002a60:	681b      	ldr	r3, [r3, #0]
24002a62:	f003 0302 	and.w	r3, r3, #2
24002a66:	2b00      	cmp	r3, #0
24002a68:	d010      	beq.n	24002a8c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
24002a6a:	687b      	ldr	r3, [r7, #4]
24002a6c:	68da      	ldr	r2, [r3, #12]
24002a6e:	4b14      	ldr	r3, [pc, #80]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002a70:	699b      	ldr	r3, [r3, #24]
24002a72:	f003 030f 	and.w	r3, r3, #15
24002a76:	429a      	cmp	r2, r3
24002a78:	d208      	bcs.n	24002a8c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
24002a7a:	4b11      	ldr	r3, [pc, #68]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002a7c:	699b      	ldr	r3, [r3, #24]
24002a7e:	f023 020f 	bic.w	r2, r3, #15
24002a82:	687b      	ldr	r3, [r7, #4]
24002a84:	68db      	ldr	r3, [r3, #12]
24002a86:	490e      	ldr	r1, [pc, #56]	; (24002ac0 <HAL_RCC_ClockConfig+0x244>)
24002a88:	4313      	orrs	r3, r2
24002a8a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
24002a8c:	4b0b      	ldr	r3, [pc, #44]	; (24002abc <HAL_RCC_ClockConfig+0x240>)
24002a8e:	681b      	ldr	r3, [r3, #0]
24002a90:	f003 030f 	and.w	r3, r3, #15
24002a94:	683a      	ldr	r2, [r7, #0]
24002a96:	429a      	cmp	r2, r3
24002a98:	d214      	bcs.n	24002ac4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
24002a9a:	4b08      	ldr	r3, [pc, #32]	; (24002abc <HAL_RCC_ClockConfig+0x240>)
24002a9c:	681b      	ldr	r3, [r3, #0]
24002a9e:	f023 020f 	bic.w	r2, r3, #15
24002aa2:	4906      	ldr	r1, [pc, #24]	; (24002abc <HAL_RCC_ClockConfig+0x240>)
24002aa4:	683b      	ldr	r3, [r7, #0]
24002aa6:	4313      	orrs	r3, r2
24002aa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
24002aaa:	4b04      	ldr	r3, [pc, #16]	; (24002abc <HAL_RCC_ClockConfig+0x240>)
24002aac:	681b      	ldr	r3, [r3, #0]
24002aae:	f003 030f 	and.w	r3, r3, #15
24002ab2:	683a      	ldr	r2, [r7, #0]
24002ab4:	429a      	cmp	r2, r3
24002ab6:	d005      	beq.n	24002ac4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
24002ab8:	2301      	movs	r3, #1
24002aba:	e086      	b.n	24002bca <HAL_RCC_ClockConfig+0x34e>
24002abc:	52002000 	.word	0x52002000
24002ac0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
24002ac4:	687b      	ldr	r3, [r7, #4]
24002ac6:	681b      	ldr	r3, [r3, #0]
24002ac8:	f003 0304 	and.w	r3, r3, #4
24002acc:	2b00      	cmp	r3, #0
24002ace:	d010      	beq.n	24002af2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
24002ad0:	687b      	ldr	r3, [r7, #4]
24002ad2:	691a      	ldr	r2, [r3, #16]
24002ad4:	4b3f      	ldr	r3, [pc, #252]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002ad6:	699b      	ldr	r3, [r3, #24]
24002ad8:	f003 0370 	and.w	r3, r3, #112	; 0x70
24002adc:	429a      	cmp	r2, r3
24002ade:	d208      	bcs.n	24002af2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
24002ae0:	4b3c      	ldr	r3, [pc, #240]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002ae2:	699b      	ldr	r3, [r3, #24]
24002ae4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
24002ae8:	687b      	ldr	r3, [r7, #4]
24002aea:	691b      	ldr	r3, [r3, #16]
24002aec:	4939      	ldr	r1, [pc, #228]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002aee:	4313      	orrs	r3, r2
24002af0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
24002af2:	687b      	ldr	r3, [r7, #4]
24002af4:	681b      	ldr	r3, [r3, #0]
24002af6:	f003 0308 	and.w	r3, r3, #8
24002afa:	2b00      	cmp	r3, #0
24002afc:	d010      	beq.n	24002b20 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
24002afe:	687b      	ldr	r3, [r7, #4]
24002b00:	695a      	ldr	r2, [r3, #20]
24002b02:	4b34      	ldr	r3, [pc, #208]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002b04:	69db      	ldr	r3, [r3, #28]
24002b06:	f003 0370 	and.w	r3, r3, #112	; 0x70
24002b0a:	429a      	cmp	r2, r3
24002b0c:	d208      	bcs.n	24002b20 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
24002b0e:	4b31      	ldr	r3, [pc, #196]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002b10:	69db      	ldr	r3, [r3, #28]
24002b12:	f023 0270 	bic.w	r2, r3, #112	; 0x70
24002b16:	687b      	ldr	r3, [r7, #4]
24002b18:	695b      	ldr	r3, [r3, #20]
24002b1a:	492e      	ldr	r1, [pc, #184]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002b1c:	4313      	orrs	r3, r2
24002b1e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
24002b20:	687b      	ldr	r3, [r7, #4]
24002b22:	681b      	ldr	r3, [r3, #0]
24002b24:	f003 0310 	and.w	r3, r3, #16
24002b28:	2b00      	cmp	r3, #0
24002b2a:	d010      	beq.n	24002b4e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
24002b2c:	687b      	ldr	r3, [r7, #4]
24002b2e:	699a      	ldr	r2, [r3, #24]
24002b30:	4b28      	ldr	r3, [pc, #160]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002b32:	69db      	ldr	r3, [r3, #28]
24002b34:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
24002b38:	429a      	cmp	r2, r3
24002b3a:	d208      	bcs.n	24002b4e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
24002b3c:	4b25      	ldr	r3, [pc, #148]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002b3e:	69db      	ldr	r3, [r3, #28]
24002b40:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
24002b44:	687b      	ldr	r3, [r7, #4]
24002b46:	699b      	ldr	r3, [r3, #24]
24002b48:	4922      	ldr	r1, [pc, #136]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002b4a:	4313      	orrs	r3, r2
24002b4c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
24002b4e:	687b      	ldr	r3, [r7, #4]
24002b50:	681b      	ldr	r3, [r3, #0]
24002b52:	f003 0320 	and.w	r3, r3, #32
24002b56:	2b00      	cmp	r3, #0
24002b58:	d010      	beq.n	24002b7c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
24002b5a:	687b      	ldr	r3, [r7, #4]
24002b5c:	69da      	ldr	r2, [r3, #28]
24002b5e:	4b1d      	ldr	r3, [pc, #116]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002b60:	6a1b      	ldr	r3, [r3, #32]
24002b62:	f003 0370 	and.w	r3, r3, #112	; 0x70
24002b66:	429a      	cmp	r2, r3
24002b68:	d208      	bcs.n	24002b7c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
24002b6a:	4b1a      	ldr	r3, [pc, #104]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002b6c:	6a1b      	ldr	r3, [r3, #32]
24002b6e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
24002b72:	687b      	ldr	r3, [r7, #4]
24002b74:	69db      	ldr	r3, [r3, #28]
24002b76:	4917      	ldr	r1, [pc, #92]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002b78:	4313      	orrs	r3, r2
24002b7a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
24002b7c:	f000 f834 	bl	24002be8 <HAL_RCC_GetSysClockFreq>
24002b80:	4602      	mov	r2, r0
24002b82:	4b14      	ldr	r3, [pc, #80]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002b84:	699b      	ldr	r3, [r3, #24]
24002b86:	0a1b      	lsrs	r3, r3, #8
24002b88:	f003 030f 	and.w	r3, r3, #15
24002b8c:	4912      	ldr	r1, [pc, #72]	; (24002bd8 <HAL_RCC_ClockConfig+0x35c>)
24002b8e:	5ccb      	ldrb	r3, [r1, r3]
24002b90:	f003 031f 	and.w	r3, r3, #31
24002b94:	fa22 f303 	lsr.w	r3, r2, r3
24002b98:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
24002b9a:	4b0e      	ldr	r3, [pc, #56]	; (24002bd4 <HAL_RCC_ClockConfig+0x358>)
24002b9c:	699b      	ldr	r3, [r3, #24]
24002b9e:	f003 030f 	and.w	r3, r3, #15
24002ba2:	4a0d      	ldr	r2, [pc, #52]	; (24002bd8 <HAL_RCC_ClockConfig+0x35c>)
24002ba4:	5cd3      	ldrb	r3, [r2, r3]
24002ba6:	f003 031f 	and.w	r3, r3, #31
24002baa:	693a      	ldr	r2, [r7, #16]
24002bac:	fa22 f303 	lsr.w	r3, r2, r3
24002bb0:	4a0a      	ldr	r2, [pc, #40]	; (24002bdc <HAL_RCC_ClockConfig+0x360>)
24002bb2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
24002bb4:	4a0a      	ldr	r2, [pc, #40]	; (24002be0 <HAL_RCC_ClockConfig+0x364>)
24002bb6:	693b      	ldr	r3, [r7, #16]
24002bb8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
24002bba:	4b0a      	ldr	r3, [pc, #40]	; (24002be4 <HAL_RCC_ClockConfig+0x368>)
24002bbc:	681b      	ldr	r3, [r3, #0]
24002bbe:	4618      	mov	r0, r3
24002bc0:	f7fe f816 	bl	24000bf0 <HAL_InitTick>
24002bc4:	4603      	mov	r3, r0
24002bc6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
24002bc8:	7bfb      	ldrb	r3, [r7, #15]
}
24002bca:	4618      	mov	r0, r3
24002bcc:	3718      	adds	r7, #24
24002bce:	46bd      	mov	sp, r7
24002bd0:	bd80      	pop	{r7, pc}
24002bd2:	bf00      	nop
24002bd4:	58024400 	.word	0x58024400
24002bd8:	2400461c 	.word	0x2400461c
24002bdc:	240002d8 	.word	0x240002d8
24002be0:	240002d4 	.word	0x240002d4
24002be4:	240002dc 	.word	0x240002dc

24002be8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
24002be8:	b480      	push	{r7}
24002bea:	b089      	sub	sp, #36	; 0x24
24002bec:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
24002bee:	4bb3      	ldr	r3, [pc, #716]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002bf0:	691b      	ldr	r3, [r3, #16]
24002bf2:	f003 0338 	and.w	r3, r3, #56	; 0x38
24002bf6:	2b18      	cmp	r3, #24
24002bf8:	f200 8155 	bhi.w	24002ea6 <HAL_RCC_GetSysClockFreq+0x2be>
24002bfc:	a201      	add	r2, pc, #4	; (adr r2, 24002c04 <HAL_RCC_GetSysClockFreq+0x1c>)
24002bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
24002c02:	bf00      	nop
24002c04:	24002c69 	.word	0x24002c69
24002c08:	24002ea7 	.word	0x24002ea7
24002c0c:	24002ea7 	.word	0x24002ea7
24002c10:	24002ea7 	.word	0x24002ea7
24002c14:	24002ea7 	.word	0x24002ea7
24002c18:	24002ea7 	.word	0x24002ea7
24002c1c:	24002ea7 	.word	0x24002ea7
24002c20:	24002ea7 	.word	0x24002ea7
24002c24:	24002c8f 	.word	0x24002c8f
24002c28:	24002ea7 	.word	0x24002ea7
24002c2c:	24002ea7 	.word	0x24002ea7
24002c30:	24002ea7 	.word	0x24002ea7
24002c34:	24002ea7 	.word	0x24002ea7
24002c38:	24002ea7 	.word	0x24002ea7
24002c3c:	24002ea7 	.word	0x24002ea7
24002c40:	24002ea7 	.word	0x24002ea7
24002c44:	24002c95 	.word	0x24002c95
24002c48:	24002ea7 	.word	0x24002ea7
24002c4c:	24002ea7 	.word	0x24002ea7
24002c50:	24002ea7 	.word	0x24002ea7
24002c54:	24002ea7 	.word	0x24002ea7
24002c58:	24002ea7 	.word	0x24002ea7
24002c5c:	24002ea7 	.word	0x24002ea7
24002c60:	24002ea7 	.word	0x24002ea7
24002c64:	24002c9b 	.word	0x24002c9b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
24002c68:	4b94      	ldr	r3, [pc, #592]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002c6a:	681b      	ldr	r3, [r3, #0]
24002c6c:	f003 0320 	and.w	r3, r3, #32
24002c70:	2b00      	cmp	r3, #0
24002c72:	d009      	beq.n	24002c88 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
24002c74:	4b91      	ldr	r3, [pc, #580]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002c76:	681b      	ldr	r3, [r3, #0]
24002c78:	08db      	lsrs	r3, r3, #3
24002c7a:	f003 0303 	and.w	r3, r3, #3
24002c7e:	4a90      	ldr	r2, [pc, #576]	; (24002ec0 <HAL_RCC_GetSysClockFreq+0x2d8>)
24002c80:	fa22 f303 	lsr.w	r3, r2, r3
24002c84:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
24002c86:	e111      	b.n	24002eac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
24002c88:	4b8d      	ldr	r3, [pc, #564]	; (24002ec0 <HAL_RCC_GetSysClockFreq+0x2d8>)
24002c8a:	61bb      	str	r3, [r7, #24]
      break;
24002c8c:	e10e      	b.n	24002eac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
24002c8e:	4b8d      	ldr	r3, [pc, #564]	; (24002ec4 <HAL_RCC_GetSysClockFreq+0x2dc>)
24002c90:	61bb      	str	r3, [r7, #24]
      break;
24002c92:	e10b      	b.n	24002eac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
24002c94:	4b8c      	ldr	r3, [pc, #560]	; (24002ec8 <HAL_RCC_GetSysClockFreq+0x2e0>)
24002c96:	61bb      	str	r3, [r7, #24]
      break;
24002c98:	e108      	b.n	24002eac <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
24002c9a:	4b88      	ldr	r3, [pc, #544]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
24002c9e:	f003 0303 	and.w	r3, r3, #3
24002ca2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
24002ca4:	4b85      	ldr	r3, [pc, #532]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
24002ca8:	091b      	lsrs	r3, r3, #4
24002caa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
24002cae:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
24002cb0:	4b82      	ldr	r3, [pc, #520]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24002cb4:	f003 0301 	and.w	r3, r3, #1
24002cb8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
24002cba:	4b80      	ldr	r3, [pc, #512]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
24002cbe:	08db      	lsrs	r3, r3, #3
24002cc0:	f3c3 030c 	ubfx	r3, r3, #0, #13
24002cc4:	68fa      	ldr	r2, [r7, #12]
24002cc6:	fb02 f303 	mul.w	r3, r2, r3
24002cca:	ee07 3a90 	vmov	s15, r3
24002cce:	eef8 7a67 	vcvt.f32.u32	s15, s15
24002cd2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
24002cd6:	693b      	ldr	r3, [r7, #16]
24002cd8:	2b00      	cmp	r3, #0
24002cda:	f000 80e1 	beq.w	24002ea0 <HAL_RCC_GetSysClockFreq+0x2b8>
24002cde:	697b      	ldr	r3, [r7, #20]
24002ce0:	2b02      	cmp	r3, #2
24002ce2:	f000 8083 	beq.w	24002dec <HAL_RCC_GetSysClockFreq+0x204>
24002ce6:	697b      	ldr	r3, [r7, #20]
24002ce8:	2b02      	cmp	r3, #2
24002cea:	f200 80a1 	bhi.w	24002e30 <HAL_RCC_GetSysClockFreq+0x248>
24002cee:	697b      	ldr	r3, [r7, #20]
24002cf0:	2b00      	cmp	r3, #0
24002cf2:	d003      	beq.n	24002cfc <HAL_RCC_GetSysClockFreq+0x114>
24002cf4:	697b      	ldr	r3, [r7, #20]
24002cf6:	2b01      	cmp	r3, #1
24002cf8:	d056      	beq.n	24002da8 <HAL_RCC_GetSysClockFreq+0x1c0>
24002cfa:	e099      	b.n	24002e30 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
24002cfc:	4b6f      	ldr	r3, [pc, #444]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002cfe:	681b      	ldr	r3, [r3, #0]
24002d00:	f003 0320 	and.w	r3, r3, #32
24002d04:	2b00      	cmp	r3, #0
24002d06:	d02d      	beq.n	24002d64 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
24002d08:	4b6c      	ldr	r3, [pc, #432]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002d0a:	681b      	ldr	r3, [r3, #0]
24002d0c:	08db      	lsrs	r3, r3, #3
24002d0e:	f003 0303 	and.w	r3, r3, #3
24002d12:	4a6b      	ldr	r2, [pc, #428]	; (24002ec0 <HAL_RCC_GetSysClockFreq+0x2d8>)
24002d14:	fa22 f303 	lsr.w	r3, r2, r3
24002d18:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
24002d1a:	687b      	ldr	r3, [r7, #4]
24002d1c:	ee07 3a90 	vmov	s15, r3
24002d20:	eef8 6a67 	vcvt.f32.u32	s13, s15
24002d24:	693b      	ldr	r3, [r7, #16]
24002d26:	ee07 3a90 	vmov	s15, r3
24002d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
24002d2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
24002d32:	4b62      	ldr	r3, [pc, #392]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
24002d36:	f3c3 0308 	ubfx	r3, r3, #0, #9
24002d3a:	ee07 3a90 	vmov	s15, r3
24002d3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
24002d42:	ed97 6a02 	vldr	s12, [r7, #8]
24002d46:	eddf 5a61 	vldr	s11, [pc, #388]	; 24002ecc <HAL_RCC_GetSysClockFreq+0x2e4>
24002d4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
24002d4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
24002d52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
24002d56:	ee77 7aa6 	vadd.f32	s15, s15, s13
24002d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
24002d5e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
24002d62:	e087      	b.n	24002e74 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
24002d64:	693b      	ldr	r3, [r7, #16]
24002d66:	ee07 3a90 	vmov	s15, r3
24002d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
24002d6e:	eddf 6a58 	vldr	s13, [pc, #352]	; 24002ed0 <HAL_RCC_GetSysClockFreq+0x2e8>
24002d72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
24002d76:	4b51      	ldr	r3, [pc, #324]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
24002d7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
24002d7e:	ee07 3a90 	vmov	s15, r3
24002d82:	eef8 6a67 	vcvt.f32.u32	s13, s15
24002d86:	ed97 6a02 	vldr	s12, [r7, #8]
24002d8a:	eddf 5a50 	vldr	s11, [pc, #320]	; 24002ecc <HAL_RCC_GetSysClockFreq+0x2e4>
24002d8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
24002d92:	ee76 7aa7 	vadd.f32	s15, s13, s15
24002d96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
24002d9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
24002d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
24002da2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
24002da6:	e065      	b.n	24002e74 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
24002da8:	693b      	ldr	r3, [r7, #16]
24002daa:	ee07 3a90 	vmov	s15, r3
24002dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
24002db2:	eddf 6a48 	vldr	s13, [pc, #288]	; 24002ed4 <HAL_RCC_GetSysClockFreq+0x2ec>
24002db6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
24002dba:	4b40      	ldr	r3, [pc, #256]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
24002dbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
24002dc2:	ee07 3a90 	vmov	s15, r3
24002dc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
24002dca:	ed97 6a02 	vldr	s12, [r7, #8]
24002dce:	eddf 5a3f 	vldr	s11, [pc, #252]	; 24002ecc <HAL_RCC_GetSysClockFreq+0x2e4>
24002dd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
24002dd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
24002dda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
24002dde:	ee77 7aa6 	vadd.f32	s15, s15, s13
24002de2:	ee67 7a27 	vmul.f32	s15, s14, s15
24002de6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
24002dea:	e043      	b.n	24002e74 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
24002dec:	693b      	ldr	r3, [r7, #16]
24002dee:	ee07 3a90 	vmov	s15, r3
24002df2:	eef8 7a67 	vcvt.f32.u32	s15, s15
24002df6:	eddf 6a38 	vldr	s13, [pc, #224]	; 24002ed8 <HAL_RCC_GetSysClockFreq+0x2f0>
24002dfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
24002dfe:	4b2f      	ldr	r3, [pc, #188]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
24002e02:	f3c3 0308 	ubfx	r3, r3, #0, #9
24002e06:	ee07 3a90 	vmov	s15, r3
24002e0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
24002e0e:	ed97 6a02 	vldr	s12, [r7, #8]
24002e12:	eddf 5a2e 	vldr	s11, [pc, #184]	; 24002ecc <HAL_RCC_GetSysClockFreq+0x2e4>
24002e16:	eec6 7a25 	vdiv.f32	s15, s12, s11
24002e1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
24002e1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
24002e22:	ee77 7aa6 	vadd.f32	s15, s15, s13
24002e26:	ee67 7a27 	vmul.f32	s15, s14, s15
24002e2a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
24002e2e:	e021      	b.n	24002e74 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
24002e30:	693b      	ldr	r3, [r7, #16]
24002e32:	ee07 3a90 	vmov	s15, r3
24002e36:	eef8 7a67 	vcvt.f32.u32	s15, s15
24002e3a:	eddf 6a26 	vldr	s13, [pc, #152]	; 24002ed4 <HAL_RCC_GetSysClockFreq+0x2ec>
24002e3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
24002e42:	4b1e      	ldr	r3, [pc, #120]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
24002e46:	f3c3 0308 	ubfx	r3, r3, #0, #9
24002e4a:	ee07 3a90 	vmov	s15, r3
24002e4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
24002e52:	ed97 6a02 	vldr	s12, [r7, #8]
24002e56:	eddf 5a1d 	vldr	s11, [pc, #116]	; 24002ecc <HAL_RCC_GetSysClockFreq+0x2e4>
24002e5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
24002e5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
24002e62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
24002e66:	ee77 7aa6 	vadd.f32	s15, s15, s13
24002e6a:	ee67 7a27 	vmul.f32	s15, s14, s15
24002e6e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
24002e72:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
24002e74:	4b11      	ldr	r3, [pc, #68]	; (24002ebc <HAL_RCC_GetSysClockFreq+0x2d4>)
24002e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
24002e78:	0a5b      	lsrs	r3, r3, #9
24002e7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
24002e7e:	3301      	adds	r3, #1
24002e80:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
24002e82:	683b      	ldr	r3, [r7, #0]
24002e84:	ee07 3a90 	vmov	s15, r3
24002e88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
24002e8c:	edd7 6a07 	vldr	s13, [r7, #28]
24002e90:	eec6 7a87 	vdiv.f32	s15, s13, s14
24002e94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
24002e98:	ee17 3a90 	vmov	r3, s15
24002e9c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
24002e9e:	e005      	b.n	24002eac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
24002ea0:	2300      	movs	r3, #0
24002ea2:	61bb      	str	r3, [r7, #24]
      break;
24002ea4:	e002      	b.n	24002eac <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
24002ea6:	4b07      	ldr	r3, [pc, #28]	; (24002ec4 <HAL_RCC_GetSysClockFreq+0x2dc>)
24002ea8:	61bb      	str	r3, [r7, #24]
      break;
24002eaa:	bf00      	nop
  }

  return sysclockfreq;
24002eac:	69bb      	ldr	r3, [r7, #24]
}
24002eae:	4618      	mov	r0, r3
24002eb0:	3724      	adds	r7, #36	; 0x24
24002eb2:	46bd      	mov	sp, r7
24002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
24002eb8:	4770      	bx	lr
24002eba:	bf00      	nop
24002ebc:	58024400 	.word	0x58024400
24002ec0:	03d09000 	.word	0x03d09000
24002ec4:	003d0900 	.word	0x003d0900
24002ec8:	017d7840 	.word	0x017d7840
24002ecc:	46000000 	.word	0x46000000
24002ed0:	4c742400 	.word	0x4c742400
24002ed4:	4a742400 	.word	0x4a742400
24002ed8:	4bbebc20 	.word	0x4bbebc20

24002edc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
24002edc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
24002ee0:	b0c6      	sub	sp, #280	; 0x118
24002ee2:	af00      	add	r7, sp, #0
24002ee4:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
24002ee8:	2300      	movs	r3, #0
24002eea:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
24002eee:	2300      	movs	r3, #0
24002ef0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
24002ef4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
24002efc:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
24002f00:	2500      	movs	r5, #0
24002f02:	ea54 0305 	orrs.w	r3, r4, r5
24002f06:	d049      	beq.n	24002f9c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
24002f08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002f0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
24002f0e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
24002f12:	d02f      	beq.n	24002f74 <HAL_RCCEx_PeriphCLKConfig+0x98>
24002f14:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
24002f18:	d828      	bhi.n	24002f6c <HAL_RCCEx_PeriphCLKConfig+0x90>
24002f1a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
24002f1e:	d01a      	beq.n	24002f56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
24002f20:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
24002f24:	d822      	bhi.n	24002f6c <HAL_RCCEx_PeriphCLKConfig+0x90>
24002f26:	2b00      	cmp	r3, #0
24002f28:	d003      	beq.n	24002f32 <HAL_RCCEx_PeriphCLKConfig+0x56>
24002f2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
24002f2e:	d007      	beq.n	24002f40 <HAL_RCCEx_PeriphCLKConfig+0x64>
24002f30:	e01c      	b.n	24002f6c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24002f32:	4bab      	ldr	r3, [pc, #684]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24002f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24002f36:	4aaa      	ldr	r2, [pc, #680]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24002f38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
24002f3c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
24002f3e:	e01a      	b.n	24002f76 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
24002f40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002f44:	3308      	adds	r3, #8
24002f46:	2102      	movs	r1, #2
24002f48:	4618      	mov	r0, r3
24002f4a:	f001 f967 	bl	2400421c <RCCEx_PLL2_Config>
24002f4e:	4603      	mov	r3, r0
24002f50:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
24002f54:	e00f      	b.n	24002f76 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
24002f56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002f5a:	3328      	adds	r3, #40	; 0x28
24002f5c:	2102      	movs	r1, #2
24002f5e:	4618      	mov	r0, r3
24002f60:	f001 fa0e 	bl	24004380 <RCCEx_PLL3_Config>
24002f64:	4603      	mov	r3, r0
24002f66:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
24002f6a:	e004      	b.n	24002f76 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24002f6c:	2301      	movs	r3, #1
24002f6e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24002f72:	e000      	b.n	24002f76 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
24002f74:	bf00      	nop
    }

    if (ret == HAL_OK)
24002f76:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24002f7a:	2b00      	cmp	r3, #0
24002f7c:	d10a      	bne.n	24002f94 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
24002f7e:	4b98      	ldr	r3, [pc, #608]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24002f80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24002f82:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
24002f86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002f8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
24002f8c:	4a94      	ldr	r2, [pc, #592]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24002f8e:	430b      	orrs	r3, r1
24002f90:	6513      	str	r3, [r2, #80]	; 0x50
24002f92:	e003      	b.n	24002f9c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
24002f94:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24002f98:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
24002f9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
24002fa4:	f402 7880 	and.w	r8, r2, #256	; 0x100
24002fa8:	f04f 0900 	mov.w	r9, #0
24002fac:	ea58 0309 	orrs.w	r3, r8, r9
24002fb0:	d047      	beq.n	24003042 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
24002fb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002fb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
24002fb8:	2b04      	cmp	r3, #4
24002fba:	d82a      	bhi.n	24003012 <HAL_RCCEx_PeriphCLKConfig+0x136>
24002fbc:	a201      	add	r2, pc, #4	; (adr r2, 24002fc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
24002fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
24002fc2:	bf00      	nop
24002fc4:	24002fd9 	.word	0x24002fd9
24002fc8:	24002fe7 	.word	0x24002fe7
24002fcc:	24002ffd 	.word	0x24002ffd
24002fd0:	2400301b 	.word	0x2400301b
24002fd4:	2400301b 	.word	0x2400301b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24002fd8:	4b81      	ldr	r3, [pc, #516]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24002fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24002fdc:	4a80      	ldr	r2, [pc, #512]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24002fde:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
24002fe2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
24002fe4:	e01a      	b.n	2400301c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
24002fe6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24002fea:	3308      	adds	r3, #8
24002fec:	2100      	movs	r1, #0
24002fee:	4618      	mov	r0, r3
24002ff0:	f001 f914 	bl	2400421c <RCCEx_PLL2_Config>
24002ff4:	4603      	mov	r3, r0
24002ff6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
24002ffa:	e00f      	b.n	2400301c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
24002ffc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003000:	3328      	adds	r3, #40	; 0x28
24003002:	2100      	movs	r1, #0
24003004:	4618      	mov	r0, r3
24003006:	f001 f9bb 	bl	24004380 <RCCEx_PLL3_Config>
2400300a:	4603      	mov	r3, r0
2400300c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
24003010:	e004      	b.n	2400301c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003012:	2301      	movs	r3, #1
24003014:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003018:	e000      	b.n	2400301c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
2400301a:	bf00      	nop
    }

    if (ret == HAL_OK)
2400301c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003020:	2b00      	cmp	r3, #0
24003022:	d10a      	bne.n	2400303a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
24003024:	4b6e      	ldr	r3, [pc, #440]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24003026:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24003028:	f023 0107 	bic.w	r1, r3, #7
2400302c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
24003032:	4a6b      	ldr	r2, [pc, #428]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24003034:	430b      	orrs	r3, r1
24003036:	6513      	str	r3, [r2, #80]	; 0x50
24003038:	e003      	b.n	24003042 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
2400303a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400303e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
24003042:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003046:	e9d3 2300 	ldrd	r2, r3, [r3]
2400304a:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
2400304e:	f04f 0b00 	mov.w	fp, #0
24003052:	ea5a 030b 	orrs.w	r3, sl, fp
24003056:	d05b      	beq.n	24003110 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
24003058:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400305c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
24003060:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
24003064:	d03b      	beq.n	240030de <HAL_RCCEx_PeriphCLKConfig+0x202>
24003066:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
2400306a:	d834      	bhi.n	240030d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
2400306c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
24003070:	d037      	beq.n	240030e2 <HAL_RCCEx_PeriphCLKConfig+0x206>
24003072:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
24003076:	d82e      	bhi.n	240030d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
24003078:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
2400307c:	d033      	beq.n	240030e6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
2400307e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
24003082:	d828      	bhi.n	240030d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
24003084:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
24003088:	d01a      	beq.n	240030c0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
2400308a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
2400308e:	d822      	bhi.n	240030d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
24003090:	2b00      	cmp	r3, #0
24003092:	d003      	beq.n	2400309c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
24003094:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
24003098:	d007      	beq.n	240030aa <HAL_RCCEx_PeriphCLKConfig+0x1ce>
2400309a:	e01c      	b.n	240030d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
2400309c:	4b50      	ldr	r3, [pc, #320]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
2400309e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240030a0:	4a4f      	ldr	r2, [pc, #316]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
240030a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
240030a6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
240030a8:	e01e      	b.n	240030e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
240030aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240030ae:	3308      	adds	r3, #8
240030b0:	2100      	movs	r1, #0
240030b2:	4618      	mov	r0, r3
240030b4:	f001 f8b2 	bl	2400421c <RCCEx_PLL2_Config>
240030b8:	4603      	mov	r3, r0
240030ba:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
240030be:	e013      	b.n	240030e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
240030c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240030c4:	3328      	adds	r3, #40	; 0x28
240030c6:	2100      	movs	r1, #0
240030c8:	4618      	mov	r0, r3
240030ca:	f001 f959 	bl	24004380 <RCCEx_PLL3_Config>
240030ce:	4603      	mov	r3, r0
240030d0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
240030d4:	e008      	b.n	240030e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
240030d6:	2301      	movs	r3, #1
240030d8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
240030dc:	e004      	b.n	240030e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
240030de:	bf00      	nop
240030e0:	e002      	b.n	240030e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
240030e2:	bf00      	nop
240030e4:	e000      	b.n	240030e8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
240030e6:	bf00      	nop
    }

    if (ret == HAL_OK)
240030e8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240030ec:	2b00      	cmp	r3, #0
240030ee:	d10b      	bne.n	24003108 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
240030f0:	4b3b      	ldr	r3, [pc, #236]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
240030f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
240030f4:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
240030f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240030fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
24003100:	4a37      	ldr	r2, [pc, #220]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24003102:	430b      	orrs	r3, r1
24003104:	6593      	str	r3, [r2, #88]	; 0x58
24003106:	e003      	b.n	24003110 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003108:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400310c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
24003110:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003114:	e9d3 2300 	ldrd	r2, r3, [r3]
24003118:	f402 6300 	and.w	r3, r2, #2048	; 0x800
2400311c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
24003120:	2300      	movs	r3, #0
24003122:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
24003126:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
2400312a:	460b      	mov	r3, r1
2400312c:	4313      	orrs	r3, r2
2400312e:	d05d      	beq.n	240031ec <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
24003130:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003134:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
24003138:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
2400313c:	d03b      	beq.n	240031b6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
2400313e:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
24003142:	d834      	bhi.n	240031ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
24003144:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
24003148:	d037      	beq.n	240031ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
2400314a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
2400314e:	d82e      	bhi.n	240031ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
24003150:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
24003154:	d033      	beq.n	240031be <HAL_RCCEx_PeriphCLKConfig+0x2e2>
24003156:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
2400315a:	d828      	bhi.n	240031ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
2400315c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
24003160:	d01a      	beq.n	24003198 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
24003162:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
24003166:	d822      	bhi.n	240031ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
24003168:	2b00      	cmp	r3, #0
2400316a:	d003      	beq.n	24003174 <HAL_RCCEx_PeriphCLKConfig+0x298>
2400316c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
24003170:	d007      	beq.n	24003182 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
24003172:	e01c      	b.n	240031ae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24003174:	4b1a      	ldr	r3, [pc, #104]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
24003176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24003178:	4a19      	ldr	r2, [pc, #100]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
2400317a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
2400317e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
24003180:	e01e      	b.n	240031c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
24003182:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003186:	3308      	adds	r3, #8
24003188:	2100      	movs	r1, #0
2400318a:	4618      	mov	r0, r3
2400318c:	f001 f846 	bl	2400421c <RCCEx_PLL2_Config>
24003190:	4603      	mov	r3, r0
24003192:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
24003196:	e013      	b.n	240031c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
24003198:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400319c:	3328      	adds	r3, #40	; 0x28
2400319e:	2100      	movs	r1, #0
240031a0:	4618      	mov	r0, r3
240031a2:	f001 f8ed 	bl	24004380 <RCCEx_PLL3_Config>
240031a6:	4603      	mov	r3, r0
240031a8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
240031ac:	e008      	b.n	240031c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
240031ae:	2301      	movs	r3, #1
240031b0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
240031b4:	e004      	b.n	240031c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
240031b6:	bf00      	nop
240031b8:	e002      	b.n	240031c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
240031ba:	bf00      	nop
240031bc:	e000      	b.n	240031c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
240031be:	bf00      	nop
    }

    if (ret == HAL_OK)
240031c0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240031c4:	2b00      	cmp	r3, #0
240031c6:	d10d      	bne.n	240031e4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
240031c8:	4b05      	ldr	r3, [pc, #20]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
240031ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
240031cc:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
240031d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240031d4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
240031d8:	4a01      	ldr	r2, [pc, #4]	; (240031e0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
240031da:	430b      	orrs	r3, r1
240031dc:	6593      	str	r3, [r2, #88]	; 0x58
240031de:	e005      	b.n	240031ec <HAL_RCCEx_PeriphCLKConfig+0x310>
240031e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
240031e4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240031e8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
240031ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240031f0:	e9d3 2300 	ldrd	r2, r3, [r3]
240031f4:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
240031f8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
240031fc:	2300      	movs	r3, #0
240031fe:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
24003202:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
24003206:	460b      	mov	r3, r1
24003208:	4313      	orrs	r3, r2
2400320a:	d03a      	beq.n	24003282 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
2400320c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
24003212:	2b30      	cmp	r3, #48	; 0x30
24003214:	d01f      	beq.n	24003256 <HAL_RCCEx_PeriphCLKConfig+0x37a>
24003216:	2b30      	cmp	r3, #48	; 0x30
24003218:	d819      	bhi.n	2400324e <HAL_RCCEx_PeriphCLKConfig+0x372>
2400321a:	2b20      	cmp	r3, #32
2400321c:	d00c      	beq.n	24003238 <HAL_RCCEx_PeriphCLKConfig+0x35c>
2400321e:	2b20      	cmp	r3, #32
24003220:	d815      	bhi.n	2400324e <HAL_RCCEx_PeriphCLKConfig+0x372>
24003222:	2b00      	cmp	r3, #0
24003224:	d019      	beq.n	2400325a <HAL_RCCEx_PeriphCLKConfig+0x37e>
24003226:	2b10      	cmp	r3, #16
24003228:	d111      	bne.n	2400324e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
2400322a:	4baa      	ldr	r3, [pc, #680]	; (240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
2400322c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2400322e:	4aa9      	ldr	r2, [pc, #676]	; (240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
24003230:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
24003234:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
24003236:	e011      	b.n	2400325c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
24003238:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400323c:	3308      	adds	r3, #8
2400323e:	2102      	movs	r1, #2
24003240:	4618      	mov	r0, r3
24003242:	f000 ffeb 	bl	2400421c <RCCEx_PLL2_Config>
24003246:	4603      	mov	r3, r0
24003248:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
2400324c:	e006      	b.n	2400325c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
2400324e:	2301      	movs	r3, #1
24003250:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003254:	e002      	b.n	2400325c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
24003256:	bf00      	nop
24003258:	e000      	b.n	2400325c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
2400325a:	bf00      	nop
    }

    if (ret == HAL_OK)
2400325c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003260:	2b00      	cmp	r3, #0
24003262:	d10a      	bne.n	2400327a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
24003264:	4b9b      	ldr	r3, [pc, #620]	; (240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
24003266:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
24003268:	f023 0130 	bic.w	r1, r3, #48	; 0x30
2400326c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
24003272:	4a98      	ldr	r2, [pc, #608]	; (240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
24003274:	430b      	orrs	r3, r1
24003276:	64d3      	str	r3, [r2, #76]	; 0x4c
24003278:	e003      	b.n	24003282 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
2400327a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400327e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
24003282:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003286:	e9d3 2300 	ldrd	r2, r3, [r3]
2400328a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
2400328e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
24003292:	2300      	movs	r3, #0
24003294:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
24003298:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
2400329c:	460b      	mov	r3, r1
2400329e:	4313      	orrs	r3, r2
240032a0:	d051      	beq.n	24003346 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
240032a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240032a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
240032a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
240032ac:	d035      	beq.n	2400331a <HAL_RCCEx_PeriphCLKConfig+0x43e>
240032ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
240032b2:	d82e      	bhi.n	24003312 <HAL_RCCEx_PeriphCLKConfig+0x436>
240032b4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
240032b8:	d031      	beq.n	2400331e <HAL_RCCEx_PeriphCLKConfig+0x442>
240032ba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
240032be:	d828      	bhi.n	24003312 <HAL_RCCEx_PeriphCLKConfig+0x436>
240032c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
240032c4:	d01a      	beq.n	240032fc <HAL_RCCEx_PeriphCLKConfig+0x420>
240032c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
240032ca:	d822      	bhi.n	24003312 <HAL_RCCEx_PeriphCLKConfig+0x436>
240032cc:	2b00      	cmp	r3, #0
240032ce:	d003      	beq.n	240032d8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
240032d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
240032d4:	d007      	beq.n	240032e6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
240032d6:	e01c      	b.n	24003312 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
240032d8:	4b7e      	ldr	r3, [pc, #504]	; (240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
240032da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240032dc:	4a7d      	ldr	r2, [pc, #500]	; (240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
240032de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
240032e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
240032e4:	e01c      	b.n	24003320 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
240032e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240032ea:	3308      	adds	r3, #8
240032ec:	2100      	movs	r1, #0
240032ee:	4618      	mov	r0, r3
240032f0:	f000 ff94 	bl	2400421c <RCCEx_PLL2_Config>
240032f4:	4603      	mov	r3, r0
240032f6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
240032fa:	e011      	b.n	24003320 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
240032fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003300:	3328      	adds	r3, #40	; 0x28
24003302:	2100      	movs	r1, #0
24003304:	4618      	mov	r0, r3
24003306:	f001 f83b 	bl	24004380 <RCCEx_PLL3_Config>
2400330a:	4603      	mov	r3, r0
2400330c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
24003310:	e006      	b.n	24003320 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003312:	2301      	movs	r3, #1
24003314:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003318:	e002      	b.n	24003320 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
2400331a:	bf00      	nop
2400331c:	e000      	b.n	24003320 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
2400331e:	bf00      	nop
    }

    if (ret == HAL_OK)
24003320:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003324:	2b00      	cmp	r3, #0
24003326:	d10a      	bne.n	2400333e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
24003328:	4b6a      	ldr	r3, [pc, #424]	; (240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
2400332a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
2400332c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
24003330:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
24003336:	4a67      	ldr	r2, [pc, #412]	; (240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
24003338:	430b      	orrs	r3, r1
2400333a:	6513      	str	r3, [r2, #80]	; 0x50
2400333c:	e003      	b.n	24003346 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
2400333e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003342:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
24003346:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400334a:	e9d3 2300 	ldrd	r2, r3, [r3]
2400334e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
24003352:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
24003356:	2300      	movs	r3, #0
24003358:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
2400335c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
24003360:	460b      	mov	r3, r1
24003362:	4313      	orrs	r3, r2
24003364:	d053      	beq.n	2400340e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
24003366:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400336a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
2400336c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
24003370:	d033      	beq.n	240033da <HAL_RCCEx_PeriphCLKConfig+0x4fe>
24003372:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
24003376:	d82c      	bhi.n	240033d2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
24003378:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
2400337c:	d02f      	beq.n	240033de <HAL_RCCEx_PeriphCLKConfig+0x502>
2400337e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
24003382:	d826      	bhi.n	240033d2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
24003384:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
24003388:	d02b      	beq.n	240033e2 <HAL_RCCEx_PeriphCLKConfig+0x506>
2400338a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
2400338e:	d820      	bhi.n	240033d2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
24003390:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
24003394:	d012      	beq.n	240033bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
24003396:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
2400339a:	d81a      	bhi.n	240033d2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
2400339c:	2b00      	cmp	r3, #0
2400339e:	d022      	beq.n	240033e6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
240033a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
240033a4:	d115      	bne.n	240033d2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
240033a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240033aa:	3308      	adds	r3, #8
240033ac:	2101      	movs	r1, #1
240033ae:	4618      	mov	r0, r3
240033b0:	f000 ff34 	bl	2400421c <RCCEx_PLL2_Config>
240033b4:	4603      	mov	r3, r0
240033b6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
240033ba:	e015      	b.n	240033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
240033bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240033c0:	3328      	adds	r3, #40	; 0x28
240033c2:	2101      	movs	r1, #1
240033c4:	4618      	mov	r0, r3
240033c6:	f000 ffdb 	bl	24004380 <RCCEx_PLL3_Config>
240033ca:	4603      	mov	r3, r0
240033cc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
240033d0:	e00a      	b.n	240033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
240033d2:	2301      	movs	r3, #1
240033d4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
240033d8:	e006      	b.n	240033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
240033da:	bf00      	nop
240033dc:	e004      	b.n	240033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
240033de:	bf00      	nop
240033e0:	e002      	b.n	240033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
240033e2:	bf00      	nop
240033e4:	e000      	b.n	240033e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
240033e6:	bf00      	nop
    }

    if (ret == HAL_OK)
240033e8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240033ec:	2b00      	cmp	r3, #0
240033ee:	d10a      	bne.n	24003406 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
240033f0:	4b38      	ldr	r3, [pc, #224]	; (240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
240033f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
240033f4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
240033f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240033fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
240033fe:	4a35      	ldr	r2, [pc, #212]	; (240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
24003400:	430b      	orrs	r3, r1
24003402:	6513      	str	r3, [r2, #80]	; 0x50
24003404:	e003      	b.n	2400340e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003406:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400340a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
2400340e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003412:	e9d3 2300 	ldrd	r2, r3, [r3]
24003416:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
2400341a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
2400341e:	2300      	movs	r3, #0
24003420:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
24003424:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
24003428:	460b      	mov	r3, r1
2400342a:	4313      	orrs	r3, r2
2400342c:	d058      	beq.n	240034e0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
2400342e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003432:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
24003436:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
2400343a:	d033      	beq.n	240034a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
2400343c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
24003440:	d82c      	bhi.n	2400349c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
24003442:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
24003446:	d02f      	beq.n	240034a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
24003448:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
2400344c:	d826      	bhi.n	2400349c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
2400344e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
24003452:	d02b      	beq.n	240034ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>
24003454:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
24003458:	d820      	bhi.n	2400349c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
2400345a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
2400345e:	d012      	beq.n	24003486 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
24003460:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
24003464:	d81a      	bhi.n	2400349c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
24003466:	2b00      	cmp	r3, #0
24003468:	d022      	beq.n	240034b0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
2400346a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
2400346e:	d115      	bne.n	2400349c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
24003470:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003474:	3308      	adds	r3, #8
24003476:	2101      	movs	r1, #1
24003478:	4618      	mov	r0, r3
2400347a:	f000 fecf 	bl	2400421c <RCCEx_PLL2_Config>
2400347e:	4603      	mov	r3, r0
24003480:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
24003484:	e015      	b.n	240034b2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
24003486:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400348a:	3328      	adds	r3, #40	; 0x28
2400348c:	2101      	movs	r1, #1
2400348e:	4618      	mov	r0, r3
24003490:	f000 ff76 	bl	24004380 <RCCEx_PLL3_Config>
24003494:	4603      	mov	r3, r0
24003496:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
2400349a:	e00a      	b.n	240034b2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
2400349c:	2301      	movs	r3, #1
2400349e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
240034a2:	e006      	b.n	240034b2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
240034a4:	bf00      	nop
240034a6:	e004      	b.n	240034b2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
240034a8:	bf00      	nop
240034aa:	e002      	b.n	240034b2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
240034ac:	bf00      	nop
240034ae:	e000      	b.n	240034b2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
240034b0:	bf00      	nop
    }

    if (ret == HAL_OK)
240034b2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240034b6:	2b00      	cmp	r3, #0
240034b8:	d10e      	bne.n	240034d8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
240034ba:	4b06      	ldr	r3, [pc, #24]	; (240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
240034bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
240034be:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
240034c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240034c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
240034ca:	4a02      	ldr	r2, [pc, #8]	; (240034d4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
240034cc:	430b      	orrs	r3, r1
240034ce:	6593      	str	r3, [r2, #88]	; 0x58
240034d0:	e006      	b.n	240034e0 <HAL_RCCEx_PeriphCLKConfig+0x604>
240034d2:	bf00      	nop
240034d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
240034d8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240034dc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
240034e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240034e4:	e9d3 2300 	ldrd	r2, r3, [r3]
240034e8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
240034ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
240034f0:	2300      	movs	r3, #0
240034f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
240034f6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
240034fa:	460b      	mov	r3, r1
240034fc:	4313      	orrs	r3, r2
240034fe:	d037      	beq.n	24003570 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
24003500:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003504:	6edb      	ldr	r3, [r3, #108]	; 0x6c
24003506:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
2400350a:	d00e      	beq.n	2400352a <HAL_RCCEx_PeriphCLKConfig+0x64e>
2400350c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
24003510:	d816      	bhi.n	24003540 <HAL_RCCEx_PeriphCLKConfig+0x664>
24003512:	2b00      	cmp	r3, #0
24003514:	d018      	beq.n	24003548 <HAL_RCCEx_PeriphCLKConfig+0x66c>
24003516:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
2400351a:	d111      	bne.n	24003540 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
2400351c:	4bc4      	ldr	r3, [pc, #784]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
2400351e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24003520:	4ac3      	ldr	r2, [pc, #780]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003522:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
24003526:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
24003528:	e00f      	b.n	2400354a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
2400352a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400352e:	3308      	adds	r3, #8
24003530:	2101      	movs	r1, #1
24003532:	4618      	mov	r0, r3
24003534:	f000 fe72 	bl	2400421c <RCCEx_PLL2_Config>
24003538:	4603      	mov	r3, r0
2400353a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
2400353e:	e004      	b.n	2400354a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003540:	2301      	movs	r3, #1
24003542:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003546:	e000      	b.n	2400354a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
24003548:	bf00      	nop
    }

    if (ret == HAL_OK)
2400354a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400354e:	2b00      	cmp	r3, #0
24003550:	d10a      	bne.n	24003568 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
24003552:	4bb7      	ldr	r3, [pc, #732]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24003556:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
2400355a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400355e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
24003560:	4ab3      	ldr	r2, [pc, #716]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003562:	430b      	orrs	r3, r1
24003564:	6513      	str	r3, [r2, #80]	; 0x50
24003566:	e003      	b.n	24003570 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003568:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400356c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
24003570:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003574:	e9d3 2300 	ldrd	r2, r3, [r3]
24003578:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
2400357c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
24003580:	2300      	movs	r3, #0
24003582:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
24003586:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
2400358a:	460b      	mov	r3, r1
2400358c:	4313      	orrs	r3, r2
2400358e:	d039      	beq.n	24003604 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
24003590:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003594:	6c9b      	ldr	r3, [r3, #72]	; 0x48
24003596:	2b03      	cmp	r3, #3
24003598:	d81c      	bhi.n	240035d4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
2400359a:	a201      	add	r2, pc, #4	; (adr r2, 240035a0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
2400359c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
240035a0:	240035dd 	.word	0x240035dd
240035a4:	240035b1 	.word	0x240035b1
240035a8:	240035bf 	.word	0x240035bf
240035ac:	240035dd 	.word	0x240035dd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
240035b0:	4b9f      	ldr	r3, [pc, #636]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240035b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240035b4:	4a9e      	ldr	r2, [pc, #632]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240035b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
240035ba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
240035bc:	e00f      	b.n	240035de <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
240035be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240035c2:	3308      	adds	r3, #8
240035c4:	2102      	movs	r1, #2
240035c6:	4618      	mov	r0, r3
240035c8:	f000 fe28 	bl	2400421c <RCCEx_PLL2_Config>
240035cc:	4603      	mov	r3, r0
240035ce:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
240035d2:	e004      	b.n	240035de <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
240035d4:	2301      	movs	r3, #1
240035d6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
240035da:	e000      	b.n	240035de <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
240035dc:	bf00      	nop
    }

    if (ret == HAL_OK)
240035de:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240035e2:	2b00      	cmp	r3, #0
240035e4:	d10a      	bne.n	240035fc <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
240035e6:	4b92      	ldr	r3, [pc, #584]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240035e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
240035ea:	f023 0103 	bic.w	r1, r3, #3
240035ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240035f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
240035f4:	4a8e      	ldr	r2, [pc, #568]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240035f6:	430b      	orrs	r3, r1
240035f8:	64d3      	str	r3, [r2, #76]	; 0x4c
240035fa:	e003      	b.n	24003604 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
240035fc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003600:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
24003604:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003608:	e9d3 2300 	ldrd	r2, r3, [r3]
2400360c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
24003610:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
24003614:	2300      	movs	r3, #0
24003616:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
2400361a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
2400361e:	460b      	mov	r3, r1
24003620:	4313      	orrs	r3, r2
24003622:	f000 8099 	beq.w	24003758 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
24003626:	4b83      	ldr	r3, [pc, #524]	; (24003834 <HAL_RCCEx_PeriphCLKConfig+0x958>)
24003628:	681b      	ldr	r3, [r3, #0]
2400362a:	4a82      	ldr	r2, [pc, #520]	; (24003834 <HAL_RCCEx_PeriphCLKConfig+0x958>)
2400362c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
24003630:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
24003632:	f7fd fb27 	bl	24000c84 <HAL_GetTick>
24003636:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
2400363a:	e00b      	b.n	24003654 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
2400363c:	f7fd fb22 	bl	24000c84 <HAL_GetTick>
24003640:	4602      	mov	r2, r0
24003642:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
24003646:	1ad3      	subs	r3, r2, r3
24003648:	2b64      	cmp	r3, #100	; 0x64
2400364a:	d903      	bls.n	24003654 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
2400364c:	2303      	movs	r3, #3
2400364e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003652:	e005      	b.n	24003660 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
24003654:	4b77      	ldr	r3, [pc, #476]	; (24003834 <HAL_RCCEx_PeriphCLKConfig+0x958>)
24003656:	681b      	ldr	r3, [r3, #0]
24003658:	f403 7380 	and.w	r3, r3, #256	; 0x100
2400365c:	2b00      	cmp	r3, #0
2400365e:	d0ed      	beq.n	2400363c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
24003660:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003664:	2b00      	cmp	r3, #0
24003666:	d173      	bne.n	24003750 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
24003668:	4b71      	ldr	r3, [pc, #452]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
2400366a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
2400366c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003670:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
24003674:	4053      	eors	r3, r2
24003676:	f403 7340 	and.w	r3, r3, #768	; 0x300
2400367a:	2b00      	cmp	r3, #0
2400367c:	d015      	beq.n	240036aa <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
2400367e:	4b6c      	ldr	r3, [pc, #432]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
24003682:	f423 7340 	bic.w	r3, r3, #768	; 0x300
24003686:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
2400368a:	4b69      	ldr	r3, [pc, #420]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
2400368c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
2400368e:	4a68      	ldr	r2, [pc, #416]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003690:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
24003694:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
24003696:	4b66      	ldr	r3, [pc, #408]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
2400369a:	4a65      	ldr	r2, [pc, #404]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
2400369c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
240036a0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
240036a2:	4a63      	ldr	r2, [pc, #396]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240036a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
240036a8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
240036aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240036ae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
240036b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
240036b6:	d118      	bne.n	240036ea <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
240036b8:	f7fd fae4 	bl	24000c84 <HAL_GetTick>
240036bc:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
240036c0:	e00d      	b.n	240036de <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
240036c2:	f7fd fadf 	bl	24000c84 <HAL_GetTick>
240036c6:	4602      	mov	r2, r0
240036c8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
240036cc:	1ad2      	subs	r2, r2, r3
240036ce:	f241 3388 	movw	r3, #5000	; 0x1388
240036d2:	429a      	cmp	r2, r3
240036d4:	d903      	bls.n	240036de <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
240036d6:	2303      	movs	r3, #3
240036d8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
240036dc:	e005      	b.n	240036ea <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
240036de:	4b54      	ldr	r3, [pc, #336]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
240036e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
240036e2:	f003 0302 	and.w	r3, r3, #2
240036e6:	2b00      	cmp	r3, #0
240036e8:	d0eb      	beq.n	240036c2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
240036ea:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240036ee:	2b00      	cmp	r3, #0
240036f0:	d129      	bne.n	24003746 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
240036f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240036f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
240036fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
240036fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
24003702:	d10e      	bne.n	24003722 <HAL_RCCEx_PeriphCLKConfig+0x846>
24003704:	4b4a      	ldr	r3, [pc, #296]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003706:	691b      	ldr	r3, [r3, #16]
24003708:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
2400370c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003710:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
24003714:	091a      	lsrs	r2, r3, #4
24003716:	4b48      	ldr	r3, [pc, #288]	; (24003838 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
24003718:	4013      	ands	r3, r2
2400371a:	4a45      	ldr	r2, [pc, #276]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
2400371c:	430b      	orrs	r3, r1
2400371e:	6113      	str	r3, [r2, #16]
24003720:	e005      	b.n	2400372e <HAL_RCCEx_PeriphCLKConfig+0x852>
24003722:	4b43      	ldr	r3, [pc, #268]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003724:	691b      	ldr	r3, [r3, #16]
24003726:	4a42      	ldr	r2, [pc, #264]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003728:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
2400372c:	6113      	str	r3, [r2, #16]
2400372e:	4b40      	ldr	r3, [pc, #256]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003730:	6f19      	ldr	r1, [r3, #112]	; 0x70
24003732:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003736:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
2400373a:	f3c3 030b 	ubfx	r3, r3, #0, #12
2400373e:	4a3c      	ldr	r2, [pc, #240]	; (24003830 <HAL_RCCEx_PeriphCLKConfig+0x954>)
24003740:	430b      	orrs	r3, r1
24003742:	6713      	str	r3, [r2, #112]	; 0x70
24003744:	e008      	b.n	24003758 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
24003746:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400374a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
2400374e:	e003      	b.n	24003758 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
24003750:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003754:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
24003758:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400375c:	e9d3 2300 	ldrd	r2, r3, [r3]
24003760:	f002 0301 	and.w	r3, r2, #1
24003764:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
24003768:	2300      	movs	r3, #0
2400376a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
2400376e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
24003772:	460b      	mov	r3, r1
24003774:	4313      	orrs	r3, r2
24003776:	f000 808f 	beq.w	24003898 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
2400377a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400377e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
24003780:	2b28      	cmp	r3, #40	; 0x28
24003782:	d871      	bhi.n	24003868 <HAL_RCCEx_PeriphCLKConfig+0x98c>
24003784:	a201      	add	r2, pc, #4	; (adr r2, 2400378c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
24003786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2400378a:	bf00      	nop
2400378c:	24003871 	.word	0x24003871
24003790:	24003869 	.word	0x24003869
24003794:	24003869 	.word	0x24003869
24003798:	24003869 	.word	0x24003869
2400379c:	24003869 	.word	0x24003869
240037a0:	24003869 	.word	0x24003869
240037a4:	24003869 	.word	0x24003869
240037a8:	24003869 	.word	0x24003869
240037ac:	2400383d 	.word	0x2400383d
240037b0:	24003869 	.word	0x24003869
240037b4:	24003869 	.word	0x24003869
240037b8:	24003869 	.word	0x24003869
240037bc:	24003869 	.word	0x24003869
240037c0:	24003869 	.word	0x24003869
240037c4:	24003869 	.word	0x24003869
240037c8:	24003869 	.word	0x24003869
240037cc:	24003853 	.word	0x24003853
240037d0:	24003869 	.word	0x24003869
240037d4:	24003869 	.word	0x24003869
240037d8:	24003869 	.word	0x24003869
240037dc:	24003869 	.word	0x24003869
240037e0:	24003869 	.word	0x24003869
240037e4:	24003869 	.word	0x24003869
240037e8:	24003869 	.word	0x24003869
240037ec:	24003871 	.word	0x24003871
240037f0:	24003869 	.word	0x24003869
240037f4:	24003869 	.word	0x24003869
240037f8:	24003869 	.word	0x24003869
240037fc:	24003869 	.word	0x24003869
24003800:	24003869 	.word	0x24003869
24003804:	24003869 	.word	0x24003869
24003808:	24003869 	.word	0x24003869
2400380c:	24003871 	.word	0x24003871
24003810:	24003869 	.word	0x24003869
24003814:	24003869 	.word	0x24003869
24003818:	24003869 	.word	0x24003869
2400381c:	24003869 	.word	0x24003869
24003820:	24003869 	.word	0x24003869
24003824:	24003869 	.word	0x24003869
24003828:	24003869 	.word	0x24003869
2400382c:	24003871 	.word	0x24003871
24003830:	58024400 	.word	0x58024400
24003834:	58024800 	.word	0x58024800
24003838:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
2400383c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003840:	3308      	adds	r3, #8
24003842:	2101      	movs	r1, #1
24003844:	4618      	mov	r0, r3
24003846:	f000 fce9 	bl	2400421c <RCCEx_PLL2_Config>
2400384a:	4603      	mov	r3, r0
2400384c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
24003850:	e00f      	b.n	24003872 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
24003852:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003856:	3328      	adds	r3, #40	; 0x28
24003858:	2101      	movs	r1, #1
2400385a:	4618      	mov	r0, r3
2400385c:	f000 fd90 	bl	24004380 <RCCEx_PLL3_Config>
24003860:	4603      	mov	r3, r0
24003862:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
24003866:	e004      	b.n	24003872 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003868:	2301      	movs	r3, #1
2400386a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
2400386e:	e000      	b.n	24003872 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
24003870:	bf00      	nop
    }

    if (ret == HAL_OK)
24003872:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003876:	2b00      	cmp	r3, #0
24003878:	d10a      	bne.n	24003890 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
2400387a:	4bbf      	ldr	r3, [pc, #764]	; (24003b78 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
2400387c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
2400387e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
24003882:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003886:	6f9b      	ldr	r3, [r3, #120]	; 0x78
24003888:	4abb      	ldr	r2, [pc, #748]	; (24003b78 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
2400388a:	430b      	orrs	r3, r1
2400388c:	6553      	str	r3, [r2, #84]	; 0x54
2400388e:	e003      	b.n	24003898 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003890:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003894:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
24003898:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400389c:	e9d3 2300 	ldrd	r2, r3, [r3]
240038a0:	f002 0302 	and.w	r3, r2, #2
240038a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
240038a8:	2300      	movs	r3, #0
240038aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
240038ae:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
240038b2:	460b      	mov	r3, r1
240038b4:	4313      	orrs	r3, r2
240038b6:	d041      	beq.n	2400393c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
240038b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240038bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
240038be:	2b05      	cmp	r3, #5
240038c0:	d824      	bhi.n	2400390c <HAL_RCCEx_PeriphCLKConfig+0xa30>
240038c2:	a201      	add	r2, pc, #4	; (adr r2, 240038c8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
240038c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
240038c8:	24003915 	.word	0x24003915
240038cc:	240038e1 	.word	0x240038e1
240038d0:	240038f7 	.word	0x240038f7
240038d4:	24003915 	.word	0x24003915
240038d8:	24003915 	.word	0x24003915
240038dc:	24003915 	.word	0x24003915
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
240038e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240038e4:	3308      	adds	r3, #8
240038e6:	2101      	movs	r1, #1
240038e8:	4618      	mov	r0, r3
240038ea:	f000 fc97 	bl	2400421c <RCCEx_PLL2_Config>
240038ee:	4603      	mov	r3, r0
240038f0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
240038f4:	e00f      	b.n	24003916 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
240038f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240038fa:	3328      	adds	r3, #40	; 0x28
240038fc:	2101      	movs	r1, #1
240038fe:	4618      	mov	r0, r3
24003900:	f000 fd3e 	bl	24004380 <RCCEx_PLL3_Config>
24003904:	4603      	mov	r3, r0
24003906:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
2400390a:	e004      	b.n	24003916 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
2400390c:	2301      	movs	r3, #1
2400390e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003912:	e000      	b.n	24003916 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
24003914:	bf00      	nop
    }

    if (ret == HAL_OK)
24003916:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
2400391a:	2b00      	cmp	r3, #0
2400391c:	d10a      	bne.n	24003934 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
2400391e:	4b96      	ldr	r3, [pc, #600]	; (24003b78 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
24003920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
24003922:	f023 0107 	bic.w	r1, r3, #7
24003926:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400392a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2400392c:	4a92      	ldr	r2, [pc, #584]	; (24003b78 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
2400392e:	430b      	orrs	r3, r1
24003930:	6553      	str	r3, [r2, #84]	; 0x54
24003932:	e003      	b.n	2400393c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003934:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003938:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
2400393c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003940:	e9d3 2300 	ldrd	r2, r3, [r3]
24003944:	f002 0304 	and.w	r3, r2, #4
24003948:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
2400394c:	2300      	movs	r3, #0
2400394e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
24003952:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
24003956:	460b      	mov	r3, r1
24003958:	4313      	orrs	r3, r2
2400395a:	d044      	beq.n	240039e6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
2400395c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
24003964:	2b05      	cmp	r3, #5
24003966:	d825      	bhi.n	240039b4 <HAL_RCCEx_PeriphCLKConfig+0xad8>
24003968:	a201      	add	r2, pc, #4	; (adr r2, 24003970 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
2400396a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2400396e:	bf00      	nop
24003970:	240039bd 	.word	0x240039bd
24003974:	24003989 	.word	0x24003989
24003978:	2400399f 	.word	0x2400399f
2400397c:	240039bd 	.word	0x240039bd
24003980:	240039bd 	.word	0x240039bd
24003984:	240039bd 	.word	0x240039bd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
24003988:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400398c:	3308      	adds	r3, #8
2400398e:	2101      	movs	r1, #1
24003990:	4618      	mov	r0, r3
24003992:	f000 fc43 	bl	2400421c <RCCEx_PLL2_Config>
24003996:	4603      	mov	r3, r0
24003998:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
2400399c:	e00f      	b.n	240039be <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
2400399e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240039a2:	3328      	adds	r3, #40	; 0x28
240039a4:	2101      	movs	r1, #1
240039a6:	4618      	mov	r0, r3
240039a8:	f000 fcea 	bl	24004380 <RCCEx_PLL3_Config>
240039ac:	4603      	mov	r3, r0
240039ae:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
240039b2:	e004      	b.n	240039be <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
240039b4:	2301      	movs	r3, #1
240039b6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
240039ba:	e000      	b.n	240039be <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
240039bc:	bf00      	nop
    }

    if (ret == HAL_OK)
240039be:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240039c2:	2b00      	cmp	r3, #0
240039c4:	d10b      	bne.n	240039de <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
240039c6:	4b6c      	ldr	r3, [pc, #432]	; (24003b78 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
240039c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
240039ca:	f023 0107 	bic.w	r1, r3, #7
240039ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240039d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
240039d6:	4a68      	ldr	r2, [pc, #416]	; (24003b78 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
240039d8:	430b      	orrs	r3, r1
240039da:	6593      	str	r3, [r2, #88]	; 0x58
240039dc:	e003      	b.n	240039e6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
240039de:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240039e2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
240039e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240039ea:	e9d3 2300 	ldrd	r2, r3, [r3]
240039ee:	f002 0320 	and.w	r3, r2, #32
240039f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
240039f6:	2300      	movs	r3, #0
240039f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
240039fc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
24003a00:	460b      	mov	r3, r1
24003a02:	4313      	orrs	r3, r2
24003a04:	d055      	beq.n	24003ab2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
24003a06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003a0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
24003a0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
24003a12:	d033      	beq.n	24003a7c <HAL_RCCEx_PeriphCLKConfig+0xba0>
24003a14:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
24003a18:	d82c      	bhi.n	24003a74 <HAL_RCCEx_PeriphCLKConfig+0xb98>
24003a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
24003a1e:	d02f      	beq.n	24003a80 <HAL_RCCEx_PeriphCLKConfig+0xba4>
24003a20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
24003a24:	d826      	bhi.n	24003a74 <HAL_RCCEx_PeriphCLKConfig+0xb98>
24003a26:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
24003a2a:	d02b      	beq.n	24003a84 <HAL_RCCEx_PeriphCLKConfig+0xba8>
24003a2c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
24003a30:	d820      	bhi.n	24003a74 <HAL_RCCEx_PeriphCLKConfig+0xb98>
24003a32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
24003a36:	d012      	beq.n	24003a5e <HAL_RCCEx_PeriphCLKConfig+0xb82>
24003a38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
24003a3c:	d81a      	bhi.n	24003a74 <HAL_RCCEx_PeriphCLKConfig+0xb98>
24003a3e:	2b00      	cmp	r3, #0
24003a40:	d022      	beq.n	24003a88 <HAL_RCCEx_PeriphCLKConfig+0xbac>
24003a42:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
24003a46:	d115      	bne.n	24003a74 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
24003a48:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003a4c:	3308      	adds	r3, #8
24003a4e:	2100      	movs	r1, #0
24003a50:	4618      	mov	r0, r3
24003a52:	f000 fbe3 	bl	2400421c <RCCEx_PLL2_Config>
24003a56:	4603      	mov	r3, r0
24003a58:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
24003a5c:	e015      	b.n	24003a8a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
24003a5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003a62:	3328      	adds	r3, #40	; 0x28
24003a64:	2102      	movs	r1, #2
24003a66:	4618      	mov	r0, r3
24003a68:	f000 fc8a 	bl	24004380 <RCCEx_PLL3_Config>
24003a6c:	4603      	mov	r3, r0
24003a6e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
24003a72:	e00a      	b.n	24003a8a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003a74:	2301      	movs	r3, #1
24003a76:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003a7a:	e006      	b.n	24003a8a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
24003a7c:	bf00      	nop
24003a7e:	e004      	b.n	24003a8a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
24003a80:	bf00      	nop
24003a82:	e002      	b.n	24003a8a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
24003a84:	bf00      	nop
24003a86:	e000      	b.n	24003a8a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
24003a88:	bf00      	nop
    }

    if (ret == HAL_OK)
24003a8a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003a8e:	2b00      	cmp	r3, #0
24003a90:	d10b      	bne.n	24003aaa <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
24003a92:	4b39      	ldr	r3, [pc, #228]	; (24003b78 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
24003a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
24003a96:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
24003a9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003a9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
24003aa2:	4a35      	ldr	r2, [pc, #212]	; (24003b78 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
24003aa4:	430b      	orrs	r3, r1
24003aa6:	6553      	str	r3, [r2, #84]	; 0x54
24003aa8:	e003      	b.n	24003ab2 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003aaa:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003aae:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
24003ab2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
24003aba:	f002 0340 	and.w	r3, r2, #64	; 0x40
24003abe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
24003ac2:	2300      	movs	r3, #0
24003ac4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
24003ac8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
24003acc:	460b      	mov	r3, r1
24003ace:	4313      	orrs	r3, r2
24003ad0:	d058      	beq.n	24003b84 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
24003ad2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ad6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
24003ada:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
24003ade:	d033      	beq.n	24003b48 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
24003ae0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
24003ae4:	d82c      	bhi.n	24003b40 <HAL_RCCEx_PeriphCLKConfig+0xc64>
24003ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
24003aea:	d02f      	beq.n	24003b4c <HAL_RCCEx_PeriphCLKConfig+0xc70>
24003aec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
24003af0:	d826      	bhi.n	24003b40 <HAL_RCCEx_PeriphCLKConfig+0xc64>
24003af2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
24003af6:	d02b      	beq.n	24003b50 <HAL_RCCEx_PeriphCLKConfig+0xc74>
24003af8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
24003afc:	d820      	bhi.n	24003b40 <HAL_RCCEx_PeriphCLKConfig+0xc64>
24003afe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
24003b02:	d012      	beq.n	24003b2a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
24003b04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
24003b08:	d81a      	bhi.n	24003b40 <HAL_RCCEx_PeriphCLKConfig+0xc64>
24003b0a:	2b00      	cmp	r3, #0
24003b0c:	d022      	beq.n	24003b54 <HAL_RCCEx_PeriphCLKConfig+0xc78>
24003b0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
24003b12:	d115      	bne.n	24003b40 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
24003b14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003b18:	3308      	adds	r3, #8
24003b1a:	2100      	movs	r1, #0
24003b1c:	4618      	mov	r0, r3
24003b1e:	f000 fb7d 	bl	2400421c <RCCEx_PLL2_Config>
24003b22:	4603      	mov	r3, r0
24003b24:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
24003b28:	e015      	b.n	24003b56 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
24003b2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003b2e:	3328      	adds	r3, #40	; 0x28
24003b30:	2102      	movs	r1, #2
24003b32:	4618      	mov	r0, r3
24003b34:	f000 fc24 	bl	24004380 <RCCEx_PLL3_Config>
24003b38:	4603      	mov	r3, r0
24003b3a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
24003b3e:	e00a      	b.n	24003b56 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003b40:	2301      	movs	r3, #1
24003b42:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003b46:	e006      	b.n	24003b56 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
24003b48:	bf00      	nop
24003b4a:	e004      	b.n	24003b56 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
24003b4c:	bf00      	nop
24003b4e:	e002      	b.n	24003b56 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
24003b50:	bf00      	nop
24003b52:	e000      	b.n	24003b56 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
24003b54:	bf00      	nop
    }

    if (ret == HAL_OK)
24003b56:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003b5a:	2b00      	cmp	r3, #0
24003b5c:	d10e      	bne.n	24003b7c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
24003b5e:	4b06      	ldr	r3, [pc, #24]	; (24003b78 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
24003b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
24003b62:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
24003b66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003b6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
24003b6e:	4a02      	ldr	r2, [pc, #8]	; (24003b78 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
24003b70:	430b      	orrs	r3, r1
24003b72:	6593      	str	r3, [r2, #88]	; 0x58
24003b74:	e006      	b.n	24003b84 <HAL_RCCEx_PeriphCLKConfig+0xca8>
24003b76:	bf00      	nop
24003b78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
24003b7c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003b80:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
24003b84:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003b88:	e9d3 2300 	ldrd	r2, r3, [r3]
24003b8c:	f002 0380 	and.w	r3, r2, #128	; 0x80
24003b90:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
24003b94:	2300      	movs	r3, #0
24003b96:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
24003b9a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
24003b9e:	460b      	mov	r3, r1
24003ba0:	4313      	orrs	r3, r2
24003ba2:	d055      	beq.n	24003c50 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
24003ba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ba8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
24003bac:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
24003bb0:	d033      	beq.n	24003c1a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
24003bb2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
24003bb6:	d82c      	bhi.n	24003c12 <HAL_RCCEx_PeriphCLKConfig+0xd36>
24003bb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
24003bbc:	d02f      	beq.n	24003c1e <HAL_RCCEx_PeriphCLKConfig+0xd42>
24003bbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
24003bc2:	d826      	bhi.n	24003c12 <HAL_RCCEx_PeriphCLKConfig+0xd36>
24003bc4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
24003bc8:	d02b      	beq.n	24003c22 <HAL_RCCEx_PeriphCLKConfig+0xd46>
24003bca:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
24003bce:	d820      	bhi.n	24003c12 <HAL_RCCEx_PeriphCLKConfig+0xd36>
24003bd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
24003bd4:	d012      	beq.n	24003bfc <HAL_RCCEx_PeriphCLKConfig+0xd20>
24003bd6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
24003bda:	d81a      	bhi.n	24003c12 <HAL_RCCEx_PeriphCLKConfig+0xd36>
24003bdc:	2b00      	cmp	r3, #0
24003bde:	d022      	beq.n	24003c26 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
24003be0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
24003be4:	d115      	bne.n	24003c12 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
24003be6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003bea:	3308      	adds	r3, #8
24003bec:	2100      	movs	r1, #0
24003bee:	4618      	mov	r0, r3
24003bf0:	f000 fb14 	bl	2400421c <RCCEx_PLL2_Config>
24003bf4:	4603      	mov	r3, r0
24003bf6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
24003bfa:	e015      	b.n	24003c28 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
24003bfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003c00:	3328      	adds	r3, #40	; 0x28
24003c02:	2102      	movs	r1, #2
24003c04:	4618      	mov	r0, r3
24003c06:	f000 fbbb 	bl	24004380 <RCCEx_PLL3_Config>
24003c0a:	4603      	mov	r3, r0
24003c0c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
24003c10:	e00a      	b.n	24003c28 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003c12:	2301      	movs	r3, #1
24003c14:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003c18:	e006      	b.n	24003c28 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
24003c1a:	bf00      	nop
24003c1c:	e004      	b.n	24003c28 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
24003c1e:	bf00      	nop
24003c20:	e002      	b.n	24003c28 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
24003c22:	bf00      	nop
24003c24:	e000      	b.n	24003c28 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
24003c26:	bf00      	nop
    }

    if (ret == HAL_OK)
24003c28:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003c2c:	2b00      	cmp	r3, #0
24003c2e:	d10b      	bne.n	24003c48 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
24003c30:	4ba0      	ldr	r3, [pc, #640]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
24003c34:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
24003c38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003c3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
24003c40:	4a9c      	ldr	r2, [pc, #624]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003c42:	430b      	orrs	r3, r1
24003c44:	6593      	str	r3, [r2, #88]	; 0x58
24003c46:	e003      	b.n	24003c50 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003c48:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003c4c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
24003c50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003c54:	e9d3 2300 	ldrd	r2, r3, [r3]
24003c58:	f002 0308 	and.w	r3, r2, #8
24003c5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
24003c60:	2300      	movs	r3, #0
24003c62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
24003c66:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
24003c6a:	460b      	mov	r3, r1
24003c6c:	4313      	orrs	r3, r2
24003c6e:	d01e      	beq.n	24003cae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
24003c70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003c74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
24003c78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
24003c7c:	d10c      	bne.n	24003c98 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
24003c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003c82:	3328      	adds	r3, #40	; 0x28
24003c84:	2102      	movs	r1, #2
24003c86:	4618      	mov	r0, r3
24003c88:	f000 fb7a 	bl	24004380 <RCCEx_PLL3_Config>
24003c8c:	4603      	mov	r3, r0
24003c8e:	2b00      	cmp	r3, #0
24003c90:	d002      	beq.n	24003c98 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
24003c92:	2301      	movs	r3, #1
24003c94:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
24003c98:	4b86      	ldr	r3, [pc, #536]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
24003c9c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
24003ca0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ca4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
24003ca8:	4a82      	ldr	r2, [pc, #520]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003caa:	430b      	orrs	r3, r1
24003cac:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
24003cae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
24003cb6:	f002 0310 	and.w	r3, r2, #16
24003cba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
24003cbe:	2300      	movs	r3, #0
24003cc0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
24003cc4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
24003cc8:	460b      	mov	r3, r1
24003cca:	4313      	orrs	r3, r2
24003ccc:	d01e      	beq.n	24003d0c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
24003cce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003cd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
24003cd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
24003cda:	d10c      	bne.n	24003cf6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
24003cdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ce0:	3328      	adds	r3, #40	; 0x28
24003ce2:	2102      	movs	r1, #2
24003ce4:	4618      	mov	r0, r3
24003ce6:	f000 fb4b 	bl	24004380 <RCCEx_PLL3_Config>
24003cea:	4603      	mov	r3, r0
24003cec:	2b00      	cmp	r3, #0
24003cee:	d002      	beq.n	24003cf6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
24003cf0:	2301      	movs	r3, #1
24003cf2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
24003cf6:	4b6f      	ldr	r3, [pc, #444]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003cf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
24003cfa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
24003cfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003d02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
24003d06:	4a6b      	ldr	r2, [pc, #428]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003d08:	430b      	orrs	r3, r1
24003d0a:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
24003d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003d10:	e9d3 2300 	ldrd	r2, r3, [r3]
24003d14:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
24003d18:	67bb      	str	r3, [r7, #120]	; 0x78
24003d1a:	2300      	movs	r3, #0
24003d1c:	67fb      	str	r3, [r7, #124]	; 0x7c
24003d1e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
24003d22:	460b      	mov	r3, r1
24003d24:	4313      	orrs	r3, r2
24003d26:	d03e      	beq.n	24003da6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
24003d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003d2c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
24003d30:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
24003d34:	d022      	beq.n	24003d7c <HAL_RCCEx_PeriphCLKConfig+0xea0>
24003d36:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
24003d3a:	d81b      	bhi.n	24003d74 <HAL_RCCEx_PeriphCLKConfig+0xe98>
24003d3c:	2b00      	cmp	r3, #0
24003d3e:	d003      	beq.n	24003d48 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
24003d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
24003d44:	d00b      	beq.n	24003d5e <HAL_RCCEx_PeriphCLKConfig+0xe82>
24003d46:	e015      	b.n	24003d74 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
24003d48:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003d4c:	3308      	adds	r3, #8
24003d4e:	2100      	movs	r1, #0
24003d50:	4618      	mov	r0, r3
24003d52:	f000 fa63 	bl	2400421c <RCCEx_PLL2_Config>
24003d56:	4603      	mov	r3, r0
24003d58:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
24003d5c:	e00f      	b.n	24003d7e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
24003d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003d62:	3328      	adds	r3, #40	; 0x28
24003d64:	2102      	movs	r1, #2
24003d66:	4618      	mov	r0, r3
24003d68:	f000 fb0a 	bl	24004380 <RCCEx_PLL3_Config>
24003d6c:	4603      	mov	r3, r0
24003d6e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
24003d72:	e004      	b.n	24003d7e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003d74:	2301      	movs	r3, #1
24003d76:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003d7a:	e000      	b.n	24003d7e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
24003d7c:	bf00      	nop
    }

    if (ret == HAL_OK)
24003d7e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003d82:	2b00      	cmp	r3, #0
24003d84:	d10b      	bne.n	24003d9e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
24003d86:	4b4b      	ldr	r3, [pc, #300]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
24003d8a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
24003d8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003d92:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
24003d96:	4a47      	ldr	r2, [pc, #284]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003d98:	430b      	orrs	r3, r1
24003d9a:	6593      	str	r3, [r2, #88]	; 0x58
24003d9c:	e003      	b.n	24003da6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003d9e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003da2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
24003da6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003daa:	e9d3 2300 	ldrd	r2, r3, [r3]
24003dae:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
24003db2:	673b      	str	r3, [r7, #112]	; 0x70
24003db4:	2300      	movs	r3, #0
24003db6:	677b      	str	r3, [r7, #116]	; 0x74
24003db8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
24003dbc:	460b      	mov	r3, r1
24003dbe:	4313      	orrs	r3, r2
24003dc0:	d03b      	beq.n	24003e3a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
24003dc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003dc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
24003dca:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
24003dce:	d01f      	beq.n	24003e10 <HAL_RCCEx_PeriphCLKConfig+0xf34>
24003dd0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
24003dd4:	d818      	bhi.n	24003e08 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
24003dd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
24003dda:	d003      	beq.n	24003de4 <HAL_RCCEx_PeriphCLKConfig+0xf08>
24003ddc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
24003de0:	d007      	beq.n	24003df2 <HAL_RCCEx_PeriphCLKConfig+0xf16>
24003de2:	e011      	b.n	24003e08 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24003de4:	4b33      	ldr	r3, [pc, #204]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24003de8:	4a32      	ldr	r2, [pc, #200]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003dea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
24003dee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
24003df0:	e00f      	b.n	24003e12 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
24003df2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003df6:	3328      	adds	r3, #40	; 0x28
24003df8:	2101      	movs	r1, #1
24003dfa:	4618      	mov	r0, r3
24003dfc:	f000 fac0 	bl	24004380 <RCCEx_PLL3_Config>
24003e00:	4603      	mov	r3, r0
24003e02:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
24003e06:	e004      	b.n	24003e12 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003e08:	2301      	movs	r3, #1
24003e0a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003e0e:	e000      	b.n	24003e12 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
24003e10:	bf00      	nop
    }

    if (ret == HAL_OK)
24003e12:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003e16:	2b00      	cmp	r3, #0
24003e18:	d10b      	bne.n	24003e32 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
24003e1a:	4b26      	ldr	r3, [pc, #152]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
24003e1e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
24003e22:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003e26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
24003e2a:	4a22      	ldr	r2, [pc, #136]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003e2c:	430b      	orrs	r3, r1
24003e2e:	6553      	str	r3, [r2, #84]	; 0x54
24003e30:	e003      	b.n	24003e3a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003e32:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003e36:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
24003e3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
24003e42:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
24003e46:	66bb      	str	r3, [r7, #104]	; 0x68
24003e48:	2300      	movs	r3, #0
24003e4a:	66fb      	str	r3, [r7, #108]	; 0x6c
24003e4c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
24003e50:	460b      	mov	r3, r1
24003e52:	4313      	orrs	r3, r2
24003e54:	d034      	beq.n	24003ec0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
24003e56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003e5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24003e5c:	2b00      	cmp	r3, #0
24003e5e:	d003      	beq.n	24003e68 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
24003e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
24003e64:	d007      	beq.n	24003e76 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
24003e66:	e011      	b.n	24003e8c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24003e68:	4b12      	ldr	r3, [pc, #72]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24003e6c:	4a11      	ldr	r2, [pc, #68]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003e6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
24003e72:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
24003e74:	e00e      	b.n	24003e94 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
24003e76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003e7a:	3308      	adds	r3, #8
24003e7c:	2102      	movs	r1, #2
24003e7e:	4618      	mov	r0, r3
24003e80:	f000 f9cc 	bl	2400421c <RCCEx_PLL2_Config>
24003e84:	4603      	mov	r3, r0
24003e86:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
24003e8a:	e003      	b.n	24003e94 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
24003e8c:	2301      	movs	r3, #1
24003e8e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003e92:	bf00      	nop
    }

    if (ret == HAL_OK)
24003e94:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003e98:	2b00      	cmp	r3, #0
24003e9a:	d10d      	bne.n	24003eb8 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
24003e9c:	4b05      	ldr	r3, [pc, #20]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003e9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
24003ea0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
24003ea4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ea8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24003eaa:	4a02      	ldr	r2, [pc, #8]	; (24003eb4 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
24003eac:	430b      	orrs	r3, r1
24003eae:	64d3      	str	r3, [r2, #76]	; 0x4c
24003eb0:	e006      	b.n	24003ec0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
24003eb2:	bf00      	nop
24003eb4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
24003eb8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003ebc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
24003ec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
24003ec8:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
24003ecc:	663b      	str	r3, [r7, #96]	; 0x60
24003ece:	2300      	movs	r3, #0
24003ed0:	667b      	str	r3, [r7, #100]	; 0x64
24003ed2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
24003ed6:	460b      	mov	r3, r1
24003ed8:	4313      	orrs	r3, r2
24003eda:	d00c      	beq.n	24003ef6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
24003edc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003ee0:	3328      	adds	r3, #40	; 0x28
24003ee2:	2102      	movs	r1, #2
24003ee4:	4618      	mov	r0, r3
24003ee6:	f000 fa4b 	bl	24004380 <RCCEx_PLL3_Config>
24003eea:	4603      	mov	r3, r0
24003eec:	2b00      	cmp	r3, #0
24003eee:	d002      	beq.n	24003ef6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
24003ef0:	2301      	movs	r3, #1
24003ef2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
24003ef6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003efa:	e9d3 2300 	ldrd	r2, r3, [r3]
24003efe:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
24003f02:	65bb      	str	r3, [r7, #88]	; 0x58
24003f04:	2300      	movs	r3, #0
24003f06:	65fb      	str	r3, [r7, #92]	; 0x5c
24003f08:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
24003f0c:	460b      	mov	r3, r1
24003f0e:	4313      	orrs	r3, r2
24003f10:	d036      	beq.n	24003f80 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
24003f12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003f16:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
24003f18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
24003f1c:	d018      	beq.n	24003f50 <HAL_RCCEx_PeriphCLKConfig+0x1074>
24003f1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
24003f22:	d811      	bhi.n	24003f48 <HAL_RCCEx_PeriphCLKConfig+0x106c>
24003f24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
24003f28:	d014      	beq.n	24003f54 <HAL_RCCEx_PeriphCLKConfig+0x1078>
24003f2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
24003f2e:	d80b      	bhi.n	24003f48 <HAL_RCCEx_PeriphCLKConfig+0x106c>
24003f30:	2b00      	cmp	r3, #0
24003f32:	d011      	beq.n	24003f58 <HAL_RCCEx_PeriphCLKConfig+0x107c>
24003f34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
24003f38:	d106      	bne.n	24003f48 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
24003f3a:	4bb7      	ldr	r3, [pc, #732]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24003f3e:	4ab6      	ldr	r2, [pc, #728]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003f40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
24003f44:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
24003f46:	e008      	b.n	24003f5a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
24003f48:	2301      	movs	r3, #1
24003f4a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
24003f4e:	e004      	b.n	24003f5a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
24003f50:	bf00      	nop
24003f52:	e002      	b.n	24003f5a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
24003f54:	bf00      	nop
24003f56:	e000      	b.n	24003f5a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
24003f58:	bf00      	nop
    }

    if (ret == HAL_OK)
24003f5a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003f5e:	2b00      	cmp	r3, #0
24003f60:	d10a      	bne.n	24003f78 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
24003f62:	4bad      	ldr	r3, [pc, #692]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
24003f66:	f423 7140 	bic.w	r1, r3, #768	; 0x300
24003f6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003f6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
24003f70:	4aa9      	ldr	r2, [pc, #676]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003f72:	430b      	orrs	r3, r1
24003f74:	6553      	str	r3, [r2, #84]	; 0x54
24003f76:	e003      	b.n	24003f80 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
24003f78:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24003f7c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
24003f80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003f84:	e9d3 2300 	ldrd	r2, r3, [r3]
24003f88:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
24003f8c:	653b      	str	r3, [r7, #80]	; 0x50
24003f8e:	2300      	movs	r3, #0
24003f90:	657b      	str	r3, [r7, #84]	; 0x54
24003f92:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
24003f96:	460b      	mov	r3, r1
24003f98:	4313      	orrs	r3, r2
24003f9a:	d009      	beq.n	24003fb0 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
24003f9c:	4b9e      	ldr	r3, [pc, #632]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003f9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24003fa0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
24003fa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
24003faa:	4a9b      	ldr	r2, [pc, #620]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003fac:	430b      	orrs	r3, r1
24003fae:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
24003fb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
24003fb8:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
24003fbc:	64bb      	str	r3, [r7, #72]	; 0x48
24003fbe:	2300      	movs	r3, #0
24003fc0:	64fb      	str	r3, [r7, #76]	; 0x4c
24003fc2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
24003fc6:	460b      	mov	r3, r1
24003fc8:	4313      	orrs	r3, r2
24003fca:	d009      	beq.n	24003fe0 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
24003fcc:	4b92      	ldr	r3, [pc, #584]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003fce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
24003fd0:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
24003fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003fd8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
24003fda:	4a8f      	ldr	r2, [pc, #572]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003fdc:	430b      	orrs	r3, r1
24003fde:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
24003fe0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24003fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
24003fe8:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
24003fec:	643b      	str	r3, [r7, #64]	; 0x40
24003fee:	2300      	movs	r3, #0
24003ff0:	647b      	str	r3, [r7, #68]	; 0x44
24003ff2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
24003ff6:	460b      	mov	r3, r1
24003ff8:	4313      	orrs	r3, r2
24003ffa:	d00e      	beq.n	2400401a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
24003ffc:	4b86      	ldr	r3, [pc, #536]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24003ffe:	691b      	ldr	r3, [r3, #16]
24004000:	4a85      	ldr	r2, [pc, #532]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24004002:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
24004006:	6113      	str	r3, [r2, #16]
24004008:	4b83      	ldr	r3, [pc, #524]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
2400400a:	6919      	ldr	r1, [r3, #16]
2400400c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004010:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
24004014:	4a80      	ldr	r2, [pc, #512]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24004016:	430b      	orrs	r3, r1
24004018:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
2400401a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400401e:	e9d3 2300 	ldrd	r2, r3, [r3]
24004022:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
24004026:	63bb      	str	r3, [r7, #56]	; 0x38
24004028:	2300      	movs	r3, #0
2400402a:	63fb      	str	r3, [r7, #60]	; 0x3c
2400402c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
24004030:	460b      	mov	r3, r1
24004032:	4313      	orrs	r3, r2
24004034:	d009      	beq.n	2400404a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
24004036:	4b78      	ldr	r3, [pc, #480]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24004038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2400403a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
2400403e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004042:	6d5b      	ldr	r3, [r3, #84]	; 0x54
24004044:	4a74      	ldr	r2, [pc, #464]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24004046:	430b      	orrs	r3, r1
24004048:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
2400404a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400404e:	e9d3 2300 	ldrd	r2, r3, [r3]
24004052:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
24004056:	633b      	str	r3, [r7, #48]	; 0x30
24004058:	2300      	movs	r3, #0
2400405a:	637b      	str	r3, [r7, #52]	; 0x34
2400405c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
24004060:	460b      	mov	r3, r1
24004062:	4313      	orrs	r3, r2
24004064:	d00a      	beq.n	2400407c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
24004066:	4b6c      	ldr	r3, [pc, #432]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24004068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
2400406a:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
2400406e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
24004076:	4a68      	ldr	r2, [pc, #416]	; (24004218 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
24004078:	430b      	orrs	r3, r1
2400407a:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
2400407c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004080:	e9d3 2300 	ldrd	r2, r3, [r3]
24004084:	2100      	movs	r1, #0
24004086:	62b9      	str	r1, [r7, #40]	; 0x28
24004088:	f003 0301 	and.w	r3, r3, #1
2400408c:	62fb      	str	r3, [r7, #44]	; 0x2c
2400408e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
24004092:	460b      	mov	r3, r1
24004094:	4313      	orrs	r3, r2
24004096:	d011      	beq.n	240040bc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
24004098:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400409c:	3308      	adds	r3, #8
2400409e:	2100      	movs	r1, #0
240040a0:	4618      	mov	r0, r3
240040a2:	f000 f8bb 	bl	2400421c <RCCEx_PLL2_Config>
240040a6:	4603      	mov	r3, r0
240040a8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
240040ac:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240040b0:	2b00      	cmp	r3, #0
240040b2:	d003      	beq.n	240040bc <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
240040b4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240040b8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
240040bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240040c0:	e9d3 2300 	ldrd	r2, r3, [r3]
240040c4:	2100      	movs	r1, #0
240040c6:	6239      	str	r1, [r7, #32]
240040c8:	f003 0302 	and.w	r3, r3, #2
240040cc:	627b      	str	r3, [r7, #36]	; 0x24
240040ce:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
240040d2:	460b      	mov	r3, r1
240040d4:	4313      	orrs	r3, r2
240040d6:	d011      	beq.n	240040fc <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
240040d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240040dc:	3308      	adds	r3, #8
240040de:	2101      	movs	r1, #1
240040e0:	4618      	mov	r0, r3
240040e2:	f000 f89b 	bl	2400421c <RCCEx_PLL2_Config>
240040e6:	4603      	mov	r3, r0
240040e8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
240040ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240040f0:	2b00      	cmp	r3, #0
240040f2:	d003      	beq.n	240040fc <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
240040f4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240040f8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
240040fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004100:	e9d3 2300 	ldrd	r2, r3, [r3]
24004104:	2100      	movs	r1, #0
24004106:	61b9      	str	r1, [r7, #24]
24004108:	f003 0304 	and.w	r3, r3, #4
2400410c:	61fb      	str	r3, [r7, #28]
2400410e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
24004112:	460b      	mov	r3, r1
24004114:	4313      	orrs	r3, r2
24004116:	d011      	beq.n	2400413c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
24004118:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400411c:	3308      	adds	r3, #8
2400411e:	2102      	movs	r1, #2
24004120:	4618      	mov	r0, r3
24004122:	f000 f87b 	bl	2400421c <RCCEx_PLL2_Config>
24004126:	4603      	mov	r3, r0
24004128:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
2400412c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24004130:	2b00      	cmp	r3, #0
24004132:	d003      	beq.n	2400413c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
24004134:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24004138:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
2400413c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004140:	e9d3 2300 	ldrd	r2, r3, [r3]
24004144:	2100      	movs	r1, #0
24004146:	6139      	str	r1, [r7, #16]
24004148:	f003 0308 	and.w	r3, r3, #8
2400414c:	617b      	str	r3, [r7, #20]
2400414e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
24004152:	460b      	mov	r3, r1
24004154:	4313      	orrs	r3, r2
24004156:	d011      	beq.n	2400417c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
24004158:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400415c:	3328      	adds	r3, #40	; 0x28
2400415e:	2100      	movs	r1, #0
24004160:	4618      	mov	r0, r3
24004162:	f000 f90d 	bl	24004380 <RCCEx_PLL3_Config>
24004166:	4603      	mov	r3, r0
24004168:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
2400416c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24004170:	2b00      	cmp	r3, #0
24004172:	d003      	beq.n	2400417c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
24004174:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
24004178:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
2400417c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
24004180:	e9d3 2300 	ldrd	r2, r3, [r3]
24004184:	2100      	movs	r1, #0
24004186:	60b9      	str	r1, [r7, #8]
24004188:	f003 0310 	and.w	r3, r3, #16
2400418c:	60fb      	str	r3, [r7, #12]
2400418e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
24004192:	460b      	mov	r3, r1
24004194:	4313      	orrs	r3, r2
24004196:	d011      	beq.n	240041bc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
24004198:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
2400419c:	3328      	adds	r3, #40	; 0x28
2400419e:	2101      	movs	r1, #1
240041a0:	4618      	mov	r0, r3
240041a2:	f000 f8ed 	bl	24004380 <RCCEx_PLL3_Config>
240041a6:	4603      	mov	r3, r0
240041a8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
240041ac:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240041b0:	2b00      	cmp	r3, #0
240041b2:	d003      	beq.n	240041bc <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
240041b4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240041b8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
240041bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240041c0:	e9d3 2300 	ldrd	r2, r3, [r3]
240041c4:	2100      	movs	r1, #0
240041c6:	6039      	str	r1, [r7, #0]
240041c8:	f003 0320 	and.w	r3, r3, #32
240041cc:	607b      	str	r3, [r7, #4]
240041ce:	e9d7 1200 	ldrd	r1, r2, [r7]
240041d2:	460b      	mov	r3, r1
240041d4:	4313      	orrs	r3, r2
240041d6:	d011      	beq.n	240041fc <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
240041d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
240041dc:	3328      	adds	r3, #40	; 0x28
240041de:	2102      	movs	r1, #2
240041e0:	4618      	mov	r0, r3
240041e2:	f000 f8cd 	bl	24004380 <RCCEx_PLL3_Config>
240041e6:	4603      	mov	r3, r0
240041e8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
240041ec:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240041f0:	2b00      	cmp	r3, #0
240041f2:	d003      	beq.n	240041fc <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
240041f4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
240041f8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
240041fc:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
24004200:	2b00      	cmp	r3, #0
24004202:	d101      	bne.n	24004208 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
24004204:	2300      	movs	r3, #0
24004206:	e000      	b.n	2400420a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
24004208:	2301      	movs	r3, #1
}
2400420a:	4618      	mov	r0, r3
2400420c:	f507 778c 	add.w	r7, r7, #280	; 0x118
24004210:	46bd      	mov	sp, r7
24004212:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
24004216:	bf00      	nop
24004218:	58024400 	.word	0x58024400

2400421c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
2400421c:	b580      	push	{r7, lr}
2400421e:	b084      	sub	sp, #16
24004220:	af00      	add	r7, sp, #0
24004222:	6078      	str	r0, [r7, #4]
24004224:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
24004226:	2300      	movs	r3, #0
24004228:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
2400422a:	4b53      	ldr	r3, [pc, #332]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
2400422c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
2400422e:	f003 0303 	and.w	r3, r3, #3
24004232:	2b03      	cmp	r3, #3
24004234:	d101      	bne.n	2400423a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
24004236:	2301      	movs	r3, #1
24004238:	e099      	b.n	2400436e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
2400423a:	4b4f      	ldr	r3, [pc, #316]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
2400423c:	681b      	ldr	r3, [r3, #0]
2400423e:	4a4e      	ldr	r2, [pc, #312]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
24004240:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
24004244:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
24004246:	f7fc fd1d 	bl	24000c84 <HAL_GetTick>
2400424a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
2400424c:	e008      	b.n	24004260 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
2400424e:	f7fc fd19 	bl	24000c84 <HAL_GetTick>
24004252:	4602      	mov	r2, r0
24004254:	68bb      	ldr	r3, [r7, #8]
24004256:	1ad3      	subs	r3, r2, r3
24004258:	2b02      	cmp	r3, #2
2400425a:	d901      	bls.n	24004260 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
2400425c:	2303      	movs	r3, #3
2400425e:	e086      	b.n	2400436e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
24004260:	4b45      	ldr	r3, [pc, #276]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
24004262:	681b      	ldr	r3, [r3, #0]
24004264:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
24004268:	2b00      	cmp	r3, #0
2400426a:	d1f0      	bne.n	2400424e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
2400426c:	4b42      	ldr	r3, [pc, #264]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
2400426e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
24004270:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
24004274:	687b      	ldr	r3, [r7, #4]
24004276:	681b      	ldr	r3, [r3, #0]
24004278:	031b      	lsls	r3, r3, #12
2400427a:	493f      	ldr	r1, [pc, #252]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
2400427c:	4313      	orrs	r3, r2
2400427e:	628b      	str	r3, [r1, #40]	; 0x28
24004280:	687b      	ldr	r3, [r7, #4]
24004282:	685b      	ldr	r3, [r3, #4]
24004284:	3b01      	subs	r3, #1
24004286:	f3c3 0208 	ubfx	r2, r3, #0, #9
2400428a:	687b      	ldr	r3, [r7, #4]
2400428c:	689b      	ldr	r3, [r3, #8]
2400428e:	3b01      	subs	r3, #1
24004290:	025b      	lsls	r3, r3, #9
24004292:	b29b      	uxth	r3, r3
24004294:	431a      	orrs	r2, r3
24004296:	687b      	ldr	r3, [r7, #4]
24004298:	68db      	ldr	r3, [r3, #12]
2400429a:	3b01      	subs	r3, #1
2400429c:	041b      	lsls	r3, r3, #16
2400429e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
240042a2:	431a      	orrs	r2, r3
240042a4:	687b      	ldr	r3, [r7, #4]
240042a6:	691b      	ldr	r3, [r3, #16]
240042a8:	3b01      	subs	r3, #1
240042aa:	061b      	lsls	r3, r3, #24
240042ac:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
240042b0:	4931      	ldr	r1, [pc, #196]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
240042b2:	4313      	orrs	r3, r2
240042b4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
240042b6:	4b30      	ldr	r3, [pc, #192]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
240042b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240042ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
240042be:	687b      	ldr	r3, [r7, #4]
240042c0:	695b      	ldr	r3, [r3, #20]
240042c2:	492d      	ldr	r1, [pc, #180]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
240042c4:	4313      	orrs	r3, r2
240042c6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
240042c8:	4b2b      	ldr	r3, [pc, #172]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
240042ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240042cc:	f023 0220 	bic.w	r2, r3, #32
240042d0:	687b      	ldr	r3, [r7, #4]
240042d2:	699b      	ldr	r3, [r3, #24]
240042d4:	4928      	ldr	r1, [pc, #160]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
240042d6:	4313      	orrs	r3, r2
240042d8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
240042da:	4b27      	ldr	r3, [pc, #156]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
240042dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240042de:	4a26      	ldr	r2, [pc, #152]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
240042e0:	f023 0310 	bic.w	r3, r3, #16
240042e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
240042e6:	4b24      	ldr	r3, [pc, #144]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
240042e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
240042ea:	4b24      	ldr	r3, [pc, #144]	; (2400437c <RCCEx_PLL2_Config+0x160>)
240042ec:	4013      	ands	r3, r2
240042ee:	687a      	ldr	r2, [r7, #4]
240042f0:	69d2      	ldr	r2, [r2, #28]
240042f2:	00d2      	lsls	r2, r2, #3
240042f4:	4920      	ldr	r1, [pc, #128]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
240042f6:	4313      	orrs	r3, r2
240042f8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
240042fa:	4b1f      	ldr	r3, [pc, #124]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
240042fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
240042fe:	4a1e      	ldr	r2, [pc, #120]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
24004300:	f043 0310 	orr.w	r3, r3, #16
24004304:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
24004306:	683b      	ldr	r3, [r7, #0]
24004308:	2b00      	cmp	r3, #0
2400430a:	d106      	bne.n	2400431a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
2400430c:	4b1a      	ldr	r3, [pc, #104]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
2400430e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004310:	4a19      	ldr	r2, [pc, #100]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
24004312:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
24004316:	62d3      	str	r3, [r2, #44]	; 0x2c
24004318:	e00f      	b.n	2400433a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
2400431a:	683b      	ldr	r3, [r7, #0]
2400431c:	2b01      	cmp	r3, #1
2400431e:	d106      	bne.n	2400432e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
24004320:	4b15      	ldr	r3, [pc, #84]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
24004322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004324:	4a14      	ldr	r2, [pc, #80]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
24004326:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
2400432a:	62d3      	str	r3, [r2, #44]	; 0x2c
2400432c:	e005      	b.n	2400433a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
2400432e:	4b12      	ldr	r3, [pc, #72]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
24004330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004332:	4a11      	ldr	r2, [pc, #68]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
24004334:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
24004338:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
2400433a:	4b0f      	ldr	r3, [pc, #60]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
2400433c:	681b      	ldr	r3, [r3, #0]
2400433e:	4a0e      	ldr	r2, [pc, #56]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
24004340:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
24004344:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
24004346:	f7fc fc9d 	bl	24000c84 <HAL_GetTick>
2400434a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
2400434c:	e008      	b.n	24004360 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
2400434e:	f7fc fc99 	bl	24000c84 <HAL_GetTick>
24004352:	4602      	mov	r2, r0
24004354:	68bb      	ldr	r3, [r7, #8]
24004356:	1ad3      	subs	r3, r2, r3
24004358:	2b02      	cmp	r3, #2
2400435a:	d901      	bls.n	24004360 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
2400435c:	2303      	movs	r3, #3
2400435e:	e006      	b.n	2400436e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
24004360:	4b05      	ldr	r3, [pc, #20]	; (24004378 <RCCEx_PLL2_Config+0x15c>)
24004362:	681b      	ldr	r3, [r3, #0]
24004364:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
24004368:	2b00      	cmp	r3, #0
2400436a:	d0f0      	beq.n	2400434e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
2400436c:	7bfb      	ldrb	r3, [r7, #15]
}
2400436e:	4618      	mov	r0, r3
24004370:	3710      	adds	r7, #16
24004372:	46bd      	mov	sp, r7
24004374:	bd80      	pop	{r7, pc}
24004376:	bf00      	nop
24004378:	58024400 	.word	0x58024400
2400437c:	ffff0007 	.word	0xffff0007

24004380 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
24004380:	b580      	push	{r7, lr}
24004382:	b084      	sub	sp, #16
24004384:	af00      	add	r7, sp, #0
24004386:	6078      	str	r0, [r7, #4]
24004388:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
2400438a:	2300      	movs	r3, #0
2400438c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
2400438e:	4b53      	ldr	r3, [pc, #332]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
24004390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
24004392:	f003 0303 	and.w	r3, r3, #3
24004396:	2b03      	cmp	r3, #3
24004398:	d101      	bne.n	2400439e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
2400439a:	2301      	movs	r3, #1
2400439c:	e099      	b.n	240044d2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
2400439e:	4b4f      	ldr	r3, [pc, #316]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
240043a0:	681b      	ldr	r3, [r3, #0]
240043a2:	4a4e      	ldr	r2, [pc, #312]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
240043a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
240043a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
240043aa:	f7fc fc6b 	bl	24000c84 <HAL_GetTick>
240043ae:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
240043b0:	e008      	b.n	240043c4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
240043b2:	f7fc fc67 	bl	24000c84 <HAL_GetTick>
240043b6:	4602      	mov	r2, r0
240043b8:	68bb      	ldr	r3, [r7, #8]
240043ba:	1ad3      	subs	r3, r2, r3
240043bc:	2b02      	cmp	r3, #2
240043be:	d901      	bls.n	240043c4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
240043c0:	2303      	movs	r3, #3
240043c2:	e086      	b.n	240044d2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
240043c4:	4b45      	ldr	r3, [pc, #276]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
240043c6:	681b      	ldr	r3, [r3, #0]
240043c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
240043cc:	2b00      	cmp	r3, #0
240043ce:	d1f0      	bne.n	240043b2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
240043d0:	4b42      	ldr	r3, [pc, #264]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
240043d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
240043d4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
240043d8:	687b      	ldr	r3, [r7, #4]
240043da:	681b      	ldr	r3, [r3, #0]
240043dc:	051b      	lsls	r3, r3, #20
240043de:	493f      	ldr	r1, [pc, #252]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
240043e0:	4313      	orrs	r3, r2
240043e2:	628b      	str	r3, [r1, #40]	; 0x28
240043e4:	687b      	ldr	r3, [r7, #4]
240043e6:	685b      	ldr	r3, [r3, #4]
240043e8:	3b01      	subs	r3, #1
240043ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
240043ee:	687b      	ldr	r3, [r7, #4]
240043f0:	689b      	ldr	r3, [r3, #8]
240043f2:	3b01      	subs	r3, #1
240043f4:	025b      	lsls	r3, r3, #9
240043f6:	b29b      	uxth	r3, r3
240043f8:	431a      	orrs	r2, r3
240043fa:	687b      	ldr	r3, [r7, #4]
240043fc:	68db      	ldr	r3, [r3, #12]
240043fe:	3b01      	subs	r3, #1
24004400:	041b      	lsls	r3, r3, #16
24004402:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
24004406:	431a      	orrs	r2, r3
24004408:	687b      	ldr	r3, [r7, #4]
2400440a:	691b      	ldr	r3, [r3, #16]
2400440c:	3b01      	subs	r3, #1
2400440e:	061b      	lsls	r3, r3, #24
24004410:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
24004414:	4931      	ldr	r1, [pc, #196]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
24004416:	4313      	orrs	r3, r2
24004418:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
2400441a:	4b30      	ldr	r3, [pc, #192]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
2400441c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2400441e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
24004422:	687b      	ldr	r3, [r7, #4]
24004424:	695b      	ldr	r3, [r3, #20]
24004426:	492d      	ldr	r1, [pc, #180]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
24004428:	4313      	orrs	r3, r2
2400442a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
2400442c:	4b2b      	ldr	r3, [pc, #172]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
2400442e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004430:	f423 7200 	bic.w	r2, r3, #512	; 0x200
24004434:	687b      	ldr	r3, [r7, #4]
24004436:	699b      	ldr	r3, [r3, #24]
24004438:	4928      	ldr	r1, [pc, #160]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
2400443a:	4313      	orrs	r3, r2
2400443c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
2400443e:	4b27      	ldr	r3, [pc, #156]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
24004440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004442:	4a26      	ldr	r2, [pc, #152]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
24004444:	f423 7380 	bic.w	r3, r3, #256	; 0x100
24004448:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
2400444a:	4b24      	ldr	r3, [pc, #144]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
2400444c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
2400444e:	4b24      	ldr	r3, [pc, #144]	; (240044e0 <RCCEx_PLL3_Config+0x160>)
24004450:	4013      	ands	r3, r2
24004452:	687a      	ldr	r2, [r7, #4]
24004454:	69d2      	ldr	r2, [r2, #28]
24004456:	00d2      	lsls	r2, r2, #3
24004458:	4920      	ldr	r1, [pc, #128]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
2400445a:	4313      	orrs	r3, r2
2400445c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
2400445e:	4b1f      	ldr	r3, [pc, #124]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
24004460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004462:	4a1e      	ldr	r2, [pc, #120]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
24004464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
24004468:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
2400446a:	683b      	ldr	r3, [r7, #0]
2400446c:	2b00      	cmp	r3, #0
2400446e:	d106      	bne.n	2400447e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
24004470:	4b1a      	ldr	r3, [pc, #104]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
24004472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004474:	4a19      	ldr	r2, [pc, #100]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
24004476:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
2400447a:	62d3      	str	r3, [r2, #44]	; 0x2c
2400447c:	e00f      	b.n	2400449e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
2400447e:	683b      	ldr	r3, [r7, #0]
24004480:	2b01      	cmp	r3, #1
24004482:	d106      	bne.n	24004492 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
24004484:	4b15      	ldr	r3, [pc, #84]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
24004486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004488:	4a14      	ldr	r2, [pc, #80]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
2400448a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
2400448e:	62d3      	str	r3, [r2, #44]	; 0x2c
24004490:	e005      	b.n	2400449e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
24004492:	4b12      	ldr	r3, [pc, #72]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
24004494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
24004496:	4a11      	ldr	r2, [pc, #68]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
24004498:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
2400449c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
2400449e:	4b0f      	ldr	r3, [pc, #60]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
240044a0:	681b      	ldr	r3, [r3, #0]
240044a2:	4a0e      	ldr	r2, [pc, #56]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
240044a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
240044a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
240044aa:	f7fc fbeb 	bl	24000c84 <HAL_GetTick>
240044ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
240044b0:	e008      	b.n	240044c4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
240044b2:	f7fc fbe7 	bl	24000c84 <HAL_GetTick>
240044b6:	4602      	mov	r2, r0
240044b8:	68bb      	ldr	r3, [r7, #8]
240044ba:	1ad3      	subs	r3, r2, r3
240044bc:	2b02      	cmp	r3, #2
240044be:	d901      	bls.n	240044c4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
240044c0:	2303      	movs	r3, #3
240044c2:	e006      	b.n	240044d2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
240044c4:	4b05      	ldr	r3, [pc, #20]	; (240044dc <RCCEx_PLL3_Config+0x15c>)
240044c6:	681b      	ldr	r3, [r3, #0]
240044c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
240044cc:	2b00      	cmp	r3, #0
240044ce:	d0f0      	beq.n	240044b2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
240044d0:	7bfb      	ldrb	r3, [r7, #15]
}
240044d2:	4618      	mov	r0, r3
240044d4:	3710      	adds	r7, #16
240044d6:	46bd      	mov	sp, r7
240044d8:	bd80      	pop	{r7, pc}
240044da:	bf00      	nop
240044dc:	58024400 	.word	0x58024400
240044e0:	ffff0007 	.word	0xffff0007

240044e4 <__libc_init_array>:
240044e4:	b570      	push	{r4, r5, r6, lr}
240044e6:	4d0d      	ldr	r5, [pc, #52]	; (2400451c <__libc_init_array+0x38>)
240044e8:	4c0d      	ldr	r4, [pc, #52]	; (24004520 <__libc_init_array+0x3c>)
240044ea:	1b64      	subs	r4, r4, r5
240044ec:	10a4      	asrs	r4, r4, #2
240044ee:	2600      	movs	r6, #0
240044f0:	42a6      	cmp	r6, r4
240044f2:	d109      	bne.n	24004508 <__libc_init_array+0x24>
240044f4:	4d0b      	ldr	r5, [pc, #44]	; (24004524 <__libc_init_array+0x40>)
240044f6:	4c0c      	ldr	r4, [pc, #48]	; (24004528 <__libc_init_array+0x44>)
240044f8:	f000 f820 	bl	2400453c <_init>
240044fc:	1b64      	subs	r4, r4, r5
240044fe:	10a4      	asrs	r4, r4, #2
24004500:	2600      	movs	r6, #0
24004502:	42a6      	cmp	r6, r4
24004504:	d105      	bne.n	24004512 <__libc_init_array+0x2e>
24004506:	bd70      	pop	{r4, r5, r6, pc}
24004508:	f855 3b04 	ldr.w	r3, [r5], #4
2400450c:	4798      	blx	r3
2400450e:	3601      	adds	r6, #1
24004510:	e7ee      	b.n	240044f0 <__libc_init_array+0xc>
24004512:	f855 3b04 	ldr.w	r3, [r5], #4
24004516:	4798      	blx	r3
24004518:	3601      	adds	r6, #1
2400451a:	e7f2      	b.n	24004502 <__libc_init_array+0x1e>
2400451c:	240002cc 	.word	0x240002cc
24004520:	240002cc 	.word	0x240002cc
24004524:	240002cc 	.word	0x240002cc
24004528:	240002d0 	.word	0x240002d0

2400452c <memset>:
2400452c:	4402      	add	r2, r0
2400452e:	4603      	mov	r3, r0
24004530:	4293      	cmp	r3, r2
24004532:	d100      	bne.n	24004536 <memset+0xa>
24004534:	4770      	bx	lr
24004536:	f803 1b01 	strb.w	r1, [r3], #1
2400453a:	e7f9      	b.n	24004530 <memset+0x4>

2400453c <_init>:
2400453c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2400453e:	bf00      	nop
24004540:	bcf8      	pop	{r3, r4, r5, r6, r7}
24004542:	bc08      	pop	{r3}
24004544:	469e      	mov	lr, r3
24004546:	4770      	bx	lr

24004548 <_fini>:
24004548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2400454a:	bf00      	nop
2400454c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2400454e:	bc08      	pop	{r3}
24004550:	469e      	mov	lr, r3
24004552:	4770      	bx	lr
