Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading technology LEF file at '/home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef'…
[INFO ODB-0227] LEF file: /home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef, created 19 layers, 70 vias
Reading cell LEF file at '/home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef'…
[INFO ODB-0227] LEF file: /home/user/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef, created 84 library cells
Reading top-level netlist at '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/06-yosys-synthesis/heichips25_template.nl.v'…
Linking design 'heichips25_template' from netlist…
Reading design constraints file at '/nix/store/3x0iz65q90laa2wjrvxaqx13fnzp1abs-python3-3.12.10-env/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
Using site height: 3.78 and site width: 0.48…
[INFO] Using absolute sizing for the floorplan.
+ initialize_floorplan -site CoreSite -die_area 0 0 500 200 -core_area 2.88 3.78 497.12 196.22
[INFO IFP-0001] Added 50 rows of 1029 site CoreSite.
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tielo/L_LO.
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tiehi/L_HI.
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 500.0 200.0 (µm).
[INFO] Floorplanned on a core area of 2.88 3.78 496.8 192.78 (µm).
Writing metric design__die__bbox: 0.0 0.0 500.0 200.0
Writing metric design__core__bbox: 2.88 3.78 496.8 192.78
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Multi-Input combinational cell           24     174.18
  Total                                    24     174.18
Writing OpenROAD database to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/13-openroad-floorplan/heichips25_template.odb'…
Writing netlist to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/13-openroad-floorplan/heichips25_template.nl.v'…
Writing powered netlist to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/13-openroad-floorplan/heichips25_template.pnl.v'…
Writing layout to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/13-openroad-floorplan/heichips25_template.def'…
Writing timing constraints to '/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/librelane/runs/RUN_2025-08-07_17-30-00/13-openroad-floorplan/heichips25_template.sdc'…
