/*****************************************************************************
 * Copyright (C) 2018 HabanaLabs,  Ltd.
 * All Rights Reserved.
 *
 * Unauthorized copying of this file,  via any medium is strictly prohibited.
 * Proprietary and confidential.
 ******************************************************************************
 */

#include "latencies.h"

namespace TPCLatencyEvaluation
{

void doron1_buildInstructionLatenciesDB()
{
    sopDB[e_sop_load_a]          = e_stage_e3;
    sopDB[e_sop_load_ia_bypass]  = e_stage_e1;
    sopDB[e_sop_load_b]          = e_stage_e3;
    sopDB[e_sop_load_ib_bypass]  = e_stage_e1;
    sopDB[e_sop_spu_a]           = e_stage_e3;
    sopDB[e_sop_spu_b]           = e_stage_e3;
    sopDB[e_sop_spu_c]           = e_stage_e4;
    sopDB[e_sop_spu_e]           = e_stage_e3;
    sopDB[e_sop_spu_ia]          = e_stage_d2;
    sopDB[e_sop_spu_ia_bypass]   = e_stage_e1;
    sopDB[e_sop_spu_ib]          = e_stage_d2;
    sopDB[e_sop_spu_ib_bypass]   = e_stage_e1;
    sopDB[e_sop_spu_p]           = e_stage_e2;
    sopDB[e_sop_store_a]         = e_stage_e6;
    sopDB[e_sop_store_ia_bypass] = e_stage_e1;
    sopDB[e_sop_store_b]         = e_stage_e6;
    sopDB[e_sop_store_ib_bypass] = e_stage_e1;
    sopDB[e_sop_store_c_g]       = e_stage_e6;
    sopDB[e_sop_store_c_g_p]     = e_stage_e2;
    sopDB[e_sop_store_c_l]       = e_stage_e6;
    sopDB[e_sop_store_c_l_v]     = e_stage_e3;
    sopDB[e_sop_store_c_l_p]     = e_stage_e2;
    sopDB[e_sop_vpu_a]           = e_stage_e3;
    sopDB[e_sop_vpu_b]           = e_stage_e3;
    sopDB[e_sop_vpu_c]           = e_stage_e4;
    sopDB[e_sop_vpu_d]           = e_stage_e3;
    sopDB[e_sop_vpu_e]           = e_stage_e3;
    sopDB[e_sop_vpu_p]           = e_stage_e2;
    sopDB[e_sop_vpu_spu]         = e_stage_e6;
    sopDB[e_sop_none]            = e_stage_e6;
    sopDB[e_sop_hw_reg]          = e_stage_e1;

    // clang-format off
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_c, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_c, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_c, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 0, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_store_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_store_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 1, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_a, true, false, false, 0, 0, 0, 0, 1, 1, 0, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_b, true, false, false, 0, 0, 0, 0, 1, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_dst, true, false, false, 0, 0, 0, 0, 1, 1, 0, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_a, true, false, false, 0, 0, 0, 0, 1, 0, 1, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_b, true, false, false, 0, 0, 0, 0, 1, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_dst, true, false, false, 0, 0, 0, 0, 1, 0, 1, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_a, true, false, false, 0, 0, 0, 0, 1, 0, 0, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_b, true, false, false, 0, 0, 0, 0, 1, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_dst, true, false, false, 0, 0, 0, 0, 1, 0, 0, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_s_carry, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 2, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_s_carry, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_a, true, false, false, 0, 0, 0, 0, 1, 1, 0, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_b, true, false, false, 0, 0, 0, 0, 1, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_dst, true, false, false, 0, 0, 0, 0, 1, 1, 0, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_a, true, false, false, 0, 0, 0, 0, 1, 0, 1, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_b, true, false, false, 0, 0, 0, 0, 1, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_dst, true, false, false, 0, 0, 0, 0, 1, 0, 1, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_a, true, false, false, 0, 0, 0, 0, 1, 0, 0, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_b, true, false, false, 0, 0, 0, 0, 1, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_dst, true, false, false, 0, 0, 0, 0, 1, 0, 0, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e1, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 3, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 4, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 4, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 4, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 4, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 4, e_src_spu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 5, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 6, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 7, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 7, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 7, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 7, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 7, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 7, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 7, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 7, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 7, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 7, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 7, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_pc, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_irf_dim_mask0, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_irf_dim_mask1, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_irf_dim_mask2, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_irf_dim_mask3, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_ld_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_st_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_st_rmw_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_ld_partial_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_st_partial_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_inc_ld_dim_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_inc_st_dim_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_spu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_spu_lfsr_ro, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_thread_id, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_ld_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_st_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_st_rmw_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_ld_partial_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_st_partial_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_inc_ld_dim_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_inc_st_dim_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_spu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_irf_dim_mask0, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_irf_dim_mask1, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_irf_dim_mask2, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_irf_dim_mask3, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_s_carry, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst_s_carry, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, true, false, false, 0, 0, 0, 1, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, true, false, false, 0, 0, 0, 1, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, false, false, false, 0, 0, 0, 1, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, true, false, false, 0, 0, 0, 1, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_a)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_a)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_a)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_a)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 8, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_irf_dim_mask0, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_irf_dim_mask1, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_irf_dim_mask2, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_irf_dim_mask3, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 9, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_irf_dim_mask0, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_irf_dim_mask1, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_irf_dim_mask2, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_irf_dim_mask3, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 10, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_irf_dim_mask0, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_irf_dim_mask1, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_irf_dim_mask2, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_irf_dim_mask3, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 11, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_irf_dim_mask0, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_irf_dim_mask1, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_irf_dim_mask2, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_irf_dim_mask3, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 12, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_irf_dim_mask0, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_irf_dim_mask1, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_irf_dim_mask2, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_irf_dim_mask3, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 13, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_irf_dim_mask0, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_irf_dim_mask1, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_irf_dim_mask2, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_irf_dim_mask3, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 14, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 15, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 16, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 17, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 18, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 19, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_spu_ib_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 20, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 21, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 21, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 21, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 21, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_src_spu_lfsr, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_src_spu_lfsr, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_src_spu_lfsr, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_src_spu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 22, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 23, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 23, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 23, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 23, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 23, e_src_spu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 24, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 24, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 24, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 24, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 24, e_src_spu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 25, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 25, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 25, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 25, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 25, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 25, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 25, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 25, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 25, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 25, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 26, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 26, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 26, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 26, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 26, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 26, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 26, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 26, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 26, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 26, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 27, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 27, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 27, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 27, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 27, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 27, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 27, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 28, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 28, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 28, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 28, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 28, e_src_spu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 29, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 29, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 29, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 29, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 29, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 29, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 29, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 30, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 30, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 30, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 30, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 30, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 30, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 30, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 31, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 31, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 31, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 31, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 31, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 31, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 31, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 31, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 31, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 31, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 34, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 34, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 34, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 34, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 36, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 36, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 36, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 37, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 37, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 37, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 38, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_d2, e_sop_spu_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 38, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 38, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 38, e_dst, false, false, false, 0, 0, 0, 1, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 39, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 39, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 39, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 39, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 39, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 39, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 39, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 40, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 40, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 40, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 40, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e11, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 40, e_dst, false, false, false, 0, 0, 0, 1, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e11, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 52, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 52, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 52, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 52, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 52, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 52, e_src_b, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 52, e_src_b, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 53, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 53, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 53, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 53, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 53, e_src_spu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 54, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 54, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 54, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 54, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 54, e_src_spu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_spu, 63, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 0, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 0, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 0, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 3, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 3, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 3, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 3, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 4, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 4, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 4, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 4, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 4, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 4, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 4, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_p, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_pc, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_irf_dim_mask0, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_irf_dim_mask1, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_irf_dim_mask2, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_irf_dim_mask3, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_ld_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_st_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_st_rmw_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_ld_partial_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_st_partial_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_inc_ld_dim_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_inc_st_dim_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_spu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_spu_lfsr_ro, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_thread_id, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_ld_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_st_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_st_rmw_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_ld_partial_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_st_partial_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_inc_ld_dim_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_inc_st_dim_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_spu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_irf_dim_mask0, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_irf_dim_mask1, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_irf_dim_mask2, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_irf_dim_mask3, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_s_carry, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_s_carry, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_v_carry, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_v_carry, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_zp_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_vpu_lfsr, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_vpu_lfsr_ro, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_lane_id_4b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_lane_id_2b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_lane_id_1b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_zp_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst_vpu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 5, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 6, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 6, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 6, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 6, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 6, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 6, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 6, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 6, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 7, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 7, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 7, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 7, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 7, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 7, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 7, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 7, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 9, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 9, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 9, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 9, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 9, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 9, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 9, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 9, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 11, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 11, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 11, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 11, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_dst, false, false, false, 0, 0, 0, 1, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_dst, false, false, false, 0, 0, 0, 1, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_e6, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 12, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 13, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 13, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 13, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 14, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 14, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 14, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 14, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 14, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 14, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 14, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 14, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 14, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 15, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 15, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 15, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 15, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 15, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 15, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 15, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 15, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 15, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 16, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 16, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 16, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 16, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 16, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 16, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 16, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 16, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 16, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_src_a, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_src_ld_tnsr_id_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_src_ld_partial_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 17, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_src_a, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_src_ld_tnsr_id_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_src_ld_partial_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 18, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_src_a, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_src_ld_tnsr_id_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_src_ld_partial_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 19, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 21, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 21, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 21, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 21, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 21, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 21, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 21, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 21, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 21, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 21, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 21, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 22, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 22, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 22, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 22, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 22, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 22, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 22, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 22, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 24, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 24, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 24, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 24, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 24, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 24, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 25, e_src_a, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 25, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 25, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 25, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 25, e_src_ld_tnsr_id_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 25, e_src_ld_partial_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 25, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 25, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 25, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 25, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 25, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_load_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 25, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 31, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_load, 31, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 0, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_store_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 0, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 0, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_e6, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 3, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_store_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 3, e_src_b, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 3, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 3, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 4, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 4, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 4, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 4, e_src_irf_dim_mask0, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 4, e_src_irf_dim_mask1, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 4, e_src_irf_dim_mask2, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 4, e_src_irf_dim_mask3, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_d1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 5, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_store_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 5, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_store_c_l);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 5, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 5, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_store_c_l_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 6, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_store_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 6, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_store_c_g);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 6, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 6, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 6, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_store_c_g_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 7, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 7, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_store_c_l_v);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 7, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e3, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 7, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 7, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 7, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e3, e_sop_store_c_l_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 7, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 7, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 8, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 8, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_store_c_l_v);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 8, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e3, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 8, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 8, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 8, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e3, e_sop_store_c_l_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 8, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 8, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 9, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 9, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_store_c_l_v);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 9, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e3, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 9, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 9, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 9, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e3, e_sop_store_c_l_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 9, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 9, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 10, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 10, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_store_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_c, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e6, e_sop_store_c_g);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_st_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_st_rmw_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_st_partial_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_c, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_store_c_g_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_store_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e6, e_sop_store_c_g);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_store_c_g_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 11, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 12, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_store_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 12, e_src_c, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e6, e_sop_store_c_g);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 12, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 12, e_src_st_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 12, e_src_st_rmw_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 12, e_src_c, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_store_c_g_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 12, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_store_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 12, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e6, e_sop_store_c_g);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 12, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 12, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_store_c_g_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 12, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 12, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 13, e_src_a, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_store_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 13, e_src_c, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e6, e_sop_store_c_g);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 13, e_src_p, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 13, e_src_st_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 13, e_src_st_rmw_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 13, e_src_c, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_store_c_g_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 13, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_store_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 13, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e6, e_sop_store_c_g);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 13, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 13, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_store_c_g_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 13, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 13, e_src_b, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_src_a, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_src_ld_tnsr_id_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_src_ld_partial_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 17, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_src_a, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_src_ld_tnsr_id_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_src_ld_partial_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 18, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_src_a, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_src_ld_tnsr_id_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_src_ld_partial_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 19, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 20, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 20, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_store_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 21, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 21, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_a)] = StageSopPair(e_stage_d2, e_sop_store_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 22, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_store_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 22, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e6, e_sop_store_c_g);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 22, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 22, e_src_st_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 22, e_src_st_rmw_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 23, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_store_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 23, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 23, e_src_st_tnsr_id_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 23, e_src_st_rmw_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 23, e_src_c, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_store_c_g);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 24, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 24, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 24, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 24, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 25, e_src_a, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 25, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 25, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 25, e_dst, false, true, false, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 25, e_src_ld_tnsr_id_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 25, e_src_ld_partial_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 25, e_src_p, false, true, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_d2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 25, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_i)] = StageSopPair(e_stage_e1, e_sop_load_ia_bypass);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 25, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_d2, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 25, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 25, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 25, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_spu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_store, 31, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_zp_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 0, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 1, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_a, true, false, true, 0, 0, 0, 0, 1, 1, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, true, false, true, 0, 0, 0, 0, 1, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_dst, true, false, false, 0, 0, 0, 0, 1, 1, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_a, true, false, true, 0, 0, 0, 0, 1, 0, 1, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, true, false, true, 0, 0, 0, 0, 1, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_dst, true, false, false, 0, 0, 0, 0, 1, 0, 1, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, true, false, true, 0, 0, 0, 0, 1, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, true, false, true, 0, 0, 0, 0, 1, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_a, true, false, true, 0, 0, 0, 0, 1, 0, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, true, false, true, 0, 0, 0, 0, 1, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_dst, true, false, false, 0, 0, 0, 0, 1, 0, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, true, false, true, 0, 0, 0, 0, 1, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_c, true, false, true, 0, 0, 0, 0, 1, 0, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_d, true, false, true, 0, 0, 0, 0, 1, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_d, true, false, true, 0, 0, 0, 0, 1, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 2, e_src_v_carry, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_a, true, false, true, 0, 0, 0, 0, 1, 1, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, true, false, true, 0, 0, 0, 0, 1, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_dst, true, false, false, 0, 0, 0, 0, 1, 1, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_a, true, false, true, 0, 0, 0, 0, 1, 0, 1, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, true, false, true, 0, 0, 0, 0, 1, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_dst, true, false, false, 0, 0, 0, 0, 1, 0, 1, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, true, false, true, 0, 0, 0, 0, 1, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, true, false, true, 0, 0, 0, 0, 1, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_a, true, false, true, 0, 0, 0, 0, 1, 0, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, true, false, true, 0, 0, 0, 0, 1, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_dst, true, false, false, 0, 0, 0, 0, 1, 0, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, true, false, true, 0, 0, 0, 0, 1, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_c, true, false, true, 0, 0, 0, 0, 1, 0, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_d, true, false, true, 0, 0, 0, 0, 1, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_d, true, false, true, 0, 0, 0, 0, 1, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 3, e_src_v_carry, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 4, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 4, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 4, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_spu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 4, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 4, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 4, e_src_vpu_lfsr, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 4, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 4, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 5, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 6, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 7, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 7, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 7, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 7, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_v_carry, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_a, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_dst_v_carry, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_zp_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_vpu_lfsr, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_vpu_lfsr_ro, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_lane_id_4b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_lane_id_2b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_src_lane_id_1b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_dst_zp_reg, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 8, e_dst_vpu_lfsr, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 9, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 10, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 11, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 12, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 13, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 14, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 15, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 16, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 17, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 18, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e2, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 19, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 20, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 21, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 21, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 21, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 21, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 21, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 21, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_src_vpu_lfsr, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_src_vpu_lfsr, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_src_vpu_lfsr, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_src_vpu_lfsr, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 22, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 23, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 23, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 23, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_spu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 23, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 23, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 23, e_src_vpu_lfsr, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 23, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 23, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 24, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 24, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 24, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_spu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 24, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 24, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 24, e_src_vpu_lfsr, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 24, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 24, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 25, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 25, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 25, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 25, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 25, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 25, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 25, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 25, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 25, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 25, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 25, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 25, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 26, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 26, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 26, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 26, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 26, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 26, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 26, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 26, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 26, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 26, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 26, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 26, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 27, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 27, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 27, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 27, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 27, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 27, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 27, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 27, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 28, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 28, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 28, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_spu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 28, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 28, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 28, e_src_vpu_lfsr, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 28, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 28, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 29, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 29, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 29, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 29, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 29, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 29, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 29, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 29, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 30, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 31, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 34, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 35, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 36, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 37, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 38, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 39, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 40, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 41, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 42, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_d, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 43, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 44, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 45, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 45, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 45, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 45, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 45, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 45, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 45, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 45, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 45, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 45, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 45, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 45, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 46, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 46, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 46, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 46, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 46, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 46, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 46, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 46, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 46, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 46, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 46, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 46, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 47, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 47, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 47, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 47, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 47, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 47, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 48, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 49, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 50, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 50, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 50, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 50, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 50, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 50, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 50, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 50, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 50, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 50, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 50, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 50, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e4, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 51, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 51, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 51, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 51, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 51, e_src_e, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 51, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 51, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 51, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 51, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 51, e_src_e, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 51, e_src_d, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 51, e_src_e, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 52, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 52, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 52, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 52, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 52, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 52, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 52, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 52, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 53, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 53, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 53, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_spu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 53, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 53, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 53, e_src_vpu_lfsr, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 53, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 53, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 54, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 54, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 54, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_spu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 54, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 54, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 54, e_src_vpu_lfsr, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e2, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 54, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 54, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_p, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_imm)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_d, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_d2, e_sop_vpu_d);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_a, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_dst, true, false, false, 0, 0, 0, 0, 0, 1, 0, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_b, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_c, true, false, true, 0, 0, 0, 0, 0, 1, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_a, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e1, e_sop_vpu_c);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_dst, true, false, false, 0, 0, 0, 0, 0, 0, 1, e_rf_v)] = StageSopPair(e_stage_e5, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_b, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_c, true, false, true, 0, 0, 0, 0, 0, 0, 1, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_a, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_a);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_b);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_d2, e_sop_vpu_e);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_vp)] = StageSopPair(e_stage_e1, e_sop_vpu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_dst, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_v)] = StageSopPair(e_stage_e3, e_sop_none);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_p, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e2, e_sop_spu_p);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_b, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_c, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_s)] = StageSopPair(e_stage_e6, e_sop_vpu_spu);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 55, e_src_zp_reg, false, false, true, 0, 0, 0, 0, 0, 0, 0, e_rf_hw_reg)] = StageSopPair(e_stage_e1, e_sop_hw_reg);
    latenciesDB[InstructionForLatencyDetermination(e_issue_slot_vpu, 63, e_src_p, false, false, false, 0, 0, 0, 0, 0, 0, 0, e_rf_sp)] = StageSopPair(e_stage_e1, e_sop_spu_p);
    // clang-format on
}

bool doron1_overrideMulIRFToD2(InstructionForLatencyDetermination& producer,
                               InstructionForLatencyDetermination& consumer)
{
    // override MUL IRF is only relevant for IRFs...
    if (consumer.the_registerFile != e_rf_i)
        return false;

    // if one of the below is true,  SOP stage is left to be E1. else it is changed into D2.
    bool producerPartOfE1Bypass =
        ((producer.the_slotID == e_issue_slot_spu) && (producer.the_opCode == 2)) || // SPU.ADD
        ((producer.the_slotID == e_issue_slot_spu) && (producer.the_opCode == 3)) || // SPU.SUB
        ((producer.the_slotID == e_issue_slot_spu) && (producer.the_opCode == 8)) || // SPU.MOV
        ((producer.the_slotID == e_issue_slot_spu) && (producer.the_opCode == 19)) || // SPU.SHR
        ((producer.the_slotID == e_issue_slot_spu) && (producer.the_opCode == 20)) || // SPU.SHL
        ((producer.the_slotID == e_issue_slot_spu) && (producer.the_opCode == 39)) || // SPU.SET_INDX
        ((producer.the_slotID == e_issue_slot_load) && (producer.the_opCode == 4)) || // LOAD.SET_INDX
        ((producer.the_slotID == e_issue_slot_load) && (producer.the_opCode == 5)) || // LOAD.MOV
        ((producer.the_slotID == e_issue_slot_store) && (producer.the_opCode == 4)); // STORE.SET_INDX

    // if one of the below is true,  SOP stage is left to be E1. else it is changed into D2.
    bool consumerPartOfE1Bypass =
        ((consumer.the_slotID == e_issue_slot_load)) || // load issue slot
        ((consumer.the_slotID == e_issue_slot_store)) || // store issue slot
        ((consumer.the_slotID == e_issue_slot_spu) && (consumer.the_opCode == 1)) || // SPU.MUL
        ((consumer.the_slotID == e_issue_slot_spu) && (consumer.the_opCode == 2)) || // SPU.ADD
        ((consumer.the_slotID == e_issue_slot_spu) && (consumer.the_opCode == 3)) || // SPU.SUB
        ((consumer.the_slotID == e_issue_slot_spu) && (consumer.the_opCode == 8)) || // SPU.MOV
        ((consumer.the_slotID == e_issue_slot_spu) && (consumer.the_opCode == 19)) || // SPU.SHR
        ((consumer.the_slotID == e_issue_slot_spu) && (consumer.the_opCode == 20)) || // SPU.SHL
        ((consumer.the_slotID == e_issue_slot_spu) && (consumer.the_opCode == 39)); // SPU.SET_INDX

    return !(producerPartOfE1Bypass && consumerPartOfE1Bypass);
}

} // namespace TPCLatencyEvaluation
