// Seed: 4163400533
module module_0 (
    output reg id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output logic id_6,
    output id_7,
    input id_8,
    output id_9
);
  assign id_0 = 1 && 1;
  initial id_0 <= #1 1'b0;
  assign id_1 = 1'b0;
  type_17(
      1
  );
  logic id_10, id_11, id_12, id_13;
endmodule
