{"Source Block": ["serv/rtl/serv_alu.v@30:40@HdlIdDef", "   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n   wire        shamt_l;\n   wire        shamt_ser;\n\n   ser_add ser_add_inv_shamt_plus1\n     (\n      .clk (clk),\n      .rst (i_rst),\n"], "Clone Blocks": [["serv/rtl/serv_alu.v@29:39", "\n   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n   wire        shamt_l;\n   wire        shamt_ser;\n\n   ser_add ser_add_inv_shamt_plus1\n     (\n      .clk (clk),\n"], ["serv/rtl/serv_alu.v@28:38", "   wire [4:0]  shamt;\n\n   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n   wire        shamt_l;\n   wire        shamt_ser;\n\n   ser_add ser_add_inv_shamt_plus1\n     (\n"], ["serv/rtl/serv_alu.v@27:37", "\n   wire [4:0]  shamt;\n\n   reg         en_r;\n   wire        v;\n   reg         msb_lt = 1'b0;\n   reg         init_r;\n   wire        shamt_l;\n   wire        shamt_ser;\n\n   ser_add ser_add_inv_shamt_plus1\n"]], "Diff Content": {"Delete": [], "Add": [[35, "   wire        plus_1;\n"]]}}