

================================================================
== Vitis HLS Report for 'led_blink'
================================================================
* Date:           Sat Jan 31 13:54:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_first
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.811 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    100|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      95|    122|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     46|    -|
|Register         |        -|    -|      82|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     177|    268|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+----+-----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------+------------+---------+----+----+-----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  95|  122|    0|
    +--------------+------------+---------+----+----+-----+-----+
    |Total         |            |        0|   0|  95|  122|    0|
    +--------------+------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_111_p2     |         +|   0|  0|  39|          32|           1|
    |icmp_ln34_fu_117_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln38_fu_123_p2    |      icmp|   0|  0|  14|           8|           9|
    |select_ln38_fu_135_p3  |    select|   0|  0|   8|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 100|          73|          43|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |counter_new_1_reg_69      |   9|          2|   32|         64|
    |led_pattern               |   9|          2|    8|         16|
    |led_pattern_loc_1_reg_83  |  14|          3|    8|         24|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  46|         10|   49|        107|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   2|   0|    2|          0|
    |counter                   |  32|   0|   32|          0|
    |counter_new_1_reg_69      |  32|   0|   32|          0|
    |led_pattern               |   8|   0|    8|          0|
    |led_pattern_loc_1_reg_83  |   8|   0|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  82|   0|   82|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_AWADDR   |   in|    6|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_ARADDR   |   in|    6|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|       pointer|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|       pointer|
|ap_clk              |   in|    1|  ap_ctrl_hs|     led_blink|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|     led_blink|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|     led_blink|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.81>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [led_blink.cpp:14]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %delay_count"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_count, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %delay_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %led_out"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %led_out, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %led_out, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%enable_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %enable" [led_blink.cpp:15]   --->   Operation 14 'read' 'enable_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%delay_count_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %delay_count" [led_blink.cpp:15]   --->   Operation 15 'read' 'delay_count_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%counter_load = load i32 %counter" [led_blink.cpp:31]   --->   Operation 16 'load' 'counter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%led_pattern_load = load i8 %led_pattern" [led_blink.cpp:38]   --->   Operation 17 'load' 'led_pattern_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %enable_read, void %if.else11, void %if.then" [led_blink.cpp:29]   --->   Operation 18 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln47 = store i8 1, i8 %led_pattern" [led_blink.cpp:47]   --->   Operation 19 'store' 'store_ln47' <Predicate = (!enable_read)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.70ns)   --->   "%br_ln0 = br void %if.end14"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!enable_read)> <Delay = 1.70>
ST_1 : Operation 21 [1/1] (2.55ns)   --->   "%add_ln31 = add i32 %counter_load, i32 1" [led_blink.cpp:31]   --->   Operation 21 'add' 'add_ln31' <Predicate = (enable_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln34 = icmp_ult  i32 %add_ln31, i32 %delay_count_read" [led_blink.cpp:34]   --->   Operation 22 'icmp' 'icmp_ln34' <Predicate = (enable_read)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.70ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %if.then5, void %if.end14" [led_blink.cpp:34]   --->   Operation 23 'br' 'br_ln34' <Predicate = (enable_read)> <Delay = 1.70>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%icmp_ln38 = icmp_eq  i8 %led_pattern_load, i8 128" [led_blink.cpp:38]   --->   Operation 24 'icmp' 'icmp_ln38' <Predicate = (enable_read & !icmp_ln34)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%shl_ln41 = shl i8 %led_pattern_load, i8 1" [led_blink.cpp:41]   --->   Operation 25 'shl' 'shl_ln41' <Predicate = (enable_read & !icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %icmp_ln38, i8 1, i8 %shl_ln41" [led_blink.cpp:38]   --->   Operation 26 'select' 'select_ln38' <Predicate = (enable_read & !icmp_ln34)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln38 = store i8 %select_ln38, i8 %led_pattern" [led_blink.cpp:38]   --->   Operation 27 'store' 'store_ln38' <Predicate = (enable_read & !icmp_ln34)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.70ns)   --->   "%br_ln43 = br void %if.end14" [led_blink.cpp:43]   --->   Operation 28 'br' 'br_ln43' <Predicate = (enable_read & !icmp_ln34)> <Delay = 1.70>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%counter_new_1 = phi i32 0, void %if.else11, i32 %add_ln31, void %if.then, i32 0, void %if.then5" [led_blink.cpp:31]   --->   Operation 29 'phi' 'counter_new_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%led_pattern_loc_1 = phi i8 1, void %if.else11, i8 %led_pattern_load, void %if.then, i8 %select_ln38, void %if.then5" [led_blink.cpp:38]   --->   Operation 30 'phi' 'led_pattern_loc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %led_out, i8 %led_pattern_loc_1" [led_blink.cpp:51]   --->   Operation 31 'write' 'write_ln51' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln31 = store i32 %counter_new_1, i32 %counter" [led_blink.cpp:31]   --->   Operation 32 'store' 'store_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [led_blink.cpp:52]   --->   Operation 33 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ delay_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ led_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ led_pattern]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln14 (spectopmodule) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
enable_read        (read         ) [ 010]
delay_count_read   (read         ) [ 000]
counter_load       (load         ) [ 000]
led_pattern_load   (load         ) [ 011]
br_ln29            (br           ) [ 000]
store_ln47         (store        ) [ 000]
br_ln0             (br           ) [ 011]
add_ln31           (add          ) [ 011]
icmp_ln34          (icmp         ) [ 010]
br_ln34            (br           ) [ 011]
icmp_ln38          (icmp         ) [ 000]
shl_ln41           (shl          ) [ 000]
select_ln38        (select       ) [ 011]
store_ln38         (store        ) [ 000]
br_ln43            (br           ) [ 011]
counter_new_1      (phi          ) [ 001]
led_pattern_loc_1  (phi          ) [ 001]
write_ln51         (write        ) [ 000]
store_ln31         (store        ) [ 000]
ret_ln52           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="delay_count">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_count"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="enable">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="led_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="led_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="counter">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="led_pattern">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="led_pattern"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="enable_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="delay_count_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_count_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln51_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/2 "/>
</bind>
</comp>

<comp id="69" class="1005" name="counter_new_1_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_new_1 (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="counter_new_1_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="32" slack="1"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="4" bw="1" slack="1"/>
<pin id="79" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_new_1/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="led_pattern_loc_1_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="1"/>
<pin id="85" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="led_pattern_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="led_pattern_loc_1_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="8" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="4" bw="8" slack="1"/>
<pin id="93" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="led_pattern_loc_1/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="counter_load_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="led_pattern_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="led_pattern_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln47_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln31_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln34_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln38_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="shl_ln41_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="select_ln38_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln38_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln31_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="led_pattern_load_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="led_pattern_load "/>
</bind>
</comp>

<comp id="163" class="1005" name="add_ln31_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="171" class="1005" name="select_ln38_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="1"/>
<pin id="173" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="38" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="48" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="69" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="87" pin="6"/><net_sink comp="62" pin=2"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="97" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="56" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="101" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="101" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="123" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="129" pin="2"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="73" pin="6"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="101" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="166"><net_src comp="111" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="174"><net_src comp="135" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="87" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: led_out | {2 }
	Port: counter | {2 }
	Port: led_pattern | {1 }
 - Input state : 
	Port: led_blink : delay_count | {1 }
	Port: led_blink : enable | {1 }
	Port: led_blink : counter | {1 }
	Port: led_blink : led_pattern | {1 }
  - Chain level:
	State 1
		add_ln31 : 1
		icmp_ln34 : 2
		br_ln34 : 3
		icmp_ln38 : 1
		shl_ln41 : 1
		select_ln38 : 1
		store_ln38 : 2
	State 2
		write_ln51 : 1
		store_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln34_fu_117      |    0    |    39   |
|          |       icmp_ln38_fu_123      |    0    |    15   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln31_fu_111       |    0    |    39   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln38_fu_135     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|   read   |    enable_read_read_fu_50   |    0    |    0    |
|          | delay_count_read_read_fu_56 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln51_write_fu_62   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    shl   |       shl_ln41_fu_129       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   101   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln31_reg_163    |   32   |
|  counter_new_1_reg_69  |   32   |
|led_pattern_load_reg_158|    8   |
|led_pattern_loc_1_reg_83|    8   |
|   select_ln38_reg_171  |    8   |
+------------------------+--------+
|          Total         |   88   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   101  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   88   |    -   |
+-----------+--------+--------+
|   Total   |   88   |   101  |
+-----------+--------+--------+
