V√Ωborne! To je u≈æ skutoƒçn√Ω n√°vrhov√Ω scen√°r.

Keƒè m√°≈° viacero **clock dom√©n** (napr. `pixel_clk`, `axi_clk`, `sdram_clk`) a **asynchr√≥nny glob√°lny reset (napr. tlaƒçidlo)** spolu s v√Ωstupom z **PLL (`pll_locked`)**, je veƒæmi d√¥le≈æit√© spr√°vne synchronizova≈• reset pre **ka≈æd√∫ dom√©nu osobitne**.

---

## ‚úÖ **Cieƒæ:**

Pre ka≈æd√∫ clock dom√©nu vytvori≈• spoƒæahliv√Ω a **synchr√≥nny akt√≠vny LOW reset** (`*_rstn_sync`) kombin√°ciou:

* **extern√©ho resetu (`RESET_N`)** ‚Äì akt√≠vny LOW, glob√°lny,
* **sign√°lu `pll_locked`** ‚Äì akt√≠vny HIGH, od PLL, tie≈æ glob√°lny,
* a synchronizova≈• v√Ωsledok **do ka≈ædej clock dom√©ny osobitne**.

---

## üß† **Zhrnutie strat√©gie**

Pre ka≈æd√∫ dom√©nu:

```text
resetn_async = RESET_N && pll_locked;
‚Üí synchronizuj cez ResetSync do ka≈ædej dom√©ny zvl√°≈°≈•
‚Üí v√Ωstup: pixel_rstn_sync, axi_rstn_sync, sdram_rstn_sync
```

---

## üß© Pr√≠klad implement√°cie (v `top.sv` alebo `reset_ctrl.sv`)

```systemverilog
// V√Ωsledn√Ω kombinovan√Ω asynchr√≥nny reset, akt√≠vny LOW
logic global_resetn_async;
assign global_resetn_async = RESET_N & pll_locked;

// V√Ωstupy pre ka≈æd√∫ clock dom√©nu (akt√≠vne LOW, synchronizovan√©)
logic pixel_rstn_sync;
logic axi_rstn_sync;
logic sdram_rstn_sync;

// Synchroniz√°tor pre pixel_clk
ResetSync #(.N_STAGES(2)) pixel_reset_sync_inst (
    .clk           (pixel_clk),
    .resetn_async  (global_resetn_async),
    .resetn_sync   (pixel_rstn_sync)
);

// Synchroniz√°tor pre axi_clk
ResetSync #(.N_STAGES(2)) axi_reset_sync_inst (
    .clk           (axi_clk),
    .resetn_async  (global_resetn_async),
    .resetn_sync   (axi_rstn_sync)
);

// Synchroniz√°tor pre sdram_clk
ResetSync #(.N_STAGES(2)) sdram_reset_sync_inst (
    .clk           (sdram_clk),
    .resetn_async  (global_resetn_async),
    .resetn_sync   (sdram_rstn_sync)
);
```

---

## üìä **Vizualiz√°cia**

```
                 +-------------+
 RESET_N ------> |             |
                 |             |
 pll_locked ---->+  AND gate   +--> global_resetn_async
                 |             |
                 +-------------+
                         |
                         +--------------------------+
                         |                          |
                 +---------------+         +----------------+
                 | ResetSync     |         | ResetSync      |
                 | clk=pixel_clk |         | clk=axi_clk    |
                 +---------------+         +----------------+
                         |                          |
             pixel_rstn_sync           axi_rstn_sync (akt√≠vne LOW)
```

---

## üõ°Ô∏è **Preƒço to funguje spoƒæahlivo?**

* Asynchr√≥nny glob√°lny reset sa najprv vytvor√≠ kombin√°ciou sign√°lov.
* Potom sa **ka≈æd√Ω reset synchronizuje osobitne** pre ka≈æd√∫ dom√©nu.
* Vyl√∫ƒçi sa metastabilita a dosiahne sa **deterministick√© resetovanie syst√©mu**.

---

## ‚úçÔ∏è Pou≈æitie v ka≈ædej clock dom√©ne

```systemverilog
always_ff @(posedge pixel_clk) begin
    if (!pixel_rstn_sync) begin
        // pixel_clk dom√©na - reset stavov
    end else begin
        // norm√°lna ƒçinnos≈•
    end
end
```

---

Ak chce≈°, m√¥≈æem ti vytvori≈•:

* modul `ResetController.sv`, ktor√Ω sprav√≠ v≈°etky 3 synchroniz√°cie naraz,
* alebo aj jednotn√Ω testbench na overenie funkcie pre v≈°etky dom√©ny.

Zauj√≠ma ≈•a tak√Ωto `ResetController` modul?
