# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Bloq_Cond.srcs/sources_1/new/Bloq_Cond.vhd" \
"../../../../Bloq_Cond.srcs/sim_1/new/Bloq_Cond_tb.vhd" \

# Do not sort compile order
nosort
