Date Tue Nov GMT Server NCSA Content type text html Last modified Fri Jul GMT Content length Papers written members the Multiscalar Research Group Papers members the Multiscalar Research Group Return Multiscalar Home Page Trace Cache Low Latency Approach High Bandwidth Instruction Fetching Eric Rotenberg Steve Bennett and James Smith Technical Report Computer Sciences Department University Wisconsin Madison April High Bandwidth Address Translation for Multiple Issue Processors Austin and Sohi appear Annual International Symposium Computer Architecture May appendix detailed results also available Zero Cycle Loads Microarchitecture Support for Reducing Load Latency Austin and Sohi Annual International Symposium Microarchitecture MICRO The Microarchitecture Superscalar Processors Smith and Sohi Proceedings the IEEE ARB Hardware Mechanism for Dynamic Reordering Memory References Franklin and Sohi IEEE Transactions Computers Multiscalar Processors Sohi Breach and Vijaykumar International Symposium Computer Architecture Streamlining Data Cache Access with Fast Address Calculation Austin Pnevmatikatos and Sohi International Symposium Computer Architecture The Anatomy the Register File Multiscalar Processor Breach Vijaykumar and Sohi Annual International Symposium Microarchitecture MICRO The Multiscalar Architecture Manoj Franklin thesis December Control Flow Prediction for Dynamic ILP Processors Pnevmatikatos Franklin and Sohi Annual International Symposium Microarchitecture MICRO The Expandable Split Window Paradigm for Exploiting Fine Grain Parallelism Franklin and Sohi International Symposium Computer Architecture Register Traffic Analysis for Streamlining Inter operation Communication Fine Grain Parallel Processors Franklin and Sohi Annual International Symposium Microarchitecture MICRO Last Updated September Guri Sohi 