--Adder
--This program tells the IROM what instruction to use.
library ieee;
use ieee.std_logic_1164.all;

----------------------------Schematic block symbol---------------------------------------
entity PC is
	port(
		D: in std_logic_vector(31 downto 0);	
		LD, RST, CLK: in std_logic_vector(1 downto 0);		
		Q: out std_logic_vector(31 downto 0)
	);
end entity PC;
-----------------------------Circuit description-----------------------------------------
architecture dataflow of PC is
begin
	--On the clock rise & LD=1, q<=d
	--else if RST=1 then Q<=0's
	process(clk, rst, ld)
	begin
		if rising_edge(clk) then
			if ld='1' then q<=d;
			elsif rst='1' then q<=(others => '0'); 
			end if;
		end if;
end architecture dataflow;