Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 11:44:16 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 2.245ns (57.867%)  route 1.635ns (42.133%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.968 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[1]
                         net (fo=2, unplaced)         0.584     4.552    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[21]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 2.245ns (57.867%)  route 1.635ns (42.133%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.968 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[1]
                         net (fo=2, unplaced)         0.584     4.552    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[21]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 2.214ns (57.528%)  route 1.635ns (42.472%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     3.937 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[3]
                         net (fo=2, unplaced)         0.584     4.521    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[23]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.395     4.208    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.208    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 2.214ns (57.528%)  route 1.635ns (42.472%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     3.937 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[3]
                         net (fo=2, unplaced)         0.584     4.521    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[23]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.395     4.208    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.208    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 2.185ns (57.205%)  route 1.635ns (42.795%))
  Logic Levels:           14  (CARRY4=13 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.908 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/O[1]
                         net (fo=2, unplaced)         0.584     4.492    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[17]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                 -0.294    

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 2.185ns (57.205%)  route 1.635ns (42.795%))
  Logic Levels:           14  (CARRY4=13 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.908 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/O[1]
                         net (fo=2, unplaced)         0.584     4.492    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[17]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.492    
  -------------------------------------------------------------------
                         slack                                 -0.294    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 2.167ns (57.003%)  route 1.635ns (42.997%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142     3.890 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[0]
                         net (fo=2, unplaced)         0.584     4.474    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[20]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.408     4.195    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.195    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 2.170ns (57.037%)  route 1.635ns (42.963%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.145     3.893 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[2]
                         net (fo=2, unplaced)         0.584     4.477    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[22]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U2/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 2.167ns (57.003%)  route 1.635ns (42.997%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142     3.890 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[0]
                         net (fo=2, unplaced)         0.584     4.474    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[20]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.408     4.195    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.195    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 2.170ns (57.037%)  route 1.635ns (42.963%))
  Logic Levels:           15  (CARRY4=14 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/select_ln151_21_reg_2218_reg[2]/Q
                         net (fo=5, unplaced)         0.560     1.513    bd_0_i/hls_inst/inst/select_ln151_21_reg_2218[2]
                         LUT3 (Prop_lut3_I0_O)        0.153     1.666 r  bd_0_i/hls_inst/inst/buff1_reg_i_69/O
                         net (fo=1, unplaced)         0.000     1.666    bd_0_i/hls_inst/inst/buff1_reg_i_69_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.976 r  bd_0_i/hls_inst/inst/buff1_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.008     1.984    bd_0_i/hls_inst/inst/buff1_reg_i_60_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.044 r  bd_0_i/hls_inst/inst/buff1_reg_i_55/CO[3]
                         net (fo=1, unplaced)         0.000     2.044    bd_0_i/hls_inst/inst/buff1_reg_i_55_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.104 r  bd_0_i/hls_inst/inst/buff1_reg_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     2.104    bd_0_i/hls_inst/inst/buff1_reg_i_50_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.164 r  bd_0_i/hls_inst/inst/buff1_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     2.164    bd_0_i/hls_inst/inst/buff1_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.224 r  bd_0_i/hls_inst/inst/buff1_reg_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/buff1_reg_i_40_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.284 r  bd_0_i/hls_inst/inst/buff1_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     2.284    bd_0_i/hls_inst/inst/buff1_reg_i_35_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.344 r  bd_0_i/hls_inst/inst/buff1_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     2.344    bd_0_i/hls_inst/inst/buff1_reg_i_32_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.564 r  bd_0_i/hls_inst/inst/buff1_reg_i_27/O[1]
                         net (fo=58, unplaced)        0.475     3.039    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_0[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.461     3.500 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.008     3.508    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_6_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.568 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     3.568    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.628 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.628    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.688    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.748    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_2_n_1
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.145     3.893 r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg_i_1/O[2]
                         net (fo=2, unplaced)         0.584     4.477    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/select_ln151_22_fu_1612_p3[22]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1983, unset)         0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.405     4.198    bd_0_i/hls_inst/inst/loop_imperfect_mueOg_U4/loop_imperfect_mueOg_MulnS_1_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                 -0.279    




