 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep -fl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/library.cfg" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/projlib.cfg" -w SPI_TestBench -b SPI_TestBench  -o "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/compile" -u "D:/FPGA/Aldec/Active-HDL/bin/systf.dll" -g "5" -O2 -p "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\Test Bench\SPI_testbench\SPI_testbench" -tmp "C:\Users\Shaun\AppData\Local\Temp\1640_474945578" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/top.v" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/modules/RegMap.v" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/modules/SPI.v" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/modules/MainController.v" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/../../verilog/top_tb.v"  -l "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/compile/SPI_testbench.erf" -l "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/compile/SPI_testbench.erf" -li "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_testbench/compile/SPI_testbench.epr"  -sve  -sv2k12  