Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct 28 15:12:33 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sev_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.805     -351.984                     43                 1025        0.073        0.000                      0                 1025        4.500        0.000                       0                   389  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.805     -351.984                     43                  669        0.073        0.000                      0                  669        4.500        0.000                       0                   389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.059        0.000                      0                  356        0.451        0.000                      0                  356  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           43  Failing Endpoints,  Worst Slack      -10.805ns,  Total Violation     -351.984ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.805ns  (required time - arrival time)
  Source:                 item_price_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.666ns  (logic 11.280ns (54.583%)  route 9.386ns (45.417%))
  Logic Levels:           37  (CARRY4=23 LUT3=5 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  item_price_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  item_price_reg[0]/Q
                         net (fo=27, routed)          0.676     6.287    item_price__0[0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.390     6.801    get_item_num[3]_i_61_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  get_item_num[3]_i_60/O
                         net (fo=1, routed)           0.403     7.328    get_item_num[3]_i_60_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.984 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.984    get_item_num_reg[3]_i_35_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.098    get_item_num_reg[3]_i_32_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.369 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.605     8.973    get_item_num_reg[3]_i_31_n_3
    SLICE_X51Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.802 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.802    get_item_num_reg[3]_i_20_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.916    get_item_num_reg[3]_i_17_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.073 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.636    10.709    get_item_num_reg[3]_i_16_n_2
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.329    11.038 r  get_item_num[3]_i_28/O
                         net (fo=1, routed)           0.000    11.038    get_item_num[3]_i_28_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.439 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.439    get_item_num_reg[3]_i_11_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.553    get_item_num_reg[3]_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.710 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.530    12.240    get_item_num_reg[3]_i_6_n_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.569 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.569    get_item_num[3]_i_27_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.119 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.119    get_item_num_reg[3]_i_10_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.233 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.233    get_item_num_reg[3]_i_5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.390 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=23, routed)          0.659    14.049    get_item_num2[3]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.329    14.378 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.378    get_item_num[2]_i_14_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.928    get_item_num_reg[2]_i_7_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.042    get_item_num_reg[2]_i_4_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.199 r  get_item_num_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.716    15.916    get_item_num2[2]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.329    16.245 r  get_item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.245    get_item_num[1]_i_14_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.778 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.001    16.779    get_item_num_reg[1]_i_7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    get_item_num_reg[1]_i_4_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.053 r  get_item_num_reg[1]_i_3/CO[1]
                         net (fo=20, routed)          0.764    17.816    get_item_num2[1]
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.332    18.148 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.148    get_item_num[0]_i_12_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.698 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.698    get_item_num_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    18.813    get_item_num_reg[0]_i_3_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.084 r  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=6, routed)           0.365    19.449    get_item_num2[0]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.373    19.822 r  get_item_num[1]_i_2_comp_1/O
                         net (fo=14, routed)          0.583    20.405    get_item_num[1]_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.124    20.529 r  pay_10[3]_i_12_comp/O
                         net (fo=3, routed)           0.791    21.320    pay_10[3]_i_12_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.444 r  pay_10[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.324    21.768    pay_10[3]_i_5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    22.383 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.649    23.031    pay_10_reg[3]_i_2_n_4
    SLICE_X46Y54         LUT5 (Prop_lut5_I1_O)        0.306    23.337 r  money_10[3]_i_2/O
                         net (fo=8, routed)           0.686    24.024    money_10[3]_i_2_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    24.148 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.148    pay_1[3]_i_6_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.726 r  pay_1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.310    25.035    nums00_out[2]
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.301    25.336 r  nums[2]_C_i_6/O
                         net (fo=1, routed)           0.298    25.634    key_de/nums_reg[2]_C_1
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    25.758 r  key_de/nums[2]_C_i_1/O
                         net (fo=1, routed)           0.000    25.758    p_3_out[2]
    SLICE_X43Y55         FDCE                                         r  nums_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  nums_reg[2]_C/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)        0.031    14.953    nums_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -25.758    
  -------------------------------------------------------------------
                         slack                                -10.805    

Slack (VIOLATED) :        -10.768ns  (required time - arrival time)
  Source:                 item_price_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.630ns  (logic 11.227ns (54.422%)  route 9.403ns (45.578%))
  Logic Levels:           36  (CARRY4=23 LUT3=5 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  item_price_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  item_price_reg[0]/Q
                         net (fo=27, routed)          0.676     6.287    item_price__0[0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.390     6.801    get_item_num[3]_i_61_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  get_item_num[3]_i_60/O
                         net (fo=1, routed)           0.403     7.328    get_item_num[3]_i_60_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.984 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.984    get_item_num_reg[3]_i_35_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.098    get_item_num_reg[3]_i_32_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.369 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.605     8.973    get_item_num_reg[3]_i_31_n_3
    SLICE_X51Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.802 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.802    get_item_num_reg[3]_i_20_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.916    get_item_num_reg[3]_i_17_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.073 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.636    10.709    get_item_num_reg[3]_i_16_n_2
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.329    11.038 r  get_item_num[3]_i_28/O
                         net (fo=1, routed)           0.000    11.038    get_item_num[3]_i_28_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.439 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.439    get_item_num_reg[3]_i_11_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.553    get_item_num_reg[3]_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.710 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.530    12.240    get_item_num_reg[3]_i_6_n_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.569 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.569    get_item_num[3]_i_27_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.119 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.119    get_item_num_reg[3]_i_10_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.233 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.233    get_item_num_reg[3]_i_5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.390 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=23, routed)          0.659    14.049    get_item_num2[3]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.329    14.378 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.378    get_item_num[2]_i_14_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.928    get_item_num_reg[2]_i_7_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.042    get_item_num_reg[2]_i_4_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.199 r  get_item_num_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.716    15.916    get_item_num2[2]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.329    16.245 r  get_item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.245    get_item_num[1]_i_14_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.778 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.001    16.779    get_item_num_reg[1]_i_7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    get_item_num_reg[1]_i_4_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.053 r  get_item_num_reg[1]_i_3/CO[1]
                         net (fo=20, routed)          0.764    17.816    get_item_num2[1]
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.332    18.148 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.148    get_item_num[0]_i_12_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.698 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.698    get_item_num_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    18.813    get_item_num_reg[0]_i_3_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.084 r  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=6, routed)           0.365    19.449    get_item_num2[0]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.373    19.822 r  get_item_num[1]_i_2_comp_1/O
                         net (fo=14, routed)          0.583    20.405    get_item_num[1]_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.124    20.529 r  pay_10[3]_i_12_comp/O
                         net (fo=3, routed)           0.791    21.320    pay_10[3]_i_12_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.444 r  pay_10[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.324    21.768    pay_10[3]_i_5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    22.383 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.649    23.031    pay_10_reg[3]_i_2_n_4
    SLICE_X46Y54         LUT5 (Prop_lut5_I1_O)        0.306    23.337 r  money_10[3]_i_2/O
                         net (fo=8, routed)           0.686    24.024    money_10[3]_i_2_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    24.148 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.148    pay_1[3]_i_6_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    24.791 r  pay_1_reg[3]_i_2/O[3]
                         net (fo=3, routed)           0.624    25.415    key_de/money_1_reg[3]_1[3]
    SLICE_X47Y55         LUT6 (Prop_lut6_I4_O)        0.307    25.722 r  key_de/money_1[3]_i_2/O
                         net (fo=1, routed)           0.000    25.722    key_de_n_22
    SLICE_X47Y55         FDCE                                         r  money_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X47Y55         FDCE                                         r  money_1_reg[3]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y55         FDCE (Setup_fdce_C_D)        0.031    14.954    money_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -25.722    
  -------------------------------------------------------------------
                         slack                                -10.768    

Slack (VIOLATED) :        -10.498ns  (required time - arrival time)
  Source:                 item_price_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.360ns  (logic 11.156ns (54.793%)  route 9.204ns (45.207%))
  Logic Levels:           36  (CARRY4=23 LUT3=5 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  item_price_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  item_price_reg[0]/Q
                         net (fo=27, routed)          0.676     6.287    item_price__0[0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.390     6.801    get_item_num[3]_i_61_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  get_item_num[3]_i_60/O
                         net (fo=1, routed)           0.403     7.328    get_item_num[3]_i_60_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.984 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.984    get_item_num_reg[3]_i_35_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.098    get_item_num_reg[3]_i_32_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.369 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.605     8.973    get_item_num_reg[3]_i_31_n_3
    SLICE_X51Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.802 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.802    get_item_num_reg[3]_i_20_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.916    get_item_num_reg[3]_i_17_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.073 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.636    10.709    get_item_num_reg[3]_i_16_n_2
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.329    11.038 r  get_item_num[3]_i_28/O
                         net (fo=1, routed)           0.000    11.038    get_item_num[3]_i_28_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.439 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.439    get_item_num_reg[3]_i_11_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.553    get_item_num_reg[3]_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.710 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.530    12.240    get_item_num_reg[3]_i_6_n_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.569 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.569    get_item_num[3]_i_27_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.119 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.119    get_item_num_reg[3]_i_10_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.233 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.233    get_item_num_reg[3]_i_5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.390 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=23, routed)          0.659    14.049    get_item_num2[3]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.329    14.378 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.378    get_item_num[2]_i_14_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.928    get_item_num_reg[2]_i_7_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.042    get_item_num_reg[2]_i_4_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.199 r  get_item_num_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.716    15.916    get_item_num2[2]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.329    16.245 r  get_item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.245    get_item_num[1]_i_14_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.778 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.001    16.779    get_item_num_reg[1]_i_7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    get_item_num_reg[1]_i_4_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.053 r  get_item_num_reg[1]_i_3/CO[1]
                         net (fo=20, routed)          0.764    17.816    get_item_num2[1]
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.332    18.148 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.148    get_item_num[0]_i_12_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.698 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.698    get_item_num_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    18.813    get_item_num_reg[0]_i_3_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.084 r  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=6, routed)           0.365    19.449    get_item_num2[0]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.373    19.822 r  get_item_num[1]_i_2_comp_1/O
                         net (fo=14, routed)          0.583    20.405    get_item_num[1]_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.124    20.529 r  pay_10[3]_i_12_comp/O
                         net (fo=3, routed)           0.791    21.320    pay_10[3]_i_12_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.444 r  pay_10[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.324    21.768    pay_10[3]_i_5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    22.383 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.649    23.031    pay_10_reg[3]_i_2_n_4
    SLICE_X46Y54         LUT5 (Prop_lut5_I1_O)        0.306    23.337 r  money_10[3]_i_2/O
                         net (fo=8, routed)           0.686    24.024    money_10[3]_i_2_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    24.148 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.148    pay_1[3]_i_6_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    24.726 r  pay_1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.426    25.151    key_de/money_1_reg[3]_1[2]
    SLICE_X45Y55         LUT6 (Prop_lut6_I3_O)        0.301    25.452 r  key_de/money_1[2]_i_1/O
                         net (fo=1, routed)           0.000    25.452    key_de_n_23
    SLICE_X45Y55         FDCE                                         r  money_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X45Y55         FDCE                                         r  money_1_reg[2]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X45Y55         FDCE (Setup_fdce_C_D)        0.031    14.954    money_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -25.452    
  -------------------------------------------------------------------
                         slack                                -10.498    

Slack (VIOLATED) :        -10.464ns  (required time - arrival time)
  Source:                 item_price_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.326ns  (logic 11.227ns (55.235%)  route 9.099ns (44.765%))
  Logic Levels:           36  (CARRY4=23 LUT3=5 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  item_price_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  item_price_reg[0]/Q
                         net (fo=27, routed)          0.676     6.287    item_price__0[0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.390     6.801    get_item_num[3]_i_61_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  get_item_num[3]_i_60/O
                         net (fo=1, routed)           0.403     7.328    get_item_num[3]_i_60_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.984 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.984    get_item_num_reg[3]_i_35_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.098    get_item_num_reg[3]_i_32_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.369 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.605     8.973    get_item_num_reg[3]_i_31_n_3
    SLICE_X51Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.802 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.802    get_item_num_reg[3]_i_20_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.916    get_item_num_reg[3]_i_17_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.073 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.636    10.709    get_item_num_reg[3]_i_16_n_2
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.329    11.038 r  get_item_num[3]_i_28/O
                         net (fo=1, routed)           0.000    11.038    get_item_num[3]_i_28_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.439 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.439    get_item_num_reg[3]_i_11_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.553    get_item_num_reg[3]_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.710 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.530    12.240    get_item_num_reg[3]_i_6_n_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.569 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.569    get_item_num[3]_i_27_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.119 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.119    get_item_num_reg[3]_i_10_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.233 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.233    get_item_num_reg[3]_i_5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.390 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=23, routed)          0.659    14.049    get_item_num2[3]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.329    14.378 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.378    get_item_num[2]_i_14_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.928    get_item_num_reg[2]_i_7_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.042    get_item_num_reg[2]_i_4_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.199 r  get_item_num_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.716    15.916    get_item_num2[2]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.329    16.245 r  get_item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.245    get_item_num[1]_i_14_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.778 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.001    16.779    get_item_num_reg[1]_i_7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    get_item_num_reg[1]_i_4_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.053 r  get_item_num_reg[1]_i_3/CO[1]
                         net (fo=20, routed)          0.764    17.816    get_item_num2[1]
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.332    18.148 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.148    get_item_num[0]_i_12_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.698 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.698    get_item_num_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    18.813    get_item_num_reg[0]_i_3_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.084 r  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=6, routed)           0.365    19.449    get_item_num2[0]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.373    19.822 r  get_item_num[1]_i_2_comp_1/O
                         net (fo=14, routed)          0.583    20.405    get_item_num[1]_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.124    20.529 r  pay_10[3]_i_12_comp/O
                         net (fo=3, routed)           0.791    21.320    pay_10[3]_i_12_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.444 r  pay_10[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.324    21.768    pay_10[3]_i_5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    22.383 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.649    23.031    pay_10_reg[3]_i_2_n_4
    SLICE_X46Y54         LUT5 (Prop_lut5_I1_O)        0.306    23.337 r  money_10[3]_i_2/O
                         net (fo=8, routed)           0.686    24.024    money_10[3]_i_2_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    24.148 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.148    pay_1[3]_i_6_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    24.791 r  pay_1_reg[3]_i_2/O[3]
                         net (fo=3, routed)           0.320    25.111    key_de/money_1_reg[3]_1[3]
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.307    25.418 r  key_de/nums[3]_P_i_1_comp/O
                         net (fo=1, routed)           0.000    25.418    p_3_out[3]
    SLICE_X44Y54         FDPE                                         r  nums_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y54         FDPE                                         r  nums_reg[3]_P/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y54         FDPE (Setup_fdpe_C_D)        0.031    14.954    nums_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -25.418    
  -------------------------------------------------------------------
                         slack                                -10.464    

Slack (VIOLATED) :        -10.440ns  (required time - arrival time)
  Source:                 item_price_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.352ns  (logic 10.937ns (53.740%)  route 9.415ns (46.260%))
  Logic Levels:           37  (CARRY4=23 LUT3=5 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  item_price_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  item_price_reg[0]/Q
                         net (fo=27, routed)          0.676     6.287    item_price__0[0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.390     6.801    get_item_num[3]_i_61_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  get_item_num[3]_i_60/O
                         net (fo=1, routed)           0.403     7.328    get_item_num[3]_i_60_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.984 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.984    get_item_num_reg[3]_i_35_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.098    get_item_num_reg[3]_i_32_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.369 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.605     8.973    get_item_num_reg[3]_i_31_n_3
    SLICE_X51Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.802 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.802    get_item_num_reg[3]_i_20_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.916    get_item_num_reg[3]_i_17_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.073 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.636    10.709    get_item_num_reg[3]_i_16_n_2
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.329    11.038 r  get_item_num[3]_i_28/O
                         net (fo=1, routed)           0.000    11.038    get_item_num[3]_i_28_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.439 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.439    get_item_num_reg[3]_i_11_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.553    get_item_num_reg[3]_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.710 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.530    12.240    get_item_num_reg[3]_i_6_n_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.569 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.569    get_item_num[3]_i_27_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.119 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.119    get_item_num_reg[3]_i_10_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.233 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.233    get_item_num_reg[3]_i_5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.390 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=23, routed)          0.659    14.049    get_item_num2[3]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.329    14.378 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.378    get_item_num[2]_i_14_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.928    get_item_num_reg[2]_i_7_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.042    get_item_num_reg[2]_i_4_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.199 r  get_item_num_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.716    15.916    get_item_num2[2]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.329    16.245 r  get_item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.245    get_item_num[1]_i_14_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.778 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.001    16.779    get_item_num_reg[1]_i_7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    get_item_num_reg[1]_i_4_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.053 r  get_item_num_reg[1]_i_3/CO[1]
                         net (fo=20, routed)          0.764    17.816    get_item_num2[1]
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.332    18.148 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.148    get_item_num[0]_i_12_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.698 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.698    get_item_num_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    18.813    get_item_num_reg[0]_i_3_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.084 r  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=6, routed)           0.365    19.449    get_item_num2[0]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.373    19.822 r  get_item_num[1]_i_2_comp_1/O
                         net (fo=14, routed)          0.583    20.405    get_item_num[1]_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.124    20.529 r  pay_10[3]_i_12_comp/O
                         net (fo=3, routed)           0.791    21.320    pay_10[3]_i_12_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.444 r  pay_10[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.324    21.768    pay_10[3]_i_5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    22.383 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.649    23.031    pay_10_reg[3]_i_2_n_4
    SLICE_X46Y54         LUT5 (Prop_lut5_I1_O)        0.306    23.337 r  money_10[3]_i_2/O
                         net (fo=8, routed)           0.686    24.024    money_10[3]_i_2_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    24.148 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.148    pay_1[3]_i_6_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    24.378 r  pay_1_reg[3]_i_2/O[1]
                         net (fo=5, routed)           0.474    24.852    nums00_out[1]
    SLICE_X46Y54         LUT4 (Prop_lut4_I3_O)        0.306    25.158 r  nums[1]_P_i_4/O
                         net (fo=1, routed)           0.162    25.320    key_de/nums_reg[1]_P_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.444 r  key_de/nums[1]_P_i_1/O
                         net (fo=1, routed)           0.000    25.444    p_3_out[1]
    SLICE_X46Y54         FDPE                                         r  nums_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X46Y54         FDPE                                         r  nums_reg[1]_P/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X46Y54         FDPE (Setup_fdpe_C_D)        0.081    15.004    nums_reg[1]_P
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -25.444    
  -------------------------------------------------------------------
                         slack                                -10.440    

Slack (VIOLATED) :        -10.374ns  (required time - arrival time)
  Source:                 item_price_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.236ns  (logic 10.462ns (51.699%)  route 9.774ns (48.301%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  item_price_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  item_price_reg[0]/Q
                         net (fo=27, routed)          0.676     6.287    item_price__0[0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.390     6.801    get_item_num[3]_i_61_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  get_item_num[3]_i_60/O
                         net (fo=1, routed)           0.403     7.328    get_item_num[3]_i_60_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.984 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.984    get_item_num_reg[3]_i_35_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.098    get_item_num_reg[3]_i_32_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.369 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.605     8.973    get_item_num_reg[3]_i_31_n_3
    SLICE_X51Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.802 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.802    get_item_num_reg[3]_i_20_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.916    get_item_num_reg[3]_i_17_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.073 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.636    10.709    get_item_num_reg[3]_i_16_n_2
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.329    11.038 r  get_item_num[3]_i_28/O
                         net (fo=1, routed)           0.000    11.038    get_item_num[3]_i_28_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.439 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.439    get_item_num_reg[3]_i_11_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.553    get_item_num_reg[3]_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.710 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.530    12.240    get_item_num_reg[3]_i_6_n_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.569 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.569    get_item_num[3]_i_27_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.119 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.119    get_item_num_reg[3]_i_10_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.233 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.233    get_item_num_reg[3]_i_5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.390 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=23, routed)          0.659    14.049    get_item_num2[3]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.329    14.378 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.378    get_item_num[2]_i_14_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.928    get_item_num_reg[2]_i_7_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.042    get_item_num_reg[2]_i_4_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.199 r  get_item_num_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.716    15.916    get_item_num2[2]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.329    16.245 r  get_item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.245    get_item_num[1]_i_14_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.778 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.001    16.779    get_item_num_reg[1]_i_7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    get_item_num_reg[1]_i_4_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.053 r  get_item_num_reg[1]_i_3/CO[1]
                         net (fo=20, routed)          0.764    17.816    get_item_num2[1]
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.332    18.148 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.148    get_item_num[0]_i_12_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.698 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.698    get_item_num_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    18.813    get_item_num_reg[0]_i_3_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.084 r  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=6, routed)           0.365    19.449    get_item_num2[0]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.373    19.822 r  get_item_num[1]_i_2_comp_1/O
                         net (fo=14, routed)          0.583    20.405    get_item_num[1]_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.124    20.529 r  pay_10[3]_i_12_comp/O
                         net (fo=3, routed)           0.791    21.320    pay_10[3]_i_12_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.444 r  pay_10[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.324    21.768    pay_10[3]_i_5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    22.324 r  pay_10_reg[3]_i_2/O[2]
                         net (fo=9, routed)           0.629    22.953    pay_10_reg[3]_i_2_n_5
    SLICE_X47Y54         LUT6 (Prop_lut6_I2_O)        0.302    23.255 r  pay_10[1]_i_1/O
                         net (fo=9, routed)           0.634    23.889    A[1]
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.013 f  money_10[1]_i_2/O
                         net (fo=4, routed)           0.649    24.663    money_10[1]_i_2_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I2_O)        0.124    24.787 r  money_10[3]_i_3/O
                         net (fo=2, routed)           0.418    25.205    key_de/money_10_reg[2]_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I1_O)        0.124    25.329 r  key_de/money_10[3]_i_1/O
                         net (fo=1, routed)           0.000    25.329    key_de_n_26
    SLICE_X47Y53         FDCE                                         r  money_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X47Y53         FDCE                                         r  money_10_reg[3]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y53         FDCE (Setup_fdce_C_D)        0.031    14.954    money_10_reg[3]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -25.329    
  -------------------------------------------------------------------
                         slack                                -10.374    

Slack (VIOLATED) :        -10.346ns  (required time - arrival time)
  Source:                 item_price_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.023ns  (logic 10.538ns (52.630%)  route 9.485ns (47.370%))
  Logic Levels:           35  (CARRY4=23 LUT3=6 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  item_price_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  item_price_reg[0]/Q
                         net (fo=27, routed)          0.676     6.287    item_price__0[0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.390     6.801    get_item_num[3]_i_61_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  get_item_num[3]_i_60/O
                         net (fo=1, routed)           0.403     7.328    get_item_num[3]_i_60_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.984 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.984    get_item_num_reg[3]_i_35_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.098    get_item_num_reg[3]_i_32_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.369 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.605     8.973    get_item_num_reg[3]_i_31_n_3
    SLICE_X51Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.802 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.802    get_item_num_reg[3]_i_20_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.916    get_item_num_reg[3]_i_17_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.073 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.636    10.709    get_item_num_reg[3]_i_16_n_2
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.329    11.038 r  get_item_num[3]_i_28/O
                         net (fo=1, routed)           0.000    11.038    get_item_num[3]_i_28_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.439 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.439    get_item_num_reg[3]_i_11_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.553    get_item_num_reg[3]_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.710 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.530    12.240    get_item_num_reg[3]_i_6_n_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.569 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.569    get_item_num[3]_i_27_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.119 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.119    get_item_num_reg[3]_i_10_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.233 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.233    get_item_num_reg[3]_i_5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.390 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=23, routed)          0.659    14.049    get_item_num2[3]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.329    14.378 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.378    get_item_num[2]_i_14_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.928    get_item_num_reg[2]_i_7_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.042    get_item_num_reg[2]_i_4_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.199 r  get_item_num_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.716    15.916    get_item_num2[2]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.329    16.245 r  get_item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.245    get_item_num[1]_i_14_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.778 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.001    16.779    get_item_num_reg[1]_i_7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    get_item_num_reg[1]_i_4_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.053 r  get_item_num_reg[1]_i_3/CO[1]
                         net (fo=20, routed)          0.764    17.816    get_item_num2[1]
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.332    18.148 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.148    get_item_num[0]_i_12_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.698 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.698    get_item_num_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    18.813    get_item_num_reg[0]_i_3_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.084 r  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=6, routed)           0.365    19.449    get_item_num2[0]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.373    19.822 r  get_item_num[1]_i_2_comp_1/O
                         net (fo=14, routed)          0.383    20.205    get_item_num[1]_i_2_n_0
    SLICE_X43Y51         LUT3 (Prop_lut3_I1_O)        0.124    20.329 r  get_item_num[1]_i_1/O
                         net (fo=18, routed)          0.449    20.778    get_item_num[1]_i_1_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124    20.902 r  pay_1[3]_i_8/O
                         net (fo=1, routed)           0.338    21.241    pay_1[3]_i_8_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    21.679 f  pay_1_reg[3]_i_3/O[3]
                         net (fo=14, routed)          0.799    22.478    pay_1_reg[3]_i_3_n_4
    SLICE_X47Y47         LUT5 (Prop_lut5_I0_O)        0.306    22.784 r  money[7]_i_9/O
                         net (fo=5, routed)           0.536    23.320    money[7]_i_9_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I1_O)        0.124    23.444 r  money[7]_i_2/O
                         net (fo=1, routed)           0.699    24.143    key_de/money_reg[7][2]
    SLICE_X48Y46         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    24.581 r  key_de/money_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.534    25.115    key_de_n_0
    SLICE_X53Y43         FDCE                                         r  money_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.452    14.793    clk_IBUF_BUFG
    SLICE_X53Y43         FDCE                                         r  money_reg[7]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X53Y43         FDCE (Setup_fdce_C_D)       -0.263    14.769    money_reg[7]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -25.115    
  -------------------------------------------------------------------
                         slack                                -10.346    

Slack (VIOLATED) :        -10.314ns  (required time - arrival time)
  Source:                 item_price_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.174ns  (logic 10.462ns (51.860%)  route 9.712ns (48.141%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  item_price_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  item_price_reg[0]/Q
                         net (fo=27, routed)          0.676     6.287    item_price__0[0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.390     6.801    get_item_num[3]_i_61_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  get_item_num[3]_i_60/O
                         net (fo=1, routed)           0.403     7.328    get_item_num[3]_i_60_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.984 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.984    get_item_num_reg[3]_i_35_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.098    get_item_num_reg[3]_i_32_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.369 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.605     8.973    get_item_num_reg[3]_i_31_n_3
    SLICE_X51Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.802 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.802    get_item_num_reg[3]_i_20_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.916    get_item_num_reg[3]_i_17_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.073 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.636    10.709    get_item_num_reg[3]_i_16_n_2
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.329    11.038 r  get_item_num[3]_i_28/O
                         net (fo=1, routed)           0.000    11.038    get_item_num[3]_i_28_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.439 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.439    get_item_num_reg[3]_i_11_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.553    get_item_num_reg[3]_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.710 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.530    12.240    get_item_num_reg[3]_i_6_n_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.569 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.569    get_item_num[3]_i_27_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.119 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.119    get_item_num_reg[3]_i_10_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.233 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.233    get_item_num_reg[3]_i_5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.390 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=23, routed)          0.659    14.049    get_item_num2[3]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.329    14.378 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.378    get_item_num[2]_i_14_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.928    get_item_num_reg[2]_i_7_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.042    get_item_num_reg[2]_i_4_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.199 r  get_item_num_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.716    15.916    get_item_num2[2]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.329    16.245 r  get_item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.245    get_item_num[1]_i_14_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.778 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.001    16.779    get_item_num_reg[1]_i_7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    get_item_num_reg[1]_i_4_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.053 r  get_item_num_reg[1]_i_3/CO[1]
                         net (fo=20, routed)          0.764    17.816    get_item_num2[1]
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.332    18.148 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.148    get_item_num[0]_i_12_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.698 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.698    get_item_num_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    18.813    get_item_num_reg[0]_i_3_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.084 r  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=6, routed)           0.365    19.449    get_item_num2[0]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.373    19.822 r  get_item_num[1]_i_2_comp_1/O
                         net (fo=14, routed)          0.583    20.405    get_item_num[1]_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.124    20.529 r  pay_10[3]_i_12_comp/O
                         net (fo=3, routed)           0.791    21.320    pay_10[3]_i_12_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.444 r  pay_10[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.324    21.768    pay_10[3]_i_5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    22.324 r  pay_10_reg[3]_i_2/O[2]
                         net (fo=9, routed)           0.629    22.953    pay_10_reg[3]_i_2_n_5
    SLICE_X47Y54         LUT6 (Prop_lut6_I2_O)        0.302    23.255 r  pay_10[1]_i_1/O
                         net (fo=9, routed)           0.634    23.889    A[1]
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.013 f  money_10[1]_i_2/O
                         net (fo=4, routed)           0.649    24.663    money_10[1]_i_2_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I2_O)        0.124    24.787 r  money_10[3]_i_3/O
                         net (fo=2, routed)           0.355    25.142    key_de/money_10_reg[2]_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    25.266 r  key_de/money_10[2]_i_1/O
                         net (fo=1, routed)           0.000    25.266    key_de_n_27
    SLICE_X47Y53         FDCE                                         r  money_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X47Y53         FDCE                                         r  money_10_reg[2]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y53         FDCE (Setup_fdce_C_D)        0.029    14.952    money_10_reg[2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -25.266    
  -------------------------------------------------------------------
                         slack                                -10.314    

Slack (VIOLATED) :        -10.189ns  (required time - arrival time)
  Source:                 item_price_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.052ns  (logic 10.813ns (53.926%)  route 9.239ns (46.074%))
  Logic Levels:           36  (CARRY4=23 LUT3=5 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  item_price_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  item_price_reg[0]/Q
                         net (fo=27, routed)          0.676     6.287    item_price__0[0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.390     6.801    get_item_num[3]_i_61_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  get_item_num[3]_i_60/O
                         net (fo=1, routed)           0.403     7.328    get_item_num[3]_i_60_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.984 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.984    get_item_num_reg[3]_i_35_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.098    get_item_num_reg[3]_i_32_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.369 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.605     8.973    get_item_num_reg[3]_i_31_n_3
    SLICE_X51Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.802 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.802    get_item_num_reg[3]_i_20_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.916    get_item_num_reg[3]_i_17_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.073 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.636    10.709    get_item_num_reg[3]_i_16_n_2
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.329    11.038 r  get_item_num[3]_i_28/O
                         net (fo=1, routed)           0.000    11.038    get_item_num[3]_i_28_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.439 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.439    get_item_num_reg[3]_i_11_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.553    get_item_num_reg[3]_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.710 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.530    12.240    get_item_num_reg[3]_i_6_n_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.569 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.569    get_item_num[3]_i_27_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.119 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.119    get_item_num_reg[3]_i_10_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.233 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.233    get_item_num_reg[3]_i_5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.390 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=23, routed)          0.659    14.049    get_item_num2[3]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.329    14.378 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.378    get_item_num[2]_i_14_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.928    get_item_num_reg[2]_i_7_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.042    get_item_num_reg[2]_i_4_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.199 r  get_item_num_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.716    15.916    get_item_num2[2]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.329    16.245 r  get_item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.245    get_item_num[1]_i_14_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.778 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.001    16.779    get_item_num_reg[1]_i_7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    get_item_num_reg[1]_i_4_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.053 r  get_item_num_reg[1]_i_3/CO[1]
                         net (fo=20, routed)          0.764    17.816    get_item_num2[1]
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.332    18.148 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.148    get_item_num[0]_i_12_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.698 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.698    get_item_num_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    18.813    get_item_num_reg[0]_i_3_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.084 r  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=6, routed)           0.365    19.449    get_item_num2[0]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.373    19.822 r  get_item_num[1]_i_2_comp_1/O
                         net (fo=14, routed)          0.583    20.405    get_item_num[1]_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.124    20.529 r  pay_10[3]_i_12_comp/O
                         net (fo=3, routed)           0.791    21.320    pay_10[3]_i_12_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.444 r  pay_10[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.324    21.768    pay_10[3]_i_5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    22.383 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.649    23.031    pay_10_reg[3]_i_2_n_4
    SLICE_X46Y54         LUT5 (Prop_lut5_I1_O)        0.306    23.337 r  money_10[3]_i_2/O
                         net (fo=8, routed)           0.686    24.024    money_10[3]_i_2_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    24.148 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.148    pay_1[3]_i_6_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    24.378 r  pay_1_reg[3]_i_2/O[1]
                         net (fo=5, routed)           0.460    24.838    key_de/money_1_reg[3]_1[1]
    SLICE_X44Y55         LUT6 (Prop_lut6_I3_O)        0.306    25.144 r  key_de/money_1[1]_i_1/O
                         net (fo=1, routed)           0.000    25.144    key_de_n_24
    SLICE_X44Y55         FDCE                                         r  money_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y55         FDCE                                         r  money_1_reg[1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y55         FDCE (Setup_fdce_C_D)        0.032    14.955    money_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -25.144    
  -------------------------------------------------------------------
                         slack                                -10.189    

Slack (VIOLATED) :        -9.996ns  (required time - arrival time)
  Source:                 item_price_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.856ns  (logic 10.462ns (52.688%)  route 9.394ns (47.312%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X50Y43         FDCE                                         r  item_price_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 f  item_price_reg[0]/Q
                         net (fo=27, routed)          0.676     6.287    item_price__0[0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  get_item_num[3]_i_61/O
                         net (fo=13, routed)          0.390     6.801    get_item_num[3]_i_61_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.925 r  get_item_num[3]_i_60/O
                         net (fo=1, routed)           0.403     7.328    get_item_num[3]_i_60_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.984 r  get_item_num_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.984    get_item_num_reg[3]_i_35_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.098 r  get_item_num_reg[3]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.098    get_item_num_reg[3]_i_32_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.369 r  get_item_num_reg[3]_i_31/CO[0]
                         net (fo=11, routed)          0.605     8.973    get_item_num_reg[3]_i_31_n_3
    SLICE_X51Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.802 r  get_item_num_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.802    get_item_num_reg[3]_i_20_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  get_item_num_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.916    get_item_num_reg[3]_i_17_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.073 r  get_item_num_reg[3]_i_16/CO[1]
                         net (fo=11, routed)          0.636    10.709    get_item_num_reg[3]_i_16_n_2
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.329    11.038 r  get_item_num[3]_i_28/O
                         net (fo=1, routed)           0.000    11.038    get_item_num[3]_i_28_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.439 r  get_item_num_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.439    get_item_num_reg[3]_i_11_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  get_item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.553    get_item_num_reg[3]_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.710 r  get_item_num_reg[3]_i_6/CO[1]
                         net (fo=11, routed)          0.530    12.240    get_item_num_reg[3]_i_6_n_2
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.569 r  get_item_num[3]_i_27/O
                         net (fo=1, routed)           0.000    12.569    get_item_num[3]_i_27_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.119 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.119    get_item_num_reg[3]_i_10_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.233 r  get_item_num_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.233    get_item_num_reg[3]_i_5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.390 r  get_item_num_reg[3]_i_4/CO[1]
                         net (fo=23, routed)          0.659    14.049    get_item_num2[3]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.329    14.378 r  get_item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.378    get_item_num[2]_i_14_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.928 r  get_item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.928    get_item_num_reg[2]_i_7_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.042 r  get_item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.001    15.042    get_item_num_reg[2]_i_4_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.199 r  get_item_num_reg[2]_i_2/CO[1]
                         net (fo=22, routed)          0.716    15.916    get_item_num2[2]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.329    16.245 r  get_item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.245    get_item_num[1]_i_14_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.778 r  get_item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.001    16.779    get_item_num_reg[1]_i_7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.896 r  get_item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.896    get_item_num_reg[1]_i_4_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.053 r  get_item_num_reg[1]_i_3/CO[1]
                         net (fo=20, routed)          0.764    17.816    get_item_num2[1]
    SLICE_X45Y48         LUT3 (Prop_lut3_I0_O)        0.332    18.148 r  get_item_num[0]_i_12/O
                         net (fo=1, routed)           0.000    18.148    get_item_num[0]_i_12_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.698 r  get_item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.698    get_item_num_reg[0]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.812 r  get_item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    18.813    get_item_num_reg[0]_i_3_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.084 r  get_item_num_reg[0]_i_2/CO[0]
                         net (fo=6, routed)           0.365    19.449    get_item_num2[0]
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.373    19.822 r  get_item_num[1]_i_2_comp_1/O
                         net (fo=14, routed)          0.583    20.405    get_item_num[1]_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I2_O)        0.124    20.529 r  pay_10[3]_i_12_comp/O
                         net (fo=3, routed)           0.791    21.320    pay_10[3]_i_12_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.124    21.444 r  pay_10[3]_i_5_comp_1/O
                         net (fo=1, routed)           0.324    21.768    pay_10[3]_i_5_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    22.324 r  pay_10_reg[3]_i_2/O[2]
                         net (fo=9, routed)           0.629    22.953    pay_10_reg[3]_i_2_n_5
    SLICE_X47Y54         LUT6 (Prop_lut6_I2_O)        0.302    23.255 r  pay_10[1]_i_1/O
                         net (fo=9, routed)           0.634    23.889    A[1]
    SLICE_X45Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.013 f  money_10[1]_i_2/O
                         net (fo=4, routed)           0.387    24.400    money_10[1]_i_2_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.124    24.524 f  nums[4]_C_i_2/O
                         net (fo=1, routed)           0.300    24.825    key_de/nums_reg[4]_C
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.949 r  key_de/nums[4]_C_i_1/O
                         net (fo=1, routed)           0.000    24.949    p_3_out[4]
    SLICE_X43Y54         FDCE                                         r  nums_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X43Y54         FDCE                                         r  nums_reg[4]_C/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)        0.031    14.953    nums_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -24.949    
  -------------------------------------------------------------------
                         slack                                 -9.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 key_de/been_extend_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.764%)  route 0.220ns (51.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.562     1.445    key_de/clk_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  key_de/been_extend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/been_extend_reg/Q
                         net (fo=2, routed)           0.220     1.829    key_de/been_extend_reg_n_0
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  key_de/key[9]_i_2/O
                         net (fo=1, routed)           0.000     1.874    key_de/key0_in[9]
    SLICE_X36Y43         FDCE                                         r  key_de/key_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.832     1.959    key_de/clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  key_de/key_reg[9]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.091     1.801    key_de/key_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.175%)  route 0.264ns (55.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.562     1.445    key_de/inst/inst/clk
    SLICE_X34Y44         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/inst/inst/key_in_reg[0]/Q
                         net (fo=2, routed)           0.264     1.873    key_de/key_in[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.918 r  key_de/key[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    key_de/key0_in[0]
    SLICE_X37Y44         FDCE                                         r  key_de/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.832     1.959    key_de/clk_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  key_de/key_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.091     1.801    key_de/key_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.187ns (37.009%)  route 0.318ns (62.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y51         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/Q
                         net (fo=20, routed)          0.318     1.905    key_de/inst/inst/Ps2Interface_i/state_next1
    SLICE_X32Y47         LUT4 (Prop_lut4_I1_O)        0.046     1.951 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.951    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1_n_0
    SLICE_X32Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.833     1.960    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y47         FDCE (Hold_fdce_C_D)         0.107     1.823    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 flash_sec_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.581%)  route 0.162ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X54Y49         FDCE                                         r  flash_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  flash_sec_reg[11]/Q
                         net (fo=6, routed)           0.162     1.776    flash_sec_reg[11]
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  flash_sec[8]_i_2/O
                         net (fo=1, routed)           0.000     1.821    flash_sec[8]_i_2_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.930 r  flash_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    flash_sec_reg[8]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.983 r  flash_sec_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.983    flash_sec_reg[12]_i_1_n_7
    SLICE_X54Y50         FDCE                                         r  flash_sec_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  flash_sec_reg[12]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.134     1.853    flash_sec_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.884%)  route 0.318ns (63.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y51         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/Q
                         net (fo=20, routed)          0.318     1.905    key_de/inst/inst/Ps2Interface_i/state_next1
    SLICE_X32Y47         LUT4 (Prop_lut4_I1_O)        0.045     1.950 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[11]_i_1/O
                         net (fo=1, routed)           0.000     1.950    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[11]_i_1_n_0
    SLICE_X32Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.833     1.960    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X32Y47         FDCE (Hold_fdce_C_D)         0.091     1.807    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 flash_sec_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.384ns (70.305%)  route 0.162ns (29.695%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X54Y49         FDCE                                         r  flash_sec_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  flash_sec_reg[11]/Q
                         net (fo=6, routed)           0.162     1.776    flash_sec_reg[11]
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  flash_sec[8]_i_2/O
                         net (fo=1, routed)           0.000     1.821    flash_sec[8]_i_2_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.930 r  flash_sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    flash_sec_reg[8]_i_1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.996 r  flash_sec_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.996    flash_sec_reg[12]_i_1_n_5
    SLICE_X54Y50         FDCE                                         r  flash_sec_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  flash_sec_reg[14]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.134     1.853    flash_sec_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.673%)  route 0.293ns (58.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.562     1.445    key_de/inst/inst/clk
    SLICE_X34Y44         FDCE                                         r  key_de/inst/inst/key_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/inst/inst/key_in_reg[1]/Q
                         net (fo=2, routed)           0.293     1.902    key_de/key_in[1]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.947 r  key_de/key[1]_i_1/O
                         net (fo=1, routed)           0.000     1.947    key_de/key0_in[1]
    SLICE_X37Y44         FDCE                                         r  key_de/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.832     1.959    key_de/clk_IBUF_BUFG
    SLICE_X37Y44         FDCE                                         r  key_de/key_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.092     1.802    key_de/key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 key_de/been_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.148ns (35.259%)  route 0.272ns (64.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    key_de/clk_IBUF_BUFG
    SLICE_X34Y42         FDCE                                         r  key_de/been_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.148     1.592 r  key_de/been_ready_reg/Q
                         net (fo=3, routed)           0.272     1.864    key_de/op/pb_in_delay_reg_0
    SLICE_X38Y45         FDRE                                         r  key_de/op/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.832     1.959    key_de/op/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  key_de/op/pb_in_delay_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.006     1.716    key_de/op/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y51         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.099     1.685    key_de/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.730 r  key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.730    key_de/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X30Y51         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y51         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y51         FDCE (Hold_fdce_C_D)         0.120     1.578    key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.760%)  route 0.304ns (59.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.562     1.445    key_de/inst/inst/clk
    SLICE_X34Y44         FDCE                                         r  key_de/inst/inst/key_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/inst/inst/key_in_reg[6]/Q
                         net (fo=2, routed)           0.304     1.913    key_de/key_in[6]
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.958 r  key_de/key[6]_i_1/O
                         net (fo=1, routed)           0.000     1.958    key_de/key0_in[6]
    SLICE_X36Y44         FDCE                                         r  key_de/key_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.832     1.959    key_de/clk_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  key_de/key_reg[6]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.091     1.801    key_de/key_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y49   flash_sec_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y49   flash_sec_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y50   flash_sec_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y50   flash_sec_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y50   flash_sec_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y50   flash_sec_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y51   flash_sec_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y51   flash_sec_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y51   flash_sec_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   key_de/inst/inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   key_de/inst/inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   key_de/inst/inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   key_de/inst/inst/Ps2Interface_i/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   item_num_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y52   item_num_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y52   item_num_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   item_price_10_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   item_price_10_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y49   item_price_10_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   key_de/inst/inst/Ps2Interface_i/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y37   key_de/key_down_reg[65]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y37   key_de/key_down_reg[66]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y37   key_de/key_down_reg[68]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 0.419ns (7.915%)  route 4.875ns (92.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         4.875    10.377    btnC2
    SLICE_X54Y52         FDCE                                         f  flash_sec_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X54Y52         FDCE                                         r  flash_sec_reg[20]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y52         FDCE (Recov_fdce_C_CLR)     -0.492    14.436    flash_sec_reg[20]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 0.419ns (7.915%)  route 4.875ns (92.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         4.875    10.377    btnC2
    SLICE_X54Y52         FDCE                                         f  flash_sec_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X54Y52         FDCE                                         r  flash_sec_reg[21]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y52         FDCE (Recov_fdce_C_CLR)     -0.492    14.436    flash_sec_reg[21]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 0.419ns (7.915%)  route 4.875ns (92.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         4.875    10.377    btnC2
    SLICE_X54Y52         FDCE                                         f  flash_sec_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X54Y52         FDCE                                         r  flash_sec_reg[22]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y52         FDCE (Recov_fdce_C_CLR)     -0.492    14.436    flash_sec_reg[22]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 0.419ns (7.915%)  route 4.875ns (92.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         4.875    10.377    btnC2
    SLICE_X54Y52         FDCE                                         f  flash_sec_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X54Y52         FDCE                                         r  flash_sec_reg[23]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y52         FDCE (Recov_fdce_C_CLR)     -0.492    14.436    flash_sec_reg[23]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.419ns (7.930%)  route 4.864ns (92.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         4.864    10.367    btnC2
    SLICE_X54Y54         FDCE                                         f  flash_sec_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  flash_sec_reg[28]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X54Y54         FDCE (Recov_fdce_C_CLR)     -0.492    14.435    flash_sec_reg[28]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.419ns (7.970%)  route 4.838ns (92.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         4.838    10.341    btnC2
    SLICE_X48Y43         FDCE                                         f  item_price_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X48Y43         FDCE                                         r  item_price_reg[5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X48Y43         FDCE (Recov_fdce_C_CLR)     -0.578    14.439    item_price_reg[5]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.419ns (8.241%)  route 4.665ns (91.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         4.665    10.168    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y47         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.446    14.787    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X32Y47         FDCE (Recov_fdce_C_CLR)     -0.578    14.362    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.419ns (8.241%)  route 4.665ns (91.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         4.665    10.168    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y47         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.446    14.787    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X32Y47         FDCE (Recov_fdce_C_CLR)     -0.578    14.362    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.419ns (8.248%)  route 4.661ns (91.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         4.661    10.163    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y47         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.446    14.787    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X33Y47         FDCE (Recov_fdce_C_CLR)     -0.578    14.362    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.419ns (8.248%)  route 4.661ns (91.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.562     5.083    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.419     5.502 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         4.661    10.163    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y47         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.446    14.787    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y47         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X33Y47         FDCE (Recov_fdce_C_CLR)     -0.578    14.362    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  4.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[56]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.872%)  route 0.219ns (63.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         0.219     1.791    key_de/btnC2
    SLICE_X38Y38         FDCE                                         f  key_de/key_down_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.957    key_de/clk_IBUF_BUFG
    SLICE_X38Y38         FDCE                                         r  key_de/key_down_reg[56]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X38Y38         FDCE (Remov_fdce_C_CLR)     -0.120     1.340    key_de/key_down_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[60]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.872%)  route 0.219ns (63.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         0.219     1.791    key_de/btnC2
    SLICE_X38Y38         FDCE                                         f  key_de/key_down_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.957    key_de/clk_IBUF_BUFG
    SLICE_X38Y38         FDCE                                         r  key_de/key_down_reg[60]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X38Y38         FDCE (Remov_fdce_C_CLR)     -0.120     1.340    key_de/key_down_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.523%)  route 0.196ns (60.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         0.196     1.768    key_de/btnC2
    SLICE_X39Y37         FDCE                                         f  key_de/key_down_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.828     1.955    key_de/clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  key_de/key_down_reg[22]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X39Y37         FDCE (Remov_fdce_C_CLR)     -0.145     1.313    key_de/key_down_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[59]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.111%)  route 0.208ns (61.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         0.208     1.780    key_de/btnC2
    SLICE_X37Y38         FDCE                                         f  key_de/key_down_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.957    key_de/clk_IBUF_BUFG
    SLICE_X37Y38         FDCE                                         r  key_de/key_down_reg[59]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X37Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.312    key_de/key_down_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.872%)  route 0.219ns (63.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         0.219     1.791    key_de/btnC2
    SLICE_X39Y38         FDCE                                         f  key_de/key_down_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.957    key_de/clk_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  key_de/key_down_reg[24]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X39Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.315    key_de/key_down_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[49]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.872%)  route 0.219ns (63.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         0.219     1.791    key_de/btnC2
    SLICE_X39Y38         FDCE                                         f  key_de/key_down_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.957    key_de/clk_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  key_de/key_down_reg[49]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X39Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.315    key_de/key_down_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[51]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.872%)  route 0.219ns (63.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         0.219     1.791    key_de/btnC2
    SLICE_X39Y38         FDCE                                         f  key_de/key_down_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.957    key_de/clk_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  key_de/key_down_reg[51]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X39Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.315    key_de/key_down_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[52]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.872%)  route 0.219ns (63.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         0.219     1.791    key_de/btnC2
    SLICE_X39Y38         FDCE                                         f  key_de/key_down_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.957    key_de/clk_IBUF_BUFG
    SLICE_X39Y38         FDCE                                         r  key_de/key_down_reg[52]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X39Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.315    key_de/key_down_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[74]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.632%)  route 0.242ns (65.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         0.242     1.814    key_de/btnC2
    SLICE_X41Y38         FDCE                                         f  key_de/key_down_reg[74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  key_de/key_down_reg[74]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X41Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.335    key_de/key_down_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[79]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.632%)  route 0.242ns (65.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  c2/pb_out_reg/Q
                         net (fo=378, routed)         0.242     1.814    key_de/btnC2
    SLICE_X41Y38         FDCE                                         f  key_de/key_down_reg[79]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.831     1.958    key_de/clk_IBUF_BUFG
    SLICE_X41Y38         FDCE                                         r  key_de/key_down_reg[79]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X41Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.335    key_de/key_down_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.479    





