//Verilog code for 3 to 8 Decoder
module decoder(i,o);
input [2:0] i;
output reg [7:0] o;

always @(i) begin
case(i)
0: o=8'b00000001;
1: o=8'b00000010;
2: o=8'b00000100;
3: o=8'b00001000;
4: o=8'b00010000;
5: o=8'b00100000;
6: o=8'b01000000;
7: o=8'b10000000;
default : o=0;
endcase
end
endmodule

module tb_decoder;
reg [2:0]i;
wire [7:0]o;

decoder uut(i,o);

initial begin
$monitor($time," Input = %b Output = %b",i,o);
i=3'b010;
#5;
i=3'b110;
#5;
i=3'b001;
#5;
i=3'b111;
#5;

end
endmodule
