m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vmult
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1674708118
!i10b 1
!s100 2eOFk1:c9lCnLSYiWVBn:1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IcR@Blh4IJ]Jf@@:L`ZHRU3
Z2 VDg1SIo80bB@j0V0VzS_@n1
S1
Z3 dC:/Users/sefun/Dev/digital_desgin_2/homework1
w1674616699
8C:/Users/sefun/Dev/digital_desgin_2/homework1/mult.sv
FC:/Users/sefun/Dev/digital_desgin_2/homework1/mult.sv
!i122 13
L0 1 58
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1674708118.000000
!s107 C:/Users/sefun/Dev/digital_desgin_2/homework1/mult.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/sefun/Dev/digital_desgin_2/homework1/mult.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vmult_tb
R0
!s110 1674708119
!i10b 1
!s100 7Y>i9U0::o2A8i1i?Z6VP3
R1
I9FB1H8nCDLY@e_:h91@dn1
R2
S1
R3
w1674708082
8C:/Users/sefun/Dev/digital_desgin_2/homework1/mult_tb.sv
FC:/Users/sefun/Dev/digital_desgin_2/homework1/mult_tb.sv
!i122 14
L0 3 95
R4
r1
!s85 0
31
R5
!s107 C:/Users/sefun/Dev/digital_desgin_2/homework1/mult_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/sefun/Dev/digital_desgin_2/homework1/mult_tb.sv|
!i113 1
R6
R7
