

================================================================
== Vitis HLS Report for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2'
================================================================
* Date:           Sun Nov  3 13:41:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      510|      510|  5.100 us|  5.100 us|  510|  510|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_1_VITIS_LOOP_79_2  |      508|      508|        10|          1|          1|   500|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 14 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mul_ln75_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln75_2" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 25 'read' 'mul_ln75_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%valIn_a_29_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %valIn_a_29" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 26 'read' 'valIn_a_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln78 = store i5 0, i5 %i_6" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 28 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln79 = store i5 0, i5 %j" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 29 'store' 'store_ln79' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body27"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%icmp_ln78 = icmp_eq  i9 %indvar_flatten_load, i9 500" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 32 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.82ns)   --->   "%add_ln78_2 = add i9 %indvar_flatten_load, i9 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 33 'add' 'add_ln78_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc40, void %if.end161.loopexit.exitStub" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 34 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 35 'load' 'j_load' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.78ns)   --->   "%icmp_ln79 = icmp_eq  i5 %j_load, i5 25" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 36 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.21ns)   --->   "%select_ln78 = select i1 %icmp_ln79, i5 0, i5 %j_load" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 37 'select' 'select_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %select_ln78" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 38 'zext' 'zext_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i5 %select_ln78" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 39 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.74ns)   --->   "%mul_ln79 = mul i11 %zext_ln79_2, i11 37" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 40 'mul' 'mul_ln79' <Predicate = (!icmp_ln78)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln79, i32 8, i32 10" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 41 'partselect' 'tmp' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 42 [9/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 42 'urem' 'urem_ln79' <Predicate = (!icmp_ln78)> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.55ns)   --->   "%icmp_ln82 = icmp_ult  i32 %zext_ln79, i32 %mul_ln75_2_read" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 43 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln78)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.78ns)   --->   "%add_ln79 = add i5 %select_ln78, i5 1" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 44 'add' 'add_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln78 = store i9 %add_ln78_2, i9 %indvar_flatten" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 45 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln79 = store i5 %add_ln79, i5 %j" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 46 'store' 'store_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.52>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_6_load = load i5 %i_6" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 47 'load' 'i_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.78ns)   --->   "%add_ln78 = add i5 %i_6_load, i5 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 48 'add' 'add_ln78' <Predicate = (icmp_ln79)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.21ns)   --->   "%select_ln78_2 = select i1 %icmp_ln79, i5 %add_ln78, i5 %i_6_load" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 49 'select' 'select_ln78_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln78_2, i2 0" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 50 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i5 %select_ln78_2" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 51 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %zext_ln78, i32 %valIn_a_29_read" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 52 'icmp' 'ult' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln82)   --->   "%rev = xor i1 %ult, i1 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 53 'xor' 'rev' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %tmp" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 54 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.87ns)   --->   "%add_ln84 = add i7 %tmp_9, i7 %zext_ln84" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 55 'add' 'add_ln84' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [8/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 56 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln82)   --->   "%xor_ln82 = xor i1 %icmp_ln82, i1 1" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 57 'xor' 'xor_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln82 = or i1 %xor_ln82, i1 %rev" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 58 'or' 'or_ln82' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %or_ln82, void %if.then30, void %if.else" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 59 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 60 'br' 'br_ln0' <Predicate = (or_ln82)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln78 = store i5 %select_ln78_2, i5 %i_6" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 61 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body27" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 62 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 63 [7/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 63 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.20>
ST_4 : Operation 64 [6/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 64 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 65 [5/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 65 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 66 [4/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 66 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 67 [3/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 67 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 68 [2/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 68 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 69 [1/9] (3.20ns)   --->   "%urem_ln79 = urem i5 %select_ln78, i5 7" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 69 'urem' 'urem_ln79' <Predicate = true> <Delay = 3.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i3 %urem_ln79" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 70 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (1.87ns)   --->   "%switch_ln84 = switch i3 %trunc_ln79, void %arrayidx346.case.6, i3 0, void %arrayidx346.case.0, i3 1, void %arrayidx346.case.1, i3 2, void %arrayidx346.case.2, i3 3, void %arrayidx346.case.3, i3 4, void %arrayidx346.case.4, i3 5, void %arrayidx346.case.5" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 71 'switch' 'switch_ln84' <Predicate = (!or_ln82)> <Delay = 1.87>
ST_9 : Operation 72 [1/1] (1.87ns)   --->   "%switch_ln89 = switch i3 %trunc_ln79, void %arrayidx395.case.6, i3 0, void %arrayidx395.case.0, i3 1, void %arrayidx395.case.1, i3 2, void %arrayidx395.case.2, i3 3, void %arrayidx395.case.3, i3 4, void %arrayidx395.case.4, i3 5, void %arrayidx395.case.5" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 72 'switch' 'switch_ln89' <Predicate = (or_ln82)> <Delay = 1.87>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.21>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_1_VITIS_LOOP_79_2_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 75 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i7 %add_ln84" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 76 'zext' 'zext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 77 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 78 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 79 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 80 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 81 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 82 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10, i64 0, i64 %zext_ln84_3" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 83 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_1" [./../hw_library/fixed_point_stream_convolution.h:83]   --->   Operation 84 'read' 'valIn_a' <Predicate = (!or_ln82)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i32 %valIn_a" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 85 'trunc' 'trunc_ln84' <Predicate = (!or_ln82)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 86 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 87 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 5)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 88 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 89 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 4)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 90 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 91 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 3)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 92 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 93 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 2)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 94 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 95 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 1)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 96 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 97 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 0)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln84 = store i8 %trunc_ln84, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 98 'store' 'store_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 7) | (!or_ln82 & trunc_ln79 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx346.exit" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 99 'br' 'br_ln84' <Predicate = (!or_ln82 & trunc_ln79 == 7) | (!or_ln82 & trunc_ln79 == 6)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (3.63ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_2, i32 %valIn_a" [./../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 100 'write' 'write_ln86' <Predicate = (!or_ln82)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc" [./../hw_library/fixed_point_stream_convolution.h:87]   --->   Operation 101 'br' 'br_ln87' <Predicate = (!or_ln82)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 102 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 103 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 5)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 104 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 105 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 4)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 106 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 107 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 3)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 108 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 109 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 2)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 110 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 111 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 1)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 112 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 113 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 0)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln89 = store i8 0, i7 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_addr" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 114 'store' 'store_ln89' <Predicate = (or_ln82 & trunc_ln79 == 7) | (or_ln82 & trunc_ln79 == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln89 = br void %arrayidx395.exit" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 115 'br' 'br_ln89' <Predicate = (or_ln82 & trunc_ln79 == 7) | (or_ln82 & trunc_ln79 == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.323ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) of constant 0 on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [28]  (1.588 ns)
	'load' operation 5 bit ('j_load', ./../hw_library/fixed_point_stream_convolution.h:79) on local variable 'j', ./../hw_library/fixed_point_stream_convolution.h:79 [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [41]  (1.780 ns)
	'select' operation 5 bit ('select_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [42]  (1.215 ns)
	'mul' operation 11 bit ('mul_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [51]  (3.740 ns)

 <State 2>: 6.525ns
The critical path consists of the following:
	'load' operation 5 bit ('i_6_load', ./../hw_library/fixed_point_stream_convolution.h:78) on local variable 'i', ./../hw_library/fixed_point_stream_convolution.h:78 [37]  (0.000 ns)
	'add' operation 5 bit ('add_ln78', ./../hw_library/fixed_point_stream_convolution.h:78) [38]  (1.780 ns)
	'select' operation 5 bit ('select_ln78_2', ./../hw_library/fixed_point_stream_convolution.h:78) [43]  (1.215 ns)
	'icmp' operation 1 bit ('ult', ./../hw_library/fixed_point_stream_convolution.h:78) [46]  (2.552 ns)
	'xor' operation 1 bit ('rev', ./../hw_library/fixed_point_stream_convolution.h:78) [47]  (0.000 ns)
	'or' operation 1 bit ('or_ln82', ./../hw_library/fixed_point_stream_convolution.h:82) [67]  (0.978 ns)

 <State 3>: 3.202ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [63]  (3.202 ns)

 <State 4>: 3.202ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [63]  (3.202 ns)

 <State 5>: 3.202ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [63]  (3.202 ns)

 <State 6>: 3.202ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [63]  (3.202 ns)

 <State 7>: 3.202ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [63]  (3.202 ns)

 <State 8>: 3.202ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [63]  (3.202 ns)

 <State 9>: 5.075ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln79', ./../hw_library/fixed_point_stream_convolution.h:79) [63]  (3.202 ns)
	blocking operation 1.87264 ns on control path)

 <State 10>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn_a', ./../hw_library/fixed_point_stream_convolution.h:83) on port 'connect_1' (./../hw_library/fixed_point_stream_convolution.h:83) [70]  (3.581 ns)
	fifo write operation ('write_ln86', ./../hw_library/fixed_point_stream_convolution.h:86) on port 'connect_2' (./../hw_library/fixed_point_stream_convolution.h:86) [95]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
