module matrix_driver(
    input CLK,

    input ADDR[2:0],
    input DATA[15:0],
    output Q[15:0],

    output L_GREEN[7:0],
    output L_RED[7:0],
    output L_GND[7:0],
);

assign L_GREEN = ram_q[7:0];
assign L_RED = ram_q[15:8];
assign L_GND = 8'b1 << line_num;

reg cnt[17:0] = 18'b0;
wire sync = cnt[17];
always @(posedge CLK) begin
    cnt = cnt + 18'b1;
end

wire [15:0]ram_q;
wire [2:0]ram_addr = line_num;
wire wren_b_sig = 1'b0;
wire [15:0]data_b_sig = 16'b0;
m_ram m_ram_inst(
    .address_a(ADDR),
    .address_b(ram_addr),
    .clock(CLK),
    .data_a(DATA),
    .data_b(data_b_sig),
    .wren_a(WREN),
    .wren_b(wren_b_sig),
    .q_a(Q),
    .q_b(ram_q)
);

reg [2:0]line_num = 3'b0;

always @(posedge sync) begin
    line_num = line_num + 3'b1;
end

endmodule
