// Seed: 1705126342
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    output id_3
    , id_4
);
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  assign (strong1, strong0) id_7 = 1 ? id_5 : 1;
endmodule
