
*** Running vivado
    with args -log alchitry_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4412
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1295.625 ; gain = 439.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/pipeline.sv:7]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/pipeline.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4_32_bit' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/mux_4_32_bit.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/mux_4_32_bit.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_32_bit' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/mux_4_32_bit.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/mux_2.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compare_last_bit' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/compare_last_bit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_last_bit' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/compare_last_bit.sv:7]
INFO: [Synth 8-6157] synthesizing module 'rca' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/rca.sv:7]
	Parameter BITS bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'fa' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'fa' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'rca' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/rca.sv:7]
INFO: [Synth 8-6157] synthesizing module 'boolean' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/boolean.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/mux_4.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/boolean.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'left_shifter' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/left_shifter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'left_shifter' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'right_shifter' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/right_shifter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'right_shifter' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/right_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'arith_right_shifter' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/arith_right_shifter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'arith_right_shifter' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/arith_right_shifter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'clamp' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/clamp.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/clamp.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'clamp' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/clamp.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/bin_to_dec.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter LEADING_ZEROS bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/bin_to_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/regfile.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/regfile.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4_32_bit_1_sel' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/mux_4_32_bit_1_sel.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/mux_4_32_bit_1_sel.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_32_bit_1_sel' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/mux_4_32_bit_1_sel.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b011 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/decoder.sv:7]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/alchitry_top.sv:282]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-7129] Port b[31] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[30] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[29] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[28] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[27] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[26] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[25] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[24] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[23] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[22] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[21] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[20] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[19] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[18] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[17] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[16] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module arith_right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[31] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[30] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[29] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[28] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[27] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[26] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[25] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[24] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[23] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[22] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[21] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[20] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[19] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[18] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[17] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[16] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module right_shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[31] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[24] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[23] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[22] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[21] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[20] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[19] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[18] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[17] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[16] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[7] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[6] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[5] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[4] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[3] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[31] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[30] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[29] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[28] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[27] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[26] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[25] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[24] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[23] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[22] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[21] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[20] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[19] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[18] in module compare_last_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[17] in module compare_last_bit is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1409.551 ; gain = 553.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1409.551 ; gain = 553.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1409.551 ; gain = 553.355
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1409.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/strik/Documents/alchitry/maimai/build/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/strik/Documents/alchitry/maimai/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/strik/Documents/alchitry/maimai/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/strik/Documents/alchitry/maimai/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/strik/Documents/alchitry/maimai/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1469.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1469.938 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.938 ; gain = 613.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.938 ; gain = 613.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.938 ; gain = 613.742
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'alchitry_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE10 |            000000000000000000001 |                            00000
                 iSTATE8 |            000000000000000000010 |                            00001
                iSTATE15 |            000000000000000000100 |                            01001
                iSTATE16 |            000000000000000001000 |                            01000
                iSTATE12 |            000000000000000010000 |                            00111
                iSTATE11 |            000000000000000100000 |                            01010
                 iSTATE9 |            000000000000001000000 |                            01011
                 iSTATE1 |            000000000000010000000 |                            01100
                 iSTATE0 |            000000000000100000000 |                            01101
                  iSTATE |            000000000001000000000 |                            01110
                iSTATE18 |            000000000010000000000 |                            01111
                 iSTATE6 |            000000000100000000000 |                            00010
                 iSTATE4 |            000000001000000000000 |                            00011
                iSTATE19 |            000000010000000000000 |                            00100
                iSTATE17 |            000000100000000000000 |                            00101
                iSTATE13 |            000001000000000000000 |                            00110
                 iSTATE7 |            000010000000000000000 |                            10000
                 iSTATE5 |            000100000000000000000 |                            10001
                 iSTATE3 |            001000000000000000000 |                            10010
                 iSTATE2 |            010000000000000000000 |                            10011
                iSTATE14 |            100000000000000000000 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'one-hot' in module 'alchitry_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1469.938 ; gain = 613.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 20    
	  31 Input   21 Bit        Muxes := 1     
	  10 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	  10 Input   10 Bit        Muxes := 1     
	  10 Input    7 Bit        Muxes := 1     
	  21 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	  12 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	  21 Input    3 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 33    
	   8 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	  21 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1469.938 ; gain = 613.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1469.938 ; gain = 613.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1616.656 ; gain = 760.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1616.656 ; gain = 760.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.539 ; gain = 761.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.539 ; gain = 761.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.539 ; gain = 761.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.539 ; gain = 761.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.539 ; gain = 761.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.539 ; gain = 761.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    30|
|3     |LUT1   |    15|
|4     |LUT2   |    25|
|5     |LUT3   |    74|
|6     |LUT4   |    59|
|7     |LUT5   |   125|
|8     |LUT6   |   339|
|9     |MUXF7  |    32|
|10    |FDPE   |     4|
|11    |FDRE   |   366|
|12    |FDSE   |    30|
|13    |IBUF   |     7|
|14    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.539 ; gain = 761.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1617.539 ; gain = 700.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1617.539 ; gain = 761.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1629.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1633.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: aab2845a
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1633.328 ; gain = 1170.094
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1633.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/strik/Documents/alchitry/maimai/build/vivado/maimai.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  4 14:48:44 2025...
