dict set slaves CONTROL_BUS {ports {arr_0_i {type i_ap_none width 32} arr_0_o {type o_ap_vld width 32} arr_1_i {type i_ap_none width 32} arr_1_o {type o_ap_vld width 32} arr_2_i {type i_ap_none width 32} arr_2_o {type o_ap_vld width 32} arr_3_i {type i_ap_none width 32} arr_3_o {type o_ap_vld width 32} arr_4_i {type i_ap_none width 32} arr_4_o {type o_ap_vld width 32} arr_5_i {type i_ap_none width 32} arr_5_o {type o_ap_vld width 32} arr_6_i {type i_ap_none width 32} arr_6_o {type o_ap_vld width 32} arr_7_i {type i_ap_none width 32} arr_7_o {type o_ap_vld width 32} arr_8_i {type i_ap_none width 32} arr_8_o {type o_ap_vld width 32} ap_start {type ap_ctrl width 1} ap_done {type ap_ctrl width 1} ap_ready {type ap_ctrl width 1} ap_idle {type ap_ctrl width 1}} mems {} has_ctrl 1}
set datawidth 32
set addrwidth 64
set intr_clr_mode TOW
