library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity Full_Sub  is
  port (A, B,C: in std_logic; OUTPUT: out std_logic);
end entity OR_GATE;

architecture Struct of Full_Sub is
  signal A_BAR, B_BAR : std_logic;
begin
  -- component instances
  NAND1: NAND_2 port map (A => A, B => B_B, Y => A_B);
  NAND2: NAND_2 port map (A => A, B => B, Y => B_B);
  NAND3: NAND_2 port map (A => B_B, B => B, Y => C_C);
  NAND4: NAND_2 port map (A => A_B, B => C_C, Y => D_D);
  NAND5: NAND_2 port map (A => D_D, B => E_E, Y => F_F);
  NAND6: NAND_2 port map (A => D_D, B => C, Y => E_E);
  NAND7: NAND_2 port map (A => E_E, B => C, Y => G_G);
end Struct;