{
  "module_name": "dcn30_hubbub.c",
  "hash_id": "d028be5e4f1455bfa1e454216e4388f56cacf70c82f125c574bf259ec42b021e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_hubbub.c",
  "human_readable_source": " \n\n\n#include \"dm_services.h\"\n#include \"reg_helper.h\"\n#include \"dcn30_hubbub.h\"\n\n\n#define CTX \\\n\thubbub1->base.ctx\n#define DC_LOGGER \\\n\thubbub1->base.ctx->logger\n#define REG(reg)\\\n\thubbub1->regs->reg\n\n#undef FN\n#define FN(reg_name, field_name) \\\n\thubbub1->shifts->field_name, hubbub1->masks->field_name\n\n#ifdef NUM_VMID\n#undef NUM_VMID\n#endif\n#define NUM_VMID 16\n\n\nstatic uint32_t convert_and_clamp(\n\tuint32_t wm_ns,\n\tuint32_t refclk_mhz,\n\tuint32_t clamp_value)\n{\n\tuint32_t ret_val = 0;\n\tret_val = wm_ns * refclk_mhz;\n\tret_val /= 1000;\n\n\tif (ret_val > clamp_value)\n\t\tret_val = clamp_value;\n\n\treturn ret_val;\n}\n\nint hubbub3_init_dchub_sys_ctx(struct hubbub *hubbub,\n\t\tstruct dcn_hubbub_phys_addr_config *pa_config)\n{\n\tstruct dcn20_hubbub *hubbub1 = TO_DCN20_HUBBUB(hubbub);\n\tstruct dcn_vmid_page_table_config phys_config;\n\n\tREG_SET(DCN_VM_FB_LOCATION_BASE, 0,\n\t\t\tFB_BASE, pa_config->system_aperture.fb_base >> 24);\n\tREG_SET(DCN_VM_FB_LOCATION_TOP, 0,\n\t\t\tFB_TOP, pa_config->system_aperture.fb_top >> 24);\n\tREG_SET(DCN_VM_FB_OFFSET, 0,\n\t\t\tFB_OFFSET, pa_config->system_aperture.fb_offset >> 24);\n\tREG_SET(DCN_VM_AGP_BOT, 0,\n\t\t\tAGP_BOT, pa_config->system_aperture.agp_bot >> 24);\n\tREG_SET(DCN_VM_AGP_TOP, 0,\n\t\t\tAGP_TOP, pa_config->system_aperture.agp_top >> 24);\n\tREG_SET(DCN_VM_AGP_BASE, 0,\n\t\t\tAGP_BASE, pa_config->system_aperture.agp_base >> 24);\n\n\tif (pa_config->gart_config.page_table_start_addr != pa_config->gart_config.page_table_end_addr) {\n\t\tphys_config.page_table_start_addr = pa_config->gart_config.page_table_start_addr >> 12;\n\t\tphys_config.page_table_end_addr = pa_config->gart_config.page_table_end_addr >> 12;\n\t\tphys_config.page_table_base_addr = pa_config->gart_config.page_table_base_addr;\n\t\tphys_config.depth = 0;\n\t\tphys_config.block_size = 0;\n\t\t\n\t\tdcn20_vmid_setup(&hubbub1->vmid[0], &phys_config);\n\t}\n\n\treturn NUM_VMID;\n}\n\nbool hubbub3_program_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower)\n{\n\tstruct dcn20_hubbub *hubbub1 = TO_DCN20_HUBBUB(hubbub);\n\tbool wm_pending = false;\n\n\tif (hubbub21_program_urgent_watermarks(hubbub, watermarks, refclk_mhz, safe_to_lower))\n\t\twm_pending = true;\n\n\tif (hubbub21_program_stutter_watermarks(hubbub, watermarks, refclk_mhz, safe_to_lower))\n\t\twm_pending = true;\n\n\tif (hubbub21_program_pstate_watermarks(hubbub, watermarks, refclk_mhz, safe_to_lower))\n\t\twm_pending = true;\n\n\t \n\tREG_SET(DCHUBBUB_ARB_SAT_LEVEL, 0,\n\t\t\tDCHUBBUB_ARB_SAT_LEVEL, 60 * refclk_mhz);\n\tREG_UPDATE(DCHUBBUB_ARB_DF_REQ_OUTSTAND,\n\t\t\tDCHUBBUB_ARB_MIN_REQ_OUTSTAND, 0x1FF);\n\n\thubbub1_allow_self_refresh_control(hubbub, !hubbub->ctx->dc->debug.disable_stutter);\n\n\treturn wm_pending;\n}\n\nbool hubbub3_dcc_support_swizzle(\n\t\tenum swizzle_mode_values swizzle,\n\t\tunsigned int bytes_per_element,\n\t\tenum segment_order *segment_order_horz,\n\t\tenum segment_order *segment_order_vert)\n{\n\tbool standard_swizzle = false;\n\tbool display_swizzle = false;\n\tbool render_swizzle = false;\n\n\tswitch (swizzle) {\n\tcase DC_SW_4KB_S:\n\tcase DC_SW_64KB_S:\n\tcase DC_SW_VAR_S:\n\tcase DC_SW_4KB_S_X:\n\tcase DC_SW_64KB_S_X:\n\tcase DC_SW_VAR_S_X:\n\t\tstandard_swizzle = true;\n\t\tbreak;\n\tcase DC_SW_4KB_R:\n\tcase DC_SW_64KB_R:\n\tcase DC_SW_VAR_R:\n\tcase DC_SW_4KB_R_X:\n\tcase DC_SW_64KB_R_X:\n\tcase DC_SW_VAR_R_X:\n\t\trender_swizzle = true;\n\t\tbreak;\n\tcase DC_SW_4KB_D:\n\tcase DC_SW_64KB_D:\n\tcase DC_SW_VAR_D:\n\tcase DC_SW_4KB_D_X:\n\tcase DC_SW_64KB_D_X:\n\tcase DC_SW_VAR_D_X:\n\t\tdisplay_swizzle = true;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tif (standard_swizzle) {\n\t\tif (bytes_per_element == 1) {\n\t\t\t*segment_order_horz = segment_order__contiguous;\n\t\t\t*segment_order_vert = segment_order__na;\n\t\t\treturn true;\n\t\t}\n\t\tif (bytes_per_element == 2) {\n\t\t\t*segment_order_horz = segment_order__non_contiguous;\n\t\t\t*segment_order_vert = segment_order__contiguous;\n\t\t\treturn true;\n\t\t}\n\t\tif (bytes_per_element == 4) {\n\t\t\t*segment_order_horz = segment_order__non_contiguous;\n\t\t\t*segment_order_vert = segment_order__contiguous;\n\t\t\treturn true;\n\t\t}\n\t\tif (bytes_per_element == 8) {\n\t\t\t*segment_order_horz = segment_order__na;\n\t\t\t*segment_order_vert = segment_order__contiguous;\n\t\t\treturn true;\n\t\t}\n\t}\n\tif (render_swizzle) {\n\t\tif (bytes_per_element == 1) {\n\t\t\t*segment_order_horz = segment_order__contiguous;\n\t\t\t*segment_order_vert = segment_order__na;\n\t\t\treturn true;\n\t\t}\n\t\tif (bytes_per_element == 2) {\n\t\t\t*segment_order_horz = segment_order__non_contiguous;\n\t\t\t*segment_order_vert = segment_order__contiguous;\n\t\t\treturn true;\n\t\t}\n\t\tif (bytes_per_element == 4) {\n\t\t\t*segment_order_horz = segment_order__contiguous;\n\t\t\t*segment_order_vert = segment_order__non_contiguous;\n\t\t\treturn true;\n\t\t}\n\t\tif (bytes_per_element == 8) {\n\t\t\t*segment_order_horz = segment_order__contiguous;\n\t\t\t*segment_order_vert = segment_order__non_contiguous;\n\t\t\treturn true;\n\t\t}\n\t}\n\tif (display_swizzle && bytes_per_element == 8) {\n\t\t*segment_order_horz = segment_order__contiguous;\n\t\t*segment_order_vert = segment_order__non_contiguous;\n\t\treturn true;\n\t}\n\n\treturn false;\n}\n\nstatic void hubbub3_get_blk256_size(unsigned int *blk256_width, unsigned int *blk256_height,\n\t\tunsigned int bytes_per_element)\n{\n\t \n\t \n\tif (bytes_per_element == 1) {\n\t\t*blk256_width = 16;\n\t\t*blk256_height = 16;\n\t} else if (bytes_per_element == 2) {\n\t\t*blk256_width = 16;\n\t\t*blk256_height = 8;\n\t} else if (bytes_per_element == 4) {\n\t\t*blk256_width = 8;\n\t\t*blk256_height = 8;\n\t} else if (bytes_per_element == 8) {\n\t\t*blk256_width = 8;\n\t\t*blk256_height = 4;\n\t}\n}\n\nstatic void hubbub3_det_request_size(\n\t\tunsigned int detile_buf_size,\n\t\tunsigned int height,\n\t\tunsigned int width,\n\t\tunsigned int bpe,\n\t\tbool *req128_horz_wc,\n\t\tbool *req128_vert_wc)\n{\n\tunsigned int blk256_height = 0;\n\tunsigned int blk256_width = 0;\n\tunsigned int swath_bytes_horz_wc, swath_bytes_vert_wc;\n\n\thubbub3_get_blk256_size(&blk256_width, &blk256_height, bpe);\n\n\tswath_bytes_horz_wc = width * blk256_height * bpe;\n\tswath_bytes_vert_wc = height * blk256_width * bpe;\n\n\t*req128_horz_wc = (2 * swath_bytes_horz_wc <= detile_buf_size) ?\n\t\t\tfalse :  \n\t\t\ttrue;  \n\n\t*req128_vert_wc = (2 * swath_bytes_vert_wc <= detile_buf_size) ?\n\t\t\tfalse :  \n\t\t\ttrue;  \n}\n\nbool hubbub3_get_dcc_compression_cap(struct hubbub *hubbub,\n\t\tconst struct dc_dcc_surface_param *input,\n\t\tstruct dc_surface_dcc_cap *output)\n{\n\tstruct dc *dc = hubbub->ctx->dc;\n\t \n\tenum dcc_control dcc_control;\n\tunsigned int bpe;\n\tenum segment_order segment_order_horz, segment_order_vert;\n\tbool req128_horz_wc, req128_vert_wc;\n\n\tmemset(output, 0, sizeof(*output));\n\n\tif (dc->debug.disable_dcc == DCC_DISABLE)\n\t\treturn false;\n\n\tif (!hubbub->funcs->dcc_support_pixel_format(input->format,\n\t\t\t&bpe))\n\t\treturn false;\n\n\tif (!hubbub->funcs->dcc_support_swizzle(input->swizzle_mode, bpe,\n\t\t\t&segment_order_horz, &segment_order_vert))\n\t\treturn false;\n\n\thubbub3_det_request_size(TO_DCN20_HUBBUB(hubbub)->detile_buf_size,\n\t\t\tinput->surface_size.height,  input->surface_size.width,\n\t\t\tbpe, &req128_horz_wc, &req128_vert_wc);\n\n\tif (!req128_horz_wc && !req128_vert_wc) {\n\t\tdcc_control = dcc_control__256_256_xxx;\n\t} else if (input->scan == SCAN_DIRECTION_HORIZONTAL) {\n\t\tif (!req128_horz_wc)\n\t\t\tdcc_control = dcc_control__256_256_xxx;\n\t\telse if (segment_order_horz == segment_order__contiguous)\n\t\t\tdcc_control = dcc_control__128_128_xxx;\n\t\telse\n\t\t\tdcc_control = dcc_control__256_64_64;\n\t} else if (input->scan == SCAN_DIRECTION_VERTICAL) {\n\t\tif (!req128_vert_wc)\n\t\t\tdcc_control = dcc_control__256_256_xxx;\n\t\telse if (segment_order_vert == segment_order__contiguous)\n\t\t\tdcc_control = dcc_control__128_128_xxx;\n\t\telse\n\t\t\tdcc_control = dcc_control__256_64_64;\n\t} else {\n\t\tif ((req128_horz_wc &&\n\t\t\tsegment_order_horz == segment_order__non_contiguous) ||\n\t\t\t(req128_vert_wc &&\n\t\t\tsegment_order_vert == segment_order__non_contiguous))\n\t\t\t \n\t\t\tdcc_control = dcc_control__256_64_64;\n\t\telse\n\t\t\t \n\t\t\tdcc_control = dcc_control__128_128_xxx;\n\t}\n\n\t \n\tif ((bpe == 2) && (input->swizzle_mode == DC_SW_64KB_R_X))\n\t\tdcc_control = dcc_control__128_128_xxx;\n\n\tif (dc->debug.disable_dcc == DCC_HALF_REQ_DISALBE &&\n\t\tdcc_control != dcc_control__256_256_xxx)\n\t\treturn false;\n\n\tswitch (dcc_control) {\n\tcase dcc_control__256_256_xxx:\n\t\toutput->grph.rgb.max_uncompressed_blk_size = 256;\n\t\toutput->grph.rgb.max_compressed_blk_size = 256;\n\t\toutput->grph.rgb.independent_64b_blks = false;\n\t\toutput->grph.rgb.dcc_controls.dcc_256_256_unconstrained = 1;\n\t\toutput->grph.rgb.dcc_controls.dcc_256_128_128 = 1;\n\t\tbreak;\n\tcase dcc_control__128_128_xxx:\n\t\toutput->grph.rgb.max_uncompressed_blk_size = 128;\n\t\toutput->grph.rgb.max_compressed_blk_size = 128;\n\t\toutput->grph.rgb.independent_64b_blks = false;\n\t\toutput->grph.rgb.dcc_controls.dcc_128_128_uncontrained = 1;\n\t\toutput->grph.rgb.dcc_controls.dcc_256_128_128 = 1;\n\t\tbreak;\n\tcase dcc_control__256_64_64:\n\t\toutput->grph.rgb.max_uncompressed_blk_size = 256;\n\t\toutput->grph.rgb.max_compressed_blk_size = 64;\n\t\toutput->grph.rgb.independent_64b_blks = true;\n\t\toutput->grph.rgb.dcc_controls.dcc_256_64_64 = 1;\n\t\tbreak;\n\tcase dcc_control__256_128_128:\n\t\toutput->grph.rgb.max_uncompressed_blk_size = 256;\n\t\toutput->grph.rgb.max_compressed_blk_size = 128;\n\t\toutput->grph.rgb.independent_64b_blks = false;\n\t\toutput->grph.rgb.dcc_controls.dcc_256_128_128 = 1;\n\t\tbreak;\n\t}\n\toutput->capable = true;\n\toutput->const_color_support = true;\n\n\treturn true;\n}\n\nvoid hubbub3_force_wm_propagate_to_pipes(struct hubbub *hubbub)\n{\n\tstruct dcn20_hubbub *hubbub1 = TO_DCN20_HUBBUB(hubbub);\n\tuint32_t refclk_mhz = hubbub->ctx->dc->res_pool->ref_clocks.dchub_ref_clock_inKhz / 1000;\n\tuint32_t prog_wm_value = convert_and_clamp(hubbub1->watermarks.a.urgent_ns,\n\t\t\trefclk_mhz, 0x1fffff);\n\n\tREG_SET_2(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A, 0,\n\t\t\tDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A, prog_wm_value,\n\t\t\tDCHUBBUB_ARB_VM_ROW_URGENCY_WATERMARK_A, prog_wm_value);\n}\n\nvoid hubbub3_force_pstate_change_control(struct hubbub *hubbub,\n\t\tbool force, bool allow)\n{\n\tstruct dcn20_hubbub *hubbub1 = TO_DCN20_HUBBUB(hubbub);\n\n\tREG_UPDATE_2(DCHUBBUB_ARB_DRAM_STATE_CNTL,\n\t\t\tDCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_VALUE, allow,\n\t\t\tDCHUBBUB_ARB_ALLOW_PSTATE_CHANGE_FORCE_ENABLE, force);\n}\n\n \nvoid hubbub3_init_watermarks(struct hubbub *hubbub)\n{\n\tstruct dcn20_hubbub *hubbub1 = TO_DCN20_HUBBUB(hubbub);\n\tuint32_t reg;\n\n\treg = REG_READ(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A);\n\tREG_WRITE(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B, reg);\n\tREG_WRITE(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C, reg);\n\tREG_WRITE(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D, reg);\n\n\treg = REG_READ(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A);\n\tREG_WRITE(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B, reg);\n\tREG_WRITE(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C, reg);\n\tREG_WRITE(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D, reg);\n\n\treg = REG_READ(DCHUBBUB_ARB_FRAC_URG_BW_NOM_A);\n\tREG_WRITE(DCHUBBUB_ARB_FRAC_URG_BW_NOM_B, reg);\n\tREG_WRITE(DCHUBBUB_ARB_FRAC_URG_BW_NOM_C, reg);\n\tREG_WRITE(DCHUBBUB_ARB_FRAC_URG_BW_NOM_D, reg);\n\n\treg = REG_READ(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A);\n\tREG_WRITE(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B, reg);\n\tREG_WRITE(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C, reg);\n\tREG_WRITE(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D, reg);\n\n\treg = REG_READ(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A);\n\tREG_WRITE(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B, reg);\n\tREG_WRITE(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C, reg);\n\tREG_WRITE(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D, reg);\n\n\treg = REG_READ(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A);\n\tREG_WRITE(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B, reg);\n\tREG_WRITE(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C, reg);\n\tREG_WRITE(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D, reg);\n\n\treg = REG_READ(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A);\n\tREG_WRITE(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B, reg);\n\tREG_WRITE(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C, reg);\n\tREG_WRITE(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D, reg);\n}\n\nstatic const struct hubbub_funcs hubbub30_funcs = {\n\t.update_dchub = hubbub2_update_dchub,\n\t.init_dchub_sys_ctx = hubbub3_init_dchub_sys_ctx,\n\t.init_vm_ctx = hubbub2_init_vm_ctx,\n\t.dcc_support_swizzle = hubbub3_dcc_support_swizzle,\n\t.dcc_support_pixel_format = hubbub2_dcc_support_pixel_format,\n\t.get_dcc_compression_cap = hubbub3_get_dcc_compression_cap,\n\t.wm_read_state = hubbub21_wm_read_state,\n\t.get_dchub_ref_freq = hubbub2_get_dchub_ref_freq,\n\t.program_watermarks = hubbub3_program_watermarks,\n\t.allow_self_refresh_control = hubbub1_allow_self_refresh_control,\n\t.is_allow_self_refresh_enabled = hubbub1_is_allow_self_refresh_enabled,\n\t.verify_allow_pstate_change_high = hubbub1_verify_allow_pstate_change_high,\n\t.force_wm_propagate_to_pipes = hubbub3_force_wm_propagate_to_pipes,\n\t.force_pstate_change_control = hubbub3_force_pstate_change_control,\n\t.init_watermarks = hubbub3_init_watermarks,\n\t.hubbub_read_state = hubbub2_read_state,\n};\n\nvoid hubbub3_construct(struct dcn20_hubbub *hubbub3,\n\tstruct dc_context *ctx,\n\tconst struct dcn_hubbub_registers *hubbub_regs,\n\tconst struct dcn_hubbub_shift *hubbub_shift,\n\tconst struct dcn_hubbub_mask *hubbub_mask)\n{\n\thubbub3->base.ctx = ctx;\n\thubbub3->base.funcs = &hubbub30_funcs;\n\thubbub3->regs = hubbub_regs;\n\thubbub3->shifts = hubbub_shift;\n\thubbub3->masks = hubbub_mask;\n\n\thubbub3->debug_test_index_pstate = 0xB;\n\thubbub3->detile_buf_size = 184 * 1024;  \n}\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}