--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0LTX_N     |   -4.403(F)|      FAST  |    6.419(F)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(F)|      FAST  |    6.420(F)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    7.157(R)|      SLOW  |   -3.274(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    5.580(R)|      SLOW  |   -2.798(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.726(R)|      SLOW  |   -2.424(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.460(R)|      SLOW  |         2.660(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.440(F)|      SLOW  |         2.666(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.502(R)|      SLOW  |         2.676(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.482(F)|      SLOW  |         2.682(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         8.012(R)|      SLOW  |         4.640(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
GPIO3                      |        16.117(R)|      SLOW  |         7.598(R)|      FAST  |CLOCK_100         |   0.000|
                           |        16.327(F)|      SLOW  |         7.238(F)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        10.935(R)|      SLOW  |         6.904(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.693(R)|      SLOW  |         6.749(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |        10.102(R)|      SLOW  |         6.410(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        10.334(F)|      SLOW  |         6.692(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        11.005(F)|      SLOW  |         7.160(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |        10.558(F)|      SLOW  |         6.855(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        11.873(F)|      SLOW  |         7.760(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        11.776(F)|      SLOW  |         7.680(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        11.631(F)|      SLOW  |         7.586(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        11.776(F)|      SLOW  |         7.562(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        11.649(F)|      SLOW  |         7.496(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |        10.339(F)|      SLOW  |         6.709(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        11.623(F)|      SLOW  |         7.467(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        11.361(F)|      SLOW  |         7.341(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        11.325(F)|      SLOW  |         7.274(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        12.105(F)|      SLOW  |         7.748(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |        10.376(F)|      SLOW  |         6.753(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        11.326(F)|      SLOW  |         7.283(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        11.309(F)|      SLOW  |         7.288(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        12.759(F)|      SLOW  |         8.231(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        12.632(F)|      SLOW  |         8.189(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        13.586(F)|      SLOW  |         8.775(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        13.443(F)|      SLOW  |         8.699(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |        10.086(F)|      SLOW  |         6.549(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |        10.265(F)|      SLOW  |         6.663(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |        10.251(F)|      SLOW  |         6.654(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        12.528(F)|      SLOW  |         8.167(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        11.870(F)|      SLOW  |         7.696(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         9.608(R)|      SLOW  |         6.267(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.660(R)|      SLOW  |         5.595(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        14.349(R)|      SLOW  |         7.063(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        12.459(R)|      SLOW  |         6.570(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        12.459(R)|      SLOW  |         6.515(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        12.710(R)|      SLOW  |         7.288(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        12.710(R)|      SLOW  |         7.351(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        14.325(R)|      SLOW  |         7.896(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        14.325(R)|      SLOW  |         7.904(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        12.820(R)|      SLOW  |         7.225(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        14.902(R)|      SLOW  |         8.270(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        14.667(R)|      SLOW  |         8.664(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        12.752(R)|      SLOW  |         7.977(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |        12.860(R)|      SLOW  |         7.594(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |        12.471(R)|      SLOW  |         7.594(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |        11.352(R)|      SLOW  |         5.933(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |        10.883(R)|      SLOW  |         6.255(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         9.915(R)|      SLOW  |         6.223(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |        11.545(R)|      SLOW  |         6.115(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        13.401(R)|      SLOW  |         8.208(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |        11.691(R)|      SLOW  |         6.477(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |        11.693(R)|      SLOW  |         6.240(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        13.710(R)|      SLOW  |         6.950(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |        12.427(R)|      SLOW  |         6.589(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        13.718(R)|      SLOW  |         7.627(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        12.374(R)|      SLOW  |         7.700(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        12.913(R)|      SLOW  |         6.729(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |        12.003(R)|      SLOW  |         7.208(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |        11.661(R)|      SLOW  |         7.192(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        13.583(R)|      SLOW  |         7.746(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        12.963(R)|      SLOW  |         6.630(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        13.406(R)|      SLOW  |         6.852(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        14.167(R)|      SLOW  |         7.133(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        14.167(R)|      SLOW  |         6.822(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.245(R)|      SLOW  |         3.299(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         8.825(R)|      SLOW  |         5.749(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         7.575(R)|      SLOW  |         4.945(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        13.943(R)|      SLOW  |         8.761(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   10.004|   10.004|    2.300|    4.223|
RESET          |   19.791|   19.791|   19.810|   19.810|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.471|    7.767|         |         |
GPIFII_PCLK_IN |    6.454|         |         |         |
RESET          |   10.961|   10.961|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.317|         |
RESET          |         |         |    2.128|    2.128|
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 11 15:37:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 600 MB



