--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf constrain.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 45 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point uut/count_6 (SLICE_X4Y60.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/count_0 (FF)
  Destination:          uut/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.484ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/count_0 to uut/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y59.AQ       Tcko                  0.408   uut/count<3>
                                                       uut/count_0
    SLICE_X4Y59.A5       net (fanout=1)        0.337   uut/count<0>
    SLICE_X4Y59.COUT     Topcya                0.395   uut/count<3>
                                                       uut/Mcount_count_lut<0>_INV_0
                                                       uut/Mcount_count_cy<3>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   uut/Mcount_count_cy<3>
    SLICE_X4Y60.CLK      Tcinck                0.341   uut/count<7>
                                                       uut/Mcount_count_cy<7>
                                                       uut/count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (1.144ns logic, 0.340ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/count_3 (FF)
  Destination:          uut/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/count_3 to uut/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y59.DQ       Tcko                  0.408   uut/count<3>
                                                       uut/count_3
    SLICE_X4Y59.D5       net (fanout=1)        0.372   uut/count<3>
    SLICE_X4Y59.COUT     Topcyd                0.260   uut/count<3>
                                                       uut/count<3>_rt
                                                       uut/Mcount_count_cy<3>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   uut/Mcount_count_cy<3>
    SLICE_X4Y60.CLK      Tcinck                0.341   uut/count<7>
                                                       uut/Mcount_count_cy<7>
                                                       uut/count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (1.009ns logic, 0.375ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/count_1 (FF)
  Destination:          uut/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.319ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/count_1 to uut/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y59.BQ       Tcko                  0.408   uut/count<3>
                                                       uut/count_1
    SLICE_X4Y59.B5       net (fanout=1)        0.192   uut/count<1>
    SLICE_X4Y59.COUT     Topcyb                0.375   uut/count<3>
                                                       uut/count<1>_rt
                                                       uut/Mcount_count_cy<3>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   uut/Mcount_count_cy<3>
    SLICE_X4Y60.CLK      Tcinck                0.341   uut/count<7>
                                                       uut/Mcount_count_cy<7>
                                                       uut/count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (1.124ns logic, 0.195ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point uut/count_7 (SLICE_X4Y60.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/count_0 (FF)
  Destination:          uut/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.484ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/count_0 to uut/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y59.AQ       Tcko                  0.408   uut/count<3>
                                                       uut/count_0
    SLICE_X4Y59.A5       net (fanout=1)        0.337   uut/count<0>
    SLICE_X4Y59.COUT     Topcya                0.395   uut/count<3>
                                                       uut/Mcount_count_lut<0>_INV_0
                                                       uut/Mcount_count_cy<3>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   uut/Mcount_count_cy<3>
    SLICE_X4Y60.CLK      Tcinck                0.341   uut/count<7>
                                                       uut/Mcount_count_cy<7>
                                                       uut/count_7
    -------------------------------------------------  ---------------------------
    Total                                      1.484ns (1.144ns logic, 0.340ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/count_3 (FF)
  Destination:          uut/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/count_3 to uut/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y59.DQ       Tcko                  0.408   uut/count<3>
                                                       uut/count_3
    SLICE_X4Y59.D5       net (fanout=1)        0.372   uut/count<3>
    SLICE_X4Y59.COUT     Topcyd                0.260   uut/count<3>
                                                       uut/count<3>_rt
                                                       uut/Mcount_count_cy<3>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   uut/Mcount_count_cy<3>
    SLICE_X4Y60.CLK      Tcinck                0.341   uut/count<7>
                                                       uut/Mcount_count_cy<7>
                                                       uut/count_7
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (1.009ns logic, 0.375ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/count_1 (FF)
  Destination:          uut/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.319ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/count_1 to uut/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y59.BQ       Tcko                  0.408   uut/count<3>
                                                       uut/count_1
    SLICE_X4Y59.B5       net (fanout=1)        0.192   uut/count<1>
    SLICE_X4Y59.COUT     Topcyb                0.375   uut/count<3>
                                                       uut/count<1>_rt
                                                       uut/Mcount_count_cy<3>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   uut/Mcount_count_cy<3>
    SLICE_X4Y60.CLK      Tcinck                0.341   uut/count<7>
                                                       uut/Mcount_count_cy<7>
                                                       uut/count_7
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (1.124ns logic, 0.195ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point uut/count_5 (SLICE_X4Y60.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/count_0 (FF)
  Destination:          uut/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.472ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/count_0 to uut/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y59.AQ       Tcko                  0.408   uut/count<3>
                                                       uut/count_0
    SLICE_X4Y59.A5       net (fanout=1)        0.337   uut/count<0>
    SLICE_X4Y59.COUT     Topcya                0.395   uut/count<3>
                                                       uut/Mcount_count_lut<0>_INV_0
                                                       uut/Mcount_count_cy<3>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   uut/Mcount_count_cy<3>
    SLICE_X4Y60.CLK      Tcinck                0.329   uut/count<7>
                                                       uut/Mcount_count_cy<7>
                                                       uut/count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (1.132ns logic, 0.340ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/count_3 (FF)
  Destination:          uut/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.372ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/count_3 to uut/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y59.DQ       Tcko                  0.408   uut/count<3>
                                                       uut/count_3
    SLICE_X4Y59.D5       net (fanout=1)        0.372   uut/count<3>
    SLICE_X4Y59.COUT     Topcyd                0.260   uut/count<3>
                                                       uut/count<3>_rt
                                                       uut/Mcount_count_cy<3>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   uut/Mcount_count_cy<3>
    SLICE_X4Y60.CLK      Tcinck                0.329   uut/count<7>
                                                       uut/Mcount_count_cy<7>
                                                       uut/count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.997ns logic, 0.375ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uut/count_1 (FF)
  Destination:          uut/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.307ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uut/count_1 to uut/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y59.BQ       Tcko                  0.408   uut/count<3>
                                                       uut/count_1
    SLICE_X4Y59.B5       net (fanout=1)        0.192   uut/count<1>
    SLICE_X4Y59.COUT     Topcyb                0.375   uut/count<3>
                                                       uut/count<1>_rt
                                                       uut/Mcount_count_cy<3>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   uut/Mcount_count_cy<3>
    SLICE_X4Y60.CLK      Tcinck                0.329   uut/count<7>
                                                       uut/Mcount_count_cy<7>
                                                       uut/count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.307ns (1.112ns logic, 0.195ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uut/count_8 (SLICE_X4Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut/count_8 (FF)
  Destination:          uut/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uut/count_8 to uut/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y61.AQ       Tcko                  0.200   uut/count<8>
                                                       uut/count_8
    SLICE_X4Y61.A6       net (fanout=2)        0.022   uut/count<8>
    SLICE_X4Y61.CLK      Tah         (-Th)    -0.238   uut/count<8>
                                                       uut/count<8>_rt
                                                       uut/Mcount_count_xor<8>
                                                       uut/count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.438ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point uut/count_1 (SLICE_X4Y59.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut/count_1 (FF)
  Destination:          uut/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uut/count_1 to uut/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y59.BQ       Tcko                  0.200   uut/count<3>
                                                       uut/count_1
    SLICE_X4Y59.B5       net (fanout=1)        0.070   uut/count<1>
    SLICE_X4Y59.CLK      Tah         (-Th)    -0.234   uut/count<3>
                                                       uut/count<1>_rt
                                                       uut/Mcount_count_cy<3>
                                                       uut/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point uut/count_5 (SLICE_X4Y60.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uut/count_5 (FF)
  Destination:          uut/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uut/count_5 to uut/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y60.BQ       Tcko                  0.200   uut/count<7>
                                                       uut/count_5
    SLICE_X4Y60.B5       net (fanout=1)        0.070   uut/count<5>
    SLICE_X4Y60.CLK      Tah         (-Th)    -0.234   uut/count<7>
                                                       uut/count<5>_rt
                                                       uut/Mcount_count_cy<7>
                                                       uut/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: uut/count<3>/CLK
  Logical resource: uut/count_0/CK
  Location pin: SLICE_X4Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: uut/count<3>/CLK
  Logical resource: uut/count_1/CK
  Location pin: SLICE_X4Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.526|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 45 paths, 0 nets, and 15 connections

Design statistics:
   Minimum period:   1.730ns{1}   (Maximum frequency: 578.035MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 10 17:29:27 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



