// Seed: 2048342639
module module_0 (
    output id_0,
    output id_1,
    input supply1 id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6
);
  assign id_5 = (1 & ~id_6);
  logic id_7;
  always @(posedge 1 or posedge 1'b0)
    if (1) begin
      id_1 <= 1'h0;
    end
  assign id_7 = id_6;
  logic id_8 = 1;
  logic
      id_9,
      id_10 = SystemTFIdentifier ? id_8 : (1) == 1,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17 (
          .id_0(id_2[1]),
          .id_1(1),
          .id_2(id_3 - 1),
          .id_3(id_10)
      );
endmodule
