-------------------------------------------------------------------------------
-- Copyright (c) 1995/2004 Xilinx, Inc.
-- All Right Reserved.
-------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor : Xilinx
-- \   \   \/     Version : 12.1
--  \   \         Description : Xilinx Functional Simulation Library Component
--  /   /                    16K-Bit Data and 2K-Bit Parity Dual Port Block RAM
-- /___/   /\     Filename : RAMB18SDP.vhd
-- \   \  /  \    Timestamp : Fri Oct 22 04:52:36 PST 2010
--  \___\/\___\
--
-- Revision:
--    10/22/10 - Initial version.
--    03/16/12 - Fixed INIT and SRVAL std to and downto problem (CR 651817).
-- End Revision

----- CELL RAMB18SDP -----

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_SIGNED.all;
use IEEE.STD_LOGIC_ARITH.all;


library unisim;
use unisim.VPKG.all;
use unisim.VCOMPONENTS.all;



entity RAMB18SDP is

generic (
  
    DO_REG : integer := 0;
    INIT : bit_vector := X"000000000";
    INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
    INIT_FILE : string := "NONE";
    SIM_COLLISION_CHECK : string := "ALL";
    SIM_MODE : string := "SAFE";
    SRVAL : bit_vector := X"000000000"
    
  );

port (

    DO : out std_logic_vector(31 downto 0);
    DOP : out std_logic_vector(3 downto 0);
    
    DI : in std_logic_vector(31 downto 0);
    DIP : in std_logic_vector(3 downto 0);
    RDADDR : in std_logic_vector(8 downto 0);
    RDCLK : in std_ulogic;
    RDEN : in std_ulogic;
    REGCE : in std_ulogic;
    SSR : in std_ulogic;
    WE : in std_logic_vector(3 downto 0);
    WRADDR : in std_logic_vector(8 downto 0);
    WRCLK : in std_ulogic;
    WREN : in std_ulogic

  );
end RAMB18SDP;


architecture RAMB18SDP_V of RAMB18SDP is
signal rstram_val: std_ulogic;
signal ADDRA_BUS : std_logic_vector(13 downto 0);
signal ADDRB_BUS : std_logic_vector(13 downto 0);
begin
     ADDRA_BUS <= RDADDR & "11111";
     ADDRB_BUS <= WRADDR & "11111";
     rstram_val <= '0' when (DO_REG = 1) else SSR;
     R1 : RAMB18E1
     generic map (
	DOA_REG => DO_REG,
--        INIT_A => "00" & INIT(0 to 15) & INIT(32 to 33),
        INIT_A => "00" & INIT(2 to 3) & INIT(20 to 35),
--	INIT_B => "00" & INIT(16 to 31) & INIT(34 to 35),
        INIT_B => "00" & INIT(0 to 1) & INIT(4 to 19),
        SRVAL_A => "00" & SRVAL(2 to 3) & SRVAL(20 to 35),
	SRVAL_B => "00" & SRVAL(0 to 1) & SRVAL(4 to 19),
	WRITE_MODE_A => "READ_FIRST",
	WRITE_MODE_B => "READ_FIRST",
	INIT_FILE => INIT_FILE,
	READ_WIDTH_A => 36,
	READ_WIDTH_B => 36,
	WRITE_WIDTH_A => 36,
	WRITE_WIDTH_B => 36,
	SIM_COLLISION_CHECK => SIM_COLLISION_CHECK,
	SIM_DEVICE => "VIRTEX6",
	RSTREG_PRIORITY_A => "REGCE",
	RSTREG_PRIORITY_B => "REGCE",
	RAM_MODE => "SDP",
        INIT_00 => INIT_00, 
	INIT_01 => INIT_01, 
	INIT_02 => INIT_02, 
	INIT_03 => INIT_03, 
	INIT_04 => INIT_04, 
	INIT_05 => INIT_05, 
	INIT_06 => INIT_06, 
	INIT_07 => INIT_07, 
	INIT_08 => INIT_08, 
	INIT_09 => INIT_09, 
	INIT_0A => INIT_0A, 
	INIT_0B => INIT_0B, 
	INIT_0C => INIT_0C, 
	INIT_0D => INIT_0D, 
	INIT_0E => INIT_0E, 
	INIT_0F => INIT_0F, 
	INIT_10 => INIT_10, 
	INIT_11 => INIT_11, 
	INIT_12 => INIT_12, 
	INIT_13 => INIT_13, 
	INIT_14 => INIT_14, 
	INIT_15 => INIT_15, 
	INIT_16 => INIT_16, 
	INIT_17 => INIT_17, 
	INIT_18 => INIT_18, 
	INIT_19 => INIT_19, 
	INIT_1A => INIT_1A, 
	INIT_1B => INIT_1B, 
	INIT_1C => INIT_1C, 
	INIT_1D => INIT_1D, 
	INIT_1E => INIT_1E, 
	INIT_1F => INIT_1F, 
	INIT_20 => INIT_20, 
	INIT_21 => INIT_21, 
	INIT_22 => INIT_22, 
	INIT_23 => INIT_23, 
	INIT_24 => INIT_24, 
	INIT_25 => INIT_25, 
	INIT_26 => INIT_26, 
	INIT_27 => INIT_27, 
	INIT_28 => INIT_28, 
	INIT_29 => INIT_29, 
	INIT_2A => INIT_2A, 
	INIT_2B => INIT_2B, 
	INIT_2C => INIT_2C, 
	INIT_2D => INIT_2D, 
	INIT_2E => INIT_2E, 
	INIT_2F => INIT_2F, 
	INIT_30 => INIT_30, 
	INIT_31 => INIT_31, 
	INIT_32 => INIT_32, 
	INIT_33 => INIT_33, 
	INIT_34 => INIT_34, 
	INIT_35 => INIT_35, 
	INIT_36 => INIT_36, 
	INIT_37 => INIT_37, 
	INIT_38 => INIT_38,
	INIT_39 => INIT_39, 
	INIT_3A => INIT_3A, 
	INIT_3B => INIT_3B, 
	INIT_3C => INIT_3C, 
	INIT_3D => INIT_3D, 
	INIT_3E => INIT_3E, 
	INIT_3F => INIT_3F, 
	INITP_00 => INITP_00, 
	INITP_01 => INITP_01, 
	INITP_02 => INITP_02, 
	INITP_03 => INITP_03, 
	INITP_04 => INITP_04, 
	INITP_05 => INITP_05, 
	INITP_06 => INITP_06, 
	INITP_07 => INITP_07
   )  
      port map (   	
	DOADO => DO(15 downto 0), 
	DOBDO => DO(31 downto 16), 
	DOPADOP => DOP(1 downto 0), 
	DOPBDOP => DOP(3 downto 2), 
	ADDRARDADDR => ADDRA_BUS, 
	ADDRBWRADDR => ADDRB_BUS, 
	CLKARDCLK => RDCLK, 
	CLKBWRCLK => WRCLK, 
	DIADI => DI(15 downto 0), 
	DIBDI => DI(31 downto 16), 
	DIPADIP => DIP(1 downto 0), 
	DIPBDIP => DIP(3 downto 2), 
	ENARDEN => RDEN, 
	ENBWREN => WREN, 
	REGCEAREGCE => REGCE, 
	REGCEB => REGCE, 
	RSTRAMARSTRAM => rstram_val, 
	RSTRAMB => rstram_val, 
	RSTREGARSTREG => SSR,
        RSTREGB => SSR,
        WEA => "00",
        WEBWE => WE
  );
end RAMB18SDP_V;
