---
Project: ["项目"]
title: 
description: 
source: 
author: 
tags: 
created: 2025-06-17 | 15:32
parent: Resource
branch: 
cssclasses:
  - show-property
---
通过**mmio_state**状态机来维护IFU在处理MMIO的状态

| 状态          |      |
| ----------- | ---- |
| idle        | 4‘h0 |
| waitLastCmt | 4'h1 |
| sendReq     | 4'h2 |
| waitResp    | 4‘h8 |


### flush
```
  val f0_flush_from_bpu = fromFtq.flushFromBpu.shouldFlushByStage2(f0_ftq_req.ftqIdx) ||
    fromFtq.flushFromBpu.shouldFlushByStage3(f0_ftq_req.ftqIdx)

  val wb_redirect, mmio_redirect, backend_redirect = WireInit(false.B)
  val f3_wb_not_flush                              = WireInit(false.B)

  backend_redirect := fromFtq.redirect.valid
  f3_flush         := backend_redirect || (wb_redirect && !f3_wb_not_flush)
  f2_flush         := backend_redirect || mmio_redirect || wb_redirect
  f1_flush         := f2_flush
  f0_flush         := f1_flush || f0_flush_from_bpu
```
## 接受MMIO请求
- 状态机 idle -> wait_last_commit
- 进入条件
	- f3_req_ismmio && f3_itlb_pbmt === Pbmt.nc, m_sendReq, m_waitLastCmt
- 预期结果
	- 状态机进入waitLastCmt,查询FTQ中之前的指令是否提交

f3_req_is_mmio: f3_valid && (f3_pmp_mmio || Pbmt.isUncache(f3_itlb_pbmt)) && !ExceptionType.hasException(f3_exception)

| f3_req_ismmio |     |
| ------------- | --- |
|               |     |

```
// --- A1: 从 m_idle 状态的转换 ---
property p_idle_transitions;
  @(posedge clk) disable iff (!rst_n)
  (mmio_state == IDLE_STATE) |-> (
    (f3_req_is_mmio && (f3_itlb_pbmt == PBMT_NC_VALUE)) |-> ##1 (mmio_state == SENDREQ_STATE)
  ) and (
    (f3_req_is_mmio && !(f3_itlb_pbmt == PBMT_NC_VALUE)) |-> ##1 (mmio_state == WAITLASTCMT_STATE)
  ) and (
    !f3_req_is_mmio |-> ##1 (mmio_state == IDLE_STATE) // 停留在 idle
  );
endproperty
assert property (p_idle_transitions) else $error("IDLE state transition violation!");

// --- A2: 从 m_waitLastCmt 状态的转换 ---
property p_waitLastCmt_transitions;
  @(posedge clk) disable iff (!rst_n)
  (mmio_state == WAITLASTCMT_STATE) |-> (
    (is_first_instr) |-> ##1 (mmio_state == SENDREQ_STATE)
  ) and (
    (!is_first_instr && io_mmioCommitRead_mmioLastCommit) |-> ##1 (mmio_state == SENDREQ_STATE)
  ) and (
    (!is_first_instr && !io_mmioCommitRead_mmioLastCommit) |-> ##1 (mmio_state == WAITLASTCMT_STATE) // 停留在 m_waitLastCmt
  );
endproperty
assert property (p_waitLastCmt_transitions) else $error("WAITLASTCMT state transition violation!");

// --- A3: 从 m_sendReq 状态的转换 ---
property p_sendReq_transitions;
  @(posedge clk) disable iff (!rst_n)
  (mmio_state == SENDREQ_STATE) |-> (
    (toUncache_valid && toUncache_ready) |-> ##1 (mmio_state == WAITRESP_STATE)
  ) and (
    (!(toUncache_valid && toUncache_ready)) |-> ##1 (mmio_state == SENDREQ_STATE) // 停留在 m_sendReq
  );
endproperty
assert property (p_sendReq_transitions) else $error("SENDREQ state transition violation!");

// --- A4: 从 m_waitResp 状态的转换 ---
property p_waitResp_transitions;
  @(posedge clk) disable iff (!rst_n)
  (mmio_state == WAITRESP_STATE) |-> (
    (fromUncache_valid && fromUncache_ready && needResend_comb) |-> ##1 (mmio_state == SENDTLB_STATE)
  ) and (
    (fromUncache_valid && fromUncache_ready && !needResend_comb) |-> ##1 (mmio_state == WAITCOMMIT_STATE) // 注意：这里 Chisel 代码里是 m_waitCommit，SVA 中需要有对应的状态定义
  ) and (
    (!(fromUncache_valid && fromUncache_ready)) |-> ##1 (mmio_state == WAITRESP_STATE) // 停留在 m_waitResp
  );
endproperty
assert property (p_waitResp_transitions) else $error("WAITRESP state transition violation!");

// --- A5: 从 m_sendTLB 状态的转换 ---
property p_sendTLB_transitions;
  @(posedge clk) disable iff (!rst_n)
  (mmio_state == SENDTLB_STATE) |-> (
    (iTLBInter_req_valid && iTLBInter_req_ready) |-> ##1 (mmio_state == WAITRESP_STATE) // Chisel 代码里是 m_tlbResp，假设它就是 m_waitResp 或者一个新的状态
  ) and (
    (!(iTLBInter_req_valid && iTLBInter_req_ready)) |-> ##1 (mmio_state == SENDTLB_STATE) // 停留在 m_sendTLB
  );
endproperty
assert property (p_sendTLB_transitions) else $error("SENDTLB state transition violation!");
```