// Seed: 2373466628
module module_0 #(
    parameter id_12 = 32'd50
) (
    input tri1 id_0,
    output wire id_1,
    output tri id_2,
    output tri id_3,
    input wire id_4,
    input supply0 id_5,
    input wire id_6,
    output tri id_7,
    output wor id_8
    , id_11,
    output wor id_9
);
  wire _id_12;
  wire [id_12 : 1] id_13;
endmodule
module module_0 #(
    parameter id_6 = 32'd40,
    parameter id_8 = 32'd81
) (
    input wor id_0,
    input wand id_1,
    output supply1 id_2,
    output wand id_3,
    input tri1 id_4,
    output supply0 id_5,
    output wire _id_6,
    output uwire id_7,
    input tri1 _id_8,
    input tri0 id_9,
    output tri1 id_10,
    output wire module_1,
    input tri id_12,
    output tri0 id_13,
    output tri1 id_14,
    input supply0 id_15,
    input wor id_16
);
  always_ff @* $unsigned(51);
  ;
  logic id_18 = -1'h0;
  logic [id_8 : {  id_6  {  1 'd0 }  }] id_19;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10,
      id_3,
      id_1,
      id_1,
      id_12,
      id_2,
      id_13,
      id_7
  );
  assign modCall_1.id_9 = 0;
  assign id_11 = -1;
endmodule
