========CLOCK============ 0
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 1
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 29 , AddressC 30
immediate 125 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 2
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 28 , AddressC 4
immediate 252 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 125
AddressA 0 , AddressB 29 , AddressC 30
immediate 125 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 3
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 5 , AddressC 5
immediate 5 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 252
AddressA 0 , AddressB 28 , AddressC 4
immediate 252 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 125
AddressA 0 , AddressB 29 , AddressC 30
immediate 125 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 30 , Target loaded False , Is Jump False


*************************
========CLOCK============ 4
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 8 , AddressC 6
immediate 8 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 5
AddressA 0 , AddressB 5 , AddressC 5
immediate 5 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 252
AddressA 0 , AddressB 28 , AddressC 4
immediate 252 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 4 , Target loaded False , Is Jump False


*************************
========CLOCK============ 5
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 8 , AddressC 6
immediate 8 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 5
AddressA 0 , AddressB 5 , AddressC 5
immediate 5 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 5 , Target loaded False , Is Jump False


*************************
========CLOCK============ 6
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 8 , AddressC 6
immediate 8 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 6 , Target loaded False , Is Jump True


*************************
========CLOCK============ 7
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 8
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 0
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 9
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 0
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 20 , Target loaded False , Is Jump False


*************************
========CLOCK============ 10
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 11
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 7
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 1 , RZ 0
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 12
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 0
AddressA 4 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 7
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 1 , RZ 0
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 13
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 252
AddressA 4 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 7
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 14
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 5 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 252
AddressA 4 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 15
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 5 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 16
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 5 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 17
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 18
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 19
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 0
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 20
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 0
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 21
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 0
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 22
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 252
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 23
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 252
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 24
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 252
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 25
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 252 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 252
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 26
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 252 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 252
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 27
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 28
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 29
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 30
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 31
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 32
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 33
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 34
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 5 , RZ 1
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 35
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 5 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 36
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 1
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 5 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 37
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 1
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 38
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 1
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 39
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 1 , RZ 1
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 40
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 1 , RZ 1
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 41
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 4 , RZ 4
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 42
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 4 , RZ 256
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 43
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 4 , RZ 256
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 44
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 256
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 45
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 256 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 256
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 46
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 256 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 256
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 47
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 48
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 49
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 50
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 1
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 51
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 0
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 52
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 1
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 1
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 53
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 2
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 1
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 54
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 5 , RZ 2
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 2
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 55
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 5 , RZ 2
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 56
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 5 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 57
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 2
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 5 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 58
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 2
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 59
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 2
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 60
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 2 , RZ 2
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 8
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 61
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 2 , RZ 2
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 8
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 62
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 8 , RZ 8
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 63
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 8 , RB 0 , RZ 8
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 8 , RZ 260
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 64
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 8 , RB 0 , RZ 8
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 8 , RZ 260
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 65
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 66
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 260 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 67
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 260 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 68
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 5 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 69
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 2
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 5 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 70
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 1
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 5
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 5 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 71
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 5
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 72
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 3
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 73
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 5 , RZ 5
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 3
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 74
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 5 , RZ 5
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 75
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 5 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 76
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 5
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 5 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 77
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 5
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 78
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 5
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 79
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 5 , RZ 5
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 12
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 80
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 5 , RZ 5
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 12
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 81
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 12 , RZ 12
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 82
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 12 , RB 0 , RZ 12
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 12 , RZ 264
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 83
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 12 , RB 0 , RZ 12
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 12 , RZ 264
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 84
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 85
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 264 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 86
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 264 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 87
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 4 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 88
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 4 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 89
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 4 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 90
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 3
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 91
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 4
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 92
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 5 , RZ 5
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 4
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 93
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 5 , RZ 5
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 94
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 5 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 95
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 4 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 5 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 96
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 4 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 97
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 4 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 98
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 4 , RZ 4
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 4 , RB 2 , RZ 16
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 99
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 4 , RZ 4
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 4 , RB 2 , RZ 16
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 100
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 16 , RZ 16
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 101
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 16 , RB 0 , RZ 16
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 16 , RZ 268
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 102
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 16 , RB 0 , RZ 16
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 16 , RZ 268
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 103
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 268 , RB 0 , RZ 268
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 104
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 268 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 268 , RB 0 , RZ 268
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 105
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 268 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 268 , RB 0 , RZ 268
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 106
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 3 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 107
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 3 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 108
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 5
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 3 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 109
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 5 , RZ 5
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 5
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 110
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 5 , RZ 5
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 111
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 5 , RZ 1
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 112
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 5 , RZ 1
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 113
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 2
AddressA 21 , AddressB 29 , AddressC 21
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 114
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 2 , RZ 0
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 8
AddressA 21 , AddressB 29 , AddressC 21
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 115
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 2 , RZ 0
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 8
AddressA 21 , AddressB 29 , AddressC 21
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 116
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 8 , RZ 0
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 117
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 0
AddressA 4 , AddressB 0 , AddressC 23
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 8 , RZ 260
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 118
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 252
AddressA 4 , AddressB 0 , AddressC 23
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 252 , RB 8 , RZ 260
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 22 , Target loaded False , Is Jump False


*************************
========CLOCK============ 119
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 0
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 252 , RB 0 , RZ 252
AddressA 4 , AddressB 0 , AddressC 23
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 23 , Target loaded False , Is Jump False


*************************
========CLOCK============ 120
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 260 , RB 1 , RZ 0
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 121
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 252 , RB 5 , RZ 0
AddressA 4 , AddressB 8 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 260 , RB 1 , RZ 260
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 122
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 125 , RB 0 , RZ 125
AddressA 30 , AddressB 12 , AddressC 30
immediate 12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 252 , RB 5 , RZ 252
AddressA 4 , AddressB 8 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 260 , RB 1 , RZ 260
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 123
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 125 , RB 252 , RZ 0
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 125 , RB 0 , RZ 137
AddressA 30 , AddressB 12 , AddressC 30
immediate 12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 252 , RB 5 , RZ 252
AddressA 4 , AddressB 8 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 124
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 125 , RB 252 , RZ 0
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 125 , RB 0 , RZ 137
AddressA 30 , AddressB 12 , AddressC 30
immediate 12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 30 , Target loaded False , Is Jump False


*************************
========CLOCK============ 125
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 137 , RB 252 , RZ 0
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 126
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 137 , RB 5 , RZ 252
AddressA 30 , AddressB 5 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 137 , RB 252 , RZ 137
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 127
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 137 , RB 16 , RZ 5
AddressA 30 , AddressB 6 , AddressC 8
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 137 , RB 5 , RZ 141
AddressA 30 , AddressB 5 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 137 , RB 252 , RZ 137
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 128
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 252 , RB 252 , RZ 252
AddressA 4 , AddressB 4 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 137 , RB 16 , RZ 145
AddressA 30 , AddressB 6 , AddressC 8
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 137 , RB 5 , RZ 141
AddressA 30 , AddressB 5 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 4 , Target loaded False , Is Jump False


*************************
========CLOCK============ 129
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 5
AddressA 5 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 252 , RB 252 , RZ 256
AddressA 4 , AddressB 4 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 137 , RB 16 , RZ 145
AddressA 30 , AddressB 6 , AddressC 8
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 130
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 16
AddressA 31 , AddressB 25 , AddressC 6
immediate -104 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 4
AddressA 5 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 252 , RB 252 , RZ 256
AddressA 4 , AddressB 4 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 4 , Target loaded False , Is Jump False


*************************
========CLOCK============ 131
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 6
immediate -104 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 4
AddressA 5 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 5 , Target loaded False , Is Jump False


*************************
========CLOCK============ 132
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 6
immediate -104 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 6 , Target loaded False , Is Jump True


*************************
========CLOCK============ 133
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 134
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 135
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 20 , Target loaded False , Is Jump False


*************************
========CLOCK============ 136
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 137
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 5
AddressA 0 , AddressB 0 , AddressC 7
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 1 , RZ 0
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 138
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 5
AddressA 4 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 7
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 1 , RZ 0
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 139
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 8
AddressA 0 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 256
AddressA 4 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 7
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 140
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 4 , RZ 5
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 256
AddressA 4 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 141
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 4 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 142
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 4 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 143
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 144
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 3
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 145
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 3
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 146
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 3
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 147
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 3 , RZ 3
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 148
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 3 , RZ 3
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 149
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 0
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 150
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 256
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 151
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 256
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 152
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 256
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 153
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 256 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 256
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 154
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 256 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 256
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 155
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 156
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 157
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 158
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 4 , RZ 2
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 159
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 4 , RZ 2
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 160
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 4 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 161
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 2
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 4 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 162
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 2
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 163
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 2
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 164
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 2 , RZ 2
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 165
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 2 , RZ 2
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 166
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 4 , RZ 4
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 167
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 4 , RZ 260
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 168
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 4 , RZ 260
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 169
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 170
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 260 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 171
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 260 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 172
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 173
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 1
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 174
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 2
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 175
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 4 , RZ 2
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 2
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 176
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 4 , RZ 2
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 177
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 4 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 178
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 1
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 4 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 179
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 1
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 180
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 1
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 181
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 1 , RZ 1
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 8
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 182
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 1 , RZ 1
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 8
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 183
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 8 , RZ 8
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 184
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 8 , RB 0 , RZ 8
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 8 , RZ 264
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 185
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 8 , RB 0 , RZ 8
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 8 , RZ 264
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 186
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 187
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 264 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 188
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 264 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 189
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 4 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 190
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 4 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 191
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 4 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 192
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 2
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 193
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 0
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 194
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 195
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 3
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 196
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 4 , RZ 4
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 3
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 197
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 4 , RZ 4
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 198
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 4 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 199
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 4 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 200
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 201
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 202
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 4 , RZ 4
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 12
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 203
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 4 , RZ 4
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 12
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 204
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 12 , RZ 12
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 205
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 12 , RB 0 , RZ 12
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 12 , RZ 268
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 206
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 12 , RB 0 , RZ 12
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 12 , RZ 268
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 207
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 268 , RB 0 , RZ 268
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 208
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 268 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 268 , RB 0 , RZ 268
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 209
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 268 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 268 , RB 0 , RZ 268
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 210
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 3 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 211
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 3 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 212
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 3 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 213
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 3
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 214
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 4
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 215
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 4 , RZ 4
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 4
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 216
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 4 , RZ 4
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 217
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 4 , RZ 1
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 218
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 4 , RZ 1
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 219
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 2
AddressA 21 , AddressB 29 , AddressC 21
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 220
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 2 , RZ 260
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 8
AddressA 21 , AddressB 29 , AddressC 21
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 221
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 2 , RZ 260
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 8
AddressA 21 , AddressB 29 , AddressC 21
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 222
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 8 , RZ 260
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 223
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 1
AddressA 4 , AddressB 0 , AddressC 23
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 8 , RZ 264
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 224
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 260 , RB 1 , RZ 0
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 256
AddressA 4 , AddressB 0 , AddressC 23
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 256 , RB 8 , RZ 264
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 22 , Target loaded False , Is Jump False


*************************
========CLOCK============ 225
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 264 , RB 1 , RZ 0
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 256 , RB 0 , RZ 256
AddressA 4 , AddressB 0 , AddressC 23
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 23 , Target loaded False , Is Jump False


*************************
========CLOCK============ 226
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 264 , RB 2 , RZ 0
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 227
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 256 , RB 4 , RZ 0
AddressA 4 , AddressB 8 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 264 , RB 2 , RZ 264
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 228
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 137 , RB 0 , RZ 137
AddressA 30 , AddressB 12 , AddressC 30
immediate 12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 256 , RB 4 , RZ 256
AddressA 4 , AddressB 8 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 264 , RB 2 , RZ 264
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 229
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 137 , RB 256 , RZ 0
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 137 , RB 0 , RZ 149
AddressA 30 , AddressB 12 , AddressC 30
immediate 12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 256 , RB 4 , RZ 256
AddressA 4 , AddressB 8 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 230
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 137 , RB 256 , RZ 0
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 137 , RB 0 , RZ 149
AddressA 30 , AddressB 12 , AddressC 30
immediate 12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 30 , Target loaded False , Is Jump False


*************************
========CLOCK============ 231
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 149 , RB 256 , RZ 0
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 232
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 149 , RB 4 , RZ 256
AddressA 30 , AddressB 5 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 149 , RB 256 , RZ 149
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 233
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 149 , RB 128 , RZ 4
AddressA 30 , AddressB 6 , AddressC 8
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 149 , RB 4 , RZ 153
AddressA 30 , AddressB 5 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 149 , RB 256 , RZ 149
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 234
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 256 , RB 256 , RZ 256
AddressA 4 , AddressB 4 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 149 , RB 128 , RZ 157
AddressA 30 , AddressB 6 , AddressC 8
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 149 , RB 4 , RZ 153
AddressA 30 , AddressB 5 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 4 , Target loaded False , Is Jump False


*************************
========CLOCK============ 235
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 5 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 256 , RB 256 , RZ 260
AddressA 4 , AddressB 4 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 149 , RB 128 , RZ 157
AddressA 30 , AddressB 6 , AddressC 8
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 236
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 128
AddressA 31 , AddressB 25 , AddressC 6
immediate -104 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 3
AddressA 5 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 256 , RB 256 , RZ 260
AddressA 4 , AddressB 4 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 4 , Target loaded False , Is Jump False


*************************
========CLOCK============ 237
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 6
immediate -104 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 3
AddressA 5 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 5 , Target loaded False , Is Jump False


*************************
========CLOCK============ 238
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 6
immediate -104 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 6 , Target loaded True , Is Jump True


*************************
========CLOCK============ 239
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 20 , Target loaded False , Is Jump False


*************************
========CLOCK============ 240
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 241
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 4
AddressA 0 , AddressB 0 , AddressC 7
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 1 , RZ 0
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 242
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 4
AddressA 4 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 7
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 1 , RZ 0
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 243
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 8
AddressA 0 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 4 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 7
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 244
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 3 , RZ 4
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 4 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 245
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 3 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 246
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 3 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 247
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 248
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 3
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 249
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 3
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 250
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 3
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 251
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 3 , RZ 3
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 252
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 3 , RZ 3
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 253
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 0
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 254
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 255
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 256
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 257
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 260 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 258
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 260 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 259
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 260
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 261
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 262
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 3 , RZ 1
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 263
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 3 , RZ 1
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 264
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 3 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 265
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 1
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 3 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 266
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 1
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 267
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 1
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 268
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 1 , RZ 1
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 269
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 1 , RZ 1
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 270
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 4 , RZ 4
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 271
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 4 , RZ 264
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 272
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 4 , RZ 264
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 273
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 274
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 264 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 275
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 264 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 276
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 277
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 278
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 279
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 1
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 280
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 0
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 281
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 1
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 1
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 282
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 2
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 1
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 283
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 3 , RZ 2
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 2
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 284
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 3 , RZ 2
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 285
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 3 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 286
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 2
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 3 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 287
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 2
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 288
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 2
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 289
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 2 , RZ 2
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 8
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 290
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 2 , RZ 2
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 8
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 291
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 8 , RZ 8
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 292
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 8 , RB 0 , RZ 8
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 8 , RZ 268
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 293
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 8 , RB 0 , RZ 8
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 8 , RZ 268
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 294
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 268 , RB 0 , RZ 268
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 295
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 268 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 268 , RB 0 , RZ 268
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 296
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 268 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 268 , RB 0 , RZ 268
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 297
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 3 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 298
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 2
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 3 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 299
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 1
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 3
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 3 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 300
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 3
AddressA 9 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 301
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 3
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 7 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 302
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 3 , RZ 3
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 3
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 303
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 3 , RZ 3
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 304
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 3 , RZ 1
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 305
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 3 , RZ 1
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 306
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 2
AddressA 21 , AddressB 29 , AddressC 21
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 307
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 2 , RZ 264
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 8
AddressA 21 , AddressB 29 , AddressC 21
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 308
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 2 , RZ 264
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 8
AddressA 21 , AddressB 29 , AddressC 21
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 309
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 8 , RZ 264
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 310
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 2
AddressA 4 , AddressB 0 , AddressC 23
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 8 , RZ 268
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 311
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 264 , RB 2 , RZ 0
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 4 , AddressB 0 , AddressC 23
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 260 , RB 8 , RZ 268
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 22 , Target loaded False , Is Jump False


*************************
========CLOCK============ 312
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 268 , RB 2 , RZ 0
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 260 , RB 0 , RZ 260
AddressA 4 , AddressB 0 , AddressC 23
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 23 , Target loaded False , Is Jump False


*************************
========CLOCK============ 313
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 268 , RB 1 , RZ 0
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 314
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 260 , RB 3 , RZ 0
AddressA 4 , AddressB 8 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 268 , RB 1 , RZ 268
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 315
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 149 , RB 0 , RZ 149
AddressA 30 , AddressB 12 , AddressC 30
immediate 12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 260 , RB 3 , RZ 260
AddressA 4 , AddressB 8 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 268 , RB 1 , RZ 268
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 316
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 149 , RB 260 , RZ 0
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 149 , RB 0 , RZ 161
AddressA 30 , AddressB 12 , AddressC 30
immediate 12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 260 , RB 3 , RZ 260
AddressA 4 , AddressB 8 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 317
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 149 , RB 260 , RZ 0
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 149 , RB 0 , RZ 161
AddressA 30 , AddressB 12 , AddressC 30
immediate 12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 30 , Target loaded False , Is Jump False


*************************
========CLOCK============ 318
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 161 , RB 260 , RZ 0
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 319
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 161 , RB 3 , RZ 260
AddressA 30 , AddressB 5 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 161 , RB 260 , RZ 161
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 320
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 161 , RB 128 , RZ 3
AddressA 30 , AddressB 6 , AddressC 8
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 161 , RB 3 , RZ 165
AddressA 30 , AddressB 5 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 161 , RB 260 , RZ 161
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 321
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 260 , RB 260 , RZ 260
AddressA 4 , AddressB 4 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 161 , RB 128 , RZ 169
AddressA 30 , AddressB 6 , AddressC 8
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 161 , RB 3 , RZ 165
AddressA 30 , AddressB 5 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 4 , Target loaded False , Is Jump False


*************************
========CLOCK============ 322
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 3
AddressA 5 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 260 , RB 260 , RZ 264
AddressA 4 , AddressB 4 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 161 , RB 128 , RZ 169
AddressA 30 , AddressB 6 , AddressC 8
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 323
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 128
AddressA 31 , AddressB 25 , AddressC 6
immediate -104 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 2
AddressA 5 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 260 , RB 260 , RZ 264
AddressA 4 , AddressB 4 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 4 , Target loaded False , Is Jump False


*************************
========CLOCK============ 324
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 6
immediate -104 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 2
AddressA 5 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 5 , Target loaded False , Is Jump False


*************************
========CLOCK============ 325
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 6
immediate -104 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 6 , Target loaded True , Is Jump True


*************************
========CLOCK============ 326
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 20 , Target loaded False , Is Jump False


*************************
========CLOCK============ 327
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 328
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 3
AddressA 0 , AddressB 0 , AddressC 7
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 0
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 329
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 3
AddressA 4 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 7
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 0
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 330
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 8
AddressA 0 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 4 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 7
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 331
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 3
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 4 , AddressB 0 , AddressC 8
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 332
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 21
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 333
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 334
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 335
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 3
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 336
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 3
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 337
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 3
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 338
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 3 , RZ 3
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 339
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 3 , RZ 3
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 340
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 0
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 341
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 342
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 343
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 344
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 264 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 345
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 264 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 346
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 347
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 348
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 349
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 350
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 351
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 2
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 352
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 2
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 353
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 354
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 2
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 0
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 355
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 2
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 2 , AddressC 29
immediate 2 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 29 , Target loaded False , Is Jump False


*************************
========CLOCK============ 356
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 2
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 357
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 2 , RZ 2
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 358
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 2 , RZ 2
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 4
AddressA 7 , AddressB 29 , AddressC 9
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 359
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 4 , RZ 4
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 360
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 4 , RZ 268
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 361
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 4 , RZ 268
AddressA 4 , AddressB 9 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 362
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 268 , RB 0 , RZ 268
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 363
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 268 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 268 , RB 0 , RZ 268
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 364
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 268 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 268 , RB 0 , RZ 268
AddressA 9 , AddressB 0 , AddressC 9
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 9 , Target loaded False , Is Jump False


*************************
========CLOCK============ 365
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 0
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 366
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 1
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 367
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 2
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 2
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 1
AddressA 8 , AddressB 9 , AddressC 12
immediate 12 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 368
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 2 , RZ 2
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 2
AddressA 7 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False


*************************
========CLOCK============ 369
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 2
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 29
immediate -36 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False


*************************
========CLOCK============ 370
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 1
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 371
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 2 , RZ 1
AddressA 7 , AddressB 5 , AddressC 8
immediate 40 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 372
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 21 , AddressB 29 , AddressC 21
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 373
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 268
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 21 , AddressB 29 , AddressC 21
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 374
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 268
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 2 , RZ 0
AddressA 21 , AddressB 29 , AddressC 21
immediate 0 , ALU_OP 4 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 21 , Target loaded False , Is Jump False


*************************
========CLOCK============ 375
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 268
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 376
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 1
AddressA 4 , AddressB 0 , AddressC 23
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 377
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 268 , RB 1 , RZ 0
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 4 , AddressB 0 , AddressC 23
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 4 , AddressB 21 , AddressC 22
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 22 , Target loaded False , Is Jump False


*************************
========CLOCK============ 378
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 264 , RB 1 , RZ 0
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 264 , RB 0 , RZ 264
AddressA 4 , AddressB 0 , AddressC 23
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 23 , Target loaded False , Is Jump False


*************************
========CLOCK============ 379
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 264 , RB 2 , RZ 0
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 380
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 264 , RB 2 , RZ 0
AddressA 4 , AddressB 8 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 264 , RB 2 , RZ 264
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 381
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 161 , RB 0 , RZ 161
AddressA 30 , AddressB 12 , AddressC 30
immediate 12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 264 , RB 2 , RZ 264
AddressA 4 , AddressB 8 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 264 , RB 2 , RZ 264
AddressA 22 , AddressB 23 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 382
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 161 , RB 264 , RZ 0
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 161 , RB 0 , RZ 173
AddressA 30 , AddressB 12 , AddressC 30
immediate 12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 264 , RB 2 , RZ 264
AddressA 4 , AddressB 8 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 383
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 161 , RB 264 , RZ 0
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 161 , RB 0 , RZ 173
AddressA 30 , AddressB 12 , AddressC 30
immediate 12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 30 , Target loaded False , Is Jump False


*************************
========CLOCK============ 384
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 173 , RB 264 , RZ 0
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 385
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 173 , RB 2 , RZ 264
AddressA 30 , AddressB 5 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 173 , RB 264 , RZ 173
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 386
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 173 , RB 128 , RZ 2
AddressA 30 , AddressB 6 , AddressC 8
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 173 , RB 2 , RZ 177
AddressA 30 , AddressB 5 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 173 , RB 264 , RZ 173
AddressA 30 , AddressB 4 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 387
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 264 , RB 264 , RZ 264
AddressA 4 , AddressB 4 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 173 , RB 128 , RZ 181
AddressA 30 , AddressB 6 , AddressC 8
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 173 , RB 2 , RZ 177
AddressA 30 , AddressB 5 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 4 , Target loaded False , Is Jump False


*************************
========CLOCK============ 388
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 5 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 264 , RB 264 , RZ 268
AddressA 4 , AddressB 4 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 173 , RB 128 , RZ 181
AddressA 30 , AddressB 6 , AddressC 8
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 8 , Target loaded False , Is Jump False


*************************
========CLOCK============ 389
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 128
AddressA 31 , AddressB 25 , AddressC 6
immediate -104 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 1
AddressA 5 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 264 , RB 264 , RZ 268
AddressA 4 , AddressB 4 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 4 , Target loaded False , Is Jump False


*************************
========CLOCK============ 390
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 6
immediate -104 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 1
AddressA 5 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 5 , Target loaded False , Is Jump False


*************************
========CLOCK============ 391
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 6
immediate -104 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 6 , Target loaded True , Is Jump True


*************************
========CLOCK============ 392
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 1 , AddressC 20
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 20 , Target loaded False , Is Jump False


*************************
========CLOCK============ 393
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 394
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 395
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 1
AddressA 5 , AddressB 20 , AddressC 20
immediate 116 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 396
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 0
AddressA 6 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 397
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 128
AddressA 6 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 398
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 128
AddressA 6 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump True


*************************
========CLOCK============ 399
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 173 , RB 2 , RZ 0
AddressA 30 , AddressB 8 , AddressC 1
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 400
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 173 , RB 1 , RZ 173
AddressA 30 , AddressB 20 , AddressC 30
immediate -12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 173 , RB 2 , RZ 181
AddressA 30 , AddressB 8 , AddressC 1
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 401
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 173 , RB 1 , RZ 161
AddressA 30 , AddressB 20 , AddressC 30
immediate -12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 173 , RB 2 , RZ 181
AddressA 30 , AddressB 8 , AddressC 1
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 402
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 173 , RB 1 , RZ 161
AddressA 30 , AddressB 20 , AddressC 30
immediate -12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 30 , Target loaded False , Is Jump False


*************************
========CLOCK============ 403
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 128
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 404
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 128
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump True


*************************
========CLOCK============ 405
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 161 , RB 2 , RZ 128
AddressA 30 , AddressB 8 , AddressC 1
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 406
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 161 , RB 1 , RZ 161
AddressA 30 , AddressB 20 , AddressC 30
immediate -12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 161 , RB 2 , RZ 169
AddressA 30 , AddressB 8 , AddressC 1
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 407
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 161 , RB 1 , RZ 149
AddressA 30 , AddressB 20 , AddressC 30
immediate -12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 161 , RB 2 , RZ 169
AddressA 30 , AddressB 8 , AddressC 1
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 408
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 161 , RB 1 , RZ 149
AddressA 30 , AddressB 20 , AddressC 30
immediate -12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 30 , Target loaded False , Is Jump False


*************************
========CLOCK============ 409
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 128
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 410
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 128
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump True


*************************
========CLOCK============ 411
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 149 , RB 2 , RZ 128
AddressA 30 , AddressB 8 , AddressC 1
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 412
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 149 , RB 1 , RZ 149
AddressA 30 , AddressB 20 , AddressC 30
immediate -12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 149 , RB 2 , RZ 157
AddressA 30 , AddressB 8 , AddressC 1
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 413
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 149 , RB 1 , RZ 137
AddressA 30 , AddressB 20 , AddressC 30
immediate -12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 149 , RB 2 , RZ 157
AddressA 30 , AddressB 8 , AddressC 1
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 414
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 149 , RB 1 , RZ 137
AddressA 30 , AddressB 20 , AddressC 30
immediate -12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 30 , Target loaded False , Is Jump False


*************************
========CLOCK============ 415
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 128
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 416
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 128
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump True


*************************
========CLOCK============ 417
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 137 , RB 2 , RZ 128
AddressA 30 , AddressB 8 , AddressC 1
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 418
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 137 , RB 1 , RZ 137
AddressA 30 , AddressB 20 , AddressC 30
immediate -12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 137 , RB 2 , RZ 145
AddressA 30 , AddressB 8 , AddressC 1
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 419
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 128 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 137 , RB 1 , RZ 125
AddressA 30 , AddressB 20 , AddressC 30
immediate -12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 137 , RB 2 , RZ 145
AddressA 30 , AddressB 8 , AddressC 1
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 420
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 16 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 137 , RB 1 , RZ 125
AddressA 30 , AddressB 20 , AddressC 30
immediate -12 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 30 , Target loaded False , Is Jump False


*************************
========CLOCK============ 421
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 16 , RB 0 , RZ 16
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 422
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 16 , RB 0 , RZ 16
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump True


*************************
========CLOCK============ 423
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 128 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 424
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 0
immediate 128 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 425
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 1
AddressA 0 , AddressB 0 , AddressC 0
immediate 128 , ALU_OP 12 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 426
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 427
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False


*************************
========CLOCK============ 428
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 429
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 430
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
========CLOCK============ 431
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False


*************************
