
LW2_Interrupts.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000288  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000460  08000468  00010468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000460  08000460  00010468  2**0
                  CONTENTS
  4 .ARM          00000000  08000460  08000460  00010468  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000460  08000468  00010468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000460  08000460  00010460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000464  08000464  00010464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmsram      00000000  10000000  10000000  00010468  2**0
                  CONTENTS
 10 .bss          00000024  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010468  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000c30  00000000  00000000  00010498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000024e  00000000  00000000  000110c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000b0  00000000  00000000  00011318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000098  00000000  00000000  000113c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a7ed  00000000  00000000  00011460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000009b2  00000000  00000000  0002bc4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009be91  00000000  00000000  0002c5ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000c8490  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001fc  00000000  00000000  000c84e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000000 	.word	0x20000000
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08000448 	.word	0x08000448

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000004 	.word	0x20000004
 8000214:	08000448 	.word	0x08000448

08000218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000226:	2b00      	cmp	r3, #0
 8000228:	db0b      	blt.n	8000242 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800022a:	79fb      	ldrb	r3, [r7, #7]
 800022c:	f003 021f 	and.w	r2, r3, #31
 8000230:	4907      	ldr	r1, [pc, #28]	; (8000250 <__NVIC_EnableIRQ+0x38>)
 8000232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000236:	095b      	lsrs	r3, r3, #5
 8000238:	2001      	movs	r0, #1
 800023a:	fa00 f202 	lsl.w	r2, r0, r2
 800023e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000242:	bf00      	nop
 8000244:	370c      	adds	r7, #12
 8000246:	46bd      	mov	sp, r7
 8000248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop
 8000250:	e000e100 	.word	0xe000e100

08000254 <main>:
		b4_pressed = 0;
uint32_t combination_input = 0,
		 time_passed = 0;

int main(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
#elif TASK == 2
	task_2();
#elif TASK == 3
	task_3();
#elif TASK == 4
	cr_task_1();
 8000258:	f000 f80a 	bl	8000270 <cr_task_1>
 800025c:	2300      	movs	r3, #0

#elif TASK == 6
	cr_task_3();
#endif

}
 800025e:	4618      	mov	r0, r3
 8000260:	bd80      	pop	{r7, pc}

08000262 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler()
{
 8000262:	b580      	push	{r7, lr}
 8000264:	af00      	add	r7, sp, #0
#elif TASK == 2
	task_2_interrupt();
#elif TASK == 3
	task_3_interrupt();
#elif TASK == 4
	cr_task_1_interrupt();
 8000266:	f000 f85b 	bl	8000320 <cr_task_1_interrupt>

#elif TASK == 6
	cr_task_3_interrupt();
#endif

}
 800026a:	bf00      	nop
 800026c:	bd80      	pop	{r7, pc}
	...

08000270 <cr_task_1>:
		EXTI->PR1 = EXTI_PR1_PIF15;
	}
}

void cr_task_1()
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOEEN | RCC_AHB2ENR_GPIOBEN;
 8000274:	4b23      	ldr	r3, [pc, #140]	; (8000304 <cr_task_1+0x94>)
 8000276:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000278:	4a22      	ldr	r2, [pc, #136]	; (8000304 <cr_task_1+0x94>)
 800027a:	f043 0312 	orr.w	r3, r3, #18
 800027e:	64d3      	str	r3, [r2, #76]	; 0x4c
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000280:	4b20      	ldr	r3, [pc, #128]	; (8000304 <cr_task_1+0x94>)
 8000282:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000284:	4a1f      	ldr	r2, [pc, #124]	; (8000304 <cr_task_1+0x94>)
 8000286:	f043 0301 	orr.w	r3, r3, #1
 800028a:	6613      	str	r3, [r2, #96]	; 0x60

	GPIOE->MODER &= ~(GPIO_MODER_MODE12
 800028c:	4b1e      	ldr	r3, [pc, #120]	; (8000308 <cr_task_1+0x98>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	4a1d      	ldr	r2, [pc, #116]	; (8000308 <cr_task_1+0x98>)
 8000292:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000296:	6013      	str	r3, [r2, #0]
					| GPIO_MODER_MODE13
					| GPIO_MODER_MODE14
					| GPIO_MODER_MODE15);
	GPIOE->MODER |= 1 << GPIO_MODER_MODE12_Pos
 8000298:	4b1b      	ldr	r3, [pc, #108]	; (8000308 <cr_task_1+0x98>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4a1a      	ldr	r2, [pc, #104]	; (8000308 <cr_task_1+0x98>)
 800029e:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 80002a2:	6013      	str	r3, [r2, #0]
				  | 1 << GPIO_MODER_MODE13_Pos
				  | 1 << GPIO_MODER_MODE14_Pos
				  | 1 << GPIO_MODER_MODE15_Pos;

	GPIOB->MODER &= ~(GPIO_MODER_MODE12);
 80002a4:	4b19      	ldr	r3, [pc, #100]	; (800030c <cr_task_1+0x9c>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a18      	ldr	r2, [pc, #96]	; (800030c <cr_task_1+0x9c>)
 80002aa:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80002ae:	6013      	str	r3, [r2, #0]

	SYSCFG->EXTICR[3] |= SYSCFG_EXTICR4_EXTI12_PB;
 80002b0:	4b17      	ldr	r3, [pc, #92]	; (8000310 <cr_task_1+0xa0>)
 80002b2:	695b      	ldr	r3, [r3, #20]
 80002b4:	4a16      	ldr	r2, [pc, #88]	; (8000310 <cr_task_1+0xa0>)
 80002b6:	f043 0301 	orr.w	r3, r3, #1
 80002ba:	6153      	str	r3, [r2, #20]

    EXTI->IMR1 |= EXTI_IMR1_IM12;
 80002bc:	4b15      	ldr	r3, [pc, #84]	; (8000314 <cr_task_1+0xa4>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a14      	ldr	r2, [pc, #80]	; (8000314 <cr_task_1+0xa4>)
 80002c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80002c6:	6013      	str	r3, [r2, #0]
    EXTI->FTSR1 |= EXTI_FTSR1_FT12;
 80002c8:	4b12      	ldr	r3, [pc, #72]	; (8000314 <cr_task_1+0xa4>)
 80002ca:	68db      	ldr	r3, [r3, #12]
 80002cc:	4a11      	ldr	r2, [pc, #68]	; (8000314 <cr_task_1+0xa4>)
 80002ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80002d2:	60d3      	str	r3, [r2, #12]
    EXTI->RTSR1 |= EXTI_RTSR1_RT12;
 80002d4:	4b0f      	ldr	r3, [pc, #60]	; (8000314 <cr_task_1+0xa4>)
 80002d6:	689b      	ldr	r3, [r3, #8]
 80002d8:	4a0e      	ldr	r2, [pc, #56]	; (8000314 <cr_task_1+0xa4>)
 80002da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80002de:	6093      	str	r3, [r2, #8]
    NVIC_EnableIRQ( EXTI15_10_IRQn );
 80002e0:	2028      	movs	r0, #40	; 0x28
 80002e2:	f7ff ff99 	bl	8000218 <__NVIC_EnableIRQ>

	while(1)
	{
		for(time_passed = 0; b1_pressed == 1; time_passed++);
 80002e6:	4b0c      	ldr	r3, [pc, #48]	; (8000318 <cr_task_1+0xa8>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	601a      	str	r2, [r3, #0]
 80002ec:	e004      	b.n	80002f8 <cr_task_1+0x88>
 80002ee:	4b0a      	ldr	r3, [pc, #40]	; (8000318 <cr_task_1+0xa8>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	3301      	adds	r3, #1
 80002f4:	4a08      	ldr	r2, [pc, #32]	; (8000318 <cr_task_1+0xa8>)
 80002f6:	6013      	str	r3, [r2, #0]
 80002f8:	4b08      	ldr	r3, [pc, #32]	; (800031c <cr_task_1+0xac>)
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	2b01      	cmp	r3, #1
 80002fe:	d0f6      	beq.n	80002ee <cr_task_1+0x7e>
 8000300:	e7f1      	b.n	80002e6 <cr_task_1+0x76>
 8000302:	bf00      	nop
 8000304:	40021000 	.word	0x40021000
 8000308:	48001000 	.word	0x48001000
 800030c:	48000400 	.word	0x48000400
 8000310:	40010000 	.word	0x40010000
 8000314:	40010400 	.word	0x40010400
 8000318:	20000020 	.word	0x20000020
 800031c:	2000001c 	.word	0x2000001c

08000320 <cr_task_1_interrupt>:
	}
}

void cr_task_1_interrupt()
{
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
	uint32_t long_press_delay = 500000;
 8000326:	4b1b      	ldr	r3, [pc, #108]	; (8000394 <cr_task_1_interrupt+0x74>)
 8000328:	603b      	str	r3, [r7, #0]

	if((GPIOB->IDR & GPIO_IDR_ID12) == 0)
 800032a:	4b1b      	ldr	r3, [pc, #108]	; (8000398 <cr_task_1_interrupt+0x78>)
 800032c:	691b      	ldr	r3, [r3, #16]
 800032e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000332:	2b00      	cmp	r3, #0
 8000334:	d103      	bne.n	800033e <cr_task_1_interrupt+0x1e>
	{
		b1_pressed = 1;
 8000336:	4b19      	ldr	r3, [pc, #100]	; (800039c <cr_task_1_interrupt+0x7c>)
 8000338:	2201      	movs	r2, #1
 800033a:	701a      	strb	r2, [r3, #0]
 800033c:	e020      	b.n	8000380 <cr_task_1_interrupt+0x60>
	}
	else
	{
		b1_pressed = 0;
 800033e:	4b17      	ldr	r3, [pc, #92]	; (800039c <cr_task_1_interrupt+0x7c>)
 8000340:	2200      	movs	r2, #0
 8000342:	701a      	strb	r2, [r3, #0]
		uint8_t counter = (GPIOE->ODR >> GPIO_ODR_OD12_Pos) & 0b1111;
 8000344:	4b16      	ldr	r3, [pc, #88]	; (80003a0 <cr_task_1_interrupt+0x80>)
 8000346:	695b      	ldr	r3, [r3, #20]
 8000348:	0b1b      	lsrs	r3, r3, #12
 800034a:	b2db      	uxtb	r3, r3
 800034c:	f003 030f 	and.w	r3, r3, #15
 8000350:	71fb      	strb	r3, [r7, #7]

		if(time_passed < long_press_delay)
 8000352:	4b14      	ldr	r3, [pc, #80]	; (80003a4 <cr_task_1_interrupt+0x84>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	683a      	ldr	r2, [r7, #0]
 8000358:	429a      	cmp	r2, r3
 800035a:	d907      	bls.n	800036c <cr_task_1_interrupt+0x4c>
		{
			counter++;
 800035c:	79fb      	ldrb	r3, [r7, #7]
 800035e:	3301      	adds	r3, #1
 8000360:	71fb      	strb	r3, [r7, #7]
			counter &= 0b1111;
 8000362:	79fb      	ldrb	r3, [r7, #7]
 8000364:	f003 030f 	and.w	r3, r3, #15
 8000368:	71fb      	strb	r3, [r7, #7]
 800036a:	e001      	b.n	8000370 <cr_task_1_interrupt+0x50>
		}
		else
		{
			counter = 0;
 800036c:	2300      	movs	r3, #0
 800036e:	71fb      	strb	r3, [r7, #7]
		}

		GPIOE->BSRR = GPIO_BSRR_BR12
 8000370:	4b0b      	ldr	r3, [pc, #44]	; (80003a0 <cr_task_1_interrupt+0x80>)
 8000372:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 8000376:	619a      	str	r2, [r3, #24]
					| GPIO_BSRR_BR13
					| GPIO_BSRR_BR14
					| GPIO_BSRR_BR15;

		GPIOE->BSRR = counter << GPIO_BSRR_BS12_Pos;
 8000378:	79fb      	ldrb	r3, [r7, #7]
 800037a:	031a      	lsls	r2, r3, #12
 800037c:	4b08      	ldr	r3, [pc, #32]	; (80003a0 <cr_task_1_interrupt+0x80>)
 800037e:	619a      	str	r2, [r3, #24]
	}


    EXTI->PR1 = EXTI_PR1_PIF12;
 8000380:	4b09      	ldr	r3, [pc, #36]	; (80003a8 <cr_task_1_interrupt+0x88>)
 8000382:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000386:	615a      	str	r2, [r3, #20]
}
 8000388:	bf00      	nop
 800038a:	370c      	adds	r7, #12
 800038c:	46bd      	mov	sp, r7
 800038e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000392:	4770      	bx	lr
 8000394:	0007a120 	.word	0x0007a120
 8000398:	48000400 	.word	0x48000400
 800039c:	2000001c 	.word	0x2000001c
 80003a0:	48001000 	.word	0x48001000
 80003a4:	20000020 	.word	0x20000020
 80003a8:	40010400 	.word	0x40010400

080003ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003ac:	480d      	ldr	r0, [pc, #52]	; (80003e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003ae:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80003b0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003b4:	480c      	ldr	r0, [pc, #48]	; (80003e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80003b6:	490d      	ldr	r1, [pc, #52]	; (80003ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80003b8:	4a0d      	ldr	r2, [pc, #52]	; (80003f0 <LoopForever+0xe>)
  movs r3, #0
 80003ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003bc:	e002      	b.n	80003c4 <LoopCopyDataInit>

080003be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003c2:	3304      	adds	r3, #4

080003c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003c8:	d3f9      	bcc.n	80003be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ca:	4a0a      	ldr	r2, [pc, #40]	; (80003f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003cc:	4c0a      	ldr	r4, [pc, #40]	; (80003f8 <LoopForever+0x16>)
  movs r3, #0
 80003ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003d0:	e001      	b.n	80003d6 <LoopFillZerobss>

080003d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003d4:	3204      	adds	r2, #4

080003d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003d8:	d3fb      	bcc.n	80003d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003da:	f000 f811 	bl	8000400 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003de:	f7ff ff39 	bl	8000254 <main>

080003e2 <LoopForever>:

LoopForever:
    b LoopForever
 80003e2:	e7fe      	b.n	80003e2 <LoopForever>
  ldr   r0, =_estack
 80003e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003ec:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003f0:	08000468 	.word	0x08000468
  ldr r2, =_sbss
 80003f4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003f8:	20000024 	.word	0x20000024

080003fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003fc:	e7fe      	b.n	80003fc <ADC1_2_IRQHandler>
	...

08000400 <__libc_init_array>:
 8000400:	b570      	push	{r4, r5, r6, lr}
 8000402:	4d0d      	ldr	r5, [pc, #52]	; (8000438 <__libc_init_array+0x38>)
 8000404:	4c0d      	ldr	r4, [pc, #52]	; (800043c <__libc_init_array+0x3c>)
 8000406:	1b64      	subs	r4, r4, r5
 8000408:	10a4      	asrs	r4, r4, #2
 800040a:	2600      	movs	r6, #0
 800040c:	42a6      	cmp	r6, r4
 800040e:	d109      	bne.n	8000424 <__libc_init_array+0x24>
 8000410:	4d0b      	ldr	r5, [pc, #44]	; (8000440 <__libc_init_array+0x40>)
 8000412:	4c0c      	ldr	r4, [pc, #48]	; (8000444 <__libc_init_array+0x44>)
 8000414:	f000 f818 	bl	8000448 <_init>
 8000418:	1b64      	subs	r4, r4, r5
 800041a:	10a4      	asrs	r4, r4, #2
 800041c:	2600      	movs	r6, #0
 800041e:	42a6      	cmp	r6, r4
 8000420:	d105      	bne.n	800042e <__libc_init_array+0x2e>
 8000422:	bd70      	pop	{r4, r5, r6, pc}
 8000424:	f855 3b04 	ldr.w	r3, [r5], #4
 8000428:	4798      	blx	r3
 800042a:	3601      	adds	r6, #1
 800042c:	e7ee      	b.n	800040c <__libc_init_array+0xc>
 800042e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000432:	4798      	blx	r3
 8000434:	3601      	adds	r6, #1
 8000436:	e7f2      	b.n	800041e <__libc_init_array+0x1e>
 8000438:	08000460 	.word	0x08000460
 800043c:	08000460 	.word	0x08000460
 8000440:	08000460 	.word	0x08000460
 8000444:	08000464 	.word	0x08000464

08000448 <_init>:
 8000448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800044a:	bf00      	nop
 800044c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800044e:	bc08      	pop	{r3}
 8000450:	469e      	mov	lr, r3
 8000452:	4770      	bx	lr

08000454 <_fini>:
 8000454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000456:	bf00      	nop
 8000458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800045a:	bc08      	pop	{r3}
 800045c:	469e      	mov	lr, r3
 800045e:	4770      	bx	lr
