
ubuntu-preinstalled/apt:     file format elf32-littlearm


Disassembly of section .init:

00000fac <.init>:
 fac:	push	{r3, lr}
 fb0:	bl	12c0 <_Z11InitSignalsv@plt+0x1b8>
 fb4:	pop	{r3, pc}

Disassembly of section .plt:

00000fb8 <_Znwj@plt-0x14>:
     fb8:	push	{lr}		; (str lr, [sp, #-4]!)
     fbc:	ldr	lr, [pc, #4]	; fc8 <_Znwj@plt-0x4>
     fc0:	add	lr, pc, lr
     fc4:	ldr	pc, [lr, #8]!
     fc8:	andeq	r0, r1, r4, asr #30

00000fcc <_Znwj@plt>:
     fcc:	add	ip, pc, #0, 12
     fd0:	add	ip, ip, #16, 20	; 0x10000
     fd4:	ldr	pc, [ip, #3908]!	; 0xf44

00000fd8 <__aeabi_atexit@plt>:
     fd8:			; <UNDEFINED> instruction: 0xe7fd4778
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #16, 20	; 0x10000
     fe4:	ldr	pc, [ip, #3896]!	; 0xf38

00000fe8 <_Z10InitOutputPSt15basic_streambufIcSt11char_traitsIcEE@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #16, 20	; 0x10000
     ff0:	ldr	pc, [ip, #3888]!	; 0xf30

00000ff4 <_Z19CheckIfSimulateModeR11CommandLine@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #16, 20	; 0x10000
     ffc:	ldr	pc, [ip, #3880]!	; 0xf28

00001000 <_ZN11CommandLineD1Ev@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #16, 20	; 0x10000
    1008:	ldr	pc, [ip, #3872]!	; 0xf20

0000100c <_ZNK13Configuration5FindIEPKcRKi@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #16, 20	; 0x10000
    1014:	ldr	pc, [ip, #3864]!	; 0xf18

00001018 <_Z21CheckIfCalledByScriptiPPKc@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #16, 20	; 0x10000
    1020:	ldr	pc, [ip, #3856]!	; 0xf10

00001024 <abort@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #16, 20	; 0x10000
    102c:	ldr	pc, [ip, #3848]!	; 0xf08

00001030 <_ZdlPv@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #16, 20	; 0x10000
    1038:	ldr	pc, [ip, #3840]!	; 0xf00

0000103c <_ZN11CommandLineC1Ev@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #16, 20	; 0x10000
    1044:	ldr	pc, [ip, #3832]!	; 0xef8

00001048 <__stack_chk_fail@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #16, 20	; 0x10000
    1050:	ldr	pc, [ip, #3824]!	; 0xef0

00001054 <__cxa_end_cleanup@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #16, 20	; 0x10000
    105c:	ldr	pc, [ip, #3816]!	; 0xee8

00001060 <_ZSt16__ostream_insertIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_PKS3_i@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #16, 20	; 0x10000
    1068:	ldr	pc, [ip, #3808]!	; 0xee0

0000106c <_Z19DispatchCommandLineR11CommandLineRKSt6vectorINS_8DispatchESaIS2_EE@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #16, 20	; 0x10000
    1074:	ldr	pc, [ip, #3800]!	; 0xed8

00001078 <memcpy@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #16, 20	; 0x10000
    1080:	ldr	pc, [ip, #3792]!	; 0xed0

00001084 <_Z16ParseCommandLineR11CommandLine7APT_CMDPKP13ConfigurationPP9pkgSystemiPPKcPFbS0_EPFSt6vectorI19aptDispatchWithHelpSaISF_EEvE@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #16, 20	; 0x10000
    108c:	ldr	pc, [ip, #3784]!	; 0xec8

00001090 <strlen@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #16, 20	; 0x10000
    1098:	ldr	pc, [ip, #3776]!	; 0xec0

0000109c <_ZNSt8ios_base4InitC1Ev@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #16, 20	; 0x10000
    10a4:	ldr	pc, [ip, #3768]!	; 0xeb8

000010a8 <__gxx_personality_v0@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #16, 20	; 0x10000
    10b0:	ldr	pc, [ip, #3760]!	; 0xeb0

000010b4 <_ZNSt9basic_iosIcSt11char_traitsIcEE5clearESt12_Ios_Iostate@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #16, 20	; 0x10000
    10bc:	ldr	pc, [ip, #3752]!	; 0xea8

000010c0 <_ZN13Configuration6CndSetEPKci@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #16, 20	; 0x10000
    10c8:	ldr	pc, [ip, #3744]!	; 0xea0

000010cc <__libc_start_main@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #16, 20	; 0x10000
    10d4:	ldr	pc, [ip, #3736]!	; 0xe98

000010d8 <__gmon_start__@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #16, 20	; 0x10000
    10e0:	ldr	pc, [ip, #3728]!	; 0xe90

000010e4 <dgettext@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #16, 20	; 0x10000
    10ec:	ldr	pc, [ip, #3720]!	; 0xe88

000010f0 <__cxa_finalize@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #16, 20	; 0x10000
    10f8:	ldr	pc, [ip, #3712]!	; 0xe80

000010fc <_ZN13Configuration3SetEPKcRKi@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #16, 20	; 0x10000
    1104:	ldr	pc, [ip, #3704]!	; 0xe78

00001108 <_Z11InitSignalsv@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #16, 20	; 0x10000
    1110:	ldr	pc, [ip, #3696]!	; 0xe70

Disassembly of section .text:

00001114 <.text>:
    1114:	blmi	1013a18 <_Z11InitSignalsv@plt+0x1012910>
    1118:	ldrbmi	lr, [r0, sp, lsr #18]!
    111c:	addlt	r4, lr, sl, ror r4
    1120:	stcge	6, cr4, [r7], {5}
    1124:			; <UNDEFINED> instruction: 0xf8df58d3
    1128:			; <UNDEFINED> instruction: 0x460e80f4
    112c:	ldmdavs	fp, {r5, r9, sl, lr}
    1130:			; <UNDEFINED> instruction: 0xf04f930d
    1134:			; <UNDEFINED> instruction: 0xf7ff0300
    1138:			; <UNDEFINED> instruction: 0xf8dfef82
    113c:	ldrbtmi	ip, [r8], #228	; 0xe4
    1140:	bmi	e53e28 <_Z11InitSignalsv@plt+0xe52d20>
    1144:	beq	a3d580 <_Z11InitSignalsv@plt+0xa3c478>
    1148:	ldrbtmi	r4, [fp], #-3896	; 0xfffff0c8
    114c:	andls	pc, ip, r8, asr r8	; <UNPREDICTABLE>
    1150:	movwls	r4, #17530	; 0x447a
    1154:	andls	r4, r3, #34603008	; 0x2100000
    1158:	stmib	sp, {r4, r6, r9, sl, lr}^
    115c:	strbmi	r5, [fp], -r1, lsl #12
    1160:	andvc	pc, r7, r8, asr r8	; <UNPREDICTABLE>
    1164:	strls	r2, [r0, -r0, lsl #4]
    1168:	svc	0x008cf7ff
    116c:	svcge	0x00064930
    1170:	ldrdeq	pc, [r0], -r9
    1174:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    1178:	movwls	r4, #26170	; 0x663a
    117c:	svc	0x0046f7ff
    1180:	eorle	r2, r9, r2, lsl #16
    1184:	svc	0x00c0f7ff
    1188:			; <UNDEFINED> instruction: 0xf8584b2a
    118c:	svcvs	0x00d83003
    1190:	svc	0x002af7ff
    1194:			; <UNDEFINED> instruction: 0x46284631
    1198:	svc	0x003ef7ff
    119c:			; <UNDEFINED> instruction: 0xf7ff4620
    11a0:	ldrbmi	lr, [r1], -sl, lsr #30
    11a4:			; <UNDEFINED> instruction: 0xf7ff4620
    11a8:	blls	2bcf38 <_Z11InitSignalsv@plt+0x2bbe30>
    11ac:	tstlt	r3, r5, lsl #12
    11b0:			; <UNDEFINED> instruction: 0xf7ff4618
    11b4:	qasxmi	lr, r0, lr
    11b8:	svc	0x0022f7ff
    11bc:	blmi	593a3c <_Z11InitSignalsv@plt+0x592934>
    11c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    11c4:	blls	35b234 <_Z11InitSignalsv@plt+0x35a12c>
    11c8:			; <UNDEFINED> instruction: 0xf04f405a
    11cc:	tstle	r4, r0, lsl #6
    11d0:	andlt	r4, lr, r8, lsr #12
    11d4:			; <UNDEFINED> instruction: 0x87f0e8bd
    11d8:	andcs	r4, r1, #24, 18	; 0x60000
    11dc:	ldrdeq	pc, [r0], -r9
    11e0:			; <UNDEFINED> instruction: 0xf7ff4479
    11e4:	ldmdbmi	r6, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    11e8:			; <UNDEFINED> instruction: 0xf8d9463a
    11ec:	movwcs	r0, #4096	; 0x1000
    11f0:	movwls	r4, #25721	; 0x6479
    11f4:	svc	0x0082f7ff
    11f8:			; <UNDEFINED> instruction: 0xf7ffe7c4
    11fc:	stmdals	sl, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
    1200:			; <UNDEFINED> instruction: 0xf7ffb108
    1204:	qadd16mi	lr, r0, r6
    1208:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
    120c:	svc	0x0022f7ff
    1210:	svclt	0x0000e7f9
    1214:	andeq	r0, r1, ip, ror #27
    1218:	andeq	r0, r0, r8, lsl #1
    121c:	andeq	r0, r1, sl, asr #27
    1220:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1224:	andeq	r0, r0, pc, lsl #5
    1228:	andeq	r0, r0, r5, lsr r2
    122c:	strheq	r0, [r0], -ip
    1230:	andeq	r0, r0, r2, ror #20
    1234:	andeq	r0, r0, r8, asr #1
    1238:	andeq	r0, r1, r8, asr #26
    123c:	andeq	r0, r0, r0, lsl #20
    1240:	andeq	r0, r0, r8, ror #19
    1244:	cfstr32mi	mvfx11, [r8], {56}	; 0x38
    1248:	ldrbtmi	r4, [ip], #-3336	; 0xfffff2f8
    124c:			; <UNDEFINED> instruction: 0x4620447d
    1250:	svc	0x0024f7ff
    1254:	bmi	1d3e74 <_Z11InitSignalsv@plt+0x1d2d6c>
    1258:	stmiapl	r9!, {r5, r9, sl, lr}^
    125c:	pop	{r1, r3, r4, r5, r6, sl, lr}
    1260:			; <UNDEFINED> instruction: 0xf7ff4038
    1264:	svclt	0x0000beb9
    1268:			; <UNDEFINED> instruction: 0x00010dbe
    126c:			; <UNDEFINED> instruction: 0x00010cbc
    1270:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1274:	andeq	r0, r1, r4, lsr #27
    1278:	bleq	3d3bc <_Z11InitSignalsv@plt+0x3c2b4>
    127c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1280:	strbtmi	fp, [sl], -r2, lsl #24
    1284:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1288:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    128c:	ldrmi	sl, [sl], #776	; 0x308
    1290:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1294:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1298:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    129c:			; <UNDEFINED> instruction: 0xf85a4b06
    12a0:	stmdami	r6, {r0, r1, ip, sp}
    12a4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    12a8:	svc	0x0010f7ff
    12ac:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
    12b0:	andeq	r0, r1, ip, asr ip
    12b4:	ldrdeq	r0, [r0], -r8
    12b8:	andeq	r0, r0, ip, asr #1
    12bc:	muleq	r0, r4, r0
    12c0:	ldr	r3, [pc, #20]	; 12dc <_Z11InitSignalsv@plt+0x1d4>
    12c4:	ldr	r2, [pc, #20]	; 12e0 <_Z11InitSignalsv@plt+0x1d8>
    12c8:	add	r3, pc, r3
    12cc:	ldr	r2, [r3, r2]
    12d0:	cmp	r2, #0
    12d4:	bxeq	lr
    12d8:	b	10d8 <__gmon_start__@plt>
    12dc:	andeq	r0, r1, ip, lsr ip
    12e0:	andeq	r0, r0, r0, ror #1
    12e4:	blmi	1d3304 <_Z11InitSignalsv@plt+0x1d21fc>
    12e8:	bmi	1d24d0 <_Z11InitSignalsv@plt+0x1d13c8>
    12ec:	addmi	r4, r3, #2063597568	; 0x7b000000
    12f0:	andle	r4, r3, sl, ror r4
    12f4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    12f8:	ldrmi	fp, [r8, -r3, lsl #2]
    12fc:	svclt	0x00004770
    1300:	andeq	r0, r1, ip, lsl sp
    1304:	andeq	r0, r1, r8, lsl sp
    1308:	andeq	r0, r1, r8, lsl ip
    130c:	ldrdeq	r0, [r0], -r4
    1310:	stmdbmi	r9, {r3, fp, lr}
    1314:	bmi	2524fc <_Z11InitSignalsv@plt+0x2513f4>
    1318:	bne	252504 <_Z11InitSignalsv@plt+0x2513fc>
    131c:	svceq	0x00cb447a
    1320:			; <UNDEFINED> instruction: 0x01a1eb03
    1324:	andle	r1, r3, r9, asr #32
    1328:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    132c:	ldrmi	fp, [r8, -r3, lsl #2]
    1330:	svclt	0x00004770
    1334:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    1338:	andeq	r0, r1, ip, ror #25
    133c:	andeq	r0, r1, ip, ror #23
    1340:	andeq	r0, r0, r4, ror #1
    1344:	blmi	2ae76c <_Z11InitSignalsv@plt+0x2ad664>
    1348:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    134c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1350:	blmi	26f904 <_Z11InitSignalsv@plt+0x26e7fc>
    1354:	ldrdlt	r5, [r3, -r3]!
    1358:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    135c:			; <UNDEFINED> instruction: 0xf7ff6818
    1360:			; <UNDEFINED> instruction: 0xf7ffeec8
    1364:	blmi	1c1268 <_Z11InitSignalsv@plt+0x1c0160>
    1368:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    136c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1370:			; <UNDEFINED> instruction: 0x00010cba
    1374:			; <UNDEFINED> instruction: 0x00010bbc
    1378:	andeq	r0, r0, r8, ror #1
    137c:	andeq	r0, r1, r6, lsr #25
    1380:	muleq	r1, sl, ip
    1384:	svclt	0x0000e7c4
    1388:	ldmdami	r1, {r4, r8, fp, lr}
    138c:	ldrbtmi	fp, [r9], #-1336	; 0xfffffac8
    1390:	cfldrsmi	mvf4, [r0, #-480]	; 0xfffffe20
    1394:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    1398:	cmplt	r0, sp, ror r4
    139c:			; <UNDEFINED> instruction: 0xf7ff4604
    13a0:	blmi	37cd88 <_Z11InitSignalsv@plt+0x37bc80>
    13a4:	strmi	r4, [r2], -r1, lsr #12
    13a8:			; <UNDEFINED> instruction: 0xf7ff58e8
    13ac:	andcs	lr, r1, sl, asr lr
    13b0:	blmi	270898 <_Z11InitSignalsv@plt+0x26f790>
    13b4:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    13b8:	stceq	8, cr15, [ip], {82}	; 0x52
    13bc:	stmdbvs	r1, {r3, r4, sl, lr}^
    13c0:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    13c4:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
    13c8:	ldclt	0, cr2, [r8, #-4]!
    13cc:	andeq	r0, r0, sl, asr r4
    13d0:	muleq	r0, ip, r5
    13d4:	andeq	r0, r1, r0, ror fp
    13d8:	andeq	r0, r0, r8, asr #1
    13dc:	blmi	febd3a9c <_Z11InitSignalsv@plt+0xfebd2994>
    13e0:	bmi	febd25cc <_Z11InitSignalsv@plt+0xfebd14c4>
    13e4:	ldrbmi	lr, [r0, sp, lsr #18]!
    13e8:	stmiapl	fp, {r2, r3, r4, r6, r7, ip, sp, pc}^
    13ec:	cdpmi	12, 10, cr10, cr13, cr1, {0}
    13f0:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    13f4:			; <UNDEFINED> instruction: 0xf04f935b
    13f8:	blmi	feac2000 <_Z11InitSignalsv@plt+0xfeac0ef8>
    13fc:			; <UNDEFINED> instruction: 0xf8df447e
    1400:	eorvs	r9, r2, ip, lsr #5
    1404:	ldmpl	r3!, {r0, r1, r2, r9, sl, lr}^
    1408:	stmibmi	r9!, {r0, r3, r4, r5, r6, r7, sl, lr}
    140c:	strbmi	r2, [r8], -r0, lsl #10
    1410:	rsbvs	r4, r3, r9, ror r4
    1414:	mcr	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    1418:	bmi	fe9d42b8 <_Z11InitSignalsv@plt+0xfe9d31b0>
    141c:			; <UNDEFINED> instruction: 0x4601447a
    1420:	andne	lr, r2, #196, 18	; 0x310000
    1424:			; <UNDEFINED> instruction: 0x464858f3
    1428:			; <UNDEFINED> instruction: 0x612349a4
    142c:			; <UNDEFINED> instruction: 0xf7ff4479
    1430:	blmi	fe8fcda0 <_Z11InitSignalsv@plt+0xfe8fbc98>
    1434:	ldrbtmi	r4, [sl], #-2723	; 0xfffff55d
    1438:	stmib	r4, {r0, r9, sl, lr}^
    143c:			; <UNDEFINED> instruction: 0xf8561205
    1440:	strbmi	r8, [r8], -r3
    1444:			; <UNDEFINED> instruction: 0xf8c449a0
    1448:	ldrbtmi	r8, [r9], #-28	; 0xffffffe4
    144c:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1450:	bmi	fe7d42d0 <_Z11InitSignalsv@plt+0xfe7d31c8>
    1454:			; <UNDEFINED> instruction: 0x4601447a
    1458:	andne	lr, r8, #196, 18	; 0x310000
    145c:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    1460:	ldmibmi	ip, {r3, r6, r9, sl, lr}
    1464:	eorge	pc, r8, r4, asr #17
    1468:			; <UNDEFINED> instruction: 0xf7ff4479
    146c:	blmi	fe6bcd64 <_Z11InitSignalsv@plt+0xfe6bbc5c>
    1470:	ldrbtmi	r4, [fp], #-2458	; 0xfffff666
    1474:	bcc	33bb8c <_Z11InitSignalsv@plt+0x33aa84>
    1478:			; <UNDEFINED> instruction: 0x46024479
    147c:	rscvs	r4, r2, #72, 12	; 0x4800000
    1480:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
    1484:	ldmibmi	r7, {r1, r2, r4, r7, r8, r9, fp, lr}
    1488:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
    148c:	ldrbtmi	r3, [r9], #-2575	; 0xfffff5f1
    1490:	strbmi	r4, [r8], -r2, lsl #12
    1494:			; <UNDEFINED> instruction: 0xf7ff63a2
    1498:	blmi	fe4fcd38 <_Z11InitSignalsv@plt+0xfe4fbc30>
    149c:	ldrbtmi	r4, [fp], #-2451	; 0xfffff66d
    14a0:	bcc	4bbbb8 <_Z11InitSignalsv@plt+0x4baab0>
    14a4:			; <UNDEFINED> instruction: 0x46024479
    14a8:	strbtvs	r4, [r2], #-1608	; 0xfffff9b8
    14ac:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    14b0:			; <UNDEFINED> instruction: 0xf8df4b8f
    14b4:			; <UNDEFINED> instruction: 0xf8dfe240
    14b8:	ldmibmi	r0, {r6, r9, lr, pc}
    14bc:	bmi	fe4128bc <_Z11InitSignalsv@plt+0xfe4117b4>
    14c0:			; <UNDEFINED> instruction: 0xf8c444fc
    14c4:	ldrbtmi	lr, [r9], #-84	; 0xffffffac
    14c8:	rsbgt	pc, r0, r4, asr #17
    14cc:			; <UNDEFINED> instruction: 0xf8c4447a
    14d0:			; <UNDEFINED> instruction: 0xf8c4a058
    14d4:			; <UNDEFINED> instruction: 0xf8c4a064
    14d8:	uxtabvs	sl, r1, r0
    14dc:	strbvs	r6, [r5, #1954]!	; 0x7a2
    14e0:	strbvs	r6, [r5, -r5, lsr #13]!
    14e4:	ldrbtmi	r4, [r9], #-2439	; 0xfffff679
    14e8:	strbmi	r6, [r8], -r0, lsr #10
    14ec:			; <UNDEFINED> instruction: 0x67e358f3
    14f0:	ldcl	7, cr15, [r8, #1020]!	; 0x3fc
    14f4:	bmi	fe15430c <_Z11InitSignalsv@plt+0xfe153204>
    14f8:			; <UNDEFINED> instruction: 0x4601447a
    14fc:	eorne	lr, r0, #196, 18	; 0x310000
    1500:			; <UNDEFINED> instruction: 0x464858f3
    1504:			; <UNDEFINED> instruction: 0xf8c44982
    1508:	ldrbtmi	r3, [r9], #-136	; 0xffffff78
    150c:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
    1510:	bmi	fe054318 <_Z11InitSignalsv@plt+0xfe053210>
    1514:			; <UNDEFINED> instruction: 0x4601447a
    1518:	eorne	lr, r3, #196, 18	; 0x310000
    151c:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    1520:	ldmdbmi	lr!, {r3, r6, r9, sl, lr}^
    1524:	addsge	pc, r4, r4, asr #17
    1528:			; <UNDEFINED> instruction: 0xf7ff4479
    152c:	blmi	1f3cca4 <_Z11InitSignalsv@plt+0x1f3bb9c>
    1530:	ldmdbmi	sp!, {r2, r3, r4, r5, r6, r9, fp, lr}^
    1534:			; <UNDEFINED> instruction: 0xf8c4447a
    1538:	ldrbtmi	r2, [r9], #-156	; 0xffffff64
    153c:	addseq	pc, r8, r4, asr #17
    1540:	ldmpl	r3!, {r3, r6, r9, sl, lr}^
    1544:	adccc	pc, r0, r4, asr #17
    1548:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    154c:	bmi	1e14330 <_Z11InitSignalsv@plt+0x1e13228>
    1550:			; <UNDEFINED> instruction: 0x4601447a
    1554:	eorne	lr, r9, #196, 18	; 0x310000
    1558:			; <UNDEFINED> instruction: 0x464858f2
    155c:	ldmdbmi	r6!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
    1560:	strcs	lr, [fp, #-2500]!	; 0xfffff63c
    1564:			; <UNDEFINED> instruction: 0xf8c44479
    1568:			; <UNDEFINED> instruction: 0xf85610b4
    156c:	ldmdbmi	r3!, {r0, r1, ip, pc}^
    1570:	adcsls	pc, r8, r4, asr #17
    1574:			; <UNDEFINED> instruction: 0xf7ff4479
    1578:	blmi	1c7cc58 <_Z11InitSignalsv@plt+0x1c7bb50>
    157c:	bmi	1c93b48 <_Z11InitSignalsv@plt+0x1c92a40>
    1580:	ldrge	lr, [r1, #-2500]!	; 0xfffff63c
    1584:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    1588:	sbcne	pc, r0, r4, asr #17
    158c:	sbccs	pc, ip, r4, asr #17
    1590:			; <UNDEFINED> instruction: 0xf8df496e
    1594:	ldrbtmi	ip, [r9], #-444	; 0xfffffe44
    1598:			; <UNDEFINED> instruction: 0xf8c444fc
    159c:	vst4.32	{d16-d19}, [pc :256], ip
    15a0:	ldmpl	r2!, {r2, r4, r5, r7, ip, sp, lr}^
    15a4:			; <UNDEFINED> instruction: 0xf8c44b6b
    15a8:	stmib	r4, {r3, r4, r6, r7, ip}^
    15ac:	ldmpl	r2!, {r2, r4, r5, r8, sl, sp}^
    15b0:	stmdbmi	sl!, {r0, r3, r5, r6, r8, r9, fp, lr}^
    15b4:	ldrcs	lr, [r7, #-2500]!	; 0xfffff63c
    15b8:			; <UNDEFINED> instruction: 0xf8c44479
    15bc:	ldmpl	r2!, {r2, r5, r6, r7, ip}^
    15c0:	stmdbmi	r8!, {r0, r1, r2, r5, r6, r8, r9, fp, lr}^
    15c4:	ldrcs	lr, [sl, #-2500]!	; 0xfffff63c
    15c8:			; <UNDEFINED> instruction: 0xf8c44479
    15cc:	ldmpl	r2!, {r4, r5, r6, r7, ip}^
    15d0:	stmdbmi	r6!, {r0, r2, r5, r6, r8, r9, fp, lr}^
    15d4:	ldrcs	lr, [sp, #-2500]!	; 0xfffff63c
    15d8:	smlabtls	r0, r4, r8, pc	; <UNPREDICTABLE>
    15dc:			; <UNDEFINED> instruction: 0xf8c44479
    15e0:			; <UNDEFINED> instruction: 0xf8c45104
    15e4:			; <UNDEFINED> instruction: 0xf8c4c0fc
    15e8:	ldmpl	r1!, {r3, r8, ip}^
    15ec:	bmi	1854374 <_Z11InitSignalsv@plt+0x185326c>
    15f0:	strbne	lr, [r3, #-2500]	; 0xfffff63c
    15f4:			; <UNDEFINED> instruction: 0xf8c4447a
    15f8:			; <UNDEFINED> instruction: 0xf8562114
    15fc:	blmi	17b1610 <_Z11InitSignalsv@plt+0x17b0508>
    1600:	bmi	17d3b80 <_Z11InitSignalsv@plt+0x17d2a78>
    1604:	stmib	r4, {r0, r3, r4, r5, r6, sl, lr}^
    1608:	ldrbtmi	ip, [sl], #-1350	; 0xfffffaba
    160c:	mcrrne	9, 12, lr, r8, cr4	; <UNPREDICTABLE>
    1610:	subpl	lr, sl, #196, 18	; 0x310000
    1614:	ldmpl	r3!, {r0, r1, r3, r4, r6, r9, fp, lr}^
    1618:			; <UNDEFINED> instruction: 0xf8c4495b
    161c:	ldrbtmi	r3, [r9], #-304	; 0xfffffed0
    1620:	smlalbtpl	lr, sp, r4, r9
    1624:	bmi	16578f0 <_Z11InitSignalsv@plt+0x16567e8>
    1628:	stmib	r4, {r0, r3, r4, r6, r8, r9, fp, lr}^
    162c:	ldrbtmi	r1, [fp], #-1359	; 0xfffffab1
    1630:	smlalbtcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    1634:	blmi	15d7904 <_Z11InitSignalsv@plt+0x15d67fc>
    1638:	strpl	lr, [r0, #-2503]	; 0xfffff639
    163c:	adcsvs	r4, sp, fp, ror r4
    1640:	cmphi	r4, r4, asr #17	; <UNPREDICTABLE>
    1644:	ldrbcs	lr, [r2, #-2500]	; 0xfffff63c
    1648:	ldrbpl	lr, [r6, #-2500]	; 0xfffff63c
    164c:	ldrbpl	lr, [r8, #-2500]	; 0xfffff63c
    1650:	cmpcc	r0, r4, asr #17	; <UNPREDICTABLE>
    1654:	ldc	7, cr15, [sl], #1020	; 0x3fc
    1658:	adcsvc	pc, r4, #1325400064	; 0x4f000000
    165c:	eorsvs	r4, r8, r1, lsr #12
    1660:	ldrmi	r4, [r4], #-1540	; 0xfffff9fc
    1664:			; <UNDEFINED> instruction: 0xf7ff60bc
    1668:	bmi	12fca90 <_Z11InitSignalsv@plt+0x12fb988>
    166c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    1670:	ldmpl	r3, {r2, r3, r4, r5, r6, sp, lr}^
    1674:	blls	16db6e4 <_Z11InitSignalsv@plt+0x16da5dc>
    1678:			; <UNDEFINED> instruction: 0xf04f405a
    167c:	mrsle	r0, SP_svc
    1680:	subslt	r4, ip, r8, lsr r6
    1684:			; <UNDEFINED> instruction: 0x87f0e8bd
    1688:	ldcl	7, cr15, [lr], {255}	; 0xff
    168c:	tstlt	r8, r8, lsr r8
    1690:	stcl	7, cr15, [lr], {255}	; 0xff
    1694:	ldcl	7, cr15, [lr], {255}	; 0xff
    1698:	andeq	r0, r1, r8, lsr #22
    169c:	andeq	r0, r0, r8, lsl #1
    16a0:	andeq	r0, r0, r0, asr #10
    16a4:	andeq	r0, r1, ip, lsl #22
    16a8:	muleq	r0, r8, r0
    16ac:	andeq	r0, r0, r4, lsr #10
    16b0:	andeq	r0, r0, r8, lsr #10
    16b4:	andeq	r0, r0, r0, asr #1
    16b8:	andeq	r0, r0, r4, asr #10
    16bc:	andeq	r0, r0, ip, lsr r5
    16c0:	andeq	r0, r0, r4, lsr #1
    16c4:	andeq	r0, r0, r2, asr r5
    16c8:	andeq	r0, r0, r6, asr #10
    16cc:	muleq	r0, r0, r0
    16d0:	andeq	r0, r0, r4, asr r5
    16d4:	andeq	r0, r0, r8, asr #10
    16d8:	andeq	r0, r0, r2, asr r5
    16dc:	andeq	r0, r0, r8, asr r5
    16e0:	andeq	r0, r0, r0, ror r5
    16e4:	andeq	r0, r0, r6, asr r5
    16e8:	andeq	r0, r0, r6, asr r5
    16ec:	andeq	r0, r0, ip, asr r5
    16f0:	andeq	r0, r0, ip, lsl #1
    16f4:	andeq	r0, r0, r0, ror r5
    16f8:	andeq	r0, r0, r8, ror r5
    16fc:	andeq	r0, r0, r6, ror r5
    1700:	andeq	r0, r0, r8, ror r5
    1704:	andeq	r0, r0, r6, ror #10
    1708:	andeq	r0, r0, r0, lsl #1
    170c:	andeq	r0, r0, r8, ror r5
    1710:	andeq	r0, r0, lr, ror #10
    1714:	andeq	r0, r0, ip, ror #1
    1718:	muleq	r0, r8, r5
    171c:	muleq	r0, r4, r5
    1720:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1724:	andeq	r0, r0, r8, asr #11
    1728:	ldrdeq	r0, [r0], -r2
    172c:	andeq	r0, r0, r8, lsr #1
    1730:	andeq	r0, r0, r0, ror #11
    1734:	andeq	r0, r0, r0, lsr #1
    1738:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    173c:	andeq	r0, r0, r8, asr #11
    1740:	strheq	r0, [r0], -r8
    1744:	ldrdeq	r0, [r0], -r4
    1748:	andeq	r0, r0, r2, ror #11
    174c:	ldrdeq	r0, [r0], -sl
    1750:	strdeq	r0, [r0], -r4
    1754:	muleq	r0, ip, r0
    1758:	andeq	r0, r0, r8, ror r0
    175c:	andeq	r0, r0, r0, asr #11
    1760:	ldrdeq	r0, [r0], -ip
    1764:			; <UNDEFINED> instruction: 0x000005bc
    1768:	andeq	r0, r0, ip, ror r0
    176c:	andeq	r0, r0, r0, asr #11
    1770:	andeq	r0, r0, r4, asr #1
    1774:	andeq	r0, r0, r4, lsr #11
    1778:	andeq	r0, r0, r4, lsl #1
    177c:	andeq	r0, r0, r0, lsr #11
    1780:	andeq	r0, r0, r6, lsr #11
    1784:	andeq	r0, r0, ip, lsr #1
    1788:	muleq	r0, sl, r5
    178c:	strheq	r0, [r0], -r4
    1790:	muleq	r0, r6, r5
    1794:	muleq	r0, r4, r5
    1798:	muleq	r1, sl, r8
    179c:	mvnsmi	lr, #737280	; 0xb4000
    17a0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    17a4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    17a8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    17ac:	bl	fffbf7b0 <_Z11InitSignalsv@plt+0xfffbe6a8>
    17b0:	blne	1d929ac <_Z11InitSignalsv@plt+0x1d918a4>
    17b4:	strhle	r1, [sl], -r6
    17b8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    17bc:	svccc	0x0004f855
    17c0:	strbmi	r3, [sl], -r1, lsl #8
    17c4:	ldrtmi	r4, [r8], -r1, asr #12
    17c8:	adcmi	r4, r6, #152, 14	; 0x2600000
    17cc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    17d0:	svclt	0x000083f8
    17d4:	andeq	r0, r1, r2, lsr r6
    17d8:	andeq	r0, r1, r4, lsr #12
    17dc:	svclt	0x00004770

Disassembly of section .fini:

000017e0 <.fini>:
    17e0:	push	{r3, lr}
    17e4:	pop	{r3, pc}
