set ::env(PROJECT_NAME) FPGA_MIOSIL2
set ::env(DESIGN_TOP) top_miosil2
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/saturn/rtl/FPGA_MIOSIL2
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/saturn/rtl/FPGA_MIOSIL2/top_miosil2.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
