
# ğŸ§¾ TCL Workshop â€” From Basic to Advanced in VLSI  

## ğŸ”° Introduction  
This repository documents my learnings from the **VSD TCL Workshop**, designed to strengthen scripting skills for automation in the VLSI domain.  
Throughout the sessions, I learned how TCL can simplify design tool interactions, automate tasks, and create efficient workflows used in the semiconductor industry.  

---

## ğŸ¯ Objectives  
- Understand TCL syntax and its use in EDA tools  
- Learn how to automate repetitive design and analysis tasks  
- Implement loops, conditionals, and procedures for tool control  
- Apply TCL scripting for timing reports, constraint management, and log parsing  

---

## âš™ï¸ Tools & Environment  
| Tool | Purpose |
|------|----------|
| Linux Terminal | TCL execution and command-line scripting |
| Git & GitHub | Version control and code management |
| VS Code | Writing and editing TCL scripts |
| Synopsys / Cadence EDA tools | VLSI automation and analysis |
| Markdown (.md) | Documentation formatting |

---

## ğŸ“… Workshop Structure  

| Day | Topics | Practice / Tasks |
|-----|--------|------------------|
| **Day 1** | TCL basics, syntax, and commands | Write a simple TCL script and print messages |
| **Day 2** | Variables, conditionals, and loops | Automate simple repetitive tasks |
| **Day 3** | Procedures, arguments, and modular code | Create reusable TCL functions |
| **Day 4** | File handling and report generation | Extract data from timing logs |
| **Day 5** | Integrating TCL with design flows | Automate constraint and report analysis |

---

## ğŸ§  Key Concepts  

### ğŸŸ¡ Variables & Data Types  
```tcl
set name "Shyamli"
puts "Hello $name"
