// Seed: 1932413314
module module_0 (
    output supply1 id_0,
    output tri1 id_1
);
  wire id_3;
endmodule
macromodule module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri0 id_2,
    output logic id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input wire id_9,
    output tri1 id_10,
    input wand id_11,
    input uwire id_12,
    input wor id_13,
    input tri0 id_14
);
  initial id_3 = id_1;
  wire id_16;
  module_0 modCall_1 (
      id_2,
      id_10
  );
  wire id_17, id_18;
endmodule
