[{"DBLP title": "CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache.", "DBLP authors": ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.63", "OA papers": [{"PaperId": "https://openalex.org/W2013626513", "PaperTitle": "CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache", "Year": 2014, "CitationCount": 101, "EstimatedCitation": 101, "Affiliations": {"Georgia Institute of Technology": 2.0, "Intel (United States)": 1.0}, "Authors": ["Chiachen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"]}]}, {"DBLP title": "Transparent Hardware Management of Stacked DRAM as Part of Memory.", "DBLP authors": ["Jaewoong Sim", "Alaa R. Alameldeen", "Zeshan Chishti", "Chris Wilkerson", "Hyesoon Kim"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.56", "OA papers": [{"PaperId": "https://openalex.org/W1975698617", "PaperTitle": "Transparent Hardware Management of Stacked DRAM as Part of Memory", "Year": 2014, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Jaewoong Sim", "Alaa R. Alameldeen", "Zeshan A. Chishti", "Christopher B. Wilkerson", "Hyesoon Kim"]}]}, {"DBLP title": "Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache.", "DBLP authors": ["Djordje Jevdjic", "Gabriel H. Loh", "Cansu Kaynak", "Babak Falsafi"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.51", "OA papers": [{"PaperId": "https://openalex.org/W2169865228", "PaperTitle": "Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache", "Year": 2014, "CitationCount": 129, "EstimatedCitation": 129, "Affiliations": {"EcoCloud, EPFL#TAB#": 3.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Djordje Jevdjic", "Gabriel H. Loh", "Cansu Kaynak", "Babak Falsafi"]}]}, {"DBLP title": "Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth.", "DBLP authors": ["Nagendra Dwarakanath Gulur", "Mahesh Mehendale", "R. Manikantan", "R. Govindarajan"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.36", "OA papers": [{"PaperId": "https://openalex.org/W1977349283", "PaperTitle": "Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth", "Year": 2014, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Texas Instruments (India)": 2.0, "Indian Institute of Science Bangalore": 2.0}, "Authors": ["Nagendra Gulur", "Mahesh Mehendale", "R. Manikantan", "Ramaswamy Govindarajan"]}]}, {"DBLP title": "Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures.", "DBLP authors": ["Prashant J. Nair", "David A. Roberts", "Moinuddin K. Qureshi"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.57", "OA papers": [{"PaperId": "https://openalex.org/W2133066652", "PaperTitle": "Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Georgia Institute of Technology": 2.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Prashant Nair", "David D. Roberts", "Moinuddin K. Qureshi"]}]}, {"DBLP title": "Locality-Aware Mapping of Nested Parallel Patterns on GPUs.", "DBLP authors": ["HyoukJoong Lee", "Kevin J. Brown", "Arvind K. Sujeeth", "Tiark Rompf", "Kunle Olukotun"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.23", "OA papers": [{"PaperId": "https://openalex.org/W2061313045", "PaperTitle": "Locality-Aware Mapping of Nested Parallel Patterns on GPUs", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Stanford University": 4.0, "Purdue University System": 0.5, "Oracle (United States)": 0.5}, "Authors": ["HyoukJoong Lee", "Kevin K. Brown", "Arvind K. Sujeeth", "Tiark Rompf", "Kunle Olukotun"]}]}, {"DBLP title": "Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists.", "DBLP authors": ["Ji Yun Kim", "Christopher Batten"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.24", "OA papers": [{"PaperId": "https://openalex.org/W1978155891", "PaperTitle": "Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Jiyun Kim", "Christopher Batten"]}]}, {"DBLP title": "PORPLE: An Extensible Optimizer for Portable Data Placement on GPU.", "DBLP authors": ["Guoyang Chen", "Bo Wu", "Dong Li", "Xipeng Shen"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.20", "OA papers": [{"PaperId": "https://openalex.org/W2091553595", "PaperTitle": "PORPLE: An Extensible Optimizer for Portable Data Placement on GPU", "Year": 2014, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"North Carolina State University": 2.0, "Colorado School of Mines": 1.0, "Oak Ridge National Laboratory": 1.0}, "Authors": ["Guoyang Chen", "Bo Wu", "Dong Li", "Xipeng Shen"]}]}, {"DBLP title": "Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures.", "DBLP authors": ["Yunsup Lee", "Vinod Grover", "Ronny Krashinsky", "Mark Stephenson", "Stephen W. Keckler", "Krste Asanovic"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.48", "OA papers": [{"PaperId": "https://openalex.org/W1972663160", "PaperTitle": "Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Berkeley": 2.0, "Nvidia (United Kingdom)": 3.0, "The University of Texas at Austin": 1.0}, "Authors": ["Yunsup Lee", "Vinod K. Grover", "Ronny Krashinsky", "Mark W. Stephenson", "Stephen W. Keckler", "Krste Asanovic"]}]}, {"DBLP title": "Managing GPU Concurrency in Heterogeneous Architectures.", "DBLP authors": ["Onur Kayiran", "Nachiappan Chidambaram Nachiappan", "Adwait Jog", "Rachata Ausavarungnirun", "Mahmut T. Kandemir", "Gabriel H. Loh", "Onur Mutlu", "Chita R. Das"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.62", "OA papers": [{"PaperId": "https://openalex.org/W2079248286", "PaperTitle": "Managing GPU Concurrency in Heterogeneous Architectures", "Year": 2014, "CitationCount": 110, "EstimatedCitation": 110, "Affiliations": {"Pennsylvania State University": 5.0, "Carnegie Mellon University": 2.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Onur Kayiran", "Nachiappan Chidambaram Nachiappan", "Adwait Jog", "Rachata Ausavarungnirun", "Mahmut Kandemir", "Gabriel H. Loh", "Onur Mutlu", "Chita R. Das"]}]}, {"DBLP title": "Load Value Approximation.", "DBLP authors": ["Joshua San Miguel", "Mario Badr", "Natalie D. Enright Jerger"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.22", "OA papers": [{"PaperId": "https://openalex.org/W2020517863", "PaperTitle": "Load Value Approximation", "Year": 2014, "CitationCount": 126, "EstimatedCitation": 126, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Joshua San Miguel", "Mario Badr", "Natalie Enright Jerger"]}]}, {"DBLP title": "Arbitrary Modulus Indexing.", "DBLP authors": ["Jeffrey R. Diamond", "Donald S. Fussell", "Stephen W. Keckler"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.13", "OA papers": [{"PaperId": "https://openalex.org/W1988132189", "PaperTitle": "Arbitrary Modulus Indexing", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Jeffrey S. Diamond", "Donald S. Fussell", "Stephen W. Keckler"]}]}, {"DBLP title": "FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems.", "DBLP authors": ["Jishen Zhao", "Onur Mutlu", "Yuan Xie"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.47", "OA papers": [{"PaperId": "https://openalex.org/W2008251984", "PaperTitle": "FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems", "Year": 2014, "CitationCount": 95, "EstimatedCitation": 95, "Affiliations": {"Pennsylvania State University": 1.0, "Carnegie Mellsnxon University": 1.5, "University of California, Santa Barbara": 0.5}, "Authors": ["Jishen Zhao", "Onur Mutlu", "Yuan Xie"]}]}, {"DBLP title": "Short-Circuiting Memory Traffic in Handheld Platforms.", "DBLP authors": ["Praveen Yedlapalli", "Nachiappan Chidambaram Nachiappan", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.60", "OA papers": [{"PaperId": "https://openalex.org/W1977149250", "PaperTitle": "Short-Circuiting Memory Traffic in Handheld Platforms", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Pennsylvania State University": 5.0, "INTEL Corporation#TAB#": 1.0}, "Authors": ["Praveen Yedlapalli", "Nachiappan Chidambaram Nachiappan", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut Kandemir", "Chita R. Das"]}]}, {"DBLP title": "Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks.", "DBLP authors": ["Jayneel Gandhi", "Arkaprava Basu", "Mark D. Hill", "Michael M. Swift"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.37", "OA papers": [{"PaperId": "https://openalex.org/W2061812855", "PaperTitle": "Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks", "Year": 2014, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Jayneel Gandhi", "Arkaprava Basu", "Mark D. Hill", "Michael M. Swift"]}]}, {"DBLP title": "Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution.", "DBLP authors": ["Dmitry Evtyushkin", "Jesse Elwell", "Meltem Ozsoy", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.25", "OA papers": [{"PaperId": "https://openalex.org/W2011491452", "PaperTitle": "Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution", "Year": 2014, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"Binghamton University": 4.0, "University of California, Riverside": 1.0, "Qatar University": 1.0}, "Authors": ["Dmitry Evtyushkin", "Jesse Elwell", "Meltem Ozsoy", "Dmitry Ponomarev", "Nael Abu Ghazaleh", "Ryan Riley"]}]}, {"DBLP title": "Random Fill Cache Architecture.", "DBLP authors": ["Fangfei Liu", "Ruby B. Lee"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.28", "OA papers": [{"PaperId": "https://openalex.org/W2137453738", "PaperTitle": "Random Fill Cache Architecture", "Year": 2014, "CitationCount": 141, "EstimatedCitation": 141, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Fangfei Liu", "Ruby B. Lee"]}]}, {"DBLP title": "CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware.", "DBLP authors": ["Jie Chen", "Guru Venkataramani"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.42", "OA papers": [{"PaperId": "https://openalex.org/W2014182302", "PaperTitle": "CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware", "Year": 2014, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {"George Washington University": 2.0}, "Authors": ["Jie Chen", "Guru Venkataramani"]}]}, {"DBLP title": "Continuous, Low Overhead, Run-Time Validation of Program Executions.", "DBLP authors": ["Erdem Aktas", "Furat Afram", "Kanad Ghose"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.18", "OA papers": [{"PaperId": "https://openalex.org/W2062102126", "PaperTitle": "Continuous, Low Overhead, Run-Time Validation of Program Executions", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Binghamton University": 3.0}, "Authors": ["Erdem Aktas", "Furat Afram", "Kanad Ghose"]}]}, {"DBLP title": "A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events.", "DBLP authors": ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.39", "OA papers": [{"PaperId": "https://openalex.org/W2117552728", "PaperTitle": "A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events", "Year": 2014, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Robert J. Callan", "Alenka Zajic", "Milos Prvulovic"]}]}, {"DBLP title": "RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-Event Stacks.", "DBLP authors": ["Jaewon Lee", "Hanhwi Jang", "Jangwoo Kim"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.26", "OA papers": [{"PaperId": "https://openalex.org/W2023716278", "PaperTitle": "RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-Event Stacks", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Korea Post": 1.5, "Pohang University of Science and Technology": 1.5}, "Authors": ["Jaewon Lee", "Hanhwi Jang", "Jangwoo Kim"]}]}, {"DBLP title": "GPUMech: GPU Performance Modeling Technique Based on Interval Analysis.", "DBLP authors": ["Jen-Cheng Huang", "Joo Hwan Lee", "Hyesoon Kim", "Hsien-Hsin S. Lee"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.59", "OA papers": [{"PaperId": "https://openalex.org/W2144264070", "PaperTitle": "GPUMech: GPU Performance Modeling Technique Based on Interval Analysis", "Year": 2014, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"School of Electrical and Computer Engineering": 2.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Jen-Cheng Huang", "Joo Myung Lee", "Hyesoon Kim", "Hsien-Hsin S. Lee"]}]}, {"DBLP title": "PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research.", "DBLP authors": ["Derek Lockhart", "Gary Zibrat", "Christopher Batten"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.50", "OA papers": [{"PaperId": "https://openalex.org/W2079751107", "PaperTitle": "PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research", "Year": 2014, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"Cornell University": 3.0}, "Authors": ["Derek Lockhart", "Gary Zibrat", "Christopher Batten"]}]}, {"DBLP title": "Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults.", "DBLP authors": ["Mark Wilkening", "Vilas Sridharan", "Si Li", "Fritz Previlon", "Sudhanva Gurumurthi", "David R. Kaeli"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.15", "OA papers": [{"PaperId": "https://openalex.org/W2053608561", "PaperTitle": "Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Northeastern University": 3.0, "Advanced Micro Devices (United States)": 2.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Mark Wilkening", "Vilas Sridharan", "Si Li", "Fritz Previlon", "Sudhanva Gurumurthi", "David Kaeli"]}]}, {"DBLP title": "Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors.", "DBLP authors": ["Anys Bacha", "Radu Teodorescu"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.54", "OA papers": [{"PaperId": "https://openalex.org/W1985918920", "PaperTitle": "Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors", "Year": 2014, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"The Ohio State University": 2.0}, "Authors": ["Anys Bacha", "Radu Teodorescu"]}]}, {"DBLP title": "Harnessing Soft Computations for Low-Budget Fault Tolerance.", "DBLP authors": ["Daya Shanker Khudia", "Scott A. Mahlke"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.33", "OA papers": [{"PaperId": "https://openalex.org/W2030260865", "PaperTitle": "Harnessing Soft Computations for Low-Budget Fault Tolerance", "Year": 2014, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Daya Shanker Khudia", "Scott Mahlke"]}]}, {"DBLP title": "Skewed Compressed Caches.", "DBLP authors": ["Somayeh Sardashti", "Andr\u00e9 Seznec", "David A. Wood"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.41", "OA papers": [{"PaperId": "https://openalex.org/W1976919080", "PaperTitle": "Skewed Compressed Caches", "Year": 2014, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "French Institute for Research in Computer Science and Automation": 0.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5}, "Authors": ["Somayeh Sardashti", "Andr\u00e9 Seznec", "David A. Wood"]}]}, {"DBLP title": "Adaptive Cache Management for Energy-Efficient GPU Computing.", "DBLP authors": ["Xuhao Chen", "Li-Wen Chang", "Christopher I. Rodrigues", "Jie Lv", "Zhiying Wang", "Wen-mei W. Hwu"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.11", "OA papers": [{"PaperId": "https://openalex.org/W2027806965", "PaperTitle": "Adaptive Cache Management for Energy-Efficient GPU Computing", "Year": 2014, "CitationCount": 121, "EstimatedCitation": 121, "Affiliations": {"University of Illinois Urbana-Champaign": 5.0, "National University of Defense Technology": 1.0}, "Authors": ["Xuhao Chen", "Liwen Chang", "Christopher D. A. Rodrigues", "Jie Lv", "Zhiying Wang", "Wen-mei W. Hwu"]}]}, {"DBLP title": "Futility Scaling: High-Associativity Cache Partitioning.", "DBLP authors": ["Ruisheng Wang", "Lizhong Chen"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.46", "OA papers": [{"PaperId": "https://openalex.org/W2091356762", "PaperTitle": "Futility Scaling: High-Associativity Cache Partitioning", "Year": 2014, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Rui-Sheng Wang", "Lizhong Chen"]}]}, {"DBLP title": "Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities.", "DBLP authors": ["Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose", "Timothy J. Slegel", "Gerard Salem", "Sean M. Carey", "Richard F. Rizzolo", "Thomas Strach"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.12", "OA papers": [{"PaperId": "https://openalex.org/W1994805710", "PaperTitle": "Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities", "Year": 2014, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"IBM (United States)": 4.0, "[IBM Systems and Technology Group, Poughkeepsie, NY, USA]": 3.0, "IBM (Germany)": 1.0}, "Authors": ["Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose", "Timothy J. Slegel", "G\u00e9rard Salem", "Sean K. Carey", "Richard F. Rizzolo", "Thomas Strach"]}]}, {"DBLP title": "Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks.", "DBLP authors": ["Waclaw Godycki", "Christopher Torng", "Ivan Bukreyev", "Alyssa B. Apsel", "Christopher Batten"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.52", "OA papers": [{"PaperId": "https://openalex.org/W1982463304", "PaperTitle": "Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks", "Year": 2014, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Cornell University": 5.0}, "Authors": ["Waclaw Godycki", "Christopher Torng", "Ivan Bukreyev", "Alyssa B. Apsel", "Christopher Batten"]}]}, {"DBLP title": "Micro-Sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems.", "DBLP authors": ["Jeongseob Ahn", "Chang Hyun Park", "Jaehyuk Huh"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.49", "OA papers": [{"PaperId": "https://openalex.org/W2001753130", "PaperTitle": "Micro-Sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Kootenay Association for Science & Technology": 1.0, "Computer Science Department": 1.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Jeongseob Ahn", "Chang-hyun Park", "Jaehyuk Huh"]}]}, {"DBLP title": "SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers.", "DBLP authors": ["Yunqi Zhang", "Michael A. Laurenzano", "Jason Mars", "Lingjia Tang"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.53", "OA papers": [{"PaperId": "https://openalex.org/W2017004353", "PaperTitle": "SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers", "Year": 2014, "CitationCount": 132, "EstimatedCitation": 132, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Yunqi Zhang", "Michael A. Laurenzano", "Jason Mars", "Lingjia Tang"]}]}, {"DBLP title": "A Front-End Execution Architecture for High Energy Efficiency.", "DBLP authors": ["Ryota Shioya", "Masahiro Goshima", "Hideki Ando"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.35", "OA papers": [{"PaperId": "https://openalex.org/W2157128750", "PaperTitle": "A Front-End Execution Architecture for High Energy Efficiency", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Nagoya University": 2.0, "National Institute of Informatics": 1.0}, "Authors": ["Ryota Shioya", "Masahiro Goshima", "Hideki Ando"]}]}, {"DBLP title": "Execution Drafting: Energy Efficiency through Computation Deduplication.", "DBLP authors": ["Michael McKeown", "Jonathan Balkind", "David Wentzlaff"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.43", "OA papers": [{"PaperId": "https://openalex.org/W2094710396", "PaperTitle": "Execution Drafting: Energy Efficiency through Computation Deduplication", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Princeton University": 3.0}, "Authors": ["Mick McKeown", "Jonathan Balkind", "David Wentzlaff"]}]}, {"DBLP title": "PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration.", "DBLP authors": ["Bo Su", "Junli Gu", "Li Shen", "Wei Huang", "Joseph L. Greathouse", "Zhiying Wang"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.17", "OA papers": [{"PaperId": "https://openalex.org/W2028800864", "PaperTitle": "PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration", "Year": 2014, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"National University of Defense Technology": 4.0, "Advanced Micro Devices (Canada)": 2.0}, "Authors": ["Bo Su", "Junli Gu", "Li Shen", "Wei Huang", "Joseph L. Greathouse", "Zhiying Wang"]}]}, {"DBLP title": "NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?", "DBLP authors": ["Natalie D. Enright Jerger", "Ajaykumar Kannan", "Zimo Li", "Gabriel H. Loh"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.61", "OA papers": [{"PaperId": "https://openalex.org/W2034822545", "PaperTitle": "NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Rogers (United States)": 1.5, "University of Toronto": 1.5, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Natalie Enright Jerger", "Ajaykumar Kannan", "Zimo Li", "Gabriel H. Loh"]}]}, {"DBLP title": "Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration.", "DBLP authors": ["Supreet Jeloka", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "David T. Blaauw"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.45", "OA papers": [{"PaperId": "https://openalex.org/W2051069263", "PaperTitle": "Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Michigan\u2013Ann Arbor": 5.0}, "Authors": ["Supreet Jeloka", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor Mudge", "David Blaauw"]}]}, {"DBLP title": "Multi-GPU System Design with Memory Networks.", "DBLP authors": ["Gwangsun Kim", "Minseok Lee", "Jiyun Jeong", "John Kim"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.55", "OA papers": [{"PaperId": "https://openalex.org/W2007511350", "PaperTitle": "Multi-GPU System Design with Memory Networks", "Year": 2014, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Kootenay Association for Science & Technology": 2.0, "Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Gwangsun Kim", "Minseok Lee", "Ji-Yun Jeong", "John Kim"]}]}, {"DBLP title": "Dodec: Random-Link, Low-Radix On-Chip Networks.", "DBLP authors": ["Haofan Yang", "Jyoti Tripathi", "Natalie D. Enright Jerger", "Dan Gibson"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.19", "OA papers": [{"PaperId": "https://openalex.org/W2049343987", "PaperTitle": "Dodec: Random-Link, Low-Radix On-Chip Networks", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Toronto": 3.0, "Google (United States)": 1.0}, "Authors": ["Haofan Yang", "J. Tripathi", "Natalie Enright Jerger", "Dan Gibson"]}]}, {"DBLP title": "Wormhole: Wisely Predicting Multidimensional Branches.", "DBLP authors": ["Jorge Albericio", "Joshua San Miguel", "Natalie D. Enright Jerger", "Andreas Moshovos"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.40", "OA papers": [{"PaperId": "https://openalex.org/W2071117912", "PaperTitle": "Wormhole: Wisely Predicting Multidimensional Branches", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Toronto": 4.0}, "Authors": ["Jorge Albericio", "Joshua San Miguel", "Natalie Enright Jerger", "Andreas Moshovos"]}]}, {"DBLP title": "Bias-Free Branch Predictor.", "DBLP authors": ["Dibakar Gope", "Mikko H. Lipasti"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.32", "OA papers": [{"PaperId": "https://openalex.org/W2092864686", "PaperTitle": "Bias-Free Branch Predictor", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Dibakar Gope", "Mikko H. Lipasti"]}]}, {"DBLP title": "Loop-Aware Memory Prefetching Using Code Block Working Sets.", "DBLP authors": ["Adi Fuchs", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.27", "OA papers": [{"PaperId": "https://openalex.org/W2053464325", "PaperTitle": "Loop-Aware Memory Prefetching Using Code Block Working Sets", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 4.0}, "Authors": ["Adi Fuchs", "Shie Mannor", "Uri Weiser", "Yoav Etsion"]}]}, {"DBLP title": "BuMP: Bulk Memory Access Prediction and Streaming.", "DBLP authors": ["Stavros Volos", "Javier Picorel", "Babak Falsafi", "Boris Grot"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.44", "OA papers": [{"PaperId": "https://openalex.org/W2107277872", "PaperTitle": "BuMP: Bulk Memory Access Prediction and Streaming", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"EcoCloud, EPFL#TAB#": 3.0, "University of Edinburgh": 1.0}, "Authors": ["Stavros Volos", "Javier Picorel", "Babak Falsafi", "Boris Grot"]}]}, {"DBLP title": "Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers.", "DBLP authors": ["Michael A. Laurenzano", "Yunqi Zhang", "Lingjia Tang", "Jason Mars"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.21", "OA papers": [{"PaperId": "https://openalex.org/W1994790794", "PaperTitle": "Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers", "Year": 2014, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Michael A. Laurenzano", "Yunqi Zhang", "Lingjia Tang", "Jason Mars"]}]}, {"DBLP title": "Compiler Support for Optimizing Memory Bank-Level Parallelism.", "DBLP authors": ["Wei Ding", "Diana R. Guttman", "Mahmut T. Kandemir"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.34", "OA papers": [{"PaperId": "https://openalex.org/W2019656987", "PaperTitle": "Compiler Support for Optimizing Memory Bank-Level Parallelism", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Wei Ding", "Diana Guttman", "Mahmut Kandemir"]}]}, {"DBLP title": "Architectural Specialization for Inter-Iteration Loop Dependence Patterns.", "DBLP authors": ["Shreesha Srinath", "Berkin Ilbeyi", "Mingxing Tan", "Gai Liu", "Zhiru Zhang", "Christopher Batten"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.31", "OA papers": [{"PaperId": "https://openalex.org/W1979660638", "PaperTitle": "Architectural Specialization for Inter-Iteration Loop Dependence Patterns", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Cornell University": 6.0}, "Authors": ["Shreesha Srinath", "Berkin Ilbeyi", "Mingxing Tan", "Gai Liu", "Zhiru Zhang", "Christopher Batten"]}]}, {"DBLP title": "Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations.", "DBLP authors": ["Qing Yi", "Qian Wang", "Huimin Cui"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.14", "OA papers": [{"PaperId": "https://openalex.org/W2067575922", "PaperTitle": "Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Colorado Colorado Springs": 1.0, "Institute of Software": 0.5, "Chinese Academy of Sciences": 0.5, "Institute of Computing Technology": 1.0}, "Authors": ["Qing Yi", "Qian Wang", "Huimin Cui"]}]}, {"DBLP title": "DaDianNao: A Machine-Learning Supercomputer.", "DBLP authors": ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.58", "OA papers": [{"PaperId": "https://openalex.org/W2048266589", "PaperTitle": "DaDianNao: A Machine-Learning Supercomputer", "Year": 2014, "CitationCount": 1115, "EstimatedCitation": 1115, "Affiliations": {"SKL of Computer Architecture, ICT, CAS, China": 8.0, "SKL of Computer Architecture, ICT, CAS, China and University of CAS, China": 1.0, "Inner Mongolia University": 1.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shi-Jin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"]}]}, {"DBLP title": "B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors.", "DBLP authors": ["David Kadjo", "Jinchun Kim", "Prabal Sharma", "Reena Panda", "Paul Gratz", "Daniel A. Jim\u00e9nez"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.29", "OA papers": [{"PaperId": "https://openalex.org/W2013395246", "PaperTitle": "B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Texas A&M University": 4.0, "Samsung Austin R&D;, University of Texas at Austin#TAB#": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["David Kadjo", "Jin-Chun Kim", "Prabal Sharma", "Reena Panda", "Paul V. Gratz", "Daniel E. Jimenez"]}]}, {"DBLP title": "Pipe Check: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models.", "DBLP authors": ["Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.38", "OA papers": [{"PaperId": "https://openalex.org/W1968283843", "PaperTitle": "PipeCheck: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models", "Year": 2014, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Princeton University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Daniel C. Lustig", "Michael Pellauer", "Margaret Martonosi"]}]}, {"DBLP title": "Equalizer: Dynamic Tuning of GPU Resources for Efficient Execution.", "DBLP authors": ["Ankit Sethia", "Scott A. Mahlke"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.16", "OA papers": [{"PaperId": "https://openalex.org/W1984993578", "PaperTitle": "Equalizer: Dynamic Tuning of GPU Resources for Efficient Execution", "Year": 2014, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Ankit Sethia", "Scott Mahlke"]}]}, {"DBLP title": "COMP: Compiler Optimizations for Manycore Processors.", "DBLP authors": ["Linhai Song", "Min Feng", "Nishkam Ravi", "Yi Yang", "Srimat T. Chakradhar"], "year": 2014, "doi": "https://doi.org/10.1109/MICRO.2014.30", "OA papers": [{"PaperId": "https://openalex.org/W2042681472", "PaperTitle": "COMP: Compiler Optimizations for Manycore Processors", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Wisconsin\u2013Madison": 1.0, "Computer Systems Architecture Department, NEC Laboratories America, Princeton, NJ, USA": 3.0, "Cloudera (United States)": 1.0}, "Authors": ["Linhai Song", "Min Feng", "Nishkam Ravi", "Yang Yang", "Srimat Chakradhar"]}]}]