[rs]
name = xCat A3 + 6*phy1540m + 6*macsec , initSystem 19,1,0,0

[debug]
;; due to large number of devices we allow general printings to see the
;; initalization of those devices
print_general_allowed = 1

[fatal_error_file]
file_name = xCat_error.txt

[system]
devices_number = 14
;
; 0 - xcat(A3)
; 1 - nic
; 2..7 - 6 quad phy
; 8..13 - 6 macsec
;
device_type0 = xCat_24_and_4
registers0 = X:\simulation\chip_simulation\simulation\registerFiles\xCat\xcatA1.registers_default_val.txt
;;
;; additional xcat registers setting  (used to override defaults)
;;
registers0_01 = X:\simulation\chip_simulation\simulation\registerFiles\xCat\Registers_xCat_A3_additional_def_val.txt
dev0_int_line = 4
dev0_to_cpu_fcs_bytes_add = 0
; PEX BAR 0x80000000
dev0_hw_id = 2147483648

;; RGMII interface of xCat's internal CPU
device_type1 = nic
dev1_to_slan_fcs_bytes_add = 1


;; switch side                                      network side
;;                           QUAD_PHY
;;                   =====================
;; devX_port0  ------|   phy  core 0     |******  devX_port1
;;                   |-------------------|
;; devX_port10 ------|   phy  core 1     |******  devX_port11
;;                   |-------------------|
;; devX_port20 ------|   phy  core 2     |******  devX_port21
;;                   |-------------------|
;; devX_port30 ------|   phy  core 3     |******  devX_port31
;;                   =====================
;

;
;; switch side                                      network side
;;                           macsec
;;                   =====================
;; devX_port0  ------|   channel 0       |******  devX_port1
;;                   |-------------------|
;; devX_port2  ------|   channel 1       |******  devX_port3
;;                   |-------------------|
;; devX_port4  ------|   channel 2       |******  devX_port5
;;                   |-------------------|
;; devX_port6  ------|   channel 3       |******  devX_port7
;;                   =====================

device_type2 = phy
device_type3 = phy
device_type4 = phy
device_type5 = phy
device_type6 = phy
device_type7 = phy

registers2 = X:\cpss\SW\prestera\simulation\registerFiles\Phy\phy.registers_default_val.txt
registers3 = X:\cpss\SW\prestera\simulation\registerFiles\Phy\phy.registers_default_val.txt
registers4 = X:\cpss\SW\prestera\simulation\registerFiles\Phy\phy.registers_default_val.txt
registers5 = X:\cpss\SW\prestera\simulation\registerFiles\Phy\phy.registers_default_val.txt
registers6 = X:\cpss\SW\prestera\simulation\registerFiles\Phy\phy.registers_default_val.txt
registers7 = X:\cpss\SW\prestera\simulation\registerFiles\Phy\phy.registers_default_val.txt

registers2_01 = X:\cpss\SW\prestera\simulation\registerFiles\Phy\phy_1540.registers_additional_def_val.txt
registers3_01 = X:\cpss\SW\prestera\simulation\registerFiles\Phy\phy_1540.registers_additional_def_val.txt
registers4_01 = X:\cpss\SW\prestera\simulation\registerFiles\Phy\phy_1540.registers_additional_def_val.txt
registers5_01 = X:\cpss\SW\prestera\simulation\registerFiles\Phy\phy_1540.registers_additional_def_val.txt
registers6_01 = X:\cpss\SW\prestera\simulation\registerFiles\Phy\phy_1540.registers_additional_def_val.txt
registers7_01 = X:\cpss\SW\prestera\simulation\registerFiles\Phy\phy_1540.registers_additional_def_val.txt
;; the SMI bus ID --> the QUAD_PHY connected to a DX/PM device on SMI 0 or SMI 1
dev2_bus_id = 0
dev3_bus_id = 0
dev4_bus_id = 0
dev5_bus_id = 1
dev6_bus_id = 1
dev7_bus_id = 1
;; the PHY hold 4 cores (channels)
;; all cores are identical
dev2_cores_num = 4
dev3_cores_num = 4
dev4_cores_num = 4
dev5_cores_num = 4
dev6_cores_num = 4
dev7_cores_num = 4

device_type8 = macsec
device_type9 = macsec
device_type10 = macsec
device_type11 = macsec
device_type12 = macsec
device_type13 = macsec

registers8  = X:\cpss\SW\prestera\simulation\registerFiles\macsec\macsec.registers_default_val.txt
registers9  = X:\cpss\SW\prestera\simulation\registerFiles\macsec\macsec.registers_default_val.txt
registers10 = X:\cpss\SW\prestera\simulation\registerFiles\macsec\macsec.registers_default_val.txt
registers11 = X:\cpss\SW\prestera\simulation\registerFiles\macsec\macsec.registers_default_val.txt
registers12 = X:\cpss\SW\prestera\simulation\registerFiles\macsec\macsec.registers_default_val.txt
registers13 = X:\cpss\SW\prestera\simulation\registerFiles\macsec\macsec.registers_default_val.txt

registers8_01 = X:\cpss\SW\prestera\simulation\registerFiles\macsec\macsec.registers_additional_def_val.txt
registers9_01 = X:\cpss\SW\prestera\simulation\registerFiles\macsec\macsec.registers_additional_def_val.txt
registers10_01 = X:\cpss\SW\prestera\simulation\registerFiles\macsec\macsec.registers_additional_def_val.txt
registers11_01 = X:\cpss\SW\prestera\simulation\registerFiles\macsec\macsec.registers_additional_def_val.txt
registers12_01 = X:\cpss\SW\prestera\simulation\registerFiles\macsec\macsec.registers_additional_def_val.txt
registers13_01 = X:\cpss\SW\prestera\simulation\registerFiles\macsec\macsec.registers_additional_def_val.txt

;
; the 'cores' sections, note that all 'cores' use the same  registers files ,
; and the same device type
; but each 'core' has it's unique : interrupt line , SMI base address
;

[dev2_core0]
device_type2 = phy_core_1540m_1548m
dev2_int_line = 50
; SMI address
dev2_hw_id = 4


[dev2_core1]
device_type2 = phy_core_1540m_1548m
dev2_int_line = 51
; SMI address
dev2_hw_id = 5

[dev2_core2]
device_type2 = phy_core_1540m_1548m
dev2_int_line = 52
; SMI address
dev2_hw_id = 6


[dev2_core3]
device_type2 = phy_core_1540m_1548m
dev2_int_line = 53
; SMI address
dev2_hw_id = 7


[dev3_core0]
device_type3 = phy_core_1540m_1548m
dev3_int_line = 50
; SMI address
dev3_hw_id = 8


[dev3_core1]
device_type3 = phy_core_1540m_1548m
dev3_int_line = 51
; SMI address
dev3_hw_id = 9

[dev3_core2]
device_type3 = phy_core_1540m_1548m
dev3_int_line = 52
; SMI address
dev3_hw_id = 10


[dev3_core3]
device_type3 = phy_core_1540m_1548m
dev3_int_line = 53
; SMI address
dev3_hw_id = 11

[dev4_core0]
device_type4 = phy_core_1540m_1548m
dev4_int_line = 50
; SMI address
dev4_hw_id = 12


[dev4_core1]
device_type4 = phy_core_1540m_1548m
dev4_int_line = 51
; SMI address
dev4_hw_id = 13

[dev4_core2]
device_type4 = phy_core_1540m_1548m
dev4_int_line = 52
; SMI address
dev4_hw_id = 14


[dev4_core3]
device_type4 = phy_core_1540m_1548m
dev4_int_line = 53
; SMI address
dev4_hw_id = 15


[dev5_core0]
device_type5 = phy_core_1540m_1548m
dev5_int_line = 50
; SMI address
dev5_hw_id = 4


[dev5_core1]
device_type5 = phy_core_1540m_1548m
dev5_int_line = 51
; SMI address
dev5_hw_id = 5

[dev5_core2]
device_type5 = phy_core_1540m_1548m
dev5_int_line = 52
; SMI address
dev5_hw_id = 6


[dev5_core3]
device_type5 = phy_core_1540m_1548m
dev5_int_line = 53
; SMI address
dev5_hw_id = 7

[dev6_core0]
device_type6 = phy_core_1540m_1548m
dev6_int_line = 50
; SMI address
dev6_hw_id = 8


[dev6_core1]
device_type6 = phy_core_1540m_1548m
dev6_int_line = 51
; SMI address
dev6_hw_id = 9

[dev6_core2]
device_type6 = phy_core_1540m_1548m
dev6_int_line = 52
; SMI address
dev6_hw_id = 10


[dev6_core3]
device_type6 = phy_core_1540m_1548m
dev6_int_line = 53
; SMI address
dev6_hw_id = 11

[dev7_core0]
device_type7 = phy_core_1540m_1548m
dev7_int_line = 50
; SMI address
dev7_hw_id = 12


[dev7_core1]
device_type7 = phy_core_1540m_1548m
dev7_int_line = 51
; SMI address
dev7_hw_id = 13

[dev7_core2]
device_type7 = phy_core_1540m_1548m
dev7_int_line = 52
; SMI address
dev7_hw_id = 14


[dev7_core3]
device_type7 = phy_core_1540m_1548m
dev7_int_line = 53
; SMI address
dev7_hw_id = 15


;; Dragonite definitions
[dragonite]
dragonite_int_line = 54

[ports_map]
;; port   0..3 - macsec 8  - phy 2
;; port   4..7 - macsec 9  - phy 3
;; port  8..11 - macsec 10 - phy 4
;; port 12..15 - macsec 11 - phy 5
;; port 16..19 - macsec 12 - phy 6
;; port 20..23 - macsec 13 - phy 7

;; dev 0 , port 0 -- macsec 8 ports 0,1 --> phy 2 port 0,1
dev2_port1   = slan00
;; dev 0 , port 8 -- macsec 10 ports 0,1 --> phy 4 port 0,1
dev4_port1   = slan01
;; dev 0 , port 18 -- macsec 12 ports 4,5 --> phy 6 port 20,21
dev6_port21  = slan02
;; dev 0 , port 23 -- macsec 13 ports 6,7 --> phy 7 port 30,31
dev7_port31  = slan03

;; check the 'stack ports'
dev0_port26  = slan04
dev0_port27  = slan05

;; connection of xCat's internal CPU RGMII interface and CPU port of switch
dev0_port63 = slanCpu
dev1_port0  = slanCpu

[internal_connections]
;; connections of the xcat device to the mac sec devices.
;; port 0 , dev 0
dev0_port0  = dev8_port0
;;dev0_port1  = dev8_port2
;;dev0_port2  = dev8_port4
;;dev0_port3  = dev8_port6
;;dev0_port4  = dev9_port0
;;dev0_port5  = dev9_port2
;;dev0_port6  = dev9_port4
;;dev0_port7  = dev9_port6
;; port 8 , dev 0
dev0_port8  = dev10_port0
;;dev0_port9  = dev10_port2
;;dev0_port10 = dev10_port4
;;dev0_port11 = dev10_port6
;;dev0_port12 = dev11_port0
;;dev0_port13 = dev11_port2
;;dev0_port14 = dev11_port4
;;dev0_port15 = dev11_port6
;;dev0_port16 = dev12_port0
;;dev0_port17 = dev12_port2
;; port 18 , dev 0
dev0_port18 = dev12_port4
;;dev0_port19 = dev12_port6
;;dev0_port20 = dev13_port0
;;dev0_port21 = dev13_port2
;;dev0_port22 = dev13_port4
;; port 23 , dev 0
dev0_port23 = dev13_port6

;; connections of mac sec devices to the phys
;; for port 0 , dev 0
dev8_port1   = dev2_port0
;;dev8_port3   = dev2_port10
;;dev8_port5   = dev2_port20
;;dev8_port7   = dev2_port30
;;dev9_port1   = dev3_port0
;;dev9_port3   = dev3_port10
;;dev9_port5   = dev3_port20
;;dev9_port7   = dev3_port30
;; for port 8 , dev 0
dev10_port1  = dev4_port0
;;dev10_port3  = dev4_port10
;;dev10_port5  = dev4_port20
;;dev10_port7  = dev4_port30
;;dev11_port1  = dev5_port0
;;dev11_port3  = dev5_port10
;;dev11_port5  = dev5_port20
;;dev11_port7  = dev5_port30
;;dev12_port1  = dev6_port0
;;dev12_port3  = dev6_port10
;; for port 18 , dev 0
dev12_port5  = dev6_port20
;;dev12_port7  = dev6_port30
;;dev13_port1  = dev7_port0
;;dev13_port3  = dev7_port10
;;dev13_port5  = dev7_port20
;; for port 23 , dev 0
dev13_port7  = dev7_port30

;;
;; the connections between macsec and it's management PHY
;;
[uplink]
dev8 = dev2
dev9 = dev3
dev10 = dev4
dev11 = dev5
dev12 = dev6
dev13 = dev7

