/* (c) 2000-2008 HighTec EDV-Systeme GmbH */
#ifndef _HAVE_TRICORE_P0_P1_P2_P3_SHAREMASKS_H_
#define _HAVE_TRICORE_P0_P1_P2_P3_SHAREMASKS_H_


/****************** Masks for Pn_ALTSELm_t **********************/
/*
   P0_ALTSEL0            "Port 0 Alternate Select Register 0"
   P0_ALTSEL1            "Port 0 Alternate Select Register 1"
   P1_ALTSEL0            "Port 1 Alternate Select Register 0"
   P1_ALTSEL1            "Port 1 Alternate Select Register 1"
   P2_ALTSEL0            "Port 2 Alternate Select Register 0"
   P2_ALTSEL1            "Port 2 Alternate Select Register 1"
   P3_ALTSEL0            "Port 3 Alternate Select Register 0"
   P3_ALTSEL1            "Port 3 Alternate Select Register 1"
*/
/**********************************************************/

#define Pn_ALTSELm_MASK                 0x0000ffff
#define Pn_ALTSELm_P0_MASK              0x00000001
#define Pn_ALTSELm_P0_SHIFT             0
#define Pn_ALTSELm_P1_MASK              0x00000002
#define Pn_ALTSELm_P1_SHIFT             1
#define Pn_ALTSELm_P2_MASK              0x00000004
#define Pn_ALTSELm_P2_SHIFT             2
#define Pn_ALTSELm_P3_MASK              0x00000008
#define Pn_ALTSELm_P3_SHIFT             3
#define Pn_ALTSELm_P4_MASK              0x00000010
#define Pn_ALTSELm_P4_SHIFT             4
#define Pn_ALTSELm_P5_MASK              0x00000020
#define Pn_ALTSELm_P5_SHIFT             5
#define Pn_ALTSELm_P6_MASK              0x00000040
#define Pn_ALTSELm_P6_SHIFT             6
#define Pn_ALTSELm_P7_MASK              0x00000080
#define Pn_ALTSELm_P7_SHIFT             7
#define Pn_ALTSELm_P8_MASK              0x00000100
#define Pn_ALTSELm_P8_SHIFT             8
#define Pn_ALTSELm_P9_MASK              0x00000200
#define Pn_ALTSELm_P9_SHIFT             9
#define Pn_ALTSELm_P10_MASK             0x00000400
#define Pn_ALTSELm_P10_SHIFT            10
#define Pn_ALTSELm_P11_MASK             0x00000800
#define Pn_ALTSELm_P11_SHIFT            11
#define Pn_ALTSELm_P12_MASK             0x00001000
#define Pn_ALTSELm_P12_SHIFT            12
#define Pn_ALTSELm_P13_MASK             0x00002000
#define Pn_ALTSELm_P13_SHIFT            13
#define Pn_ALTSELm_P14_MASK             0x00004000
#define Pn_ALTSELm_P14_SHIFT            14
#define Pn_ALTSELm_P15_MASK             0x00008000
#define Pn_ALTSELm_P15_SHIFT            15



/****************** Masks for Pn_DIR_t **********************/
/*
   P0_DIR                "Port 0 Direction Register"
   P1_DIR                "Port 1 Direction Register"
   P2_DIR                "Port 2 Direction Register"
   P3_DIR                "Port 3 Direction Register"
*/
/**********************************************************/

#define Pn_DIR_MASK                     0x0000ffff
#define Pn_DIR_P0_MASK                  0x00000001
#define Pn_DIR_P0_SHIFT                 0
#define Pn_DIR_P1_MASK                  0x00000002
#define Pn_DIR_P1_SHIFT                 1
#define Pn_DIR_P2_MASK                  0x00000004
#define Pn_DIR_P2_SHIFT                 2
#define Pn_DIR_P3_MASK                  0x00000008
#define Pn_DIR_P3_SHIFT                 3
#define Pn_DIR_P4_MASK                  0x00000010
#define Pn_DIR_P4_SHIFT                 4
#define Pn_DIR_P5_MASK                  0x00000020
#define Pn_DIR_P5_SHIFT                 5
#define Pn_DIR_P6_MASK                  0x00000040
#define Pn_DIR_P6_SHIFT                 6
#define Pn_DIR_P7_MASK                  0x00000080
#define Pn_DIR_P7_SHIFT                 7
#define Pn_DIR_P8_MASK                  0x00000100
#define Pn_DIR_P8_SHIFT                 8
#define Pn_DIR_P9_MASK                  0x00000200
#define Pn_DIR_P9_SHIFT                 9
#define Pn_DIR_P10_MASK                 0x00000400
#define Pn_DIR_P10_SHIFT                10
#define Pn_DIR_P11_MASK                 0x00000800
#define Pn_DIR_P11_SHIFT                11
#define Pn_DIR_P12_MASK                 0x00001000
#define Pn_DIR_P12_SHIFT                12
#define Pn_DIR_P13_MASK                 0x00002000
#define Pn_DIR_P13_SHIFT                13
#define Pn_DIR_P14_MASK                 0x00004000
#define Pn_DIR_P14_SHIFT                14
#define Pn_DIR_P15_MASK                 0x00008000
#define Pn_DIR_P15_SHIFT                15



/****************** Masks for Pn_IN_t **********************/
/*
   P0_IN                 "Port 0 Data Input Register"
   P1_IN                 "Port 1 Data Input Register"
   P2_IN                 "Port 2 Data Input Register"
   P3_IN                 "Port 3 Data Input Register"
*/
/**********************************************************/

#define Pn_IN_MASK                      0x0000ffff
#define Pn_IN_P0_MASK                   0x00000001
#define Pn_IN_P0_SHIFT                  0
#define Pn_IN_P1_MASK                   0x00000002
#define Pn_IN_P1_SHIFT                  1
#define Pn_IN_P2_MASK                   0x00000004
#define Pn_IN_P2_SHIFT                  2
#define Pn_IN_P3_MASK                   0x00000008
#define Pn_IN_P3_SHIFT                  3
#define Pn_IN_P4_MASK                   0x00000010
#define Pn_IN_P4_SHIFT                  4
#define Pn_IN_P5_MASK                   0x00000020
#define Pn_IN_P5_SHIFT                  5
#define Pn_IN_P6_MASK                   0x00000040
#define Pn_IN_P6_SHIFT                  6
#define Pn_IN_P7_MASK                   0x00000080
#define Pn_IN_P7_SHIFT                  7
#define Pn_IN_P8_MASK                   0x00000100
#define Pn_IN_P8_SHIFT                  8
#define Pn_IN_P9_MASK                   0x00000200
#define Pn_IN_P9_SHIFT                  9
#define Pn_IN_P10_MASK                  0x00000400
#define Pn_IN_P10_SHIFT                 10
#define Pn_IN_P11_MASK                  0x00000800
#define Pn_IN_P11_SHIFT                 11
#define Pn_IN_P12_MASK                  0x00001000
#define Pn_IN_P12_SHIFT                 12
#define Pn_IN_P13_MASK                  0x00002000
#define Pn_IN_P13_SHIFT                 13
#define Pn_IN_P14_MASK                  0x00004000
#define Pn_IN_P14_SHIFT                 14
#define Pn_IN_P15_MASK                  0x00008000
#define Pn_IN_P15_SHIFT                 15



/****************** Masks for Pn_OD_t **********************/
/*
   P0_OD                 "Port 0 Open Drain Mode Register"
   P1_OD                 "Port 1 Open Drain Mode Register"
   P2_OD                 "Port 2 Open Drain Mode Register"
   P3_OD                 "Port 3 Open Drain Mode Register"
*/
/**********************************************************/

#define Pn_OD_MASK                      0x0000ffff
#define Pn_OD_P0_MASK                   0x00000001
#define Pn_OD_P0_SHIFT                  0
#define Pn_OD_P1_MASK                   0x00000002
#define Pn_OD_P1_SHIFT                  1
#define Pn_OD_P2_MASK                   0x00000004
#define Pn_OD_P2_SHIFT                  2
#define Pn_OD_P3_MASK                   0x00000008
#define Pn_OD_P3_SHIFT                  3
#define Pn_OD_P4_MASK                   0x00000010
#define Pn_OD_P4_SHIFT                  4
#define Pn_OD_P5_MASK                   0x00000020
#define Pn_OD_P5_SHIFT                  5
#define Pn_OD_P6_MASK                   0x00000040
#define Pn_OD_P6_SHIFT                  6
#define Pn_OD_P7_MASK                   0x00000080
#define Pn_OD_P7_SHIFT                  7
#define Pn_OD_P8_MASK                   0x00000100
#define Pn_OD_P8_SHIFT                  8
#define Pn_OD_P9_MASK                   0x00000200
#define Pn_OD_P9_SHIFT                  9
#define Pn_OD_P10_MASK                  0x00000400
#define Pn_OD_P10_SHIFT                 10
#define Pn_OD_P11_MASK                  0x00000800
#define Pn_OD_P11_SHIFT                 11
#define Pn_OD_P12_MASK                  0x00001000
#define Pn_OD_P12_SHIFT                 12
#define Pn_OD_P13_MASK                  0x00002000
#define Pn_OD_P13_SHIFT                 13
#define Pn_OD_P14_MASK                  0x00004000
#define Pn_OD_P14_SHIFT                 14
#define Pn_OD_P15_MASK                  0x00008000
#define Pn_OD_P15_SHIFT                 15



/****************** Masks for Pn_OUT_t **********************/
/*
   P0_OUT                "Port 0 Data Output Register"
   P1_OUT                "Port 1 Data Output Register"
   P2_OUT                "Port 2 Data Output Register"
   P3_OUT                "Port 3 Data Output Register"
*/
/**********************************************************/

#define Pn_OUT_MASK                     0x0000ffff
#define Pn_OUT_P0_MASK                  0x00000001
#define Pn_OUT_P0_SHIFT                 0
#define Pn_OUT_P1_MASK                  0x00000002
#define Pn_OUT_P1_SHIFT                 1
#define Pn_OUT_P2_MASK                  0x00000004
#define Pn_OUT_P2_SHIFT                 2
#define Pn_OUT_P3_MASK                  0x00000008
#define Pn_OUT_P3_SHIFT                 3
#define Pn_OUT_P4_MASK                  0x00000010
#define Pn_OUT_P4_SHIFT                 4
#define Pn_OUT_P5_MASK                  0x00000020
#define Pn_OUT_P5_SHIFT                 5
#define Pn_OUT_P6_MASK                  0x00000040
#define Pn_OUT_P6_SHIFT                 6
#define Pn_OUT_P7_MASK                  0x00000080
#define Pn_OUT_P7_SHIFT                 7
#define Pn_OUT_P8_MASK                  0x00000100
#define Pn_OUT_P8_SHIFT                 8
#define Pn_OUT_P9_MASK                  0x00000200
#define Pn_OUT_P9_SHIFT                 9
#define Pn_OUT_P10_MASK                 0x00000400
#define Pn_OUT_P10_SHIFT                10
#define Pn_OUT_P11_MASK                 0x00000800
#define Pn_OUT_P11_SHIFT                11
#define Pn_OUT_P12_MASK                 0x00001000
#define Pn_OUT_P12_SHIFT                12
#define Pn_OUT_P13_MASK                 0x00002000
#define Pn_OUT_P13_SHIFT                13
#define Pn_OUT_P14_MASK                 0x00004000
#define Pn_OUT_P14_SHIFT                14
#define Pn_OUT_P15_MASK                 0x00008000
#define Pn_OUT_P15_SHIFT                15



/****************** Masks for Pn_PUDEN_t **********************/
/*
   P0_PUDEN              "Port 0 Pull up/down Enable Register"
   P1_PUDEN              "Port 1 Pull up/down Enable Register"
   P2_PUDEN              "Port 2 Pull up/down Enable Register"
   P3_PUDEN              "Port 3 Pull up/down Enable Register"
*/
/**********************************************************/

#define Pn_PUDEN_MASK                   0x0000ffff
#define Pn_PUDEN_P0_MASK                0x00000001
#define Pn_PUDEN_P0_SHIFT               0
#define Pn_PUDEN_P1_MASK                0x00000002
#define Pn_PUDEN_P1_SHIFT               1
#define Pn_PUDEN_P2_MASK                0x00000004
#define Pn_PUDEN_P2_SHIFT               2
#define Pn_PUDEN_P3_MASK                0x00000008
#define Pn_PUDEN_P3_SHIFT               3
#define Pn_PUDEN_P4_MASK                0x00000010
#define Pn_PUDEN_P4_SHIFT               4
#define Pn_PUDEN_P5_MASK                0x00000020
#define Pn_PUDEN_P5_SHIFT               5
#define Pn_PUDEN_P6_MASK                0x00000040
#define Pn_PUDEN_P6_SHIFT               6
#define Pn_PUDEN_P7_MASK                0x00000080
#define Pn_PUDEN_P7_SHIFT               7
#define Pn_PUDEN_P8_MASK                0x00000100
#define Pn_PUDEN_P8_SHIFT               8
#define Pn_PUDEN_P9_MASK                0x00000200
#define Pn_PUDEN_P9_SHIFT               9
#define Pn_PUDEN_P10_MASK               0x00000400
#define Pn_PUDEN_P10_SHIFT              10
#define Pn_PUDEN_P11_MASK               0x00000800
#define Pn_PUDEN_P11_SHIFT              11
#define Pn_PUDEN_P12_MASK               0x00001000
#define Pn_PUDEN_P12_SHIFT              12
#define Pn_PUDEN_P13_MASK               0x00002000
#define Pn_PUDEN_P13_SHIFT              13
#define Pn_PUDEN_P14_MASK               0x00004000
#define Pn_PUDEN_P14_SHIFT              14
#define Pn_PUDEN_P15_MASK               0x00008000
#define Pn_PUDEN_P15_SHIFT              15



/****************** Masks for Pn_PUDSEL_t **********************/
/*
   P0_PUDSEL             "Port 0 Pull up/down Select Register"
   P1_PUDSEL             "Port 1 Pull up/down Select Register"
   P2_PUDSEL             "Port 2 Pull up/down Select Register"
   P3_PUDSEL             "Port 3 Pull up/down Select Register"
*/
/**********************************************************/

#define Pn_PUDSEL_MASK                  0x0000ffff
#define Pn_PUDSEL_P0_MASK               0x00000001
#define Pn_PUDSEL_P0_SHIFT              0
#define Pn_PUDSEL_P1_MASK               0x00000002
#define Pn_PUDSEL_P1_SHIFT              1
#define Pn_PUDSEL_P2_MASK               0x00000004
#define Pn_PUDSEL_P2_SHIFT              2
#define Pn_PUDSEL_P3_MASK               0x00000008
#define Pn_PUDSEL_P3_SHIFT              3
#define Pn_PUDSEL_P4_MASK               0x00000010
#define Pn_PUDSEL_P4_SHIFT              4
#define Pn_PUDSEL_P5_MASK               0x00000020
#define Pn_PUDSEL_P5_SHIFT              5
#define Pn_PUDSEL_P6_MASK               0x00000040
#define Pn_PUDSEL_P6_SHIFT              6
#define Pn_PUDSEL_P7_MASK               0x00000080
#define Pn_PUDSEL_P7_SHIFT              7
#define Pn_PUDSEL_P8_MASK               0x00000100
#define Pn_PUDSEL_P8_SHIFT              8
#define Pn_PUDSEL_P9_MASK               0x00000200
#define Pn_PUDSEL_P9_SHIFT              9
#define Pn_PUDSEL_P10_MASK              0x00000400
#define Pn_PUDSEL_P10_SHIFT             10
#define Pn_PUDSEL_P11_MASK              0x00000800
#define Pn_PUDSEL_P11_SHIFT             11
#define Pn_PUDSEL_P12_MASK              0x00001000
#define Pn_PUDSEL_P12_SHIFT             12
#define Pn_PUDSEL_P13_MASK              0x00002000
#define Pn_PUDSEL_P13_SHIFT             13
#define Pn_PUDSEL_P14_MASK              0x00004000
#define Pn_PUDSEL_P14_SHIFT             14
#define Pn_PUDSEL_P15_MASK              0x00008000
#define Pn_PUDSEL_P15_SHIFT             15




#endif /* _HAVE_TRICORE_P0_P1_P2_P3_SHAREMASKS_H_ */

