

================================================================
== Synthesis Summary Report of 'trVecAccum'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:33:44 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        trVecAccum
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |             Modules            | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |             & Loops            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ trVecAccum                    |     -|  0.07|   328449|  1.642e+06|         -|   328450|     -|        no|     -|  3 (~0%)|  406 (~0%)|  474 (~0%)|    -|
    | o loop_0                       |     -|  3.65|   328448|  1.642e+06|      1283|        -|   256|        no|     -|        -|          -|          -|    -|
    |  + trVecAccum_Pipeline_loop_1  |     -|  0.07|     1279|  6.395e+03|         -|     1279|     -|        no|     -|  2 (~0%)|  318 (~0%)|  354 (~0%)|    -|
    |   o loop_1                     |    II|  3.65|     1277|  6.385e+03|         8|        5|   255|       yes|     -|        -|          -|          -|    -|
    +--------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| a_address0 | out       | 16       |
| a_q0       | in        | 32       |
| r_address0 | out       | 16       |
| r_d0       | out       | 32       |
| r_q0       | in        | 32       |
+------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | float*   |
| r        | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| r        | r_address0   | port    | offset   |
| r        | r_ce0        | port    |          |
| r        | r_we0        | port    |          |
| r        | r_d0         | port    |          |
| r        | r_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+-----------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl      | Latency |
+--------------------------------------+-----+--------+----------+------+-----------+---------+
| + trVecAccum                         | 3   |        |          |      |           |         |
|   add_ln12_fu_121_p2                 |     |        | add_ln12 | add  | fabric    | 0       |
|   mac_muladd_9ns_9ns_3ns_16_4_1_U8   | 1   |        | mul_ln17 | mul  | dsp_slice | 3       |
|   mac_muladd_9ns_9ns_3ns_16_4_1_U8   | 1   |        | add_ln17 | add  | dsp_slice | 3       |
|   add_ln18_fu_136_p2                 |     |        | add_ln18 | add  | fabric    | 0       |
|  + trVecAccum_Pipeline_loop_1        | 2   |        |          |      |           |         |
|    add_ln15_fu_125_p2                |     |        | add_ln15 | add  | fabric    | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | s_2      | fadd | fulldsp   | 4       |
+--------------------------------------+-----+--------+----------+------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

