Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Dec 11 09:20:21 2024
| Host         : echo-x250 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_seg_fsm_timing_summary_routed.rpt -pb seven_seg_fsm_timing_summary_routed.pb -rpx seven_seg_fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg_fsm
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.336        0.000                      0                  131        0.251        0.000                      0                  131        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.336        0.000                      0                   98        0.251        0.000                      0                   98        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.113        0.000                      0                   33        0.685        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 debounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 2.092ns (44.897%)  route 2.568ns (55.103%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.379     5.050 f  debounce_count_reg[18]/Q
                         net (fo=2, routed)           0.519     5.569    debounce_count_reg[18]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.105     5.674 f  debounce_count[0]_i_15/O
                         net (fo=1, routed)           0.438     6.113    debounce_count[0]_i_15_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.105     6.218 r  debounce_count[0]_i_5/O
                         net (fo=35, routed)          1.071     7.288    debounce_count[0]_i_5_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.105     7.393 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     7.933    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.478 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.478    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.576 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.674 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.772 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.870 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.968 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.968    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.066 r  debounce_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.066    debounce_count_reg[24]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.331 r  debounce_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.331    debounce_count_reg[28]_i_1_n_6
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[29]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.059    14.667    debounce_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 debounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 2.087ns (44.838%)  route 2.568ns (55.162%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.379     5.050 f  debounce_count_reg[18]/Q
                         net (fo=2, routed)           0.519     5.569    debounce_count_reg[18]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.105     5.674 f  debounce_count[0]_i_15/O
                         net (fo=1, routed)           0.438     6.113    debounce_count[0]_i_15_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.105     6.218 r  debounce_count[0]_i_5/O
                         net (fo=35, routed)          1.071     7.288    debounce_count[0]_i_5_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.105     7.393 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     7.933    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.478 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.478    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.576 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.674 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.772 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.870 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.968 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.968    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.066 r  debounce_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.066    debounce_count_reg[24]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.326 r  debounce_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.326    debounce_count_reg[28]_i_1_n_4
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[31]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.059    14.667    debounce_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 debounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 2.027ns (44.118%)  route 2.568ns (55.882%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.379     5.050 f  debounce_count_reg[18]/Q
                         net (fo=2, routed)           0.519     5.569    debounce_count_reg[18]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.105     5.674 f  debounce_count[0]_i_15/O
                         net (fo=1, routed)           0.438     6.113    debounce_count[0]_i_15_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.105     6.218 r  debounce_count[0]_i_5/O
                         net (fo=35, routed)          1.071     7.288    debounce_count[0]_i_5_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.105     7.393 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     7.933    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.478 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.478    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.576 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.674 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.772 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.870 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.968 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.968    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.066 r  debounce_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.066    debounce_count_reg[24]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.266 r  debounce_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.266    debounce_count_reg[28]_i_1_n_5
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[30]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.059    14.667    debounce_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 debounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 2.008ns (43.886%)  route 2.568ns (56.114%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.379     5.050 f  debounce_count_reg[18]/Q
                         net (fo=2, routed)           0.519     5.569    debounce_count_reg[18]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.105     5.674 f  debounce_count[0]_i_15/O
                         net (fo=1, routed)           0.438     6.113    debounce_count[0]_i_15_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.105     6.218 r  debounce_count[0]_i_5/O
                         net (fo=35, routed)          1.071     7.288    debounce_count[0]_i_5_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.105     7.393 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     7.933    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.478 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.478    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.576 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.674 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.772 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.870 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.968 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.968    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.066 r  debounce_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.066    debounce_count_reg[24]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.247 r  debounce_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.247    debounce_count_reg[28]_i_1_n_7
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[28]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.059    14.667    debounce_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 debounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 1.994ns (43.714%)  route 2.568ns (56.286%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.379     5.050 f  debounce_count_reg[18]/Q
                         net (fo=2, routed)           0.519     5.569    debounce_count_reg[18]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.105     5.674 f  debounce_count[0]_i_15/O
                         net (fo=1, routed)           0.438     6.113    debounce_count[0]_i_15_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.105     6.218 r  debounce_count[0]_i_5/O
                         net (fo=35, routed)          1.071     7.288    debounce_count[0]_i_5_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.105     7.393 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     7.933    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.478 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.478    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.576 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.674 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.772 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.870 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.968 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.968    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.233 r  debounce_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.233    debounce_count_reg[24]_i_1_n_6
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[25]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.059    14.667    debounce_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 debounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.989ns (43.652%)  route 2.568ns (56.348%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.379     5.050 f  debounce_count_reg[18]/Q
                         net (fo=2, routed)           0.519     5.569    debounce_count_reg[18]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.105     5.674 f  debounce_count[0]_i_15/O
                         net (fo=1, routed)           0.438     6.113    debounce_count[0]_i_15_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.105     6.218 r  debounce_count[0]_i_5/O
                         net (fo=35, routed)          1.071     7.288    debounce_count[0]_i_5_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.105     7.393 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     7.933    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.478 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.478    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.576 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.674 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.772 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.870 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.968 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.968    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.228 r  debounce_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.228    debounce_count_reg[24]_i_1_n_4
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[27]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.059    14.667    debounce_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 debounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.929ns (42.900%)  route 2.568ns (57.100%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.379     5.050 f  debounce_count_reg[18]/Q
                         net (fo=2, routed)           0.519     5.569    debounce_count_reg[18]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.105     5.674 f  debounce_count[0]_i_15/O
                         net (fo=1, routed)           0.438     6.113    debounce_count[0]_i_15_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.105     6.218 r  debounce_count[0]_i_5/O
                         net (fo=35, routed)          1.071     7.288    debounce_count[0]_i_5_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.105     7.393 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     7.933    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.478 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.478    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.576 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.674 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.772 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.870 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.968 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.968    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.168 r  debounce_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.168    debounce_count_reg[24]_i_1_n_5
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[26]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.059    14.667    debounce_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 debounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.910ns (42.658%)  route 2.568ns (57.342%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.379     5.050 f  debounce_count_reg[18]/Q
                         net (fo=2, routed)           0.519     5.569    debounce_count_reg[18]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.105     5.674 f  debounce_count[0]_i_15/O
                         net (fo=1, routed)           0.438     6.113    debounce_count[0]_i_15_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.105     6.218 r  debounce_count[0]_i_5/O
                         net (fo=35, routed)          1.071     7.288    debounce_count[0]_i_5_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.105     7.393 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     7.933    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.478 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.478    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.576 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.674 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.772 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.870 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.968 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.968    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.149 r  debounce_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.149    debounce_count_reg[24]_i_1_n_7
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[24]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.059    14.667    debounce_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 debounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.896ns (42.478%)  route 2.568ns (57.522%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.379     5.050 f  debounce_count_reg[18]/Q
                         net (fo=2, routed)           0.519     5.569    debounce_count_reg[18]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.105     5.674 f  debounce_count[0]_i_15/O
                         net (fo=1, routed)           0.438     6.113    debounce_count[0]_i_15_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.105     6.218 r  debounce_count[0]_i_5/O
                         net (fo=35, routed)          1.071     7.288    debounce_count[0]_i_5_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.105     7.393 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     7.933    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.478 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.478    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.576 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.674 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.772 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.870 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.135 r  debounce_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.135    debounce_count_reg[20]_i_1_n_6
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[21]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.059    14.667    debounce_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 debounce_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.891ns (42.413%)  route 2.568ns (57.587%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.461     4.671    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.379     5.050 f  debounce_count_reg[18]/Q
                         net (fo=2, routed)           0.519     5.569    debounce_count_reg[18]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.105     5.674 f  debounce_count[0]_i_15/O
                         net (fo=1, routed)           0.438     6.113    debounce_count[0]_i_15_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I4_O)        0.105     6.218 r  debounce_count[0]_i_5/O
                         net (fo=35, routed)          1.071     7.288    debounce_count[0]_i_5_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.105     7.393 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     7.933    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     8.478 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.478    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.576 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.674 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.674    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.772 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.870 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.870    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.130 r  debounce_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.130    debounce_count_reg[20]_i_1_n_4
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[23]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.059    14.667    debounce_count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  5.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.211%)  route 0.163ns (43.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  slow_clk_reg/Q
                         net (fo=4, routed)           0.163     1.849    slow_clk_reg_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.045     1.894 r  slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.894    slow_clk_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  slow_clk_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.121     1.643    slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.178     1.841    clk_div_counter_reg_n_0_[0]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  clk_div_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    clk_div_counter[0]
    SLICE_X0Y90          FDCE                                         r  clk_div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  clk_div_counter_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.091     1.613    clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 debounce_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  debounce_count_reg[27]/Q
                         net (fo=2, routed)           0.168     1.833    debounce_count_reg[27]
    SLICE_X3Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  debounce_count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.878    debounce_count[24]_i_2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.941 r  debounce_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    debounce_count_reg[24]_i_1_n_4
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[27]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    debounce_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 debounce_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  debounce_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debounce_count_reg[3]/Q
                         net (fo=2, routed)           0.168     1.831    debounce_count_reg[3]
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.045     1.876 r  debounce_count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.876    debounce_count[0]_i_9_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.939 r  debounce_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.939    debounce_count_reg[0]_i_2_n_4
    SLICE_X3Y92          FDRE                                         r  debounce_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  debounce_count_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    debounce_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.989%)  route 0.218ns (54.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I0_O)        0.045     1.927 r  reset_n_i_1/O
                         net (fo=1, routed)           0.000     1.927    reset_n_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.874     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.092     1.614    reset_n_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debounce_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  debounce_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  debounce_count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.833    debounce_count_reg[11]
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  debounce_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.878    debounce_count[8]_i_2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.941 r  debounce_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    debounce_count_reg[8]_i_1_n_4
    SLICE_X3Y94          FDRE                                         r  debounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  debounce_count_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    debounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debounce_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  debounce_count_reg[19]/Q
                         net (fo=2, routed)           0.169     1.833    debounce_count_reg[19]
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  debounce_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.878    debounce_count[16]_i_2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.941 r  debounce_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    debounce_count_reg[16]_i_1_n_4
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[19]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    debounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debounce_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  debounce_count_reg[23]/Q
                         net (fo=2, routed)           0.169     1.834    debounce_count_reg[23]
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  debounce_count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.879    debounce_count[20]_i_2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.942 r  debounce_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    debounce_count_reg[20]_i_1_n_4
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[23]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    debounce_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debounce_count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  debounce_count_reg[31]/Q
                         net (fo=2, routed)           0.169     1.834    debounce_count_reg[31]
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  debounce_count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.879    debounce_count[28]_i_2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.942 r  debounce_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    debounce_count_reg[28]_i_1_n_4
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[31]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.105     1.629    debounce_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 debounce_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.679%)  route 0.166ns (39.321%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  debounce_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  debounce_count_reg[12]/Q
                         net (fo=2, routed)           0.166     1.830    debounce_count_reg[12]
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  debounce_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.875    debounce_count[12]_i_5_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.945 r  debounce_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    debounce_count_reg[12]_i_1_n_7
    SLICE_X3Y95          FDRE                                         r  debounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  debounce_count_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    debounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     clk_div_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     clk_div_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     clk_div_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     clk_div_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     clk_div_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     clk_div_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     clk_div_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     clk_div_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     clk_div_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     clk_div_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     clk_div_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     clk_div_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.494ns (21.399%)  route 1.814ns (78.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          1.274     6.977    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y96          FDCE                                         f  clk_div_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  clk_div_counter_reg[21]/C
                         clock pessimism              0.226    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.501    14.090    clk_div_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.494ns (21.399%)  route 1.814ns (78.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          1.274     6.977    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y96          FDCE                                         f  clk_div_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  clk_div_counter_reg[24]/C
                         clock pessimism              0.226    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.501    14.090    clk_div_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.494ns (21.399%)  route 1.814ns (78.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          1.274     6.977    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y96          FDCE                                         f  clk_div_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  clk_div_counter_reg[25]/C
                         clock pessimism              0.226    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.501    14.090    clk_div_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.090    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.494ns (22.695%)  route 1.683ns (77.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          1.142     6.845    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y97          FDCE                                         f  clk_div_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  clk_div_counter_reg[26]/C
                         clock pessimism              0.226    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X2Y97          FDCE (Recov_fdce_C_CLR)     -0.428    14.163    clk_div_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.494ns (22.695%)  route 1.683ns (77.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          1.142     6.845    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y97          FDCE                                         f  clk_div_counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  clk_div_counter_reg[27]/C
                         clock pessimism              0.226    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X2Y97          FDCE (Recov_fdce_C_CLR)     -0.428    14.163    clk_div_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.494ns (22.695%)  route 1.683ns (77.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          1.142     6.845    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y97          FDCE                                         f  clk_div_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  clk_div_counter_reg[30]/C
                         clock pessimism              0.226    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X2Y97          FDCE (Recov_fdce_C_CLR)     -0.428    14.163    clk_div_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.494ns (23.811%)  route 1.581ns (76.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          1.040     6.743    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y92          FDCE                                         f  clk_div_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  clk_div_counter_reg[5]/C
                         clock pessimism              0.226    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X2Y92          FDCE (Recov_fdce_C_CLR)     -0.428    14.163    clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.494ns (23.885%)  route 1.574ns (76.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          1.034     6.737    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y96          FDCE                                         f  clk_div_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  clk_div_counter_reg[22]/C
                         clock pessimism              0.226    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X2Y96          FDCE (Recov_fdce_C_CLR)     -0.428    14.163    clk_div_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.494ns (23.885%)  route 1.574ns (76.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          1.034     6.737    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y96          FDCE                                         f  clk_div_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  clk_div_counter_reg[23]/C
                         clock pessimism              0.226    14.626    
                         clock uncertainty           -0.035    14.591    
    SLICE_X2Y96          FDCE (Recov_fdce_C_CLR)     -0.428    14.163    clk_div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.163    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.494ns (25.098%)  route 1.474ns (74.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.934     6.637    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y90          FDCE                                         f  clk_div_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.348    14.400    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  clk_div_counter_reg[0]/C
                         clock pessimism              0.226    14.625    
                         clock uncertainty           -0.035    14.590    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.501    14.089    clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  7.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.184ns (31.110%)  route 0.407ns (68.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.189     2.114    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y94          FDCE                                         f  clk_div_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  clk_div_counter_reg[16]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y94          FDCE (Remov_fdce_C_CLR)     -0.134     1.428    clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.184ns (28.100%)  route 0.471ns (71.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.252     2.177    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y94          FDCE                                         f  clk_div_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  clk_div_counter_reg[13]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.159     1.403    clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.184ns (28.100%)  route 0.471ns (71.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.252     2.177    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y94          FDCE                                         f  clk_div_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  clk_div_counter_reg[14]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.159     1.403    clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.184ns (28.100%)  route 0.471ns (71.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.252     2.177    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y94          FDCE                                         f  clk_div_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  clk_div_counter_reg[15]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X0Y94          FDCE (Remov_fdce_C_CLR)     -0.159     1.403    clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.184ns (27.497%)  route 0.485ns (72.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.267     2.191    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y93          FDCE                                         f  clk_div_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  clk_div_counter_reg[11]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X0Y93          FDCE (Remov_fdce_C_CLR)     -0.159     1.403    clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.184ns (27.497%)  route 0.485ns (72.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.267     2.191    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y93          FDCE                                         f  clk_div_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  clk_div_counter_reg[12]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X0Y93          FDCE (Remov_fdce_C_CLR)     -0.159     1.403    clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.184ns (27.497%)  route 0.485ns (72.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.267     2.191    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y93          FDCE                                         f  clk_div_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  clk_div_counter_reg[9]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X0Y93          FDCE (Remov_fdce_C_CLR)     -0.159     1.403    clk_div_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.184ns (25.609%)  route 0.535ns (74.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.316     2.241    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y97          FDCE                                         f  clk_div_counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  clk_div_counter_reg[28]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.159     1.404    clk_div_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.184ns (25.609%)  route 0.535ns (74.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.316     2.241    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y97          FDCE                                         f  clk_div_counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  clk_div_counter_reg[29]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.159     1.404    clk_div_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_counter_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.184ns (25.609%)  route 0.535ns (74.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.316     2.241    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X0Y97          FDCE                                         f  clk_div_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  clk_div_counter_reg[31]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.159     1.404    clk_div_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.837    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 4.132ns (58.184%)  route 2.969ns (41.816%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=10, routed)          0.709     1.107    current_state[1]
    SLICE_X2Y80          LUT3 (Prop_lut3_I0_O)        0.252     1.359 r  CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.260     3.619    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.482     7.101 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     7.101    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 3.931ns (55.959%)  route 3.094ns (44.041%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=10, routed)          0.709     1.107    current_state[1]
    SLICE_X2Y80          LUT3 (Prop_lut3_I0_O)        0.232     1.339 r  CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.384     3.724    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.301     7.025 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.025    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.845ns  (logic 4.023ns (58.768%)  route 2.823ns (41.232%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[2]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.433     0.433 f  FSM_sequential_current_state_reg[2]/Q
                         net (fo=10, routed)          0.563     0.996    current_state[2]
    SLICE_X2Y82          LUT3 (Prop_lut3_I1_O)        0.116     1.112 r  CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.260     3.372    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.474     6.845 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     6.845    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.770ns  (logic 4.021ns (59.396%)  route 2.749ns (40.604%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[2]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.433     0.433 f  FSM_sequential_current_state_reg[2]/Q
                         net (fo=10, routed)          0.844     1.277    current_state[2]
    SLICE_X2Y80          LUT3 (Prop_lut3_I0_O)        0.119     1.396 r  CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.905     3.301    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.469     6.770 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     6.770    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.471ns  (logic 3.869ns (59.787%)  route 2.602ns (40.213%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.398     0.398 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=10, routed)          0.710     1.108    current_state[1]
    SLICE_X2Y80          LUT3 (Prop_lut3_I0_O)        0.232     1.340 r  CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.892     3.232    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.239     6.471 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     6.471    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.436ns  (logic 4.108ns (63.828%)  route 2.328ns (36.172%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.398     0.398 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=10, routed)          0.710     1.108    current_state[1]
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.253     1.361 r  CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.618     2.979    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.457     6.436 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     6.436    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.388ns  (logic 3.821ns (59.817%)  route 2.567ns (40.183%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[2]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.433     0.433 f  FSM_sequential_current_state_reg[2]/Q
                         net (fo=10, routed)          0.844     1.277    current_state[2]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.105     1.382 r  CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.723     3.105    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.283     6.388 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     6.388    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.472ns  (logic 1.533ns (62.009%)  route 0.939ns (37.991%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.939     2.347    BTNC_IBUF
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.125     2.472 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.472    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X2Y82          FDCE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.452ns  (logic 1.513ns (61.699%)  route 0.939ns (38.301%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.939     2.347    BTNC_IBUF
    SLICE_X2Y82          LUT4 (Prop_lut4_I2_O)        0.105     2.452 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.452    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X2Y82          FDCE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            FSM_sequential_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.448ns  (logic 1.513ns (61.800%)  route 0.935ns (38.200%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.935     2.343    BTNC_IBUF
    SLICE_X2Y82          LUT4 (Prop_lut4_I0_O)        0.105     2.448 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.448    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X2Y82          FDCE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.207ns (52.865%)  route 0.185ns (47.135%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.185     0.349    current_state[0]
    SLICE_X2Y82          LUT4 (Prop_lut4_I1_O)        0.043     0.392 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.392    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X2Y82          FDCE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.105%)  route 0.185ns (46.895%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.185     0.349    current_state[0]
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.045     0.394 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X2Y82          FDCE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.105%)  route 0.185ns (46.895%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.185     0.349    current_state[0]
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.045     0.394 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.394    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X2Y82          FDCE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.484ns (67.131%)  route 0.727ns (32.869%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=10, routed)          0.218     0.366    current_state[1]
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.098     0.464 r  CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.509     0.973    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.211 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     2.211    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.403ns (62.985%)  route 0.825ns (37.015%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[2]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  FSM_sequential_current_state_reg[2]/Q
                         net (fo=10, routed)          0.235     0.399    current_state[2]
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.045     0.444 r  CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.590     1.034    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.228 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     2.228    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.518ns (67.930%)  route 0.717ns (32.070%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[2]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  FSM_sequential_current_state_reg[2]/Q
                         net (fo=10, routed)          0.235     0.399    current_state[2]
    SLICE_X2Y80          LUT3 (Prop_lut3_I0_O)        0.047     0.446 r  CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.482     0.928    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.307     2.235 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     2.235    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.579ns (66.020%)  route 0.813ns (33.980%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=10, routed)          0.218     0.366    current_state[1]
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.102     0.468 r  CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.595     1.063    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.329     2.392 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     2.392    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.531ns (61.720%)  route 0.950ns (38.280%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.185     0.349    current_state[0]
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.043     0.392 r  CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.765     1.157    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.324     2.480 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     2.480    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.465ns (57.599%)  route 1.078ns (42.401%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[2]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_current_state_reg[2]/Q
                         net (fo=10, routed)          0.236     0.400    current_state[2]
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.445 r  CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.842     1.287    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.544 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     2.544    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.553ns (60.860%)  route 0.999ns (39.140%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[2]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_current_state_reg[2]/Q
                         net (fo=10, routed)          0.236     0.400    current_state[2]
    SLICE_X2Y80          LUT3 (Prop_lut3_I2_O)        0.046     0.446 r  CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.763     1.209    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.343     2.552 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     2.552    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.146ns  (logic 0.494ns (23.020%)  route 1.652ns (76.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          1.112     6.814    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y82          FDCE                                         f  FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.146ns  (logic 0.494ns (23.020%)  route 1.652ns (76.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          1.112     6.814    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y82          FDCE                                         f  FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.146ns  (logic 0.494ns (23.020%)  route 1.652ns (76.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.379     5.047 r  reset_n_reg/Q
                         net (fo=2, routed)           0.540     5.588    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.115     5.703 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          1.112     6.814    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y82          FDCE                                         f  FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.184ns (19.533%)  route 0.758ns (80.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.540     2.464    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y82          FDCE                                         f  FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.184ns (19.533%)  route 0.758ns (80.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.540     2.464    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y82          FDCE                                         f  FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.184ns (19.533%)  route 0.758ns (80.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reset_n_reg/Q
                         net (fo=2, routed)           0.218     1.882    reset_n_reg_n_0
    SLICE_X5Y94          LUT1 (Prop_lut1_I0_O)        0.043     1.925 f  FSM_sequential_current_state[2]_i_2/O
                         net (fo=36, routed)          0.540     2.464    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X2Y82          FDCE                                         f  FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.505ns  (logic 2.941ns (45.210%)  route 3.564ns (54.791%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          3.025     4.463    CPU_RESETN_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.105     4.568 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     5.107    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     5.652 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.652    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.750 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.750    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.848 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.848    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.946 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.044 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.240 r  debounce_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    debounce_count_reg[24]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.505 r  debounce_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.505    debounce_count_reg[28]_i_1_n_6
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349     4.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[29]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.500ns  (logic 2.936ns (45.167%)  route 3.564ns (54.833%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          3.025     4.463    CPU_RESETN_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.105     4.568 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     5.107    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     5.652 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.652    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.750 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.750    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.848 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.848    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.946 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.044 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.240 r  debounce_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    debounce_count_reg[24]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.500 r  debounce_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.500    debounce_count_reg[28]_i_1_n_4
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349     4.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[31]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 2.876ns (44.657%)  route 3.564ns (55.343%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          3.025     4.463    CPU_RESETN_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.105     4.568 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     5.107    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     5.652 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.652    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.750 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.750    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.848 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.848    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.946 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.044 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.240 r  debounce_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    debounce_count_reg[24]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.440 r  debounce_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.440    debounce_count_reg[28]_i_1_n_5
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349     4.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[30]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.421ns  (logic 2.857ns (44.493%)  route 3.564ns (55.507%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          3.025     4.463    CPU_RESETN_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.105     4.568 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     5.107    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     5.652 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.652    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.750 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.750    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.848 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.848    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.946 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.044 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.240 r  debounce_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.240    debounce_count_reg[24]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.421 r  debounce_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.421    debounce_count_reg[28]_i_1_n_7
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349     4.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[28]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.407ns  (logic 2.843ns (44.371%)  route 3.564ns (55.629%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          3.025     4.463    CPU_RESETN_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.105     4.568 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     5.107    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     5.652 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.652    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.750 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.750    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.848 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.848    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.946 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.044 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.407 r  debounce_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.407    debounce_count_reg[24]_i_1_n_6
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349     4.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[25]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.402ns  (logic 2.838ns (44.328%)  route 3.564ns (55.672%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          3.025     4.463    CPU_RESETN_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.105     4.568 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     5.107    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     5.652 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.652    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.750 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.750    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.848 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.848    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.946 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.044 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.402 r  debounce_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.402    debounce_count_reg[24]_i_1_n_4
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349     4.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.342ns  (logic 2.778ns (43.801%)  route 3.564ns (56.199%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          3.025     4.463    CPU_RESETN_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.105     4.568 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     5.107    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     5.652 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.652    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.750 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.750    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.848 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.848    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.946 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.044 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.342 r  debounce_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.342    debounce_count_reg[24]_i_1_n_5
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349     4.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[26]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.323ns  (logic 2.759ns (43.632%)  route 3.564ns (56.368%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          3.025     4.463    CPU_RESETN_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.105     4.568 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     5.107    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     5.652 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.652    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.750 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.750    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.848 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.848    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.946 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.044 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.142 r  debounce_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.142    debounce_count_reg[20]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.323 r  debounce_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.323    debounce_count_reg[24]_i_1_n_7
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349     4.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[24]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 2.745ns (43.507%)  route 3.564ns (56.493%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          3.025     4.463    CPU_RESETN_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.105     4.568 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     5.107    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     5.652 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.652    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.750 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.750    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.848 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.848    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.946 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.044 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.309 r  debounce_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.309    debounce_count_reg[20]_i_1_n_6
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349     4.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[21]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 2.740ns (43.463%)  route 3.564ns (56.537%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          3.025     4.463    CPU_RESETN_IBUF
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.105     4.568 r  debounce_count[0]_i_12/O
                         net (fo=1, routed)           0.540     5.107    debounce_count[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     5.652 r  debounce_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.652    debounce_count_reg[0]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.750 r  debounce_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.750    debounce_count_reg[4]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.848 r  debounce_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.848    debounce_count_reg[8]_i_1_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.946 r  debounce_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.946    debounce_count_reg[12]_i_1_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.044 r  debounce_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.044    debounce_count_reg[16]_i_1_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.304 r  debounce_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.304    debounce_count_reg[20]_i_1_n_4
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.349     4.401    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.386ns (27.495%)  route 1.017ns (72.505%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          1.017     1.291    CPU_RESETN_IBUF
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.045     1.336 r  debounce_count[24]_i_3/O
                         net (fo=1, routed)           0.000     1.336    debounce_count[24]_i_3_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.402 r  debounce_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.402    debounce_count_reg[24]_i_1_n_5
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[26]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.383ns (27.281%)  route 1.020ns (72.719%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          1.020     1.294    CPU_RESETN_IBUF
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.045     1.339 r  debounce_count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.339    debounce_count[24]_i_2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.402 r  debounce_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.402    debounce_count_reg[24]_i_1_n_4
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.390ns (27.103%)  route 1.048ns (72.897%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          1.048     1.322    CPU_RESETN_IBUF
    SLICE_X3Y97          LUT6 (Prop_lut6_I4_O)        0.045     1.367 r  debounce_count[20]_i_5/O
                         net (fo=1, routed)           0.000     1.367    debounce_count[20]_i_5_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.437 r  debounce_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.437    debounce_count_reg[20]_i_1_n_7
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[20]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.426ns (28.884%)  route 1.048ns (71.116%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          1.048     1.322    CPU_RESETN_IBUF
    SLICE_X3Y97          LUT6 (Prop_lut6_I4_O)        0.045     1.367 r  debounce_count[20]_i_5/O
                         net (fo=1, routed)           0.000     1.367    debounce_count[20]_i_5_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.473 r  debounce_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.473    debounce_count_reg[20]_i_1_n_6
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[21]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.385ns (25.856%)  route 1.103ns (74.144%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          1.103     1.377    CPU_RESETN_IBUF
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.045     1.422 r  debounce_count[24]_i_4/O
                         net (fo=1, routed)           0.000     1.422    debounce_count[24]_i_4_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.487 r  debounce_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.487    debounce_count_reg[24]_i_1_n_6
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  debounce_count_reg[25]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.489ns (32.456%)  route 1.017ns (67.544%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          1.017     1.291    CPU_RESETN_IBUF
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.045     1.336 r  debounce_count[24]_i_3/O
                         net (fo=1, routed)           0.000     1.336    debounce_count[24]_i_3_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.451 r  debounce_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.451    debounce_count_reg[24]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.505 r  debounce_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.505    debounce_count_reg[28]_i_1_n_7
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[28]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.466ns (30.764%)  route 1.048ns (69.236%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          1.048     1.322    CPU_RESETN_IBUF
    SLICE_X3Y97          LUT6 (Prop_lut6_I4_O)        0.045     1.367 r  debounce_count[20]_i_5/O
                         net (fo=1, routed)           0.000     1.367    debounce_count[20]_i_5_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.513 r  debounce_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.513    debounce_count_reg[20]_i_1_n_5
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  debounce_count_reg[22]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.500ns (32.946%)  route 1.017ns (67.054%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          1.017     1.291    CPU_RESETN_IBUF
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.045     1.336 r  debounce_count[24]_i_3/O
                         net (fo=1, routed)           0.000     1.336    debounce_count[24]_i_3_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.451 r  debounce_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.451    debounce_count_reg[24]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.516 r  debounce_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.516    debounce_count_reg[28]_i_1_n_5
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  debounce_count_reg[30]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.385ns (25.332%)  route 1.134ns (74.668%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          1.134     1.408    CPU_RESETN_IBUF
    SLICE_X3Y96          LUT6 (Prop_lut6_I4_O)        0.045     1.453 r  debounce_count[16]_i_4/O
                         net (fo=1, routed)           0.000     1.453    debounce_count[16]_i_4_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.518 r  debounce_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.518    debounce_count_reg[16]_i_1_n_6
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[17]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            debounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.390ns (25.593%)  route 1.133ns (74.407%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=35, routed)          1.133     1.407    CPU_RESETN_IBUF
    SLICE_X3Y96          LUT6 (Prop_lut6_I4_O)        0.045     1.452 r  debounce_count[16]_i_5/O
                         net (fo=1, routed)           0.000     1.452    debounce_count[16]_i_5_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.522 r  debounce_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.522    debounce_count_reg[16]_i_1_n_7
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.877     2.042    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  debounce_count_reg[16]/C





