$comment
	File created using the following command:
		vcd file practica2_vhdl.msim.vcd -direction
$end
$date
	Sun Sep 01 23:48:19 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module practica2_vhdl_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " e $end
$var wire 1 # reset $end
$var wire 1 $ s $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_clk $end
$var wire 1 / ww_e $end
$var wire 1 0 ww_reset $end
$var wire 1 1 ww_s $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 : \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 ; \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 < \reset~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 = \reset~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 > \reset~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ? \reset~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 @ \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 A \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 B \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 C \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 D \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 E \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 F \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 G \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 H \s~output_o\ $end
$var wire 1 I \clk~input_o\ $end
$var wire 1 J \clk~inputclkctrl_outclk\ $end
$var wire 1 K \e~input_o\ $end
$var wire 1 L \epresente.s0~feeder_combout\ $end
$var wire 1 M \reset~input_o\ $end
$var wire 1 N \reset~inputclkctrl_outclk\ $end
$var wire 1 O \epresente.s0~q\ $end
$var wire 1 P \esiguiente.s1~0_combout\ $end
$var wire 1 Q \epresente.s1~q\ $end
$var wire 1 R \esiguiente.s3~0_combout\ $end
$var wire 1 S \epresente.s3~q\ $end
$var wire 1 T \ALT_INV_reset~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
1/
00
01
0D
zE
zF
zG
0H
0I
0J
1K
1L
0M
0N
0O
1P
0Q
0R
0S
1T
1@
1A
1B
0C
1<
1=
1>
0?
02
03
04
05
06
07
08
09
0:
0;
$end
#25000
1!
1.
1I
1C
1J
1O
1Q
0P
#50000
0!
0.
0I
0C
0J
#75000
1!
1.
1I
1C
1J
0Q
1R
#100000
0!
0.
0I
0C
0J
#125000
1!
1.
1I
1C
1J
1S
1H
11
1$
#150000
0!
0.
0I
0C
0J
#175000
1!
1.
1I
1C
1J
#200000
0!
0.
0I
0C
0J
#225000
1!
1.
1I
1C
1J
#250000
0!
0.
0I
0C
0J
#275000
1!
1.
1I
1C
1J
#300000
0!
0.
0I
0C
0J
#325000
1!
1.
1I
1C
1J
#350000
0!
0.
0I
0C
0J
#375000
1!
1.
1I
1C
1J
#400000
0!
0.
0I
0C
0J
#425000
1!
1.
1I
1C
1J
#450000
0!
0.
0I
0C
0J
#475000
1!
1.
1I
1C
1J
#500000
0!
0.
0I
0C
0J
#525000
1!
1.
1I
1C
1J
#550000
0!
0.
0I
0C
0J
#575000
1!
1.
1I
1C
1J
#600000
0!
0.
0I
0C
0J
#625000
1!
1.
1I
1C
1J
#650000
0!
0.
0I
0C
0J
#675000
1!
1.
1I
1C
1J
#700000
0!
0.
0I
0C
0J
#725000
1!
1.
1I
1C
1J
#750000
0!
0.
0I
0C
0J
#775000
1!
1.
1I
1C
1J
#800000
0!
0.
0I
0C
0J
#825000
1!
1.
1I
1C
1J
#850000
0!
0.
0I
0C
0J
#875000
1!
1.
1I
1C
1J
#900000
0!
0.
0I
0C
0J
#925000
1!
1.
1I
1C
1J
#950000
0!
0.
0I
0C
0J
#975000
1!
1.
1I
1C
1J
#1000000
