Analysis & Synthesis report for DE1_SoC_Computer
Fri Sep 29 13:58:01 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Sep 29 13:58:01 2023           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; DE1_SoC_Computer                            ;
; Top-level Entity Name       ; DE1_SoC_Computer                            ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_Computer   ; DE1_SoC_Computer   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                        ; IP Include File      ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_hps                         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_hps_io                      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_irq_mapper:irq_mapper                                                                                                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_irq_mapper:irq_mapper_001                                                                                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_axi_master_ni        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_rd_to_onchip_sram_s2_cmd_width_adapter                                                                          ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_rd_to_pio_0_s1_cmd_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_rd_to_pio_1_s1_cmd_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_rd_to_pio_2_s1_cmd_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_rd_to_vga_subsystem_char_buffer_slave_cmd_width_adapter                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s2_cmd_width_adapter                                                                          ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_pio_0_s1_cmd_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_pio_1_s1_cmd_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_pio_2_s1_cmd_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter                                                         ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                 ; Computer_System.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                         ; Computer_System.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                             ; Computer_System.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo                                                                                                                   ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter                                                                          ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter                                                                          ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_0_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_0_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rdata_fifo                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_1_s1_burst_adapter                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_1_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_1_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_2_s1_agent                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rdata_fifo                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_2_s1_agent_rsp_fifo                                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_2_s1_burst_adapter                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_2_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_2_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_2_s1_translator                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001                                                                                                                   ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_003:router_003                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_004:router_004                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_005:router_005                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_005:router_006                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_005:router_007                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_003:router_008                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                              ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo                                                                                                ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_rd_rsp_width_adapter                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator                                                                                             ; Computer_System.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_axi_master_ni        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent                                                                                                      ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rdata_fifo                                                                                               ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:av_config_avalon_av_config_slave_burst_adapter                                                                                            ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator                                                                                            ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pixel_dma_addr_translation_slave_agent                                                                                                      ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_dma_addr_translation_slave_agent_rdata_fifo                                                                                               ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pixel_dma_addr_translation_slave_agent_rsp_fifo                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pixel_dma_addr_translation_slave_burst_adapter                                                                                            ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator                                                                                            ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router_001                                                                                                                   ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_003                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_004                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_subsystem_char_buffer_control_slave_agent                                                                                               ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_subsystem_char_buffer_control_slave_agent_rdata_fifo                                                                                        ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_subsystem_char_buffer_control_slave_agent_rsp_fifo                                                                                          ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_control_slave_burst_adapter                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_subsystem_char_buffer_control_slave_translator                                                                                     ; Computer_System.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pixel_dma_addr_translation_master_translator                                                                                          ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator                                                                                       ; Computer_System.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram                                                                                                                                                                                   ; Computer_System.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_pio_0:pio_0                                                                                                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_pio_0:pio_1                                                                                                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_pio_0:pio_2                                                                                                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001                                                                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_002                                                                                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_SDRAM:sdram                                                                                                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_pll                         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                          ; Computer_System.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|altera_reset_controller:rst_controller                                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|altera_reset_controller:rst_controller_001                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_pll                         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll                                                                       ; Computer_System.qsys ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
<<<<message_ref>>>>
C:/Users/rat83/Documents/GitHub/FPGA-Project/computer_640_16bit_video/verilog/db/DE1_SoC_Computer.map.qmsg
<<<</message_ref>>>>


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/rat83/Documents/GitHub/FPGA-Project/computer_640_16bit_video/verilog/DE1_SoC_Computer.map.smsg.


