{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves tb_category_tests; (run from /app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: tb_category_tests\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_category_tests -o sim.exe +define+SIMULATION /app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd/riscv_cpu/rtl/riscv_alu.sv /app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd/riscv_cpu/rtl/riscv_regfile.sv /app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd/riscv_cpu/rtl/riscv_decoder.sv /app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd/riscv_cpu/rtl/riscv_control.sv /app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd/riscv_cpu/rtl/riscv_cpu_core.sv /app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd/riscv_cpu/rtl/riscv_soc.sv /app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd/riscv_cpu/tb_category_tests.sv (in eda.work/tb_category_tests.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 7035 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd/eda.work/tb_category_tests.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_category_tests.cpp Vtb_category_tests___024root__DepSet_hcc4bd771__0.cpp Vtb_category_tests___024root__DepSet_h783b248f__0.cpp Vtb_category_tests__main.cpp Vtb_category_tests__Trace__0.cpp Vtb_category_tests__ConstPool_0.cpp Vtb_category_tests___024root__Slow.cpp Vtb_category_tests___024root__DepSet_hcc4bd771__0__Slow.cpp Vtb_category_tests___024root__DepSet_h783b248f__0__Slow.cpp Vtb_category_tests__Syms.cpp Vtb_category_tests__Trace__0__Slow.cpp Vtb_category_tests__TraceDecls__0__Slow.cpp > Vtb_category_tests__ALL.cpp\necho \"\" > Vtb_category_tests__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_category_tests__ALL.o Vtb_category_tests__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_category_tests__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_category_tests__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd/eda.work/tb_category_tests.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.225 MB sources in 8 modules, into 0.430 MB in 12 C++ files needing 0.001 MB\n- Verilator: Walltime 2.457 s (elab=0.003, cvt=0.028, bld=2.415); cpu 0.049 s on 7 threads; alloced 55.016 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd/eda.work/tb_category_tests.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/tb_category_tests.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 7072 for ./obj_dir/sim.exe\nTEST START\n=============================================================================\nRISC-V Category Tests\n=============================================================================\n\n[45] Reset deasserted\n\n=============================================================================\nCategory 1: Basic ALU Operations\n=============================================================================\nLOG: 1045 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[1] : expected_value: 0x0000000a actual_value: 0x0000000a\n[PASS] [Basic ALU] x1 (ADDI x1, x0, 10): 0x0000000a\nLOG: 1045 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[2] : expected_value: 0x00000014 actual_value: 0x00000014\n[PASS] [Basic ALU] x2 (ADDI x2, x0, 20): 0x00000014\nLOG: 1045 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[3] : expected_value: 0x0000001e actual_value: 0x0000001e\n[PASS] [Basic ALU] x3 (ADD x3, x1, x2): 0x0000001e\nLOG: 1045 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[4] : expected_value: 0xfffffff6 actual_value: 0xfffffff6\n[PASS] [Basic ALU] x4 (SUB x4, x1, x2): 0xfffffff6\nLOG: 1045 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[5] : expected_value: 0x00000000 actual_value: 0x00000000\n[PASS] [Basic ALU] x5 (AND x5, x1, x2): 0x00000000\nLOG: 1045 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[6] : expected_value: 0x0000001e actual_value: 0x0000001e\n[PASS] [Basic ALU] x6 (OR x6, x1, x2): 0x0000001e\nLOG: 1045 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[7] : expected_value: 0x0000001e actual_value: 0x0000001e\n[PASS] [Basic ALU] x7 (XOR x7, x1, x2): 0x0000001e\n\n=============================================================================\nCategory 2: Shift Operations\n=============================================================================\nLOG: 2075 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[1] : expected_value: 0x00000010 actual_value: 0x00000010\n[PASS] [Shift Ops] x1 (SLLI (1<<4=16)): 0x00000010\nLOG: 2075 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[2] : expected_value: 0x00000003 actual_value: 0x00000003\n[PASS] [Shift Ops] x2 (ADDI 3): 0x00000003\nLOG: 2075 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[3] : expected_value: 0x00000080 actual_value: 0x00000080\n[PASS] [Shift Ops] x3 (SLL (16<<3=128)): 0x00000080\nLOG: 2075 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[4] : expected_value: 0xffffffff actual_value: 0xffffffff\n[PASS] [Shift Ops] x4 (ADDI -1): 0xffffffff\nLOG: 2075 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[5] : expected_value: 0x0fffffff actual_value: 0x0fffffff\n[PASS] [Shift Ops] x5 (SRLI): 0x0fffffff\nLOG: 2075 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[7] : expected_value: 0xfffffff8 actual_value: 0xfffffff8\n[PASS] [Shift Ops] x7 (ADDI -8): 0xfffffff8\nLOG: 2075 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[8] : expected_value: 0xfffffffe actual_value: 0xfffffffe\n[PASS] [Shift Ops] x8 (SRAI): 0xfffffffe\nLOG: 2075 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[9] : expected_value: 0xffffffff actual_value: 0xffffffff\n[PASS] [Shift Ops] x9 (SRA): 0xffffffff\n\n=============================================================================\nCategory 3: Comparison Operations\n=============================================================================\nLOG: 3105 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[1] : expected_value: 0xfffffffb actual_value: 0xfffffffb\n[PASS] [Comparisons] x1 (ADDI -5): 0xfffffffb\nLOG: 3105 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[2] : expected_value: 0x00000003 actual_value: 0x00000003\n[PASS] [Comparisons] x2 (ADDI 3): 0x00000003\nLOG: 3105 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[3] : expected_value: 0x00000001 actual_value: 0x00000001\n[PASS] [Comparisons] x3 (SLT (-5<3)): 0x00000001\nLOG: 3105 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[4] : expected_value: 0x00000000 actual_value: 0x00000000\n[PASS] [Comparisons] x4 (SLT (3>-5)): 0x00000000\nLOG: 3105 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[5] : expected_value: 0x00000000 actual_value: 0x00000000\n[PASS] [Comparisons] x5 (SLTU (unsigned)): 0x00000000\nLOG: 3105 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[6] : expected_value: 0x00000001 actual_value: 0x00000001\n[PASS] [Comparisons] x6 (SLTU (unsigned)): 0x00000001\nLOG: 3105 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[7] : expected_value: 0x00000001 actual_value: 0x00000001\n[PASS] [Comparisons] x7 (SLTI): 0x00000001\nLOG: 3105 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[8] : expected_value: 0x00000000 actual_value: 0x00000000\n[PASS] [Comparisons] x8 (SLTIU): 0x00000000\n\n=============================================================================\nCategory 4: Load/Store Operations\n=============================================================================\nLOG: 4635 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[1] : expected_value: 0x00000100 actual_value: 0x00000100\n[PASS] [Load/Store] x1 (Base address): 0x00000100\nLOG: 4635 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[2] : expected_value: 0x0000005a actual_value: 0x0000005a\n[PASS] [Load/Store] x2 (Data to store): 0x0000005a\nLOG: 4635 : ERROR : tb_category_tests : u_dut.u_cpu.u_regfile.registers[3] : expected_value: 0x0000005a actual_value: 0x00000000\n[FAIL] [Load/Store] x3 (LW): Expected 0x0000005a, Got 0x00000000\nLOG: 4635 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[4] : expected_value: 0xffffffff actual_value: 0xffffffff\n[PASS] [Load/Store] x4 (Halfword data): 0xffffffff\nLOG: 4635 : ERROR : tb_category_tests : u_dut.u_cpu.u_regfile.registers[5] : expected_value: 0xffffffff actual_value: 0xffff0000\n[FAIL] [Load/Store] x5 (LH signed): Expected 0xffffffff, Got 0xffff0000\nLOG: 4635 : ERROR : tb_category_tests : u_dut.u_cpu.u_regfile.registers[6] : expected_value: 0x0000ffff actual_value: 0xffff0000\n[FAIL] [Load/Store] x6 (LHU unsigned): Expected 0x0000ffff, Got 0xffff0000\nLOG: 4635 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[7] : expected_value: 0xfffffffe actual_value: 0xfffffffe\n[PASS] [Load/Store] x7 (Byte data): 0xfffffffe\nLOG: 4635 : ERROR : tb_category_tests : u_dut.u_cpu.u_regfile.registers[8] : expected_value: 0xfffffffe actual_value: 0x00000000\n[FAIL] [Load/Store] x8 (LB signed): Expected 0xfffffffe, Got 0x00000000\nLOG: 4635 : ERROR : tb_category_tests : u_dut.u_cpu.u_regfile.registers[9] : expected_value: 0x000000fe actual_value: 0x00000000\n[FAIL] [Load/Store] x9 (LBU unsigned): Expected 0x000000fe, Got 0x00000000\n\n=============================================================================\nCategory 5: Branch Instructions\n=============================================================================\nLOG: 6165 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[1] : expected_value: 0x00000005 actual_value: 0x00000005\n[PASS] [Branches] x1 (Setup): 0x00000005\nLOG: 6165 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[2] : expected_value: 0x00000005 actual_value: 0x00000005\n[PASS] [Branches] x2 (Setup): 0x00000005\nLOG: 6165 : ERROR : tb_category_tests : u_dut.u_cpu.u_regfile.registers[3] : expected_value: 0x00000000 actual_value: 0x00000063\n[FAIL] [Branches] x3 (BEQ skipped): Expected 0x00000000, Got 0x00000063\nLOG: 6165 : ERROR : tb_category_tests : u_dut.u_cpu.u_regfile.registers[4] : expected_value: 0x0000000a actual_value: 0x00000000\n[FAIL] [Branches] x4 (BEQ target): Expected 0x0000000a, Got 0x00000000\nLOG: 6165 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[5] : expected_value: 0x00000014 actual_value: 0x00000014\n[PASS] [Branches] x5 (BNE not taken): 0x00000014\nLOG: 6165 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[8] : expected_value: 0x0000001e actual_value: 0x0000001e\n[PASS] [Branches] x8 (After branches): 0x0000001e\n\n=============================================================================\nCategory 6: Jump Instructions\n=============================================================================\nLOG: 7695 : ERROR : tb_category_tests : u_dut.u_cpu.u_regfile.registers[1] : expected_value: 0x00000014 actual_value: 0x00000034\n[FAIL] [Jumps] x1 (JALR return address): Expected 0x00000014, Got 0x00000034\nLOG: 7695 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[2] : expected_value: 0x00000000 actual_value: 0x00000000\n[PASS] [Jumps] x2 (JAL skipped): 0x00000000\nLOG: 7695 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[3] : expected_value: 0x0000000a actual_value: 0x0000000a\n[PASS] [Jumps] x3 (JAL target): 0x0000000a\nLOG: 7695 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[5] : expected_value: 0x00000000 actual_value: 0x00000000\n[PASS] [Jumps] x5 (JALR skipped): 0x00000000\nLOG: 7695 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[6] : expected_value: 0x00000014 actual_value: 0x00000014\n[PASS] [Jumps] x6 (JALR target): 0x00000014\n\n=============================================================================\nCategory 7: Upper Immediate Operations\n=============================================================================\nLOG: 8725 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[1] : expected_value: 0x12345678 actual_value: 0x12345678\n[PASS] [Upper Imm] x1 (LUI+ADDI): 0x12345678\nLOG: 8725 : ERROR : tb_category_tests : u_dut.u_cpu.u_regfile.registers[2] : expected_value: 0x00001008 actual_value: 0x0000100c\n[FAIL] [Upper Imm] x2 (AUIPC): Expected 0x00001008, Got 0x0000100c\n\n=============================================================================\nCategory 8: Edge Cases\n=============================================================================\nLOG: 9755 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[0] : expected_value: 0x00000000 actual_value: 0x00000000\n[PASS] [Edge Cases] x0 (x0 always zero): 0x00000000\nLOG: 9755 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[1] : expected_value: 0x00000000 actual_value: 0x00000000\n[PASS] [Edge Cases] x1 (ADD x0,x0): 0x00000000\nLOG: 9755 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[2] : expected_value: 0xffffffff actual_value: 0xffffffff\n[PASS] [Edge Cases] x2 (Max unsigned): 0xffffffff\nLOG: 9755 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[3] : expected_value: 0x00000000 actual_value: 0x00000000\n[PASS] [Edge Cases] x3 (Overflow wrap): 0x00000000\nLOG: 9755 : INFO : tb_category_tests : u_dut.u_cpu.u_regfile.registers[4] : expected_value: 0x80000000 actual_value: 0x80000000\n[PASS] [Edge Cases] x4 (Most negative): 0x80000000\nLOG: 9755 : ERROR : tb_category_tests : u_dut.u_cpu.u_regfile.registers[5] : expected_value: 0x7fffffff actual_value: 0x007fffff\n[FAIL] [Edge Cases] x5 (Most positive): Expected 0x7fffffff, Got 0x007fffff\n\n\n=============================================================================\nTest Summary\n=============================================================================\nTotal errors: 10\n\nTEST FAILED\n[9755] %Error: tb_category_tests.sv:115: Assertion failed in tb_category_tests: Test completed with 10 errors\n%Error: /app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd/riscv_cpu/tb_category_tests.sv:115: Verilog $stop\nAborting...\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/79d02936-84a3-452a-94ef-51a86f15adb5.edacmd/eda.work/tb_category_tests.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 2 tool errors\nERROR: [EDA] log eda.work/tb_category_tests.sim/sim.log(STDOUT):148 contains one of _bad_strings=['%Error', '%Fatal']\nINFO: [EDA] Wrote artifacts JSON: eda.work/tb_category_tests.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 1 errors\nINFO: [EDA] Closing logfile: eda.work/eda.log\n",
  "stdout_size": 18140,
  "stdout_total_size": 18140,
  "message": "Simulation failed with return code 30",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 30,
  "start_time": 1771623837.974987,
  "stop_time": 1771623842.0447218,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 22211,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": "Simulation failed with return code 30",
  "fst_s3_key": null,
  "fst_s3_bucket": null,
  "error": "Simulation failed with return code 30"
}