# compile vhdl design source files
vhdl xil_defaultlib  "project_reti_logiche_func_impl.vhd"

# Do not sort compile order
nosort
