wb_dma_ch_pri_enc/wire_pri27_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -0.918106 -1.908352 1.457919 0.503457 1.183240 -0.008827 -0.110798 1.374509 0.109461 -1.351754 1.068139 1.654520 2.448932 3.663398 2.184977 1.887882 -2.724158 -1.131130 -1.791517 -2.026040
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.999945 1.131422 0.769567 1.653104 1.053275 0.515325 3.963216 0.264763 0.350999 -1.525785 1.813115 1.021300 2.080441 -1.322990 0.280820 1.553791 -3.315445 -3.382331 -2.520051 1.349924
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.007014 -3.537650 0.784852 -0.446807 -0.040911 0.326600 3.511094 -0.828911 -2.249682 1.403589 -0.153702 0.318170 -0.302016 -3.788162 -2.012171 0.212010 0.996811 2.394704 0.797520 -0.046569
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.658709 -1.484266 0.268764 -0.930225 1.538155 -0.414207 0.542950 1.347941 2.136726 1.613411 2.041599 -1.951128 -0.473746 1.600049 2.292075 1.606413 1.454145 2.050686 1.345030 -4.456951
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_rf/assign_1_ch_adr0 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_ch_rf/reg_ch_busy 0.440733 -2.086328 0.617511 0.139489 -1.165295 -0.899168 4.923827 -1.728583 -1.592384 1.191259 -1.134613 1.579945 -1.598859 -4.196622 -2.648503 1.068133 0.368952 2.718079 -1.227252 0.603719
wb_dma_wb_slv/always_5 -0.991005 -2.222390 -0.165781 2.568230 0.643720 0.934400 -2.246967 -2.069134 2.818381 -3.402183 -0.112903 -0.333924 3.092219 -3.794671 0.950312 -2.647256 -0.763565 0.211335 0.177191 0.444542
wb_dma_wb_slv/always_4 -0.214208 -3.410965 -2.457531 2.984144 1.856552 4.025335 -4.996890 -3.858168 -0.614941 -4.428303 0.399872 -1.103135 3.852893 1.800597 1.094424 -2.702668 -0.861280 -1.851424 0.707761 0.639121
wb_dma_wb_slv/always_3 3.539005 -1.109103 -1.138293 -1.639974 2.924038 -2.034852 -2.258985 0.504582 -1.112653 -2.607013 -0.549747 -4.236766 0.970122 0.560317 0.952142 1.185257 4.610857 -1.280740 1.783662 -2.648216
wb_dma_wb_slv/always_1 2.770408 -3.469113 -0.782866 2.574516 1.196734 2.947901 -3.808256 -2.974858 -3.778332 -6.020411 -0.327754 -0.741029 2.785908 -2.277803 -3.036562 -0.685679 -0.903324 -3.096526 2.780751 -2.060603
wb_dma_ch_sel/always_44/case_1/cond 0.106815 -2.811368 0.595730 1.559935 2.785939 3.804004 -1.483742 0.439713 0.627561 1.524090 1.314688 -1.702025 1.642007 -1.646020 0.052415 -0.357216 3.173090 -0.701848 3.764501 -1.681924
wb_dma_rf/wire_ch0_csr 4.870652 0.754232 -1.004538 0.310082 -3.091046 -0.655149 2.281607 -0.645124 0.469544 -6.664155 -2.739518 0.980785 -0.908092 -0.666049 -3.551075 -0.712682 0.080996 -0.559231 -3.110068 3.676412
wb_dma_de/wire_done 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_pri_enc/wire_pri11_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.010455 0.963637 -0.667568 -2.476549 -3.017871 -3.301225 3.048107 -0.613213 1.708330 -0.483849 0.211590 0.574242 -1.851760 -1.197800 0.098979 0.858118 -3.577121 2.428873 -2.136927 -0.298810
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.989150 -1.099153 0.377261 -2.170394 -0.942144 -2.003717 2.494718 0.728723 1.788206 1.737003 1.391592 -0.734994 -1.198169 0.027662 1.179709 1.448716 -1.141398 3.419055 0.275136 -3.044096
wb_dma_de/always_13/stmt_1 2.338923 1.230176 1.051606 1.190453 1.983356 -0.150355 3.639278 2.190008 0.330040 -2.685729 1.132982 0.500198 0.254221 0.724030 0.830220 1.390806 0.289508 -2.214590 -2.276526 -0.248322
wb_dma_de/always_4/if_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_ch_arb/input_req 1.653724 -0.027566 -1.768241 -4.220192 1.204062 -0.148770 0.159541 1.108807 1.317994 -1.561487 1.707477 -3.442813 -1.779388 1.060248 3.252790 -2.194775 3.430559 2.156961 -0.965004 -2.917742
wb_dma_ch_pri_enc/wire_pri20_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_ch_rf/always_26/if_1/if_1 1.167019 2.562756 2.628196 1.106397 2.449821 -1.871040 1.319201 2.158989 0.411095 -4.267782 -1.074300 0.279275 2.136520 -0.418358 0.948130 1.205149 1.188910 -2.609651 -3.188293 -2.615679
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.039508 -2.462722 1.216275 2.836477 -0.617058 2.841849 -0.482533 -0.738272 -0.081849 1.125558 0.025494 2.888256 -0.140443 0.524831 -0.836126 0.370399 -2.062221 1.983096 1.661706 -0.034145
wb_dma_ch_sel/assign_145_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -2.158427 -2.280286 0.938266 1.746901 0.022787 2.076965 1.418528 0.137902 -0.039590 -0.103846 1.202243 1.935302 1.883443 -0.416738 0.229448 -0.593622 -2.990810 -0.367095 0.277565 2.564939
wb_dma_ch_sel/wire_ch_sel 4.757572 1.507189 -1.580654 -1.222287 2.085376 -0.247813 3.423923 -0.282361 -0.305066 -1.241545 1.023399 -3.191438 -1.044172 -3.160578 -0.542745 -0.555118 4.313208 -1.266871 -2.182434 -1.335798
wb_dma_rf/inst_u19 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u18 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u17 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u16 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u15 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u14 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u13 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u12 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u11 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u10 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.898019 2.079509 -3.586458 3.977014 1.407283 -2.781661 1.755219 -4.880688 1.179809 -0.350109 -0.912786 -0.748654 -3.683052 -0.683645 -0.370278 -0.816473 -2.337867 3.311322 2.112288 0.894026
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -0.595147 -2.672303 -0.698195 2.496639 4.216596 3.134218 1.055394 1.068099 0.929538 -0.372537 2.317634 -0.229277 1.264127 5.842480 3.229366 -1.953035 0.887498 1.276954 0.754673 2.805501
wb_dma/input_wb1_ack_i -0.311956 -0.626486 0.129532 -1.335426 0.541794 0.622600 -0.522799 0.427000 0.085937 -1.410813 0.178521 0.651474 -1.164818 -1.229385 0.278836 -2.121890 -0.345465 1.944815 -0.396232 -0.790225
wb_dma/wire_slv0_we 3.428547 1.366832 -1.994744 -1.827822 2.536387 -3.075013 -1.872678 -1.211916 0.107427 -2.541133 -0.978310 -4.428480 0.162819 -0.659888 1.495469 1.284726 3.663254 -0.835506 0.298904 -2.805629
wb_dma_ch_rf/reg_ch_sz_inf -0.892500 -0.347846 1.058332 1.930284 -1.397024 -0.569752 2.282269 -1.284273 0.989556 0.094588 -0.727537 2.738126 -0.350470 -1.570210 -0.889990 1.228663 -2.756761 1.445984 -1.357539 0.573337
wb_dma_ch_rf 2.816886 2.879277 -1.672706 1.208859 2.069935 -0.635747 -0.520857 -1.534450 0.548744 -0.145296 0.162501 -2.975755 1.568801 -1.092917 -0.172027 0.872374 1.578801 -3.034496 -0.247794 0.481856
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_ch_sel/input_ch1_txsz -0.433366 -3.253773 1.187433 0.625549 -0.482132 1.122234 -1.107890 1.701130 -0.638239 -2.217451 0.658856 2.129838 0.761119 3.532944 0.827532 1.123320 -2.100782 -0.211283 0.402526 -1.303235
wb_dma/wire_ch3_txsz 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/assign_7_pri2 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_pri_enc/inst_u30 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/assign_3_dma_nd 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_rf/assign_6_pointer 1.843050 -0.431087 -0.914404 1.043414 1.569232 3.618341 1.601683 -2.079978 -2.379107 1.534322 2.042483 -0.058037 -1.549279 3.769396 -0.980988 -0.357765 -2.651023 2.873722 1.605859 -4.476768
wb_dma_ch_rf/wire_ch_adr0_dewe -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_ch_pri_enc/always_2/if_1/cond 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_ch_sel/input_ch0_txsz 0.084056 0.674006 0.537280 0.133733 -0.085989 -1.198667 1.860643 -0.298851 0.674975 -2.770787 0.165833 2.091415 0.261172 1.566784 1.323842 1.240452 -3.439737 -0.086615 -3.928537 -1.266313
wb_dma_ch_sel/always_2 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_sel/always_3 2.416187 -0.327420 -0.693418 -2.703205 -0.345141 -1.744804 0.956598 1.470625 2.541628 -2.015887 2.108125 -1.422922 -1.271111 2.010125 2.778049 0.439046 -1.065762 1.954419 -0.820889 -3.385034
wb_dma_rf/input_de_txsz_we -0.232070 -1.310591 0.077008 -0.272515 -2.614858 -0.840033 0.519744 -1.261219 0.566493 -4.158404 -0.455906 2.664264 -0.383923 0.192845 0.269205 -0.026776 -4.395080 1.629109 -2.786464 -0.881820
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_sel/assign_145_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_de/always_3/if_1/if_1/cond -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_rf/always_1/case_1 -0.507912 0.840162 1.177708 0.782338 0.090324 1.537235 -0.298025 -1.879082 0.164496 1.538370 -0.596434 1.307864 -0.091456 -4.101913 -2.821527 1.883065 -4.729215 0.221770 3.672259 -0.569717
wb_dma_rf/always_2/if_1/if_1/stmt_1 -2.655286 -3.304379 1.444370 2.870594 2.536228 1.746054 2.149323 -1.974019 -1.915784 -0.820763 -0.102925 1.570678 2.953508 -2.022343 0.245073 0.392401 -1.659771 0.238086 -0.047867 0.857959
wb_dma_ch_sel/assign_99_valid/expr_1 2.340369 2.295443 -1.868991 1.639750 2.386011 -1.059907 -0.715570 -1.244228 4.185706 0.101746 1.380275 -3.867671 2.246473 -1.958561 1.777769 -0.444793 1.554374 -2.273227 0.105440 0.461043
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_wb_slv/reg_slv_adr 2.770408 -3.469113 -0.782866 2.574516 1.196734 2.947901 -3.808256 -2.974858 -3.778332 -6.020411 -0.327754 -0.741029 2.785908 -2.277803 -3.036562 -0.685679 -0.903324 -3.096526 2.780751 -2.060603
wb_dma_ch_sel/assign_8_pri2 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -0.892500 -0.347846 1.058332 1.930284 -1.397024 -0.569752 2.282269 -1.284273 0.989556 0.094588 -0.727537 2.738126 -0.350470 -1.570210 -0.889990 1.228663 -2.756761 1.445984 -1.357539 0.573337
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/wire_paused -2.158427 -2.280286 0.938266 1.746901 0.022787 2.076965 1.418528 0.137902 -0.039590 -0.103846 1.202243 1.935302 1.883443 -0.416738 0.229448 -0.593622 -2.990810 -0.367095 0.277565 2.564939
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.440733 -2.086328 0.617511 0.139489 -1.165295 -0.899168 4.923827 -1.728583 -1.592384 1.191259 -1.134613 1.579945 -1.598859 -4.196622 -2.648503 1.068133 0.368952 2.718079 -1.227252 0.603719
wb_dma/wire_ch1_adr1 0.208400 -1.607152 0.069995 -1.455297 -1.393519 -1.744112 0.747285 -0.082736 0.871002 2.105848 0.691283 -0.651896 -0.142339 -0.167581 0.117766 0.961708 -1.757138 2.536121 1.496814 -1.772795
wb_dma_ch_rf/always_6/if_1/if_1/block_1 2.705828 1.550034 -2.201000 -2.924028 0.073185 -0.300136 2.373290 1.623351 0.786420 -1.020998 3.024805 -2.990549 0.080235 -0.932639 1.039830 -1.988975 -0.290635 -2.560619 -0.631694 2.739137
wb_dma_ch_arb/always_2/block_1/case_1/if_3 1.658709 -1.484266 0.268764 -0.930225 1.538155 -0.414207 0.542950 1.347941 2.136726 1.613411 2.041599 -1.951128 -0.473746 1.600049 2.292075 1.606413 1.454145 2.050686 1.345030 -4.456951
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.361688 0.157215 -1.389015 -1.669717 0.647695 -0.693197 -2.420205 -0.498621 3.745367 -1.660810 1.067578 -3.240049 0.128224 -0.083550 2.898003 -1.907729 1.772752 1.930565 -0.093427 -3.517905
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_sel/always_39/case_1/stmt_4 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_pri_enc/wire_pri14_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/always_39/case_1/stmt_1 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_rf/wire_ch6_csr 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.417896 -2.497961 -0.809606 1.255131 -1.347895 0.850861 -1.007951 -2.317362 2.246425 -4.489472 0.142630 0.920725 -0.012037 -3.392582 -0.022422 -1.981815 -2.571118 2.110427 0.226734 0.171959
wb_dma_wb_if/input_wb_we_i -1.089602 -2.011289 -1.206277 4.690884 -0.073615 -0.474142 -1.861985 -0.451640 2.026631 -5.387460 -0.817423 1.315505 -0.226696 -0.083866 1.081760 -4.031621 -1.120478 1.118412 2.076499 4.468587
wb_dma_ch_sel/assign_141_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.434718 -1.929792 -0.326245 -1.125261 -2.636590 1.237661 -0.236778 1.797096 2.848275 -3.944834 1.165229 -0.852161 -1.410497 -4.235951 -0.618236 -2.343121 1.778629 0.831262 1.837825 1.537753
wb_dma_ch_sel_checker -0.375706 -3.044803 0.973176 2.178226 1.890303 1.879406 -0.802213 0.347559 -0.636408 -1.035930 0.602868 1.042122 1.192131 2.134478 0.722325 0.605070 -0.388498 0.154486 1.235573 -1.765056
wb_dma_ch_rf/reg_ch_dis 2.168644 2.365875 0.546553 1.068420 2.865315 -0.564483 2.642280 1.267104 1.118037 -4.546101 0.602438 -0.459522 1.092548 0.083459 1.877803 -0.242448 1.007654 -2.335758 -3.851176 -1.012326
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_rf/wire_pointer_we -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_ch_sel/always_46/case_1/stmt_1 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_wb_slv/always_3/stmt_1 3.539005 -1.109103 -1.138293 -1.639974 2.924038 -2.034852 -2.258985 0.504582 -1.112653 -2.607013 -0.549747 -4.236766 0.970122 0.560317 0.952142 1.185257 4.610857 -1.280740 1.783662 -2.648216
wb_dma_ch_rf/always_2/if_1/if_1 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_pri_enc_sub/assign_1_pri_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/input_ch0_adr0 1.067470 -2.275860 1.319974 3.234278 1.382692 2.491895 -1.156213 0.732224 0.913989 -1.153382 0.428872 -0.279722 2.944376 -1.063183 -1.273295 0.224925 0.565719 -1.942357 3.305250 -0.425729
wb_dma_ch_sel/input_ch0_adr1 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_wb_slv/assign_4 -1.869181 -5.734768 0.461872 -1.805580 -0.833836 -0.936602 -1.799650 1.155571 0.335117 1.108463 -1.019320 0.598202 2.240850 -2.330157 -1.338059 -2.000641 -1.446905 2.179540 2.834983 2.355870
wb_dma_wb_mast/input_wb_data_i 0.195076 -3.110972 0.339727 0.302252 1.574689 2.760622 -0.235840 2.847798 -2.212915 -4.961827 0.473369 1.399315 -1.879932 3.824367 1.197258 -1.664363 1.688003 0.419162 1.492560 -0.215245
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 1.658709 -1.484266 0.268764 -0.930225 1.538155 -0.414207 0.542950 1.347941 2.136726 1.613411 2.041599 -1.951128 -0.473746 1.600049 2.292075 1.606413 1.454145 2.050686 1.345030 -4.456951
wb_dma_de/wire_adr1_cnt_next1 1.949838 -1.162282 0.369319 -1.323147 -4.170979 -3.595688 -0.137390 1.569507 2.606998 0.973777 0.988977 -1.202163 1.493309 -0.513631 -0.899753 1.657302 -3.572444 0.461119 2.843687 0.000126
wb_dma_ch_sel/inst_u1 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_ch_sel/inst_u0 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/wire_adr0 0.106815 -2.811368 0.595730 1.559935 2.785939 3.804004 -1.483742 0.439713 0.627561 1.524090 1.314688 -1.702025 1.642007 -1.646020 0.052415 -0.357216 3.173090 -0.701848 3.764501 -1.681924
wb_dma/wire_adr1 -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.138759 2.029082 -1.574507 -1.093698 0.845053 -0.415569 -0.996887 -2.383149 3.456254 -1.351484 0.095278 -2.604231 -0.852081 -2.097621 2.005568 -2.069759 2.280691 2.169727 -2.150651 -3.272604
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_rf/assign_18_pointer_we -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_sel/wire_req_p0 1.653724 -0.027566 -1.768241 -4.220192 1.204062 -0.148770 0.159541 1.108807 1.317994 -1.561487 1.707477 -3.442813 -1.779388 1.060248 3.252790 -2.194775 3.430559 2.156961 -0.965004 -2.917742
wb_dma/wire_ndnr 2.416187 -0.327420 -0.693418 -2.703205 -0.345141 -1.744804 0.956598 1.470625 2.541628 -2.015887 2.108125 -1.422922 -1.271111 2.010125 2.778049 0.439046 -1.065762 1.954419 -0.820889 -3.385034
wb_dma_de/reg_mast0_drdy_r -0.074336 -3.027530 1.171068 0.067944 0.594107 1.712817 -1.529964 3.632442 1.354963 -4.279541 1.483237 1.075050 0.866386 2.648577 2.727582 -0.402643 0.582571 -1.293192 -0.307452 -0.875930
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_ch_sel/assign_137_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_rf/wire_pointer2 -0.375706 -3.044803 0.973176 2.178226 1.890303 1.879406 -0.802213 0.347559 -0.636408 -1.035930 0.602868 1.042122 1.192131 2.134478 0.722325 0.605070 -0.388498 0.154486 1.235573 -1.765056
wb_dma_rf/wire_pointer3 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_rf/wire_pointer0 1.316381 0.155701 -1.550691 0.513100 0.778738 3.958542 0.533563 -3.125258 -0.744289 1.908742 2.347717 -0.153126 -1.784830 2.193190 -0.153350 -0.096661 -3.313663 2.681800 0.730939 -4.551119
wb_dma_rf/wire_pointer1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_rf/wire_sw_pointer0 -1.028972 -1.647376 2.916984 0.705208 0.466281 -1.132986 0.568788 0.650831 -0.067603 0.971048 -0.654233 0.706316 2.304544 -2.381158 -0.709067 1.991164 -0.542596 0.237458 0.774262 -2.853858
wb_dma_de/always_21/stmt_1 -0.074336 -3.027530 1.171068 0.067944 0.594107 1.712817 -1.529964 3.632442 1.354963 -4.279541 1.483237 1.075050 0.866386 2.648577 2.727582 -0.402643 0.582571 -1.293192 -0.307452 -0.875930
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.707937 -1.103196 -0.675542 -2.771771 1.051064 -1.424720 -0.599237 1.254357 1.360142 -2.573375 2.760514 -0.725352 1.082775 4.206547 3.672619 1.892468 -3.401382 -0.639150 -2.008471 -3.984110
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.486325 -1.656768 -0.288383 3.612248 0.149991 0.886628 -0.246845 -2.664179 0.582534 -4.520693 -0.647910 2.241554 0.366049 -0.092966 -0.242407 -0.668403 -2.924551 0.852505 -1.109612 -0.508133
wb_dma_ch_arb/input_advance 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_de/always_7/stmt_1 0.407923 0.720886 0.088810 -1.273554 -3.146843 -1.970350 2.661834 0.087074 2.116718 -2.346840 0.109370 1.840477 -1.538625 -1.369796 0.257161 0.222743 -3.351107 1.592170 -2.790723 0.839113
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_de/always_3/if_1/cond -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.434718 -1.929792 -0.326245 -1.125261 -2.636590 1.237661 -0.236778 1.797096 2.848275 -3.944834 1.165229 -0.852161 -1.410497 -4.235951 -0.618236 -2.343121 1.778629 0.831262 1.837825 1.537753
wb_dma_ch_sel/assign_101_valid 2.340369 2.295443 -1.868991 1.639750 2.386011 -1.059907 -0.715570 -1.244228 4.185706 0.101746 1.380275 -3.867671 2.246473 -1.958561 1.777769 -0.444793 1.554374 -2.273227 0.105440 0.461043
wb_dma_ch_sel/assign_98_valid 2.340369 2.295443 -1.868991 1.639750 2.386011 -1.059907 -0.715570 -1.244228 4.185706 0.101746 1.380275 -3.867671 2.246473 -1.958561 1.777769 -0.444793 1.554374 -2.273227 0.105440 0.461043
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_rf/wire_ch7_csr 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_ch_sel/reg_csr 4.664117 1.606520 -1.692321 2.354139 -2.170612 1.903553 0.539074 0.235071 1.248201 -5.276669 -0.012217 1.429134 -4.924699 1.647906 -2.094665 -1.663080 0.510188 1.201205 0.275750 1.796446
wb_dma_de/reg_next_state 3.147017 3.067862 -2.781328 -2.037427 0.969761 -1.202416 4.153873 -1.231598 -0.855700 -3.997691 1.393659 -1.825066 -0.621622 -0.657206 0.809592 -1.460923 -1.672042 -2.026593 -3.842292 2.152227
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 5.017849 -0.303226 -3.802805 2.670895 2.130343 1.074115 1.219571 -2.799247 -0.691213 -2.122404 1.297257 -0.801283 -5.125464 3.530698 -1.185040 -0.844828 -1.518929 3.964582 4.349420 -0.134411
wb_dma_de/always_11/stmt_1/expr_1 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_rf/input_ptr_set 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_sel/assign_12_pri3 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/assign_65_done/expr_1/expr_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.434718 -1.929792 -0.326245 -1.125261 -2.636590 1.237661 -0.236778 1.797096 2.848275 -3.944834 1.165229 -0.852161 -1.410497 -4.235951 -0.618236 -2.343121 1.778629 0.831262 1.837825 1.537753
assert_wb_dma_ch_sel/input_valid 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma/input_wb0_stb_i -0.991005 -2.222390 -0.165781 2.568230 0.643720 0.934400 -2.246967 -2.069134 2.818381 -3.402183 -0.112903 -0.333924 3.092219 -3.794671 0.950312 -2.647256 -0.763565 0.211335 0.177191 0.444542
wb_dma/wire_ch1_csr 3.109911 2.425714 -0.987629 4.056354 0.509158 0.056378 -0.883374 0.976811 3.105607 -4.476718 0.140619 0.944295 -0.920578 3.658257 0.630175 -0.009208 0.112978 -2.192411 -0.930676 2.342432
wb_dma_rf/assign_5_pause_req 0.299637 -0.781307 0.340406 0.017517 2.812387 2.998930 5.186136 -1.289643 -3.311896 -1.741200 0.498817 0.138785 -0.544748 -3.249397 -0.891372 -2.126286 1.611563 1.106091 -1.949795 -0.136132
wb_dma_de/always_12/stmt_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_wb_if/wire_wb_ack_o -2.596510 -2.979374 1.699982 -0.929947 -0.799487 -0.203407 0.005927 0.565820 -0.432196 -0.237045 -0.495071 2.298219 0.859560 -0.489513 0.231648 -0.713613 -2.212357 2.381182 -0.839460 -0.948379
wb_dma_ch_rf/always_5/if_1/block_1 -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_arb/assign_1_gnt 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_rf/input_dma_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma/wire_wb0_addr_o -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_de/assign_73_dma_busy/expr_1 0.626064 -2.817379 1.042553 -1.277479 0.224955 -0.346316 6.186890 -1.610650 -3.130183 0.810322 -0.430951 1.605734 -1.383993 -4.157434 -2.085093 1.739902 0.335555 2.524424 -2.720264 -1.384350
wb_dma/input_dma_nd_i 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.021971 -0.573425 2.249580 5.675566 1.749320 1.109910 2.257241 -0.224485 2.033789 -0.380819 -0.987711 2.501026 1.709165 -2.880416 -0.512718 0.929692 1.273615 -1.181894 -1.196395 1.667529
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.021971 -0.573425 2.249580 5.675566 1.749320 1.109910 2.257241 -0.224485 2.033789 -0.380819 -0.987711 2.501026 1.709165 -2.880416 -0.512718 0.929692 1.273615 -1.181894 -1.196395 1.667529
wb_dma_de/always_14/stmt_1/expr_1/expr_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel/assign_3_pri0 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_de/always_23/block_1/stmt_8 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_arb/always_2/block_1/stmt_1 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_de/always_23/block_1/stmt_1 3.147017 3.067862 -2.781328 -2.037427 0.969761 -1.202416 4.153873 -1.231598 -0.855700 -3.997691 1.393659 -1.825066 -0.621622 -0.657206 0.809592 -1.460923 -1.672042 -2.026593 -3.842292 2.152227
wb_dma_de/always_23/block_1/stmt_2 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_de/always_23/block_1/stmt_4 1.201855 0.627067 0.312247 0.302742 2.150380 0.825332 2.757679 0.852441 -0.444652 -3.726326 0.796901 1.142936 -0.713619 1.901213 1.549433 -0.059053 -0.054745 -0.477672 -3.479043 -1.234511
wb_dma_de/always_23/block_1/stmt_5 1.767466 -0.653204 -2.475095 0.769797 -0.463814 1.523321 -1.247636 -1.611337 1.622119 -4.593870 0.322544 0.763084 -4.831739 2.281115 0.952413 -2.382255 -0.933846 4.273066 1.436682 -0.355093
wb_dma_de/always_23/block_1/stmt_6 0.417896 -2.497961 -0.809606 1.255131 -1.347895 0.850861 -1.007951 -2.317362 2.246425 -4.489472 0.142630 0.920725 -0.012037 -3.392582 -0.022422 -1.981815 -2.571118 2.110427 0.226734 0.171959
wb_dma_rf/inst_u25 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.598911 -0.611442 0.356625 1.744387 -1.587212 -0.364267 0.662360 -2.002206 1.462544 -1.669411 -0.899224 2.020705 0.089216 -2.713526 -0.810709 -0.183940 -2.524614 1.348486 -1.233798 0.555439
wb_dma_ch_sel/assign_125_de_start/expr_1 0.804055 2.158543 0.159337 0.980117 1.148932 -0.312077 2.944443 -0.614792 1.169033 -2.697854 1.310669 -0.083035 2.650130 -2.016976 1.053178 -0.085501 -2.943508 -2.974532 -3.622821 0.659248
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.114797 -3.327192 0.998058 0.291413 0.469726 1.728538 4.035170 -0.395264 -2.431252 1.361589 0.869103 0.846377 1.148648 -3.266847 -1.479142 -0.321206 -0.625782 0.642790 0.453317 1.819862
wb_dma_ch_sel/assign_151_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.991752 -1.228504 -0.177188 -0.485953 1.154697 0.493438 0.240845 2.315529 2.507710 -4.531440 2.194722 -0.473318 -0.146491 1.960674 3.100791 -0.550802 0.099353 -0.101174 -1.010512 -1.659640
wb_dma_wb_mast/reg_mast_dout 0.195076 -3.110972 0.339727 0.302252 1.574689 2.760622 -0.235840 2.847798 -2.212915 -4.961827 0.473369 1.399315 -1.879932 3.824367 1.197258 -1.664363 1.688003 0.419162 1.492560 -0.215245
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_ch_sel/assign_100_valid 2.340369 2.295443 -1.868991 1.639750 2.386011 -1.059907 -0.715570 -1.244228 4.185706 0.101746 1.380275 -3.867671 2.246473 -1.958561 1.777769 -0.444793 1.554374 -2.273227 0.105440 0.461043
wb_dma_ch_sel/assign_131_req_p0 1.138759 2.029082 -1.574507 -1.093698 0.845053 -0.415569 -0.996887 -2.383149 3.456254 -1.351484 0.095278 -2.604231 -0.852081 -2.097621 2.005568 -2.069759 2.280691 2.169727 -2.150651 -3.272604
wb_dma_ch_sel/assign_135_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_ch_rf/input_dma_done_all 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 2.588297 -1.188846 -1.190032 -1.334342 -1.056673 1.042757 0.485839 2.101378 0.150846 -5.028632 1.358109 1.079437 -4.037018 4.270672 1.142009 -1.198773 -0.732689 2.334010 0.169308 -0.028868
wb_dma_pri_enc_sub/wire_pri_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/input_wb_rf_din 2.445029 -3.307785 -3.523411 4.176168 0.546377 -0.655728 -4.975695 -4.993954 2.458741 -2.130621 -1.257618 0.422919 1.447676 2.801111 0.201420 1.295055 -1.643012 -1.865198 -0.621678 -0.656350
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_sel/assign_157_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_sel/assign_139_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_sel/always_38/case_1 0.804055 2.158543 0.159337 0.980117 1.148932 -0.312077 2.944443 -0.614792 1.169033 -2.697854 1.310669 -0.083035 2.650130 -2.016976 1.053178 -0.085501 -2.943508 -2.974532 -3.622821 0.659248
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 1.363671 -0.545444 -0.612012 -2.809665 1.799692 1.258654 1.977307 3.259778 -0.080237 1.614796 3.943526 -3.595296 2.764074 -0.180857 1.502257 -1.537976 1.249009 -3.410668 0.465399 1.712410
wb_dma/input_wb0_addr_i 1.971020 -2.956060 -0.048416 1.427928 1.830910 2.971515 -5.263628 -1.166962 -3.692401 -5.351294 -0.477995 0.635308 1.968589 -3.338742 -3.299378 -2.655499 -0.930645 -2.995604 1.432364 -2.175770
wb_dma_de/input_mast1_drdy 1.089247 -0.325073 -0.482900 0.681125 0.131098 0.534659 0.022240 -0.374736 1.150773 -1.168358 0.779245 -0.070365 -0.747174 -0.196503 0.226564 -0.081626 -0.883677 0.853158 1.003234 -0.241505
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.892500 -0.347846 1.058332 1.930284 -1.397024 -0.569752 2.282269 -1.284273 0.989556 0.094588 -0.727537 2.738126 -0.350470 -1.570210 -0.889990 1.228663 -2.756761 1.445984 -1.357539 0.573337
wb_dma_wb_if/input_wb_ack_i -0.664745 -1.879063 -0.656550 -2.161436 3.142621 0.754078 -0.449549 3.706436 -0.925542 -4.422880 0.942986 1.383413 -1.315187 5.659863 3.447031 -2.728645 0.569350 0.164972 -1.900121 1.402531
wb_dma_ch_sel/wire_pri_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/input_nd 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_rf/input_ch_sel 2.260184 -3.837392 2.043998 1.019449 1.185117 2.092985 4.984317 1.832302 -4.118688 -2.561154 -0.711696 2.624246 -1.291713 -0.753700 -2.415276 1.227885 4.017848 -0.285588 -2.636856 -0.401540
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.767008 -0.546176 0.489492 3.006878 3.340505 2.550939 2.519503 0.386857 1.633533 2.531554 0.749518 0.923600 -1.714220 -3.399341 0.235509 0.776672 3.203803 0.094541 1.458241 3.220647
wb_dma_de/always_23/block_1/case_1 3.147017 3.067862 -2.781328 -2.037427 0.969761 -1.202416 4.153873 -1.231598 -0.855700 -3.997691 1.393659 -1.825066 -0.621622 -0.657206 0.809592 -1.460923 -1.672042 -2.026593 -3.842292 2.152227
wb_dma/wire_pause_req 0.299637 -0.781307 0.340406 0.017517 2.812387 2.998930 5.186136 -1.289643 -3.311896 -1.741200 0.498817 0.138785 -0.544748 -3.249397 -0.891372 -2.126286 1.611563 1.106091 -1.949795 -0.136132
wb_dma_ch_rf/input_de_csr 0.732448 -1.797947 1.377750 -0.340058 0.908179 1.160488 2.651047 2.595665 -1.220750 -0.970981 1.238662 1.682919 -1.434988 3.446633 0.900922 1.269955 0.056555 1.208106 -0.718404 -1.808506
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/input_mast0_din 1.970579 -3.821747 0.127339 0.161888 0.376123 3.103904 -1.148634 2.955435 -1.444448 -4.927947 1.480886 0.843277 -0.786827 3.987622 0.596179 -1.112879 0.924800 -0.244358 1.353598 -0.219562
wb_dma_pri_enc_sub/always_3 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_pri_enc_sub/always_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/reg_adr0 0.106815 -2.811368 0.595730 1.559935 2.785939 3.804004 -1.483742 0.439713 0.627561 1.524090 1.314688 -1.702025 1.642007 -1.646020 0.052415 -0.357216 3.173090 -0.701848 3.764501 -1.681924
wb_dma_ch_sel/reg_adr1 -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_sel/assign_1_pri0 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_pri_enc/wire_pri26_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.146745 -2.116447 -1.303345 4.904834 -2.209894 -1.126573 0.720054 -1.554548 -0.192174 -3.180552 -0.598222 -1.210957 1.470418 1.873052 -0.868112 -2.589385 -0.313874 -0.190955 1.588498 0.213667
wb_dma/wire_ptr_set 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 1.467545 -1.338086 -0.860564 0.298025 -1.560718 -0.487864 0.894000 -1.082039 4.446193 -2.806248 1.170780 -0.584364 -0.627392 -4.448228 0.705952 -1.519492 -1.535129 2.661942 0.574594 0.483817
wb_dma_de/reg_ptr_set 1.060663 -1.308822 2.297984 4.066999 1.594332 -0.043897 2.766802 2.579470 1.269805 -0.747047 1.327637 1.830041 3.586952 1.391943 0.806353 3.578650 -1.053411 -4.663252 -1.886534 0.558564
wb_dma/wire_dma_nd 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_rf/assign_3_csr -2.158427 -2.280286 0.938266 1.746901 0.022787 2.076965 1.418528 0.137902 -0.039590 -0.103846 1.202243 1.935302 1.883443 -0.416738 0.229448 -0.593622 -2.990810 -0.367095 0.277565 2.564939
wb_dma_rf/assign_4_dma_abort 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel/assign_123_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.607439 -0.886733 -1.113156 -1.587421 -4.001081 -0.423704 -0.077841 0.707268 3.685012 -2.455002 1.070439 -0.746057 -2.548156 -3.319772 -0.590364 -1.372975 -0.249458 2.256477 1.744415 1.309540
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.892500 -0.347846 1.058332 1.930284 -1.397024 -0.569752 2.282269 -1.284273 0.989556 0.094588 -0.727537 2.738126 -0.350470 -1.570210 -0.889990 1.228663 -2.756761 1.445984 -1.357539 0.573337
wb_dma_ch_rf/always_6/if_1 2.046370 -0.886364 -1.511624 -2.702474 0.876163 1.087997 1.851018 3.091709 -0.939169 -0.023316 3.954924 -3.295718 1.253257 0.942508 1.108528 -2.245122 0.327623 -2.631093 1.513048 2.496529
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.021971 -0.573425 2.249580 5.675566 1.749320 1.109910 2.257241 -0.224485 2.033789 -0.380819 -0.987711 2.501026 1.709165 -2.880416 -0.512718 0.929692 1.273615 -1.181894 -1.196395 1.667529
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_ch_pri_enc/wire_pri0_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/assign_10_ch_enable 1.363671 -0.545444 -0.612012 -2.809665 1.799692 1.258654 1.977307 3.259778 -0.080237 1.614796 3.943526 -3.595296 2.764074 -0.180857 1.502257 -1.537976 1.249009 -3.410668 0.465399 1.712410
wb_dma_wb_slv/reg_slv_we 3.539005 -1.109103 -1.138293 -1.639974 2.924038 -2.034852 -2.258985 0.504582 -1.112653 -2.607013 -0.549747 -4.236766 0.970122 0.560317 0.952142 1.185257 4.610857 -1.280740 1.783662 -2.648216
wb_dma_de/input_txsz 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_wb_if/wire_mast_dout 0.195076 -3.110972 0.339727 0.302252 1.574689 2.760622 -0.235840 2.847798 -2.212915 -4.961827 0.473369 1.399315 -1.879932 3.824367 1.197258 -1.664363 1.688003 0.419162 1.492560 -0.215245
wb_dma_ch_rf/wire_ch_enable 1.363671 -0.545444 -0.612012 -2.809665 1.799692 1.258654 1.977307 3.259778 -0.080237 1.614796 3.943526 -3.595296 2.764074 -0.180857 1.502257 -1.537976 1.249009 -3.410668 0.465399 1.712410
wb_dma_rf/wire_csr_we 1.073585 0.251249 0.311657 2.319563 3.679869 2.214995 2.269132 -1.719253 -1.719825 -3.302912 -0.987206 0.606399 -1.747583 -0.946776 -0.229847 -1.030101 2.618518 1.919200 -1.171528 -2.348069
wb_dma_ch_sel_checker/input_dma_busy -0.375706 -3.044803 0.973176 2.178226 1.890303 1.879406 -0.802213 0.347559 -0.636408 -1.035930 0.602868 1.042122 1.192131 2.134478 0.722325 0.605070 -0.388498 0.154486 1.235573 -1.765056
wb_dma_ch_rf/assign_9_ch_txsz 1.205370 -0.499772 -1.444293 -0.783055 0.912732 -2.010491 0.153655 -3.707534 -0.892696 -2.382022 -0.075372 0.831790 -0.453637 2.217430 1.263067 2.905911 -3.749444 0.675290 -3.173266 -4.420489
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_de/assign_65_done 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.996251 -1.110115 1.672386 -0.326178 2.785525 -0.823312 0.518115 3.831747 -0.652996 -4.538437 1.402048 -1.697773 4.396966 2.042954 2.372359 -1.284955 -0.061685 -2.526507 -0.394911 -1.673531
wb_dma_de/always_2/if_1/if_1 1.822869 -2.215248 1.079828 2.373252 -0.932581 -1.252686 1.105561 3.387858 2.292037 2.671268 1.777556 -0.996459 0.857261 -0.475261 -0.488115 2.088454 1.120304 -0.651480 4.618898 2.196733
wb_dma_wb_mast/assign_2_mast_pt_out -2.596510 -2.979374 1.699982 -0.929947 -0.799487 -0.203407 0.005927 0.565820 -0.432196 -0.237045 -0.495071 2.298219 0.859560 -0.489513 0.231648 -0.713613 -2.212357 2.381182 -0.839460 -0.948379
wb_dma_ch_sel/assign_156_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/always_9/stmt_1/expr_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel/assign_112_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_de/always_23/block_1/case_1/block_8 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_de/always_23/block_1/case_1/block_9 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_ch_rf/assign_28_this_ptr_set 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_ch_rf/always_22 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_rf/always_23 -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_de/always_23/block_1/case_1/block_2 -1.114797 -3.327192 0.998058 0.291413 0.469726 1.728538 4.035170 -0.395264 -2.431252 1.361589 0.869103 0.846377 1.148648 -3.266847 -1.479142 -0.321206 -0.625782 0.642790 0.453317 1.819862
wb_dma_de/always_23/block_1/case_1/block_3 5.595429 2.052924 -3.690189 -1.093339 -2.633178 -2.987808 0.980945 -2.013323 1.741064 -1.862222 1.281287 -2.316469 -3.398963 -0.674773 -0.989282 0.957423 -3.484346 0.828800 1.853252 -0.070124
wb_dma_de/always_23/block_1/case_1/block_4 6.052085 0.850758 -3.327221 -0.390097 -2.167934 -1.722705 1.831114 -0.975989 1.547818 -1.566404 2.223992 -1.218652 -3.971364 -0.525187 -1.090934 2.713426 -3.285398 -0.556790 2.291951 0.958143
wb_dma_de/always_23/block_1/case_1/block_5 3.296418 1.241084 -1.841009 -0.511247 0.967891 -0.924758 4.494070 0.466325 -0.683368 -0.777414 1.514296 0.643047 -5.248585 0.262728 0.002653 3.031343 -2.631666 0.295626 1.974475 2.207691
wb_dma_de/always_23/block_1/case_1/block_7 -0.034571 -2.713470 0.160983 1.917973 3.563816 2.009866 -0.046232 1.968758 0.281429 -1.322260 2.172276 0.638425 2.349293 6.127793 3.054452 0.643926 -0.163209 -1.709453 -0.790894 0.715452
wb_dma/assign_4_dma_rest 0.712516 -3.624296 1.741131 0.833046 0.055782 1.475993 2.923288 2.958487 -1.912424 1.384499 1.194601 1.366639 -0.406248 2.324434 -1.302816 1.031837 0.204459 1.507924 2.568674 0.633794
wb_dma_ch_rf/always_23/if_1 -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_sel/reg_ndr_r 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_de/assign_66_dma_done/expr_1 2.338923 1.230176 1.051606 1.190453 1.983356 -0.150355 3.639278 2.190008 0.330040 -2.685729 1.132982 0.500198 0.254221 0.724030 0.830220 1.390806 0.289508 -2.214590 -2.276526 -0.248322
wb_dma_ch_sel/reg_req_r 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_ch_rf/reg_pointer_r -2.095212 -3.305203 1.288949 2.415640 0.503626 2.700205 -0.995928 -0.351536 -0.352929 3.608749 0.238765 1.705534 0.775325 1.305680 -0.085289 2.207599 -0.869290 2.442513 2.853810 -0.349593
wb_dma_ch_sel/assign_105_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_ch_pri_enc/wire_pri5_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/always_39/case_1 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_sel/always_6 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_ch_sel/always_7 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_sel/always_4 1.821735 1.996761 0.316823 1.512566 1.952888 -1.354411 2.238909 0.154342 2.468342 -2.974566 0.877034 -0.662266 2.109370 -1.417527 1.652788 0.679830 -0.783491 -2.457839 -3.064478 -0.432512
wb_dma_ch_sel/always_5 0.999945 1.131422 0.769567 1.653104 1.053275 0.515325 3.963216 0.264763 0.350999 -1.525785 1.813115 1.021300 2.080441 -1.322990 0.280820 1.553791 -3.315445 -3.382331 -2.520051 1.349924
wb_dma_ch_sel/assign_126_ch_sel/expr_1 4.757572 1.507189 -1.580654 -1.222287 2.085376 -0.247813 3.423923 -0.282361 -0.305066 -1.241545 1.023399 -3.191438 -1.044172 -3.160578 -0.542745 -0.555118 4.313208 -1.266871 -2.182434 -1.335798
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_sel/always_1 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/always_8 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_ch_sel/always_9 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/assign_67_dma_done_all 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_rf/wire_ch_txsz 1.205370 -0.499772 -1.444293 -0.783055 0.912732 -2.010491 0.153655 -3.707534 -0.892696 -2.382022 -0.075372 0.831790 -0.453637 2.217430 1.263067 2.905911 -3.749444 0.675290 -3.173266 -4.420489
wb_dma_ch_sel/assign_99_valid 2.340369 2.295443 -1.868991 1.639750 2.386011 -1.059907 -0.715570 -1.244228 4.185706 0.101746 1.380275 -3.867671 2.246473 -1.958561 1.777769 -0.444793 1.554374 -2.273227 0.105440 0.461043
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 5.243217 0.365921 -3.234100 -3.035583 -0.056980 -1.449480 -1.664209 0.589154 2.177048 -3.492706 0.607214 -4.366954 -0.227126 -0.923199 0.379099 -1.282080 2.376683 -1.734318 0.725514 0.956208
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.013582 -0.881702 0.549906 5.100294 1.573191 0.725985 -0.481994 -2.166580 1.911302 -2.314314 -1.236317 0.617344 2.936891 -0.105503 0.889385 -2.204698 0.215287 0.250336 -1.700417 -0.638436
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 1.658709 -1.484266 0.268764 -0.930225 1.538155 -0.414207 0.542950 1.347941 2.136726 1.613411 2.041599 -1.951128 -0.473746 1.600049 2.292075 1.606413 1.454145 2.050686 1.345030 -4.456951
wb_dma/wire_ch2_txsz -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 6.052085 0.850758 -3.327221 -0.390097 -2.167934 -1.722705 1.831114 -0.975989 1.547818 -1.566404 2.223992 -1.218652 -3.971364 -0.525187 -1.090934 2.713426 -3.285398 -0.556790 2.291951 0.958143
wb_dma_de/always_23/block_1 3.147017 3.067862 -2.781328 -2.037427 0.969761 -1.202416 4.153873 -1.231598 -0.855700 -3.997691 1.393659 -1.825066 -0.621622 -0.657206 0.809592 -1.460923 -1.672042 -2.026593 -3.842292 2.152227
wb_dma_ch_rf/always_6/if_1/if_1 2.046370 -0.886364 -1.511624 -2.702474 0.876163 1.087997 1.851018 3.091709 -0.939169 -0.023316 3.954924 -3.295718 1.253257 0.942508 1.108528 -2.245122 0.327623 -2.631093 1.513048 2.496529
wb_dma_de/wire_mast1_dout 0.432954 -2.862490 -0.432210 -0.279604 -2.666417 -1.002209 -0.315898 1.117786 -0.122141 -2.563423 0.407751 1.962926 -0.621776 2.823041 -0.141992 0.685248 -4.170659 0.736809 1.338531 1.653844
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_de/always_8/stmt_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_ch_rf/wire_ch_done_we 2.486181 0.379659 -0.470683 0.037410 1.020300 0.143177 2.636574 0.607665 2.136373 -4.527111 1.575300 -0.024518 -1.122648 -0.064421 1.964079 -0.620189 -0.396767 0.431844 -2.520944 -1.128943
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_wb_slv/wire_wb_ack_o -2.596510 -2.979374 1.699982 -0.929947 -0.799487 -0.203407 0.005927 0.565820 -0.432196 -0.237045 -0.495071 2.298219 0.859560 -0.489513 0.231648 -0.713613 -2.212357 2.381182 -0.839460 -0.948379
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 1.658709 -1.484266 0.268764 -0.930225 1.538155 -0.414207 0.542950 1.347941 2.136726 1.613411 2.041599 -1.951128 -0.473746 1.600049 2.292075 1.606413 1.454145 2.050686 1.345030 -4.456951
wb_dma_de/reg_ld_desc_sel 1.653346 2.381833 -3.106872 1.205207 2.223353 -0.111110 4.815182 -3.467497 2.620078 1.547126 1.075604 -1.244544 -3.952005 -4.717827 0.299110 -0.606324 0.135575 2.492808 0.398909 3.062188
wb_dma_ch_sel/assign_154_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_de/assign_83_wr_ack 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma/wire_dma_done_all 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
assert_wb_dma_rf/input_ch0_am1 -1.028972 -1.647376 2.916984 0.705208 0.466281 -1.132986 0.568788 0.650831 -0.067603 0.971048 -0.654233 0.706316 2.304544 -2.381158 -0.709067 1.991164 -0.542596 0.237458 0.774262 -2.853858
wb_dma_ch_arb/reg_state 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_ch_sel/input_ch0_csr 4.050930 5.251134 -0.103497 2.125031 -2.206265 1.568375 1.949691 1.101795 1.166991 -6.190560 0.697381 0.893150 -2.165339 -0.841327 -1.711594 -1.709174 -1.659627 -2.492968 -1.790544 0.627759
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 5.595429 2.052924 -3.690189 -1.093339 -2.633178 -2.987808 0.980945 -2.013323 1.741064 -1.862222 1.281287 -2.316469 -3.398963 -0.674773 -0.989282 0.957423 -3.484346 0.828800 1.853252 -0.070124
wb_dma_ch_sel/assign_153_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_wb_mast -0.924241 -1.159158 -0.812301 -1.864515 1.494994 -0.745398 -2.076728 3.177792 0.799862 -5.036150 0.463698 -0.369984 0.791139 4.262905 3.470296 -4.217987 0.053951 0.089487 -0.861492 1.168550
wb_dma_ch_sel/assign_124_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_de/always_18/stmt_1 -2.954747 -1.725187 -0.410365 0.964398 0.289183 -0.639811 -2.471996 0.137829 4.041755 1.418170 1.082360 -0.385693 3.124192 2.661909 3.440204 -1.113372 -2.048837 0.618782 0.522049 2.016803
wb_dma_ch_rf/wire_ch_csr_dewe 2.588297 -1.188846 -1.190032 -1.334342 -1.056673 1.042757 0.485839 2.101378 0.150846 -5.028632 1.358109 1.079437 -4.037018 4.270672 1.142009 -1.198773 -0.732689 2.334010 0.169308 -0.028868
wb_dma_ch_pri_enc/input_pri2 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/input_pri3 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/input_pri0 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_pri_enc/input_pri1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_wb_if/input_slv_pt_in -2.596510 -2.979374 1.699982 -0.929947 -0.799487 -0.203407 0.005927 0.565820 -0.432196 -0.237045 -0.495071 2.298219 0.859560 -0.489513 0.231648 -0.713613 -2.212357 2.381182 -0.839460 -0.948379
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma/wire_de_adr1_we -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_sel/assign_6_pri1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.892522 1.327392 -1.441448 -0.864413 -3.548508 -1.600990 -0.739370 -1.346213 4.964606 -3.555586 0.206534 -0.734740 -1.534649 -2.212182 0.777019 -1.977886 -1.631913 2.702640 -1.235598 -0.095583
wb_dma_rf/wire_csr -2.158427 -2.280286 0.938266 1.746901 0.022787 2.076965 1.418528 0.137902 -0.039590 -0.103846 1.202243 1.935302 1.883443 -0.416738 0.229448 -0.593622 -2.990810 -0.367095 0.277565 2.564939
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_ch_sel/always_37/if_1 5.563340 0.088142 -1.133435 -1.071744 2.210960 0.732320 4.404614 0.736731 -1.749002 -0.396423 1.761521 -2.470563 -1.496747 -1.769135 -1.308898 1.140786 4.302741 -1.779007 -1.233044 -1.371195
wb_dma_de/always_6/if_1/cond -0.227332 -1.377444 0.582958 1.674992 -0.212283 -0.395674 -0.224901 -0.625872 0.526278 -4.404095 -0.278874 2.705933 1.600029 2.096521 1.043731 0.483701 -3.857083 -0.470092 -3.168852 -1.050552
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 5.595429 2.052924 -3.690189 -1.093339 -2.633178 -2.987808 0.980945 -2.013323 1.741064 -1.862222 1.281287 -2.316469 -3.398963 -0.674773 -0.989282 0.957423 -3.484346 0.828800 1.853252 -0.070124
wb_dma_ch_rf/always_8/stmt_1 0.440733 -2.086328 0.617511 0.139489 -1.165295 -0.899168 4.923827 -1.728583 -1.592384 1.191259 -1.134613 1.579945 -1.598859 -4.196622 -2.648503 1.068133 0.368952 2.718079 -1.227252 0.603719
wb_dma_ch_sel/assign_108_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_ch_pri_enc/wire_pri9_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_sel/wire_pri2 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/wire_pri3 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/wire_pri0 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_sel/wire_pri1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_rf/input_ptr_set 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_rf/always_2/if_1/if_1 -0.601112 0.666580 0.062095 2.249962 4.186332 4.763509 3.314363 -1.604757 -2.039453 -3.007432 0.872958 0.390428 -0.723627 -0.606622 0.906558 -2.816277 0.891502 1.145383 -1.009290 -0.204994
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 3.414293 -0.469275 -1.111368 -1.837279 -3.784932 -0.382380 -0.033402 1.765721 4.389493 -3.243775 1.578992 -0.953626 -3.107419 -1.560697 0.331685 -1.370474 0.430938 2.368237 1.194682 0.648330
wb_dma_ch_rf/always_27/stmt_1 2.168644 2.365875 0.546553 1.068420 2.865315 -0.564483 2.642280 1.267104 1.118037 -4.546101 0.602438 -0.459522 1.092548 0.083459 1.877803 -0.242448 1.007654 -2.335758 -3.851176 -1.012326
wb_dma_wb_slv/assign_2_pt_sel/expr_1 0.798032 -3.668139 0.159706 -4.592436 -6.479472 -0.569608 -2.031605 2.137081 0.255930 -2.602633 0.043496 1.572859 -0.734746 -0.623812 -1.675166 -0.807468 -2.741553 0.950612 -0.159128 1.555098
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_ch_sel/wire_valid 1.363671 -0.545444 -0.612012 -2.809665 1.799692 1.258654 1.977307 3.259778 -0.080237 1.614796 3.943526 -3.595296 2.764074 -0.180857 1.502257 -1.537976 1.249009 -3.410668 0.465399 1.712410
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_de/wire_chunk_cnt_is_0_d 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_sel/assign_109_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.173344 -2.595010 0.097005 2.222868 1.963035 0.795335 -0.542996 -3.293712 0.655690 -2.250802 -0.948163 -1.477735 3.016716 -6.220951 0.127702 -2.906292 1.835652 1.458790 0.164469 -0.706166
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_de/assign_75_mast1_dout 0.432954 -2.862490 -0.432210 -0.279604 -2.666417 -1.002209 -0.315898 1.117786 -0.122141 -2.563423 0.407751 1.962926 -0.621776 2.823041 -0.141992 0.685248 -4.170659 0.736809 1.338531 1.653844
wb_dma/constraint_csr -0.892500 -0.347846 1.058332 1.930284 -1.397024 -0.569752 2.282269 -1.284273 0.989556 0.094588 -0.727537 2.738126 -0.350470 -1.570210 -0.889990 1.228663 -2.756761 1.445984 -1.357539 0.573337
wb_dma_ch_rf/always_5/if_1 -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_ch_pri_enc/wire_pri21_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/assign_157_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_de/always_6/if_1/if_1 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_de/reg_mast1_adr 1.059969 -3.167972 1.983164 -2.049698 -2.175079 -0.812399 1.074669 5.569117 1.183627 -2.152860 1.883208 -1.595321 2.917253 -3.276237 0.082664 -0.766170 0.745884 -2.342401 2.938663 2.769562
wb_dma_ch_pri_enc/wire_pri17_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/assign_141_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_sel/input_ch2_csr 3.109911 2.425714 -0.987629 4.056354 0.509158 0.056378 -0.883374 0.976811 3.105607 -4.476718 0.140619 0.944295 -0.920578 3.658257 0.630175 -0.009208 0.112978 -2.192411 -0.930676 2.342432
wb_dma_ch_rf/assign_13_ch_txsz_we 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_ch_sel/assign_130_req_p0 1.892522 1.327392 -1.441448 -0.864413 -3.548508 -1.600990 -0.739370 -1.346213 4.964606 -3.555586 0.206534 -0.734740 -1.534649 -2.212182 0.777019 -1.977886 -1.631913 2.702640 -1.235598 -0.095583
wb_dma_ch_arb/always_1/if_1/stmt_2 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_ch_sel/assign_106_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_ch_pri_enc/wire_pri28_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_rf/always_10/if_1/if_1/block_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_rf/always_11/if_1/if_1 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_wb_if/wire_slv_adr 2.770408 -3.469113 -0.782866 2.574516 1.196734 2.947901 -3.808256 -2.974858 -3.778332 -6.020411 -0.327754 -0.741029 2.785908 -2.277803 -3.036562 -0.685679 -0.903324 -3.096526 2.780751 -2.060603
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_sel/input_ch1_csr 3.109911 2.425714 -0.987629 4.056354 0.509158 0.056378 -0.883374 0.976811 3.105607 -4.476718 0.140619 0.944295 -0.920578 3.658257 0.630175 -0.009208 0.112978 -2.192411 -0.930676 2.342432
wb_dma/wire_pt1_sel_i 1.716211 -3.102156 -0.660856 -1.255652 -3.811191 -2.030405 -1.892727 2.708833 1.431831 -3.695995 0.718504 0.186744 0.209778 2.738278 0.039771 -0.228159 -3.235253 0.401860 2.800858 1.371018
wb_dma_ch_sel/always_47/case_1/stmt_1 0.653448 -0.985166 1.655570 1.112514 -0.835545 -1.644403 1.912557 2.192085 2.123638 1.520859 1.296326 -0.266948 2.526016 -1.227517 -0.030568 2.020301 -1.705300 -1.226944 1.500140 1.009488
wb_dma/wire_pt1_sel_o -0.862713 -1.982687 1.161413 -0.444267 -3.442286 1.164502 -0.106921 0.950516 1.296230 1.532491 0.985642 1.576354 -1.869891 0.479134 -0.116579 0.945131 -0.925970 2.292512 1.553974 -0.781542
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_pri_enc/inst_u16 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_sel/always_48/case_1 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_ch_sel/input_ch7_csr 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
assert_wb_dma_rf/input_ch0_txsz -1.981869 -3.373468 0.560750 0.967518 0.597690 -1.278158 -2.620484 -2.291349 0.504664 -0.677803 -0.904209 0.804070 1.736629 -0.274521 1.079995 1.209492 -1.398794 1.615170 0.574146 -3.036763
assert_wb_dma_rf -1.728853 -2.307583 2.260977 1.497616 0.992784 -1.500615 -1.615208 -1.170258 0.155279 -0.195540 -1.130673 0.786713 3.183387 -1.789778 0.012956 1.946916 -1.388627 0.098609 0.608964 -3.741503
wb_dma_ch_rf/reg_ch_am0_r 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_rf/always_4/if_1 -2.095212 -3.305203 1.288949 2.415640 0.503626 2.700205 -0.995928 -0.351536 -0.352929 3.608749 0.238765 1.705534 0.775325 1.305680 -0.085289 2.207599 -0.869290 2.442513 2.853810 -0.349593
wb_dma_de/always_4/if_1/if_1/stmt_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_de/always_14/stmt_1/expr_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/wire_use_ed 4.885260 -1.128022 -3.421275 2.431037 1.080630 2.331590 1.331503 -1.776559 -0.973150 -3.524081 1.361134 0.218377 -5.779346 2.243466 -1.580249 -0.900054 -0.963151 3.233099 4.281368 1.659173
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.114797 -3.327192 0.998058 0.291413 0.469726 1.728538 4.035170 -0.395264 -2.431252 1.361589 0.869103 0.846377 1.148648 -3.266847 -1.479142 -0.321206 -0.625782 0.642790 0.453317 1.819862
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_ch_sel/always_7/stmt_1/expr_1 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_sel/input_nd_i 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
assert_wb_dma_ch_sel/input_req_i 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_rf/reg_ch_rl -1.021971 -0.573425 2.249580 5.675566 1.749320 1.109910 2.257241 -0.224485 2.033789 -0.380819 -0.987711 2.501026 1.709165 -2.880416 -0.512718 0.929692 1.273615 -1.181894 -1.196395 1.667529
wb_dma_de/reg_paused -2.158427 -2.280286 0.938266 1.746901 0.022787 2.076965 1.418528 0.137902 -0.039590 -0.103846 1.202243 1.935302 1.883443 -0.416738 0.229448 -0.593622 -2.990810 -0.367095 0.277565 2.564939
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_wb_if/wire_mast_drdy -0.110947 -0.320514 -2.104714 0.810904 2.117880 1.510660 -0.054286 1.471061 5.156200 -1.197692 3.017090 0.367173 -1.477131 4.869798 5.184029 -0.289362 -0.233045 0.120381 -1.019909 3.601247
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.223540 -2.299413 1.361646 1.102193 2.090422 1.240347 2.160251 2.043991 2.492537 -0.678949 1.626887 -0.639498 1.129120 -2.418218 1.660627 -0.668688 2.486499 0.612725 0.496167 -0.163006
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_sel/assign_100_valid/expr_1 2.340369 2.295443 -1.868991 1.639750 2.386011 -1.059907 -0.715570 -1.244228 4.185706 0.101746 1.380275 -3.867671 2.246473 -1.958561 1.777769 -0.444793 1.554374 -2.273227 0.105440 0.461043
wb_dma_wb_if/inst_u1 2.541362 -1.038997 -1.238990 -3.627147 0.200132 0.384327 -2.859156 0.177868 -1.636479 -0.368031 1.874337 -3.924901 2.388607 -0.177128 0.349716 -0.014901 0.919187 -2.265137 0.643319 -2.308298
wb_dma_wb_if/inst_u0 -0.924241 -1.159158 -0.812301 -1.864515 1.494994 -0.745398 -2.076728 3.177792 0.799862 -5.036150 0.463698 -0.369984 0.791139 4.262905 3.470296 -4.217987 0.053951 0.089487 -0.861492 1.168550
wb_dma_ch_sel 3.368116 3.282291 -1.882774 0.201386 1.039891 0.281673 3.368335 -0.353639 0.186715 -1.528450 1.209152 -1.572363 -1.495449 -0.969824 -0.353090 -0.998473 1.235459 -1.799069 -1.987654 1.996637
wb_dma_rf/input_de_csr_we 2.588297 -1.188846 -1.190032 -1.334342 -1.056673 1.042757 0.485839 2.101378 0.150846 -5.028632 1.358109 1.079437 -4.037018 4.270672 1.142009 -1.198773 -0.732689 2.334010 0.169308 -0.028868
wb_dma_rf/wire_ch0_adr0 1.689003 -2.291789 -0.487395 5.907256 1.319451 2.427849 -0.383755 -0.646088 2.001490 -1.260235 0.666210 0.504869 0.367677 -1.843321 -1.434591 -0.308341 0.599306 -0.825924 4.109972 3.558543
wb_dma_rf/wire_ch0_adr1 -2.297787 -1.410774 0.195972 1.139390 0.327634 -1.853416 -3.428903 -2.554678 2.455508 -0.113963 -0.645799 -0.515858 2.860286 -0.762570 1.998793 0.230186 -1.616717 1.313710 0.231728 -2.839195
wb_dma_de/always_9/stmt_1/expr_1 0.056381 0.443432 0.128526 -0.557969 -4.112370 -2.431812 1.749518 -0.072305 2.581739 -2.365819 -0.229340 2.198411 -0.549383 -1.884034 -0.251518 0.671686 -4.359568 0.626430 -2.228600 2.067848
wb_dma_ch_sel/always_42/case_1/cond 1.043866 -0.344847 1.552669 1.370940 1.715869 2.170285 4.384285 2.288572 -0.872521 -1.526392 0.657412 1.855253 -1.875933 0.691589 0.123110 0.462888 2.386921 0.024787 -1.791592 -0.067133
wb_dma_wb_slv/input_wb_cyc_i -0.013650 -3.009604 0.804859 -3.024849 -5.149065 1.442048 -4.649995 3.176586 1.886645 -5.272823 0.294213 0.615421 0.922613 -0.997863 0.505880 -2.601971 0.624009 -1.336181 -0.838744 1.183695
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_de/reg_tsz_cnt 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_ch_sel/reg_ndr 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_de/assign_83_wr_ack/expr_1 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_rf/reg_pointer_sr -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_rf/input_de_adr1_we -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 6.052085 0.850758 -3.327221 -0.390097 -2.167934 -1.722705 1.831114 -0.975989 1.547818 -1.566404 2.223992 -1.218652 -3.971364 -0.525187 -1.090934 2.713426 -3.285398 -0.556790 2.291951 0.958143
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/always_43/case_1/cond 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_ch_rf/reg_ch_adr0_r 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_ch_pri_enc/reg_pri_out1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -2.075015 -3.125396 -0.328857 0.954949 0.721825 0.534850 -1.187241 1.280406 2.402350 1.415591 1.784617 0.351702 1.996706 3.744738 2.706179 -0.295565 -1.701617 0.236324 1.557266 2.867522
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.712516 -3.624296 1.741131 0.833046 0.055782 1.475993 2.923288 2.958487 -1.912424 1.384499 1.194601 1.366639 -0.406248 2.324434 -1.302816 1.031837 0.204459 1.507924 2.568674 0.633794
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.658709 -1.484266 0.268764 -0.930225 1.538155 -0.414207 0.542950 1.347941 2.136726 1.613411 2.041599 -1.951128 -0.473746 1.600049 2.292075 1.606413 1.454145 2.050686 1.345030 -4.456951
wb_dma_ch_sel/input_req_i 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_rf/assign_4_dma_abort/expr_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/always_1/case_1/stmt_8 1.162022 0.147257 0.605853 1.619282 1.101773 1.515810 1.531472 -0.818870 0.661568 1.416883 0.188726 0.867400 -1.116313 -2.121805 -2.087584 2.046452 -1.539707 0.377635 2.750031 -0.206843
wb_dma_ch_rf/wire_ptr_inv 0.989150 -1.099153 0.377261 -2.170394 -0.942144 -2.003717 2.494718 0.728723 1.788206 1.737003 1.391592 -0.734994 -1.198169 0.027662 1.179709 1.448716 -1.141398 3.419055 0.275136 -3.044096
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.862887 -1.844803 -0.820977 1.788247 0.285399 1.089653 -1.260165 -1.645023 0.669348 -3.313221 0.432839 0.651153 0.073121 0.598815 0.389109 -0.665212 -2.211478 0.924312 0.679973 -0.882661
wb_dma_ch_sel/assign_138_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_rf/always_1/case_1/stmt_1 -2.158427 -2.280286 0.938266 1.746901 0.022787 2.076965 1.418528 0.137902 -0.039590 -0.103846 1.202243 1.935302 1.883443 -0.416738 0.229448 -0.593622 -2.990810 -0.367095 0.277565 2.564939
wb_dma_rf/always_1/case_1/stmt_6 -0.488444 -5.310163 -0.074991 -0.378460 -1.759469 1.095082 -0.969387 -2.464653 0.681402 0.435366 -1.416616 -0.257460 1.064799 -5.241971 -2.013820 -0.149800 0.787499 2.481150 2.540670 1.678503
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_sel/always_43/case_1 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_ch_sel/assign_9_pri2 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_pri_enc_sub/always_1/case_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_rf/always_2/if_1 -0.601112 0.666580 0.062095 2.249962 4.186332 4.763509 3.314363 -1.604757 -2.039453 -3.007432 0.872958 0.390428 -0.723627 -0.606622 0.906558 -2.816277 0.891502 1.145383 -1.009290 -0.204994
wb_dma/wire_dma_abort 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_wb_if/input_wb_stb_i -0.991005 -2.222390 -0.165781 2.568230 0.643720 0.934400 -2.246967 -2.069134 2.818381 -3.402183 -0.112903 -0.333924 3.092219 -3.794671 0.950312 -2.647256 -0.763565 0.211335 0.177191 0.444542
wb_dma_rf/input_de_txsz 0.407923 0.720886 0.088810 -1.273554 -3.146843 -1.970350 2.661834 0.087074 2.116718 -2.346840 0.109370 1.840477 -1.538625 -1.369796 0.257161 0.222743 -3.351107 1.592170 -2.790723 0.839113
wb_dma_ch_pri_enc/wire_pri3_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/wire_gnt_p0 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.158427 -2.280286 0.938266 1.746901 0.022787 2.076965 1.418528 0.137902 -0.039590 -0.103846 1.202243 1.935302 1.883443 -0.416738 0.229448 -0.593622 -2.990810 -0.367095 0.277565 2.564939
wb_dma/input_wb0_err_i 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel/always_44/case_1/stmt_4 0.328348 -3.199398 1.059845 -0.606153 0.212967 1.108009 1.345878 2.607756 0.845381 2.519463 1.562711 -1.152467 -0.638185 -1.878397 0.109580 0.283036 2.896881 1.753007 3.656919 -0.062031
wb_dma_ch_sel/always_44/case_1/stmt_1 1.067470 -2.275860 1.319974 3.234278 1.382692 2.491895 -1.156213 0.732224 0.913989 -1.153382 0.428872 -0.279722 2.944376 -1.063183 -1.273295 0.224925 0.565719 -1.942357 3.305250 -0.425729
wb_dma_wb_mast/wire_wb_data_o 0.432954 -2.862490 -0.432210 -0.279604 -2.666417 -1.002209 -0.315898 1.117786 -0.122141 -2.563423 0.407751 1.962926 -0.621776 2.823041 -0.141992 0.685248 -4.170659 0.736809 1.338531 1.653844
wb_dma_de/always_6/if_1/if_1/stmt_1 1.010455 0.963637 -0.667568 -2.476549 -3.017871 -3.301225 3.048107 -0.613213 1.708330 -0.483849 0.211590 0.574242 -1.851760 -1.197800 0.098979 0.858118 -3.577121 2.428873 -2.136927 -0.298810
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_sel/always_38/case_1/cond 1.821735 1.996761 0.316823 1.512566 1.952888 -1.354411 2.238909 0.154342 2.468342 -2.974566 0.877034 -0.662266 2.109370 -1.417527 1.652788 0.679830 -0.783491 -2.457839 -3.064478 -0.432512
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -0.918106 -1.908352 1.457919 0.503457 1.183240 -0.008827 -0.110798 1.374509 0.109461 -1.351754 1.068139 1.654520 2.448932 3.663398 2.184977 1.887882 -2.724158 -1.131130 -1.791517 -2.026040
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.407923 0.720886 0.088810 -1.273554 -3.146843 -1.970350 2.661834 0.087074 2.116718 -2.346840 0.109370 1.840477 -1.538625 -1.369796 0.257161 0.222743 -3.351107 1.592170 -2.790723 0.839113
wb_dma_de/assign_4_use_ed 4.885260 -1.128022 -3.421275 2.431037 1.080630 2.331590 1.331503 -1.776559 -0.973150 -3.524081 1.361134 0.218377 -5.779346 2.243466 -1.580249 -0.900054 -0.963151 3.233099 4.281368 1.659173
assert_wb_dma_wb_if/assert_a_wb_stb -0.862713 -1.982687 1.161413 -0.444267 -3.442286 1.164502 -0.106921 0.950516 1.296230 1.532491 0.985642 1.576354 -1.869891 0.479134 -0.116579 0.945131 -0.925970 2.292512 1.553974 -0.781542
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.934518 0.198648 -0.060670 -0.021225 -1.230798 -1.204652 3.354954 -1.211923 2.805020 -2.009449 0.570185 0.741086 -0.914261 -3.341579 0.461028 -0.246173 -2.343043 2.303659 -2.233703 -0.189289
wb_dma_ch_sel/assign_132_req_p0 1.138759 2.029082 -1.574507 -1.093698 0.845053 -0.415569 -0.996887 -2.383149 3.456254 -1.351484 0.095278 -2.604231 -0.852081 -2.097621 2.005568 -2.069759 2.280691 2.169727 -2.150651 -3.272604
wb_dma_ch_rf/always_25/if_1 -0.015798 -0.774887 2.954544 1.268297 -0.449470 -2.422407 1.079355 1.563534 0.915706 1.573823 -0.251970 0.106189 3.089180 -2.830282 -1.162334 2.939729 -1.341099 -1.250586 1.778623 -1.085276
wb_dma_de/wire_rd_ack 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma/wire_slv0_adr 2.754673 -2.520416 -1.022479 3.506474 0.224226 2.256053 -2.778670 -4.570401 -3.737636 -4.728964 -1.098832 -0.233841 2.209379 -1.799800 -3.543462 0.086966 -1.449154 -2.499724 1.587665 -2.792601
wb_dma_wb_slv/input_wb_stb_i -0.991005 -2.222390 -0.165781 2.568230 0.643720 0.934400 -2.246967 -2.069134 2.818381 -3.402183 -0.112903 -0.333924 3.092219 -3.794671 0.950312 -2.647256 -0.763565 0.211335 0.177191 0.444542
wb_dma_ch_sel/assign_96_valid/expr_1 2.611611 1.873455 -0.450268 5.151069 4.482342 -1.436058 1.642066 -0.927279 2.009724 -3.460702 -0.797813 -2.181508 3.271328 1.097351 0.084211 -3.275958 1.639181 0.393483 0.319165 2.524445
wb_dma_ch_sel/always_4/stmt_1 1.821735 1.996761 0.316823 1.512566 1.952888 -1.354411 2.238909 0.154342 2.468342 -2.974566 0.877034 -0.662266 2.109370 -1.417527 1.652788 0.679830 -0.783491 -2.457839 -3.064478 -0.432512
wb_dma_rf/wire_pointer2_s -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_de/reg_chunk_dec 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_de/reg_chunk_cnt_is_0_r 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 4.071963 -1.201477 -1.501032 -3.480620 0.880515 -1.153726 1.777043 3.804402 -0.705910 -0.421063 2.706285 -3.901227 0.104209 0.806215 0.260760 -1.744105 2.898910 -1.841560 1.272638 0.687608
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 4.580739 0.981444 -1.871041 -1.846746 0.760395 2.208369 1.447044 0.122389 0.957259 -1.807966 1.724002 -2.193572 -4.005830 0.609036 0.745473 -0.590513 4.882630 1.288239 -1.636390 -3.897819
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_rf/reg_ch_adr1_r -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma/input_wb0_cyc_i 0.809460 -4.838791 -0.355366 -2.779001 -1.671246 -1.831274 -3.324473 2.995007 0.622893 -6.644650 -1.830061 0.307395 2.295110 -0.500063 -0.484900 -3.464176 -1.001931 -0.070021 0.524056 2.710146
wb_dma_ch_sel/always_8/stmt_1 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.732448 -1.797947 1.377750 -0.340058 0.908179 1.160488 2.651047 2.595665 -1.220750 -0.970981 1.238662 1.682919 -1.434988 3.446633 0.900922 1.269955 0.056555 1.208106 -0.718404 -1.808506
wb_dma_wb_slv 2.541362 -1.038997 -1.238990 -3.627147 0.200132 0.384327 -2.859156 0.177868 -1.636479 -0.368031 1.874337 -3.924901 2.388607 -0.177128 0.349716 -0.014901 0.919187 -2.265137 0.643319 -2.308298
wb_dma_de/inst_u0 1.822869 -2.215248 1.079828 2.373252 -0.932581 -1.252686 1.105561 3.387858 2.292037 2.671268 1.777556 -0.996459 0.857261 -0.475261 -0.488115 2.088454 1.120304 -0.651480 4.618898 2.196733
wb_dma_de/inst_u1 1.949838 -1.162282 0.369319 -1.323147 -4.170979 -3.595688 -0.137390 1.569507 2.606998 0.973777 0.988977 -1.202163 1.493309 -0.513631 -0.899753 1.657302 -3.572444 0.461119 2.843687 0.000126
wb_dma_pri_enc_sub/input_pri_in 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.232070 -1.310591 0.077008 -0.272515 -2.614858 -0.840033 0.519744 -1.261219 0.566493 -4.158404 -0.455906 2.664264 -0.383923 0.192845 0.269205 -0.026776 -4.395080 1.629109 -2.786464 -0.881820
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_sel/assign_146_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_sel/assign_101_valid/expr_1 2.340369 2.295443 -1.868991 1.639750 2.386011 -1.059907 -0.715570 -1.244228 4.185706 0.101746 1.380275 -3.867671 2.246473 -1.958561 1.777769 -0.444793 1.554374 -2.273227 0.105440 0.461043
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_de/reg_de_adr1_we -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 0.996251 -1.110115 1.672386 -0.326178 2.785525 -0.823312 0.518115 3.831747 -0.652996 -4.538437 1.402048 -1.697773 4.396966 2.042954 2.372359 -1.284955 -0.061685 -2.526507 -0.394911 -1.673531
wb_dma_ch_sel/always_46/case_1 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_rf/assign_11_ch_csr_we 5.243217 0.365921 -3.234100 -3.035583 -0.056980 -1.449480 -1.664209 0.589154 2.177048 -3.492706 0.607214 -4.366954 -0.227126 -0.923199 0.379099 -1.282080 2.376683 -1.734318 0.725514 0.956208
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -0.372428 -0.372352 1.382705 -0.584604 -2.323405 -1.489250 3.975237 0.671199 0.351969 -0.375055 0.055118 3.295486 -1.677365 0.844465 -0.026750 2.162429 -3.710610 2.102020 -2.630447 -0.451334
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma/wire_de_adr0_we -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_wb_slv/wire_rf_sel -3.197428 -2.197520 0.899486 -0.861298 0.692288 0.353646 -0.271024 -0.671907 0.233139 -1.585822 -0.724667 -0.584917 1.895797 -6.257535 0.626387 -5.800428 2.116631 2.472058 -1.468374 -0.381337
assert_wb_dma_wb_if -0.862713 -1.982687 1.161413 -0.444267 -3.442286 1.164502 -0.106921 0.950516 1.296230 1.532491 0.985642 1.576354 -1.869891 0.479134 -0.116579 0.945131 -0.925970 2.292512 1.553974 -0.781542
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_sel/assign_120_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma/wire_wb1s_data_o 0.432954 -2.862490 -0.432210 -0.279604 -2.666417 -1.002209 -0.315898 1.117786 -0.122141 -2.563423 0.407751 1.962926 -0.621776 2.823041 -0.141992 0.685248 -4.170659 0.736809 1.338531 1.653844
wb_dma_de/wire_adr0_cnt_next1 1.822869 -2.215248 1.079828 2.373252 -0.932581 -1.252686 1.105561 3.387858 2.292037 2.671268 1.777556 -0.996459 0.857261 -0.475261 -0.488115 2.088454 1.120304 -0.651480 4.618898 2.196733
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma/wire_pt0_sel_o 1.716211 -3.102156 -0.660856 -1.255652 -3.811191 -2.030405 -1.892727 2.708833 1.431831 -3.695995 0.718504 0.186744 0.209778 2.738278 0.039771 -0.228159 -3.235253 0.401860 2.800858 1.371018
wb_dma/wire_pt0_sel_i -0.862713 -1.982687 1.161413 -0.444267 -3.442286 1.164502 -0.106921 0.950516 1.296230 1.532491 0.985642 1.576354 -1.869891 0.479134 -0.116579 0.945131 -0.925970 2.292512 1.553974 -0.781542
wb_dma_ch_rf/always_11 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_rf/always_10 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_rf/always_17 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_ch_rf/always_19 -0.892500 -0.347846 1.058332 1.930284 -1.397024 -0.569752 2.282269 -1.284273 0.989556 0.094588 -0.727537 2.738126 -0.350470 -1.570210 -0.889990 1.228663 -2.756761 1.445984 -1.357539 0.573337
wb_dma_ch_rf/input_de_csr_we 2.588297 -1.188846 -1.190032 -1.334342 -1.056673 1.042757 0.485839 2.101378 0.150846 -5.028632 1.358109 1.079437 -4.037018 4.270672 1.142009 -1.198773 -0.732689 2.334010 0.169308 -0.028868
wb_dma_ch_sel/assign_147_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.102726 -1.728528 -0.241540 0.618193 -1.088038 0.379826 -0.279090 -1.378571 1.780773 -2.361650 0.142283 0.541104 0.023029 -2.935135 -0.083576 -1.228218 -1.551618 1.790085 0.235288 0.013182
wb_dma_wb_if/wire_slv_dout -0.214208 -3.410965 -2.457531 2.984144 1.856552 4.025335 -4.996890 -3.858168 -0.614941 -4.428303 0.399872 -1.103135 3.852893 1.800597 1.094424 -2.702668 -0.861280 -1.851424 0.707761 0.639121
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.339515 0.391073 0.341774 1.661945 1.187202 1.691887 2.641820 -0.501827 0.048341 -3.643562 1.066799 2.285662 1.048411 -0.108190 0.939071 -0.417991 -3.190664 -1.784965 -3.555479 1.340292
wb_dma/wire_pointer 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_de/assign_75_mast1_dout/expr_1 0.432954 -2.862490 -0.432210 -0.279604 -2.666417 -1.002209 -0.315898 1.117786 -0.122141 -2.563423 0.407751 1.962926 -0.621776 2.823041 -0.141992 0.685248 -4.170659 0.736809 1.338531 1.653844
wb_dma/wire_ch3_csr 3.109911 2.425714 -0.987629 4.056354 0.509158 0.056378 -0.883374 0.976811 3.105607 -4.476718 0.140619 0.944295 -0.920578 3.658257 0.630175 -0.009208 0.112978 -2.192411 -0.930676 2.342432
wb_dma_ch_rf/assign_27_ptr_inv 0.989150 -1.099153 0.377261 -2.170394 -0.942144 -2.003717 2.494718 0.728723 1.788206 1.737003 1.391592 -0.734994 -1.198169 0.027662 1.179709 1.448716 -1.141398 3.419055 0.275136 -3.044096
wb_dma_de/reg_adr1_inc -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_sel/input_ch6_csr 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_de/input_mast0_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/assign_68_de_txsz/expr_1 -0.491123 1.024103 0.611738 0.176456 -2.332877 -2.946702 1.936736 -0.352849 2.451255 -1.769092 -0.531654 2.919768 0.333432 -0.270169 0.582866 1.985624 -4.336618 -0.166767 -4.301115 1.064008
wb_dma/wire_ch2_csr 3.109911 2.425714 -0.987629 4.056354 0.509158 0.056378 -0.883374 0.976811 3.105607 -4.476718 0.140619 0.944295 -0.920578 3.658257 0.630175 -0.009208 0.112978 -2.192411 -0.930676 2.342432
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_rf/input_ndnr 2.416187 -0.327420 -0.693418 -2.703205 -0.345141 -1.744804 0.956598 1.470625 2.541628 -2.015887 2.108125 -1.422922 -1.271111 2.010125 2.778049 0.439046 -1.065762 1.954419 -0.820889 -3.385034
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_de/always_19/stmt_1 1.059969 -3.167972 1.983164 -2.049698 -2.175079 -0.812399 1.074669 5.569117 1.183627 -2.152860 1.883208 -1.595321 2.917253 -3.276237 0.082664 -0.766170 0.745884 -2.342401 2.938663 2.769562
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.425908 -1.060236 -0.017424 3.827497 0.586354 0.728819 0.291621 -2.131772 0.544869 -2.815004 -0.617660 2.015602 0.137167 0.347168 -0.312293 0.178026 -2.022963 0.531128 -0.614182 -0.266474
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.973805 -0.670500 -1.568232 4.285364 -0.929005 -2.159711 1.877542 -2.422457 -0.606220 -1.417555 -0.197100 -1.697333 0.948133 2.540627 -0.638856 0.631343 -3.429082 0.148073 3.510689 -0.798179
wb_dma_ch_sel/assign_139_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_de/reg_de_txsz_we -0.232070 -1.310591 0.077008 -0.272515 -2.614858 -0.840033 0.519744 -1.261219 0.566493 -4.158404 -0.455906 2.664264 -0.383923 0.192845 0.269205 -0.026776 -4.395080 1.629109 -2.786464 -0.881820
wb_dma/assign_6_pt1_sel_i 1.716211 -3.102156 -0.660856 -1.255652 -3.811191 -2.030405 -1.892727 2.708833 1.431831 -3.695995 0.718504 0.186744 0.209778 2.738278 0.039771 -0.228159 -3.235253 0.401860 2.800858 1.371018
wb_dma/wire_mast1_adr 1.059969 -3.167972 1.983164 -2.049698 -2.175079 -0.812399 1.074669 5.569117 1.183627 -2.152860 1.883208 -1.595321 2.917253 -3.276237 0.082664 -0.766170 0.745884 -2.342401 2.938663 2.769562
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/input_dma_busy 0.440733 -2.086328 0.617511 0.139489 -1.165295 -0.899168 4.923827 -1.728583 -1.592384 1.191259 -1.134613 1.579945 -1.598859 -4.196622 -2.648503 1.068133 0.368952 2.718079 -1.227252 0.603719
wb_dma_de/reg_adr1_cnt 0.301645 -0.778492 0.163766 -1.228563 -3.081795 -3.785298 -1.137513 0.644277 3.319021 1.673639 0.948401 -2.111781 3.370618 -0.803149 0.572336 0.590655 -3.480016 0.143175 1.844230 -0.312763
wb_dma_ch_sel/always_42/case_1/stmt_4 0.732448 -1.797947 1.377750 -0.340058 0.908179 1.160488 2.651047 2.595665 -1.220750 -0.970981 1.238662 1.682919 -1.434988 3.446633 0.900922 1.269955 0.056555 1.208106 -0.718404 -1.808506
wb_dma_ch_sel/always_42/case_1/stmt_2 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_sel/always_42/case_1/stmt_3 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_sel/always_42/case_1/stmt_1 4.622266 2.060148 -2.157509 2.943981 -3.080808 1.730700 -0.236805 -0.275750 3.437682 -4.819963 0.463006 1.901769 -5.418200 0.122154 -1.667448 -0.233932 -0.498731 -0.094812 0.347312 2.533890
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -2.095212 -3.305203 1.288949 2.415640 0.503626 2.700205 -0.995928 -0.351536 -0.352929 3.608749 0.238765 1.705534 0.775325 1.305680 -0.085289 2.207599 -0.869290 2.442513 2.853810 -0.349593
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 0.934982 -0.626519 0.002059 3.379818 -3.269758 -0.467607 0.114925 -1.337552 1.517069 -0.791386 -0.576652 -1.334477 2.505344 -0.656120 -1.091682 -1.961425 0.825436 -0.295542 -0.028017 -1.396455
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 3.929758 -1.177538 -1.312554 3.729867 -2.954961 -1.305355 1.497609 -2.332382 -0.195810 -1.361889 0.036964 -1.971480 1.611982 2.735434 -1.611108 0.222068 -2.604623 0.011024 2.591038 -1.396706
wb_dma_ch_sel/always_3/stmt_1/expr_1 2.416187 -0.327420 -0.693418 -2.703205 -0.345141 -1.744804 0.956598 1.470625 2.541628 -2.015887 2.108125 -1.422922 -1.271111 2.010125 2.778049 0.439046 -1.065762 1.954419 -0.820889 -3.385034
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.607439 -0.886733 -1.113156 -1.587421 -4.001081 -0.423704 -0.077841 0.707268 3.685012 -2.455002 1.070439 -0.746057 -2.548156 -3.319772 -0.590364 -1.372975 -0.249458 2.256477 1.744415 1.309540
wb_dma/wire_txsz 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_de/always_14/stmt_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_wb_slv/reg_rf_ack -0.991005 -2.222390 -0.165781 2.568230 0.643720 0.934400 -2.246967 -2.069134 2.818381 -3.402183 -0.112903 -0.333924 3.092219 -3.794671 0.950312 -2.647256 -0.763565 0.211335 0.177191 0.444542
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 1.821735 1.996761 0.316823 1.512566 1.952888 -1.354411 2.238909 0.154342 2.468342 -2.974566 0.877034 -0.662266 2.109370 -1.417527 1.652788 0.679830 -0.783491 -2.457839 -3.064478 -0.432512
wb_dma/wire_de_csr_we 2.588297 -1.188846 -1.190032 -1.334342 -1.056673 1.042757 0.485839 2.101378 0.150846 -5.028632 1.358109 1.079437 -4.037018 4.270672 1.142009 -1.198773 -0.732689 2.334010 0.169308 -0.028868
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -3.197428 -2.197520 0.899486 -0.861298 0.692288 0.353646 -0.271024 -0.671907 0.233139 -1.585822 -0.724667 -0.584917 1.895797 -6.257535 0.626387 -5.800428 2.116631 2.472058 -1.468374 -0.381337
wb_dma/wire_ch1_txsz -0.433366 -3.253773 1.187433 0.625549 -0.482132 1.122234 -1.107890 1.701130 -0.638239 -2.217451 0.658856 2.129838 0.761119 3.532944 0.827532 1.123320 -2.100782 -0.211283 0.402526 -1.303235
wb_dma_rf/inst_u9 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u8 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u7 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_rf/inst_u6 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_rf/inst_u5 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_rf/inst_u4 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_rf/inst_u3 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_rf/inst_u1 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_rf/inst_u0 2.890652 3.266291 -1.938092 1.333700 1.062153 0.205466 0.800731 -1.952603 0.177041 -1.739680 0.314772 -1.899542 0.392862 -1.960420 -1.166573 -0.915678 0.286172 -2.958142 -0.937091 1.451221
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 5.595429 2.052924 -3.690189 -1.093339 -2.633178 -2.987808 0.980945 -2.013323 1.741064 -1.862222 1.281287 -2.316469 -3.398963 -0.674773 -0.989282 0.957423 -3.484346 0.828800 1.853252 -0.070124
wb_dma_inc30r/assign_2_out 2.027763 0.332398 0.448468 -0.262254 -4.387969 -3.788169 0.763094 0.555215 3.044471 2.276366 0.378358 -0.427183 0.734545 -2.128348 -2.645501 1.784406 -4.499352 0.974708 3.113246 1.070513
wb_dma/wire_mast1_din 0.432954 -2.862490 -0.432210 -0.279604 -2.666417 -1.002209 -0.315898 1.117786 -0.122141 -2.563423 0.407751 1.962926 -0.621776 2.823041 -0.141992 0.685248 -4.170659 0.736809 1.338531 1.653844
wb_dma_ch_sel/assign_2_pri0 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_rf/input_de_adr0_we -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_wb_mast/always_1/if_1/stmt_1 0.195076 -3.110972 0.339727 0.302252 1.574689 2.760622 -0.235840 2.847798 -2.212915 -4.961827 0.473369 1.399315 -1.879932 3.824367 1.197258 -1.664363 1.688003 0.419162 1.492560 -0.215245
wb_dma_ch_sel/always_48/case_1/cond 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_rf/input_wb_rf_we 3.428547 1.366832 -1.994744 -1.827822 2.536387 -3.075013 -1.872678 -1.211916 0.107427 -2.541133 -0.978310 -4.428480 0.162819 -0.659888 1.495469 1.284726 3.663254 -0.835506 0.298904 -2.805629
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/assign_7_pt0_sel_i -0.862713 -1.982687 1.161413 -0.444267 -3.442286 1.164502 -0.106921 0.950516 1.296230 1.532491 0.985642 1.576354 -1.869891 0.479134 -0.116579 0.945131 -0.925970 2.292512 1.553974 -0.781542
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.989150 -1.099153 0.377261 -2.170394 -0.942144 -2.003717 2.494718 0.728723 1.788206 1.737003 1.391592 -0.734994 -1.198169 0.027662 1.179709 1.448716 -1.141398 3.419055 0.275136 -3.044096
wb_dma_wb_mast/wire_mast_pt_out -2.596510 -2.979374 1.699982 -0.929947 -0.799487 -0.203407 0.005927 0.565820 -0.432196 -0.237045 -0.495071 2.298219 0.859560 -0.489513 0.231648 -0.713613 -2.212357 2.381182 -0.839460 -0.948379
assert_wb_dma_ch_arb/input_state 1.467545 -1.338086 -0.860564 0.298025 -1.560718 -0.487864 0.894000 -1.082039 4.446193 -2.806248 1.170780 -0.584364 -0.627392 -4.448228 0.705952 -1.519492 -1.535129 2.661942 0.574594 0.483817
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_de/always_8/stmt_1/expr_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma/wire_ch0_csr 4.069133 2.345056 -0.011658 1.651810 -3.218840 -1.327504 2.603060 1.638273 -0.347571 -6.859137 0.383044 0.621675 -0.437784 0.245267 -1.573367 -0.239347 -0.564786 -3.056201 -2.365759 1.656851
wb_dma_de/assign_69_de_adr0/expr_1 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_wb_slv/wire_pt_sel 0.798032 -3.668139 0.159706 -4.592436 -6.479472 -0.569608 -2.031605 2.137081 0.255930 -2.602633 0.043496 1.572859 -0.734746 -0.623812 -1.675166 -0.807468 -2.741553 0.950612 -0.159128 1.555098
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.803844 1.444834 0.020506 1.621670 3.100096 5.036058 4.424843 0.143698 -0.447284 -1.171048 2.592105 0.234651 -0.597349 0.147164 1.395699 -3.577334 -0.300915 0.666499 -0.788295 1.568297
wb_dma_ch_sel/wire_de_start 0.804055 2.158543 0.159337 0.980117 1.148932 -0.312077 2.944443 -0.614792 1.169033 -2.697854 1.310669 -0.083035 2.650130 -2.016976 1.053178 -0.085501 -2.943508 -2.974532 -3.622821 0.659248
wb_dma_wb_mast/assign_3_mast_drdy -0.110947 -0.320514 -2.104714 0.810904 2.117880 1.510660 -0.054286 1.471061 5.156200 -1.197692 3.017090 0.367173 -1.477131 4.869798 5.184029 -0.289362 -0.233045 0.120381 -1.019909 3.601247
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_de/always_5/stmt_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_de/input_mast1_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/reg_mast0_adr -2.954747 -1.725187 -0.410365 0.964398 0.289183 -0.639811 -2.471996 0.137829 4.041755 1.418170 1.082360 -0.385693 3.124192 2.661909 3.440204 -1.113372 -2.048837 0.618782 0.522049 2.016803
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.074336 -3.027530 1.171068 0.067944 0.594107 1.712817 -1.529964 3.632442 1.354963 -4.279541 1.483237 1.075050 0.866386 2.648577 2.727582 -0.402643 0.582571 -1.293192 -0.307452 -0.875930
wb_dma_ch_rf/assign_15_ch_am0_we 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_rf/inst_u2 3.228441 2.959632 -1.998474 0.903810 1.778622 -0.622481 -0.441847 0.510591 2.644192 0.279779 1.264623 -2.560720 -0.936147 3.040055 2.025536 1.313997 1.899843 -0.873935 0.209999 -0.005957
wb_dma_ch_rf/wire_ch_adr1_dewe -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_rf/always_17/if_1 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_de/assign_71_de_csr 0.732448 -1.797947 1.377750 -0.340058 0.908179 1.160488 2.651047 2.595665 -1.220750 -0.970981 1.238662 1.682919 -1.434988 3.446633 0.900922 1.269955 0.056555 1.208106 -0.718404 -1.808506
wb_dma_ch_sel/always_42/case_1 4.664117 1.606520 -1.692321 2.354139 -2.170612 1.903553 0.539074 0.235071 1.248201 -5.276669 -0.012217 1.429134 -4.924699 1.647906 -2.094665 -1.663080 0.510188 1.201205 0.275750 1.796446
wb_dma_ch_sel/always_1/stmt_1/expr_1 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_ch_sel/always_6/stmt_1 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_ch_rf/reg_ch_chk_sz_r 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_ch_sel/always_3/stmt_1 2.416187 -0.327420 -0.693418 -2.703205 -0.345141 -1.744804 0.956598 1.470625 2.541628 -2.015887 2.108125 -1.422922 -1.271111 2.010125 2.778049 0.439046 -1.065762 1.954419 -0.820889 -3.385034
wb_dma/wire_pointer2_s -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -2.092918 -3.494916 1.467767 -2.239763 -1.070346 -0.273085 2.159109 1.747553 -0.971053 0.950900 0.185175 1.825984 0.350286 -1.992536 -0.799442 -1.866405 -2.061563 2.674197 -0.043357 0.897412
wb_dma_ch_rf/input_de_txsz 0.407923 0.720886 0.088810 -1.273554 -3.146843 -1.970350 2.661834 0.087074 2.116718 -2.346840 0.109370 1.840477 -1.538625 -1.369796 0.257161 0.222743 -3.351107 1.592170 -2.790723 0.839113
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_wb_if/input_pt_sel_i 0.806075 -1.707748 -0.238274 -1.747426 -6.007749 0.646377 -2.376454 1.987138 2.044098 -2.785875 2.263662 0.365413 -1.531569 2.077997 1.260305 1.304422 -2.285427 -0.409721 2.190841 0.515386
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.803443 -1.821785 -1.250035 0.100137 0.988364 0.518073 -1.238483 1.684468 3.708794 0.054723 2.596305 0.327299 0.062089 6.650181 4.669304 0.413539 -1.634566 0.679620 -0.099222 1.680516
wb_dma_ch_rf/always_1/stmt_1 -1.021971 -0.573425 2.249580 5.675566 1.749320 1.109910 2.257241 -0.224485 2.033789 -0.380819 -0.987711 2.501026 1.709165 -2.880416 -0.512718 0.929692 1.273615 -1.181894 -1.196395 1.667529
wb_dma_ch_rf/always_10/if_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -0.298072 -1.507794 1.283257 -1.835970 -2.384362 -1.529797 2.288473 2.242430 1.185326 -0.815640 0.865140 2.232645 -1.176029 1.871003 1.181283 1.578359 -3.050251 2.153022 -1.415149 -0.907594
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_sel/always_2/stmt_1 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_sel/assign_115_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 3.296418 1.241084 -1.841009 -0.511247 0.967891 -0.924758 4.494070 0.466325 -0.683368 -0.777414 1.514296 0.643047 -5.248585 0.262728 0.002653 3.031343 -2.631666 0.295626 1.974475 2.207691
wb_dma/wire_de_txsz -0.491123 1.024103 0.611738 0.176456 -2.332877 -2.946702 1.936736 -0.352849 2.451255 -1.769092 -0.531654 2.919768 0.333432 -0.270169 0.582866 1.985624 -4.336618 -0.166767 -4.301115 1.064008
wb_dma_wb_slv/input_slv_pt_in -2.596510 -2.979374 1.699982 -0.929947 -0.799487 -0.203407 0.005927 0.565820 -0.432196 -0.237045 -0.495071 2.298219 0.859560 -0.489513 0.231648 -0.713613 -2.212357 2.381182 -0.839460 -0.948379
assert_wb_dma_ch_sel/input_ch0_csr 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -1.077105 -1.957531 -0.324362 0.955657 1.654619 -0.036699 -0.697055 0.918002 1.966396 -0.046925 2.081448 1.060141 2.268473 6.111255 3.670224 1.629284 -3.269745 -1.122573 -1.277008 0.722816
wb_dma_ch_sel/assign_149_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_de/wire_adr0_cnt_next 1.822869 -2.215248 1.079828 2.373252 -0.932581 -1.252686 1.105561 3.387858 2.292037 2.671268 1.777556 -0.996459 0.857261 -0.475261 -0.488115 2.088454 1.120304 -0.651480 4.618898 2.196733
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 3.518029 4.454066 -2.999622 -1.334459 0.682988 -0.317838 2.298163 -0.204088 1.652786 -4.660091 2.406628 -2.220927 -1.270193 -0.017227 1.990146 -1.759440 -2.441276 -2.431222 -2.105966 1.913293
wb_dma_ch_rf/always_23/if_1/block_1 -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_rf/wire_ch0_txsz -0.031979 -0.450885 -0.288746 0.427889 0.929819 -1.551000 -0.615578 -3.015724 -0.385183 -4.421445 -1.203724 2.418500 -0.262630 2.023140 1.561121 2.507904 -3.109940 0.560102 -4.012532 -3.500388
wb_dma_ch_sel/assign_134_req_p0/expr_1 1.138759 2.029082 -1.574507 -1.093698 0.845053 -0.415569 -0.996887 -2.383149 3.456254 -1.351484 0.095278 -2.604231 -0.852081 -2.097621 2.005568 -2.069759 2.280691 2.169727 -2.150651 -3.272604
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -0.083753 -2.152384 1.923397 3.816613 5.081141 1.987811 1.810880 1.188021 -1.440485 -1.005088 0.623240 0.907738 2.772781 2.259133 0.923565 0.801689 1.414202 -1.410196 -0.290014 -1.184546
wb_dma_ch_sel/assign_128_req_p0 1.892522 1.327392 -1.441448 -0.864413 -3.548508 -1.600990 -0.739370 -1.346213 4.964606 -3.555586 0.206534 -0.734740 -1.534649 -2.212182 0.777019 -1.977886 -1.631913 2.702640 -1.235598 -0.095583
wb_dma_de/wire_de_adr0 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_de/wire_de_adr1 0.208400 -1.607152 0.069995 -1.455297 -1.393519 -1.744112 0.747285 -0.082736 0.871002 2.105848 0.691283 -0.651896 -0.142339 -0.167581 0.117766 0.961708 -1.757138 2.536121 1.496814 -1.772795
wb_dma_wb_mast/always_1 0.195076 -3.110972 0.339727 0.302252 1.574689 2.760622 -0.235840 2.847798 -2.212915 -4.961827 0.473369 1.399315 -1.879932 3.824367 1.197258 -1.664363 1.688003 0.419162 1.492560 -0.215245
wb_dma_rf/wire_ch3_csr 3.109911 2.425714 -0.987629 4.056354 0.509158 0.056378 -0.883374 0.976811 3.105607 -4.476718 0.140619 0.944295 -0.920578 3.658257 0.630175 -0.009208 0.112978 -2.192411 -0.930676 2.342432
wb_dma_ch_rf/reg_ptr_valid 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_de/input_mast0_drdy -1.484992 -1.087500 -1.154158 1.604709 1.610142 1.479308 2.232781 0.310169 3.178214 0.019089 1.444060 1.593330 -1.020358 3.051015 3.919729 0.629918 0.492789 -0.353467 -2.531423 4.491983
wb_dma_rf/assign_6_csr_we/expr_1 1.073585 0.251249 0.311657 2.319563 3.679869 2.214995 2.269132 -1.719253 -1.719825 -3.302912 -0.987206 0.606399 -1.747583 -0.946776 -0.229847 -1.030101 2.618518 1.919200 -1.171528 -2.348069
wb_dma_wb_slv/always_5/stmt_1/expr_1 -0.991005 -2.222390 -0.165781 2.568230 0.643720 0.934400 -2.246967 -2.069134 2.818381 -3.402183 -0.112903 -0.333924 3.092219 -3.794671 0.950312 -2.647256 -0.763565 0.211335 0.177191 0.444542
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.232070 -1.310591 0.077008 -0.272515 -2.614858 -0.840033 0.519744 -1.261219 0.566493 -4.158404 -0.455906 2.664264 -0.383923 0.192845 0.269205 -0.026776 -4.395080 1.629109 -2.786464 -0.881820
wb_dma/wire_ch5_csr 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_ch_pri_enc/wire_pri10_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/assign_20_ch_done_we 2.486181 0.379659 -0.470683 0.037410 1.020300 0.143177 2.636574 0.607665 2.136373 -4.527111 1.575300 -0.024518 -1.122648 -0.064421 1.964079 -0.620189 -0.396767 0.431844 -2.520944 -1.128943
wb_dma_wb_mast/input_wb_ack_i -0.664745 -1.879063 -0.656550 -2.161436 3.142621 0.754078 -0.449549 3.706436 -0.925542 -4.422880 0.942986 1.383413 -1.315187 5.659863 3.447031 -2.728645 0.569350 0.164972 -1.900121 1.402531
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_rf/input_dma_rest 0.712516 -3.624296 1.741131 0.833046 0.055782 1.475993 2.923288 2.958487 -1.912424 1.384499 1.194601 1.366639 -0.406248 2.324434 -1.302816 1.031837 0.204459 1.507924 2.568674 0.633794
wb_dma_ch_sel/always_5/stmt_1 0.999945 1.131422 0.769567 1.653104 1.053275 0.515325 3.963216 0.264763 0.350999 -1.525785 1.813115 1.021300 2.080441 -1.322990 0.280820 1.553791 -3.315445 -3.382331 -2.520051 1.349924
wb_dma_ch_sel/always_40/case_1 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.208400 -1.607152 0.069995 -1.455297 -1.393519 -1.744112 0.747285 -0.082736 0.871002 2.105848 0.691283 -0.651896 -0.142339 -0.167581 0.117766 0.961708 -1.757138 2.536121 1.496814 -1.772795
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma/wire_de_csr 0.732448 -1.797947 1.377750 -0.340058 0.908179 1.160488 2.651047 2.595665 -1.220750 -0.970981 1.238662 1.682919 -1.434988 3.446633 0.900922 1.269955 0.056555 1.208106 -0.718404 -1.808506
wb_dma_de/always_23/block_1/case_1/block_1/if_1 3.518029 4.454066 -2.999622 -1.334459 0.682988 -0.317838 2.298163 -0.204088 1.652786 -4.660091 2.406628 -2.220927 -1.270193 -0.017227 1.990146 -1.759440 -2.441276 -2.431222 -2.105966 1.913293
wb_dma_ch_sel/always_37/if_1/if_1 5.563340 0.088142 -1.133435 -1.071744 2.210960 0.732320 4.404614 0.736731 -1.749002 -0.396423 1.761521 -2.470563 -1.496747 -1.769135 -1.308898 1.140786 4.302741 -1.779007 -1.233044 -1.371195
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_ch_rf/always_10/if_1/if_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/input_ch3_adr0 0.328348 -3.199398 1.059845 -0.606153 0.212967 1.108009 1.345878 2.607756 0.845381 2.519463 1.562711 -1.152467 -0.638185 -1.878397 0.109580 0.283036 2.896881 1.753007 3.656919 -0.062031
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/wire_de_txsz -0.491123 1.024103 0.611738 0.176456 -2.332877 -2.946702 1.936736 -0.352849 2.451255 -1.769092 -0.531654 2.919768 0.333432 -0.270169 0.582866 1.985624 -4.336618 -0.166767 -4.301115 1.064008
wb_dma_rf/input_de_adr1 0.208400 -1.607152 0.069995 -1.455297 -1.393519 -1.744112 0.747285 -0.082736 0.871002 2.105848 0.691283 -0.651896 -0.142339 -0.167581 0.117766 0.961708 -1.757138 2.536121 1.496814 -1.772795
wb_dma_rf/input_de_adr0 -0.767008 -0.546176 0.489492 3.006878 3.340505 2.550939 2.519503 0.386857 1.633533 2.531554 0.749518 0.923600 -1.714220 -3.399341 0.235509 0.776672 3.203803 0.094541 1.458241 3.220647
wb_dma_de/always_2/if_1 1.877987 -1.270377 0.879645 3.804372 2.120517 1.256954 1.519316 1.312798 1.495502 1.973386 1.388064 -1.206509 1.273315 -2.787156 -0.973889 1.568368 2.330379 -1.786625 3.912839 1.484153
wb_dma_ch_sel/assign_102_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 4.889370 -1.954778 -2.249806 -2.705698 0.165048 -0.410559 -1.994085 2.142117 0.899070 -3.248349 1.103984 -3.710380 0.735148 0.619917 -0.079128 -1.167182 2.535840 -2.385045 1.843479 0.725941
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_wb_mast/assign_4_mast_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.074336 -3.027530 1.171068 0.067944 0.594107 1.712817 -1.529964 3.632442 1.354963 -4.279541 1.483237 1.075050 0.866386 2.648577 2.727582 -0.402643 0.582571 -1.293192 -0.307452 -0.875930
wb_dma_ch_rf/always_2/if_1 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma/input_wb1_err_i 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.138759 2.029082 -1.574507 -1.093698 0.845053 -0.415569 -0.996887 -2.383149 3.456254 -1.351484 0.095278 -2.604231 -0.852081 -2.097621 2.005568 -2.069759 2.280691 2.169727 -2.150651 -3.272604
wb_dma_ch_sel/assign_136_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_ch_sel/assign_121_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_ch_sel/assign_4_pri1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_de/always_2/if_1/cond 0.684560 -1.759223 2.330342 2.120509 1.109669 -0.542360 2.080410 2.833745 1.979195 -0.093570 1.539670 -1.008158 4.352449 -2.976501 0.293627 0.907537 -0.001101 -2.617730 1.725315 1.197296
wb_dma_ch_rf/reg_ch_csr_r 2.046370 -0.886364 -1.511624 -2.702474 0.876163 1.087997 1.851018 3.091709 -0.939169 -0.023316 3.954924 -3.295718 1.253257 0.942508 1.108528 -2.245122 0.327623 -2.631093 1.513048 2.496529
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_wb_if/wire_slv_we 3.539005 -1.109103 -1.138293 -1.639974 2.924038 -2.034852 -2.258985 0.504582 -1.112653 -2.607013 -0.549747 -4.236766 0.970122 0.560317 0.952142 1.185257 4.610857 -1.280740 1.783662 -2.648216
wb_dma_de/assign_70_de_adr1 0.208400 -1.607152 0.069995 -1.455297 -1.393519 -1.744112 0.747285 -0.082736 0.871002 2.105848 0.691283 -0.651896 -0.142339 -0.167581 0.117766 0.961708 -1.757138 2.536121 1.496814 -1.772795
wb_dma_ch_sel/always_38/case_1/stmt_4 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_sel/reg_ch_sel_r 5.563340 0.088142 -1.133435 -1.071744 2.210960 0.732320 4.404614 0.736731 -1.749002 -0.396423 1.761521 -2.470563 -1.496747 -1.769135 -1.308898 1.140786 4.302741 -1.779007 -1.233044 -1.371195
wb_dma_ch_sel/always_38/case_1/stmt_1 0.804055 2.158543 0.159337 0.980117 1.148932 -0.312077 2.944443 -0.614792 1.169033 -2.697854 1.310669 -0.083035 2.650130 -2.016976 1.053178 -0.085501 -2.943508 -2.974532 -3.622821 0.659248
wb_dma_ch_sel/always_38/case_1/stmt_3 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_sel/always_38/case_1/stmt_2 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_pri_enc/wire_pri30_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/reg_ch_sel_d 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_ch_rf/assign_14_ch_adr0_we 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_rf/wire_ch1_csr 3.109911 2.425714 -0.987629 4.056354 0.509158 0.056378 -0.883374 0.976811 3.105607 -4.476718 0.140619 0.944295 -0.920578 3.658257 0.630175 -0.009208 0.112978 -2.192411 -0.930676 2.342432
wb_dma_inc30r/always_1/stmt_1/expr_1 3.007890 -2.122825 -0.111153 3.653195 -0.529325 -1.179551 -1.099293 -0.713080 1.694001 2.840451 1.932481 -1.777617 3.897954 2.180166 -1.177761 2.972829 -3.401457 -1.411047 4.289350 -2.763067
wb_dma_rf/wire_pause_req 0.299637 -0.781307 0.340406 0.017517 2.812387 2.998930 5.186136 -1.289643 -3.311896 -1.741200 0.498817 0.138785 -0.544748 -3.249397 -0.891372 -2.126286 1.611563 1.106091 -1.949795 -0.136132
wb_dma_ch_sel/assign_95_valid 3.212500 2.342300 -1.863334 4.200750 2.947722 -1.443591 -0.107926 -1.456406 4.637357 -3.130670 0.816512 -0.962167 1.743113 -0.523451 1.601630 1.148465 -0.548396 -3.633466 -1.675253 2.478469
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.989150 -1.099153 0.377261 -2.170394 -0.942144 -2.003717 2.494718 0.728723 1.788206 1.737003 1.391592 -0.734994 -1.198169 0.027662 1.179709 1.448716 -1.141398 3.419055 0.275136 -3.044096
wb_dma_ch_rf/reg_ch_stop 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel/assign_146_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_de/input_dma_abort 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/input_adr1 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_de/input_adr0 0.106815 -2.811368 0.595730 1.559935 2.785939 3.804004 -1.483742 0.439713 0.627561 1.524090 1.314688 -1.702025 1.642007 -1.646020 0.052415 -0.357216 3.173090 -0.701848 3.764501 -1.681924
wb_dma_ch_arb/reg_next_state 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_wb_mast/input_wb_err_i 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_wb_if/wire_wbs_data_o 0.432954 -2.862490 -0.432210 -0.279604 -2.666417 -1.002209 -0.315898 1.117786 -0.122141 -2.563423 0.407751 1.962926 -0.621776 2.823041 -0.141992 0.685248 -4.170659 0.736809 1.338531 1.653844
wb_dma_de/assign_73_dma_busy 0.626064 -2.817379 1.042553 -1.277479 0.224955 -0.346316 6.186890 -1.610650 -3.130183 0.810322 -0.430951 1.605734 -1.383993 -4.157434 -2.085093 1.739902 0.335555 2.524424 -2.720264 -1.384350
wb_dma_de/always_22/if_1 3.147017 3.067862 -2.781328 -2.037427 0.969761 -1.202416 4.153873 -1.231598 -0.855700 -3.997691 1.393659 -1.825066 -0.621622 -0.657206 0.809592 -1.460923 -1.672042 -2.026593 -3.842292 2.152227
wb_dma_rf/wire_ch2_csr 3.109911 2.425714 -0.987629 4.056354 0.509158 0.056378 -0.883374 0.976811 3.105607 -4.476718 0.140619 0.944295 -0.920578 3.658257 0.630175 -0.009208 0.112978 -2.192411 -0.930676 2.342432
wb_dma_de/input_de_start 0.804055 2.158543 0.159337 0.980117 1.148932 -0.312077 2.944443 -0.614792 1.169033 -2.697854 1.310669 -0.083035 2.650130 -2.016976 1.053178 -0.085501 -2.943508 -2.974532 -3.622821 0.659248
wb_dma_pri_enc_sub/always_3/if_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.598911 -0.611442 0.356625 1.744387 -1.587212 -0.364267 0.662360 -2.002206 1.462544 -1.669411 -0.899224 2.020705 0.089216 -2.713526 -0.810709 -0.183940 -2.524614 1.348486 -1.233798 0.555439
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_sel/assign_132_req_p0/expr_1 1.138759 2.029082 -1.574507 -1.093698 0.845053 -0.415569 -0.996887 -2.383149 3.456254 -1.351484 0.095278 -2.604231 -0.852081 -2.097621 2.005568 -2.069759 2.280691 2.169727 -2.150651 -3.272604
wb_dma_ch_rf/always_25/if_1/if_1 -0.015798 -0.774887 2.954544 1.268297 -0.449470 -2.422407 1.079355 1.563534 0.915706 1.573823 -0.251970 0.106189 3.089180 -2.830282 -1.162334 2.939729 -1.341099 -1.250586 1.778623 -1.085276
wb_dma_ch_sel/assign_98_valid/expr_1 2.340369 2.295443 -1.868991 1.639750 2.386011 -1.059907 -0.715570 -1.244228 4.185706 0.101746 1.380275 -3.867671 2.246473 -1.958561 1.777769 -0.444793 1.554374 -2.273227 0.105440 0.461043
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 2.705828 1.550034 -2.201000 -2.924028 0.073185 -0.300136 2.373290 1.623351 0.786420 -1.020998 3.024805 -2.990549 0.080235 -0.932639 1.039830 -1.988975 -0.290635 -2.560619 -0.631694 2.739137
wb_dma_ch_sel/reg_pointer 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_wb_if/input_wb_err_i 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/input_de_csr 0.732448 -1.797947 1.377750 -0.340058 0.908179 1.160488 2.651047 2.595665 -1.220750 -0.970981 1.238662 1.682919 -1.434988 3.446633 0.900922 1.269955 0.056555 1.208106 -0.718404 -1.808506
wb_dma_wb_mast/assign_1/expr_1 0.489964 -2.239089 -0.373158 -0.358534 -3.841781 -3.061301 -3.389514 2.280447 2.442375 -4.074156 0.257916 -0.433641 1.894150 3.316149 1.185484 -1.121432 -3.806134 0.329690 2.548315 0.287399
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/input_de_adr0_we -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 2.046370 -0.886364 -1.511624 -2.702474 0.876163 1.087997 1.851018 3.091709 -0.939169 -0.023316 3.954924 -3.295718 1.253257 0.942508 1.108528 -2.245122 0.327623 -2.631093 1.513048 2.496529
wb_dma_ch_sel/assign_129_req_p0 1.892522 1.327392 -1.441448 -0.864413 -3.548508 -1.600990 -0.739370 -1.346213 4.964606 -3.555586 0.206534 -0.734740 -1.534649 -2.212182 0.777019 -1.977886 -1.631913 2.702640 -1.235598 -0.095583
wb_dma_de/wire_de_ack 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_ch_arb 4.018054 2.447378 -1.666286 -2.517220 0.800617 -1.099311 0.816438 0.844365 2.497885 -1.963748 1.558245 -4.216417 -1.636661 -0.212362 2.071367 -1.377942 3.386060 0.794026 -0.754684 -3.321517
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.989150 -1.099153 0.377261 -2.170394 -0.942144 -2.003717 2.494718 0.728723 1.788206 1.737003 1.391592 -0.734994 -1.198169 0.027662 1.179709 1.448716 -1.141398 3.419055 0.275136 -3.044096
wb_dma/wire_de_txsz_we -0.232070 -1.310591 0.077008 -0.272515 -2.614858 -0.840033 0.519744 -1.261219 0.566493 -4.158404 -0.455906 2.664264 -0.383923 0.192845 0.269205 -0.026776 -4.395080 1.629109 -2.786464 -0.881820
wb_dma_ch_pri_enc/wire_pri16_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_rf/always_11/if_1/if_1/cond 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_pri_enc/wire_pri7_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_wb_if/wire_mast_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_wb_if/input_wb_cyc_i -0.013650 -3.009604 0.804859 -3.024849 -5.149065 1.442048 -4.649995 3.176586 1.886645 -5.272823 0.294213 0.615421 0.922613 -0.997863 0.505880 -2.601971 0.624009 -1.336181 -0.838744 1.183695
wb_dma_ch_sel/assign_97_valid 2.471075 1.950197 -2.060340 5.135378 2.938478 -0.847003 -0.716319 -2.143384 5.136296 -2.453051 0.713616 -1.368412 2.030994 -0.793199 1.479589 -0.144922 -0.495911 -2.497774 -0.206969 3.175565
wb_dma/wire_mast0_drdy -1.484992 -1.087500 -1.154158 1.604709 1.610142 1.479308 2.232781 0.310169 3.178214 0.019089 1.444060 1.593330 -1.020358 3.051015 3.919729 0.629918 0.492789 -0.353467 -2.531423 4.491983
wb_dma_ch_pri_enc/wire_pri8_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_wb_if/wire_pt_sel_o 0.806075 -1.707748 -0.238274 -1.747426 -6.007749 0.646377 -2.376454 1.987138 2.044098 -2.785875 2.263662 0.365413 -1.531569 2.077997 1.260305 1.304422 -2.285427 -0.409721 2.190841 0.515386
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_pri_enc/wire_pri22_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_ch_sel/assign_143_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_sel/assign_135_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_sel/wire_gnt_p0_d 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_de/assign_20_adr0_cnt_next 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.862713 -1.982687 1.161413 -0.444267 -3.442286 1.164502 -0.106921 0.950516 1.296230 1.532491 0.985642 1.576354 -1.869891 0.479134 -0.116579 0.945131 -0.925970 2.292512 1.553974 -0.781542
wb_dma_ch_sel/assign_153_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_de/assign_82_rd_ack/expr_1 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.486181 0.379659 -0.470683 0.037410 1.020300 0.143177 2.636574 0.607665 2.136373 -4.527111 1.575300 -0.024518 -1.122648 -0.064421 1.964079 -0.620189 -0.396767 0.431844 -2.520944 -1.128943
wb_dma_de/reg_de_csr_we 2.588297 -1.188846 -1.190032 -1.334342 -1.056673 1.042757 0.485839 2.101378 0.150846 -5.028632 1.358109 1.079437 -4.037018 4.270672 1.142009 -1.198773 -0.732689 2.334010 0.169308 -0.028868
wb_dma/wire_wb0_ack_o -2.596510 -2.979374 1.699982 -0.929947 -0.799487 -0.203407 0.005927 0.565820 -0.432196 -0.237045 -0.495071 2.298219 0.859560 -0.489513 0.231648 -0.713613 -2.212357 2.381182 -0.839460 -0.948379
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/wire_pri23_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/assign_103_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.021971 -0.573425 2.249580 5.675566 1.749320 1.109910 2.257241 -0.224485 2.033789 -0.380819 -0.987711 2.501026 1.709165 -2.880416 -0.512718 0.929692 1.273615 -1.181894 -1.196395 1.667529
wb_dma_rf/wire_ch1_txsz -0.433366 -3.253773 1.187433 0.625549 -0.482132 1.122234 -1.107890 1.701130 -0.638239 -2.217451 0.658856 2.129838 0.761119 3.532944 0.827532 1.123320 -2.100782 -0.211283 0.402526 -1.303235
wb_dma_de/always_23/block_1/stmt_13 1.077501 -2.578930 1.925823 4.228503 -0.035537 -1.082025 1.588339 2.592693 1.196594 -2.380720 0.120104 2.207784 3.631495 0.599139 -0.034468 2.837285 -0.868106 -4.737631 -1.237367 2.135215
wb_dma_de/always_23/block_1/stmt_14 2.590600 1.965570 -2.830247 1.058405 0.562718 0.213984 4.757934 -2.988696 1.925051 2.433349 1.168485 0.053806 -5.791657 -2.915048 -0.724833 1.584215 -0.522311 2.915417 0.881709 2.419150
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.893615 0.986794 -0.495634 -1.854422 -0.645507 -1.906577 2.605824 -0.184701 1.627959 -1.112177 1.052703 -0.333778 -1.638648 0.349118 1.349073 0.901704 -1.710743 1.880920 -2.251620 -2.619114
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_ch_rf/input_ch_sel 2.260184 -3.837392 2.043998 1.019449 1.185117 2.092985 4.984317 1.832302 -4.118688 -2.561154 -0.711696 2.624246 -1.291713 -0.753700 -2.415276 1.227885 4.017848 -0.285588 -2.636856 -0.401540
wb_dma_ch_sel/always_45/case_1/stmt_2 0.208400 -1.607152 0.069995 -1.455297 -1.393519 -1.744112 0.747285 -0.082736 0.871002 2.105848 0.691283 -0.651896 -0.142339 -0.167581 0.117766 0.961708 -1.757138 2.536121 1.496814 -1.772795
wb_dma_ch_pri_enc/wire_pri4_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/wire_ch_txsz_we 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_de/assign_70_de_adr1/expr_1 0.208400 -1.607152 0.069995 -1.455297 -1.393519 -1.744112 0.747285 -0.082736 0.871002 2.105848 0.691283 -0.651896 -0.142339 -0.167581 0.117766 0.961708 -1.757138 2.536121 1.496814 -1.772795
wb_dma_ch_sel/assign_116_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.582224 -2.065873 1.634852 3.303410 4.211574 1.568421 0.132568 0.565126 0.366685 -1.053191 1.050084 0.644979 3.839779 1.387205 1.908310 1.331070 0.067880 -2.343740 -0.975361 -1.677888
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_wb_mast/wire_wb_addr_o -0.667595 -1.602304 -0.335607 -0.073780 -2.593591 -1.185329 -3.160675 0.076021 4.200361 0.047682 0.489052 -1.493512 1.613734 -1.560544 1.027461 -1.579457 -0.871344 1.575824 2.515254 0.470956
wb_dma_ch_rf/reg_ch_csr_r2 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.015798 -0.774887 2.954544 1.268297 -0.449470 -2.422407 1.079355 1.563534 0.915706 1.573823 -0.251970 0.106189 3.089180 -2.830282 -1.162334 2.939729 -1.341099 -1.250586 1.778623 -1.085276
wb_dma_ch_sel/assign_11_pri3 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_de 3.018200 2.417371 -2.424994 -1.089960 2.087976 -0.123558 2.931018 -0.582029 -0.296484 -2.519084 1.607572 -2.771532 -0.485921 -1.568530 0.768965 -1.882395 1.147724 -2.035223 -1.869471 1.574032
wb_dma_wb_slv/wire_wb_data_o -0.510008 -5.926422 0.048386 -1.146498 -2.947626 0.293924 -1.063510 -0.849984 0.675272 2.143748 -0.182604 -0.172750 1.951359 -3.129899 -2.113171 0.648091 -1.461888 1.635295 3.742572 2.144785
wb_dma_inc30r/always_1/stmt_1 2.973962 -0.949939 0.319343 1.858016 -3.447543 -1.396070 -1.844909 -0.136233 3.449893 3.261050 1.520037 -0.904561 2.596046 0.055713 -2.682198 2.614818 -3.574444 -0.857053 3.761264 -1.593454
wb_dma_ch_sel/assign_127_req_p0 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/assign_94_valid 0.804055 2.158543 0.159337 0.980117 1.148932 -0.312077 2.944443 -0.614792 1.169033 -2.697854 1.310669 -0.083035 2.650130 -2.016976 1.053178 -0.085501 -2.943508 -2.974532 -3.622821 0.659248
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_ch_pri_enc/wire_pri12_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/always_20/if_1/block_1 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 2.297736 -1.236178 -0.370119 -0.356923 0.479417 -0.482039 2.001339 0.317408 3.564058 -3.318430 2.098363 -0.737386 -0.767497 -0.530990 2.486842 -0.404390 -1.109623 2.574920 -0.857176 -2.551582
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.892500 -0.347846 1.058332 1.930284 -1.397024 -0.569752 2.282269 -1.284273 0.989556 0.094588 -0.727537 2.738126 -0.350470 -1.570210 -0.889990 1.228663 -2.756761 1.445984 -1.357539 0.573337
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_wb_if/input_slv_din -0.510008 -5.926422 0.048386 -1.146498 -2.947626 0.293924 -1.063510 -0.849984 0.675272 2.143748 -0.182604 -0.172750 1.951359 -3.129899 -2.113171 0.648091 -1.461888 1.635295 3.742572 2.144785
wb_dma_ch_sel/assign_94_valid/expr_1 0.804055 2.158543 0.159337 0.980117 1.148932 -0.312077 2.944443 -0.614792 1.169033 -2.697854 1.310669 -0.083035 2.650130 -2.016976 1.053178 -0.085501 -2.943508 -2.974532 -3.622821 0.659248
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.486325 -1.656768 -0.288383 3.612248 0.149991 0.886628 -0.246845 -2.664179 0.582534 -4.520693 -0.647910 2.241554 0.366049 -0.092966 -0.242407 -0.668403 -2.924551 0.852505 -1.109612 -0.508133
wb_dma_de/always_21 -0.074336 -3.027530 1.171068 0.067944 0.594107 1.712817 -1.529964 3.632442 1.354963 -4.279541 1.483237 1.075050 0.866386 2.648577 2.727582 -0.402643 0.582571 -1.293192 -0.307452 -0.875930
wb_dma_de/always_22 3.147017 3.067862 -2.781328 -2.037427 0.969761 -1.202416 4.153873 -1.231598 -0.855700 -3.997691 1.393659 -1.825066 -0.621622 -0.657206 0.809592 -1.460923 -1.672042 -2.026593 -3.842292 2.152227
wb_dma_de/always_23 3.147017 3.067862 -2.781328 -2.037427 0.969761 -1.202416 4.153873 -1.231598 -0.855700 -3.997691 1.393659 -1.825066 -0.621622 -0.657206 0.809592 -1.460923 -1.672042 -2.026593 -3.842292 2.152227
wb_dma_ch_pri_enc/wire_pri1_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_de/wire_dma_done 2.338923 1.230176 1.051606 1.190453 1.983356 -0.150355 3.639278 2.190008 0.330040 -2.685729 1.132982 0.500198 0.254221 0.724030 0.830220 1.390806 0.289508 -2.214590 -2.276526 -0.248322
wb_dma_ch_sel/assign_150_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_rf/input_wb_rf_adr 2.754673 -2.520416 -1.022479 3.506474 0.224226 2.256053 -2.778670 -4.570401 -3.737636 -4.728964 -1.098832 -0.233841 2.209379 -1.799800 -3.543462 0.086966 -1.449154 -2.499724 1.587665 -2.792601
wb_dma_wb_if 0.774927 -0.975581 -1.175434 -3.509705 1.708718 0.067339 -2.097791 0.540841 -2.408297 -1.280527 0.841527 -3.354576 1.236036 -0.093833 1.125972 -1.406470 1.976027 -1.467722 1.057432 -1.754371
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 2.588297 -1.188846 -1.190032 -1.334342 -1.056673 1.042757 0.485839 2.101378 0.150846 -5.028632 1.358109 1.079437 -4.037018 4.270672 1.142009 -1.198773 -0.732689 2.334010 0.169308 -0.028868
wb_dma_ch_pri_enc/wire_pri25_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/input_wb_rf_we 3.674917 1.347121 -2.542570 -3.244809 1.444439 -3.888309 -2.172336 -0.080853 1.167176 -1.037165 0.534313 -5.037879 1.437118 0.210812 1.858148 1.463791 1.043254 -1.914141 0.860248 -1.944822
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_ch_rf/always_20 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_de/always_6/if_1 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_wb_slv/always_4/stmt_1 -0.214208 -3.410965 -2.457531 2.984144 1.856552 4.025335 -4.996890 -3.858168 -0.614941 -4.428303 0.399872 -1.103135 3.852893 1.800597 1.094424 -2.702668 -0.861280 -1.851424 0.707761 0.639121
wb_dma_de/assign_3_ptr_valid 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_wb_mast/input_pt_sel 1.716211 -3.102156 -0.660856 -1.255652 -3.811191 -2.030405 -1.892727 2.708833 1.431831 -3.695995 0.718504 0.186744 0.209778 2.738278 0.039771 -0.228159 -3.235253 0.401860 2.800858 1.371018
wb_dma_ch_pri_enc/wire_pri15_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_wb_slv/input_wb_we_i -1.089602 -2.011289 -1.206277 4.690884 -0.073615 -0.474142 -1.861985 -0.451640 2.026631 -5.387460 -0.817423 1.315505 -0.226696 -0.083866 1.081760 -4.031621 -1.120478 1.118412 2.076499 4.468587
wb_dma_de/reg_tsz_cnt_is_0_r 0.407923 0.720886 0.088810 -1.273554 -3.146843 -1.970350 2.661834 0.087074 2.116718 -2.346840 0.109370 1.840477 -1.538625 -1.369796 0.257161 0.222743 -3.351107 1.592170 -2.790723 0.839113
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 4.482621 1.680583 -2.340555 1.570321 -0.326558 -2.060418 3.802183 -2.257387 0.162990 -1.447196 0.847916 0.882440 -4.152369 -0.362078 -1.480951 3.523656 -5.141887 0.197866 1.571955 1.486479
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/wire_mast1_drdy 1.089247 -0.325073 -0.482900 0.681125 0.131098 0.534659 0.022240 -0.374736 1.150773 -1.168358 0.779245 -0.070365 -0.747174 -0.196503 0.226564 -0.081626 -0.883677 0.853158 1.003234 -0.241505
wb_dma_ch_rf/wire_ch_csr_we 5.243217 0.365921 -3.234100 -3.035583 -0.056980 -1.449480 -1.664209 0.589154 2.177048 -3.492706 0.607214 -4.366954 -0.227126 -0.923199 0.379099 -1.282080 2.376683 -1.734318 0.725514 0.956208
wb_dma_ch_pri_enc/inst_u9 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/assign_8_ch_csr 3.755640 1.880208 -2.736119 -0.735016 0.072207 -0.232510 1.519781 -0.205378 1.039146 -1.692295 0.728068 -2.647847 -0.950857 -2.025322 -0.886198 -1.950505 1.758162 -1.773321 -0.240285 3.664502
wb_dma_ch_rf/wire_this_ptr_set 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_ch_pri_enc/inst_u5 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u4 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u7 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u6 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u0 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u3 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u2 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/wire_de_start 0.804055 2.158543 0.159337 0.980117 1.148932 -0.312077 2.944443 -0.614792 1.169033 -2.697854 1.310669 -0.083035 2.650130 -2.016976 1.053178 -0.085501 -2.943508 -2.974532 -3.622821 0.659248
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.892522 1.327392 -1.441448 -0.864413 -3.548508 -1.600990 -0.739370 -1.346213 4.964606 -3.555586 0.206534 -0.734740 -1.534649 -2.212182 0.777019 -1.977886 -1.631913 2.702640 -1.235598 -0.095583
wb_dma_rf/wire_ch_stop 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma/wire_mast0_dout 0.195076 -3.110972 0.339727 0.302252 1.574689 2.760622 -0.235840 2.847798 -2.212915 -4.961827 0.473369 1.399315 -1.879932 3.824367 1.197258 -1.664363 1.688003 0.419162 1.492560 -0.215245
wb_dma_ch_rf/input_de_adr0 -0.767008 -0.546176 0.489492 3.006878 3.340505 2.550939 2.519503 0.386857 1.633533 2.531554 0.749518 0.923600 -1.714220 -3.399341 0.235509 0.776672 3.203803 0.094541 1.458241 3.220647
wb_dma_ch_rf/input_de_adr1 0.208400 -1.607152 0.069995 -1.455297 -1.393519 -1.744112 0.747285 -0.082736 0.871002 2.105848 0.691283 -0.651896 -0.142339 -0.167581 0.117766 0.961708 -1.757138 2.536121 1.496814 -1.772795
wb_dma_wb_if/input_wbs_data_i 0.195076 -3.110972 0.339727 0.302252 1.574689 2.760622 -0.235840 2.847798 -2.212915 -4.961827 0.473369 1.399315 -1.879932 3.824367 1.197258 -1.664363 1.688003 0.419162 1.492560 -0.215245
wb_dma_de/reg_tsz_dec 0.056381 0.443432 0.128526 -0.557969 -4.112370 -2.431812 1.749518 -0.072305 2.581739 -2.365819 -0.229340 2.198411 -0.549383 -1.884034 -0.251518 0.671686 -4.359568 0.626430 -2.228600 2.067848
wb_dma_ch_sel/input_ch0_am0 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_sel/input_ch0_am1 0.653448 -0.985166 1.655570 1.112514 -0.835545 -1.644403 1.912557 2.192085 2.123638 1.520859 1.296326 -0.266948 2.526016 -1.227517 -0.030568 2.020301 -1.705300 -1.226944 1.500140 1.009488
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -0.298072 -1.507794 1.283257 -1.835970 -2.384362 -1.529797 2.288473 2.242430 1.185326 -0.815640 0.865140 2.232645 -1.176029 1.871003 1.181283 1.578359 -3.050251 2.153022 -1.415149 -0.907594
wb_dma_rf/wire_ch5_csr 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_ch_rf/wire_ch_am1_we -0.015798 -0.774887 2.954544 1.268297 -0.449470 -2.422407 1.079355 1.563534 0.915706 1.573823 -0.251970 0.106189 3.089180 -2.830282 -1.162334 2.939729 -1.341099 -1.250586 1.778623 -1.085276
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_inc30r/wire_out 2.425103 -1.752197 -0.208039 0.050581 -2.667891 -2.261257 -0.218020 2.713963 3.237072 3.116820 1.921557 -2.383473 -0.141489 -0.381998 -0.380487 1.021457 0.872825 0.803434 4.903179 1.099394
wb_dma_ch_pri_enc/reg_pri_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/input_wb0_we_i -1.089602 -2.011289 -1.206277 4.690884 -0.073615 -0.474142 -1.861985 -0.451640 2.026631 -5.387460 -0.817423 1.315505 -0.226696 -0.083866 1.081760 -4.031621 -1.120478 1.118412 2.076499 4.468587
wb_dma_de/always_2/if_1/if_1/stmt_1 1.822869 -2.215248 1.079828 2.373252 -0.932581 -1.252686 1.105561 3.387858 2.292037 2.671268 1.777556 -0.996459 0.857261 -0.475261 -0.488115 2.088454 1.120304 -0.651480 4.618898 2.196733
wb_dma_ch_rf/wire_ch_txsz_dewe -0.232070 -1.310591 0.077008 -0.272515 -2.614858 -0.840033 0.519744 -1.261219 0.566493 -4.158404 -0.455906 2.664264 -0.383923 0.192845 0.269205 -0.026776 -4.395080 1.629109 -2.786464 -0.881820
wb_dma_de/always_22/if_1/stmt_2 3.147017 3.067862 -2.781328 -2.037427 0.969761 -1.202416 4.153873 -1.231598 -0.855700 -3.997691 1.393659 -1.825066 -0.621622 -0.657206 0.809592 -1.460923 -1.672042 -2.026593 -3.842292 2.152227
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.417896 -2.497961 -0.809606 1.255131 -1.347895 0.850861 -1.007951 -2.317362 2.246425 -4.489472 0.142630 0.920725 -0.012037 -3.392582 -0.022422 -1.981815 -2.571118 2.110427 0.226734 0.171959
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.015798 -0.774887 2.954544 1.268297 -0.449470 -2.422407 1.079355 1.563534 0.915706 1.573823 -0.251970 0.106189 3.089180 -2.830282 -1.162334 2.939729 -1.341099 -1.250586 1.778623 -1.085276
wb_dma_ch_sel/assign_149_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma/wire_de_ack 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_wb_mast/always_1/if_1 0.195076 -3.110972 0.339727 0.302252 1.574689 2.760622 -0.235840 2.847798 -2.212915 -4.961827 0.473369 1.399315 -1.879932 3.824367 1.197258 -1.664363 1.688003 0.419162 1.492560 -0.215245
wb_dma_ch_sel/assign_143_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_wb_mast/wire_mast_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma/wire_slv0_dout -0.109765 -2.600728 -3.014171 4.042413 0.498578 2.760917 -3.848792 -5.591291 -0.104067 -2.613278 -0.056724 -0.652292 3.811308 2.650985 0.800825 -1.759352 -2.194154 -1.719459 -0.887909 0.269533
wb_dma_ch_sel/reg_am1 0.653448 -0.985166 1.655570 1.112514 -0.835545 -1.644403 1.912557 2.192085 2.123638 1.520859 1.296326 -0.266948 2.526016 -1.227517 -0.030568 2.020301 -1.705300 -1.226944 1.500140 1.009488
wb_dma_ch_sel/input_next_ch 2.338923 1.230176 1.051606 1.190453 1.983356 -0.150355 3.639278 2.190008 0.330040 -2.685729 1.132982 0.500198 0.254221 0.724030 0.830220 1.390806 0.289508 -2.214590 -2.276526 -0.248322
wb_dma_de/always_9 0.056381 0.443432 0.128526 -0.557969 -4.112370 -2.431812 1.749518 -0.072305 2.581739 -2.365819 -0.229340 2.198411 -0.549383 -1.884034 -0.251518 0.671686 -4.359568 0.626430 -2.228600 2.067848
wb_dma_de/always_8 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_wb_mast/always_1/if_1/cond 0.195076 -3.110972 0.339727 0.302252 1.574689 2.760622 -0.235840 2.847798 -2.212915 -4.961827 0.473369 1.399315 -1.879932 3.824367 1.197258 -1.664363 1.688003 0.419162 1.492560 -0.215245
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_rf/always_1/case_1/stmt_12 -2.039508 -2.462722 1.216275 2.836477 -0.617058 2.841849 -0.482533 -0.738272 -0.081849 1.125558 0.025494 2.888256 -0.140443 0.524831 -0.836126 0.370399 -2.062221 1.983096 1.661706 -0.034145
wb_dma_rf/always_1/case_1/stmt_13 -1.028972 -1.647376 2.916984 0.705208 0.466281 -1.132986 0.568788 0.650831 -0.067603 0.971048 -0.654233 0.706316 2.304544 -2.381158 -0.709067 1.991164 -0.542596 0.237458 0.774262 -2.853858
wb_dma_rf/always_1/case_1/stmt_10 -1.981869 -3.373468 0.560750 0.967518 0.597690 -1.278158 -2.620484 -2.291349 0.504664 -0.677803 -0.904209 0.804070 1.736629 -0.274521 1.079995 1.209492 -1.398794 1.615170 0.574146 -3.036763
wb_dma_de/always_2 1.877987 -1.270377 0.879645 3.804372 2.120517 1.256954 1.519316 1.312798 1.495502 1.973386 1.388064 -1.206509 1.273315 -2.787156 -0.973889 1.568368 2.330379 -1.786625 3.912839 1.484153
wb_dma_de/always_5 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_de/always_4 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_de/always_7 0.407923 0.720886 0.088810 -1.273554 -3.146843 -1.970350 2.661834 0.087074 2.116718 -2.346840 0.109370 1.840477 -1.538625 -1.369796 0.257161 0.222743 -3.351107 1.592170 -2.790723 0.839113
wb_dma_de/always_6 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_ch_sel/input_ch3_txsz 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.892500 -0.347846 1.058332 1.930284 -1.397024 -0.569752 2.282269 -1.284273 0.989556 0.094588 -0.727537 2.738126 -0.350470 -1.570210 -0.889990 1.228663 -2.756761 1.445984 -1.357539 0.573337
wb_dma_ch_rf/always_11/if_1 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_sel/assign_147_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_sel/always_45/case_1/cond -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_de/assign_68_de_txsz -0.491123 1.024103 0.611738 0.176456 -2.332877 -2.946702 1.936736 -0.352849 2.451255 -1.769092 -0.531654 2.919768 0.333432 -0.270169 0.582866 1.985624 -4.336618 -0.166767 -4.301115 1.064008
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_ch_rf/always_20/if_1 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma/input_wb0s_data_i 0.195076 -3.110972 0.339727 0.302252 1.574689 2.760622 -0.235840 2.847798 -2.212915 -4.961827 0.473369 1.399315 -1.879932 3.824367 1.197258 -1.664363 1.688003 0.419162 1.492560 -0.215245
wb_dma_de/reg_dma_done_d 1.201855 0.627067 0.312247 0.302742 2.150380 0.825332 2.757679 0.852441 -0.444652 -3.726326 0.796901 1.142936 -0.713619 1.901213 1.549433 -0.059053 -0.054745 -0.477672 -3.479043 -1.234511
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_wb_slv/assign_1_rf_sel -3.197428 -2.197520 0.899486 -0.861298 0.692288 0.353646 -0.271024 -0.671907 0.233139 -1.585822 -0.724667 -0.584917 1.895797 -6.257535 0.626387 -5.800428 2.116631 2.472058 -1.468374 -0.381337
wb_dma_ch_rf/assign_23_ch_csr_dewe 2.588297 -1.188846 -1.190032 -1.334342 -1.056673 1.042757 0.485839 2.101378 0.150846 -5.028632 1.358109 1.079437 -4.037018 4.270672 1.142009 -1.198773 -0.732689 2.334010 0.169308 -0.028868
wb_dma_de/always_4/if_1/if_1/cond 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_de/wire_wr_ack 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -0.298072 -1.507794 1.283257 -1.835970 -2.384362 -1.529797 2.288473 2.242430 1.185326 -0.815640 0.865140 2.232645 -1.176029 1.871003 1.181283 1.578359 -3.050251 2.153022 -1.415149 -0.907594
wb_dma_ch_arb/always_1 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_ch_arb/always_2 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma/wire_ch0_txsz 0.084056 0.674006 0.537280 0.133733 -0.085989 -1.198667 1.860643 -0.298851 0.674975 -2.770787 0.165833 2.091415 0.261172 1.566784 1.323842 1.240452 -3.439737 -0.086615 -3.928537 -1.266313
wb_dma_de/always_19 1.059969 -3.167972 1.983164 -2.049698 -2.175079 -0.812399 1.074669 5.569117 1.183627 -2.152860 1.883208 -1.595321 2.917253 -3.276237 0.082664 -0.766170 0.745884 -2.342401 2.938663 2.769562
wb_dma_de/always_18 -2.954747 -1.725187 -0.410365 0.964398 0.289183 -0.639811 -2.471996 0.137829 4.041755 1.418170 1.082360 -0.385693 3.124192 2.661909 3.440204 -1.113372 -2.048837 0.618782 0.522049 2.016803
wb_dma_de/always_15 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_de/always_14 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/always_11 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_de/always_13 2.338923 1.230176 1.051606 1.190453 1.983356 -0.150355 3.639278 2.190008 0.330040 -2.685729 1.132982 0.500198 0.254221 0.724030 0.830220 1.390806 0.289508 -2.214590 -2.276526 -0.248322
wb_dma_de/always_12 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 0.477180 -2.632341 0.697200 4.872172 2.259771 1.420522 0.784714 -2.365058 -0.561304 -4.127639 -1.901887 1.758208 1.007078 -2.915868 -1.162515 -0.722715 1.816431 0.124329 -1.186723 -0.144681
wb_dma_ch_sel/assign_155_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_pri_enc/wire_pri13_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/reg_read_r 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.856071 -1.087498 -0.152383 -1.584419 -0.036675 -0.500627 1.070314 1.924081 2.479675 -4.137716 2.011514 0.055408 -1.207553 2.356556 3.011821 -0.238147 -1.334295 1.806586 -1.508133 -2.517367
wb_dma/assign_9_slv0_pt_in -2.596510 -2.979374 1.699982 -0.929947 -0.799487 -0.203407 0.005927 0.565820 -0.432196 -0.237045 -0.495071 2.298219 0.859560 -0.489513 0.231648 -0.713613 -2.212357 2.381182 -0.839460 -0.948379
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_ch_rf/always_17/if_1/block_1 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_ch_rf/assign_10_ch_enable/expr_1 1.363671 -0.545444 -0.612012 -2.809665 1.799692 1.258654 1.977307 3.259778 -0.080237 1.614796 3.943526 -3.595296 2.764074 -0.180857 1.502257 -1.537976 1.249009 -3.410668 0.465399 1.712410
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_pri_enc/wire_pri2_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/always_11/stmt_1 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_rf/wire_ch_adr1_we -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_sel_checker/input_ch_sel -0.375706 -3.044803 0.973176 2.178226 1.890303 1.879406 -0.802213 0.347559 -0.636408 -1.035930 0.602868 1.042122 1.192131 2.134478 0.722325 0.605070 -0.388498 0.154486 1.235573 -1.765056
wb_dma_ch_sel/input_ch1_adr1 0.208400 -1.607152 0.069995 -1.455297 -1.393519 -1.744112 0.747285 -0.082736 0.871002 2.105848 0.691283 -0.651896 -0.142339 -0.167581 0.117766 0.961708 -1.757138 2.536121 1.496814 -1.772795
wb_dma/wire_slv0_pt_in -2.596510 -2.979374 1.699982 -0.929947 -0.799487 -0.203407 0.005927 0.565820 -0.432196 -0.237045 -0.495071 2.298219 0.859560 -0.489513 0.231648 -0.713613 -2.212357 2.381182 -0.839460 -0.948379
wb_dma_rf/always_2/if_1/if_1/cond 1.073585 0.251249 0.311657 2.319563 3.679869 2.214995 2.269132 -1.719253 -1.719825 -3.302912 -0.987206 0.606399 -1.747583 -0.946776 -0.229847 -1.030101 2.618518 1.919200 -1.171528 -2.348069
wb_dma_pri_enc_sub/reg_pri_out_d 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/always_4/case_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/wire_pri29_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_rf/wire_sw_pointer 1.167019 2.562756 2.628196 1.106397 2.449821 -1.871040 1.319201 2.158989 0.411095 -4.267782 -1.074300 0.279275 2.136520 -0.418358 0.948130 1.205149 1.188910 -2.609651 -3.188293 -2.615679
wb_dma/wire_slv0_din 0.061315 -0.351448 0.240481 -0.720136 -0.234381 3.909581 0.241981 -1.663064 1.516723 1.972120 -0.577806 0.658637 0.024334 -4.093178 -2.458370 0.587036 -2.627040 1.306223 2.138428 1.536302
wb_dma_ch_rf/input_dma_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_rf/assign_17_ch_am1_we -0.015798 -0.774887 2.954544 1.268297 -0.449470 -2.422407 1.079355 1.563534 0.915706 1.573823 -0.251970 0.106189 3.089180 -2.830282 -1.162334 2.939729 -1.341099 -1.250586 1.778623 -1.085276
wb_dma_ch_rf/assign_7_pointer_s -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_wb_slv/always_5/stmt_1 -0.991005 -2.222390 -0.165781 2.568230 0.643720 0.934400 -2.246967 -2.069134 2.818381 -3.402183 -0.112903 -0.333924 3.092219 -3.794671 0.950312 -2.647256 -0.763565 0.211335 0.177191 0.444542
wb_dma_wb_mast/assign_1 0.489964 -2.239089 -0.373158 -0.358534 -3.841781 -3.061301 -3.389514 2.280447 2.442375 -4.074156 0.257916 -0.433641 1.894150 3.316149 1.185484 -1.121432 -3.806134 0.329690 2.548315 0.287399
wb_dma_ch_sel/input_de_ack 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_sel/reg_valid_sel 0.804055 2.158543 0.159337 0.980117 1.148932 -0.312077 2.944443 -0.614792 1.169033 -2.697854 1.310669 -0.083035 2.650130 -2.016976 1.053178 -0.085501 -2.943508 -2.974532 -3.622821 0.659248
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.893615 0.986794 -0.495634 -1.854422 -0.645507 -1.906577 2.605824 -0.184701 1.627959 -1.112177 1.052703 -0.333778 -1.638648 0.349118 1.349073 0.901704 -1.710743 1.880920 -2.251620 -2.619114
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_ch_sel/assign_375_gnt_p0 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma/inst_u2 3.018200 2.417371 -2.424994 -1.089960 2.087976 -0.123558 2.931018 -0.582029 -0.296484 -2.519084 1.607572 -2.771532 -0.485921 -1.568530 0.768965 -1.882395 1.147724 -2.035223 -1.869471 1.574032
wb_dma/inst_u1 3.368116 3.282291 -1.882774 0.201386 1.039891 0.281673 3.368335 -0.353639 0.186715 -1.528450 1.209152 -1.572363 -1.495449 -0.969824 -0.353090 -0.998473 1.235459 -1.799069 -1.987654 1.996637
wb_dma/inst_u0 2.816886 2.879277 -1.672706 1.208859 2.069935 -0.635747 -0.520857 -1.534450 0.548744 -0.145296 0.162501 -2.975755 1.568801 -1.092917 -0.172027 0.872374 1.578801 -3.034496 -0.247794 0.481856
wb_dma/inst_u4 0.666871 0.339617 -0.120998 -2.655973 -3.659686 2.038699 -3.700855 2.351901 2.707854 -4.838940 1.876363 0.073230 -1.978170 0.615454 2.226455 -3.084568 0.639379 0.370867 -1.588758 -0.993257
wb_dma_ch_rf/assign_2_ch_adr1 -1.267557 -1.426268 -0.887316 -0.514579 0.101929 -2.610050 -2.205935 -3.429384 1.419797 1.301869 0.181837 -1.677745 2.534104 -0.056129 1.536019 0.050797 -3.237918 2.019557 0.498017 -4.149560
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_rf/wire_pointer_s -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_ch_sel/always_40/case_1/stmt_1 1.611686 -1.537868 0.217325 -1.176765 0.969367 -1.102674 2.138880 0.531111 0.987698 0.914975 1.829862 -1.083124 -0.596569 1.705957 1.724963 1.595976 -0.874001 2.758708 0.506599 -4.268376
wb_dma_ch_sel/always_40/case_1/stmt_2 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.375706 -3.044803 0.973176 2.178226 1.890303 1.879406 -0.802213 0.347559 -0.636408 -1.035930 0.602868 1.042122 1.192131 2.134478 0.722325 0.605070 -0.388498 0.154486 1.235573 -1.765056
wb_dma_ch_sel/always_40/case_1/stmt_4 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_pri_enc_sub 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/reg_ch_am1_r -0.015798 -0.774887 2.954544 1.268297 -0.449470 -2.422407 1.079355 1.563534 0.915706 1.573823 -0.251970 0.106189 3.089180 -2.830282 -1.162334 2.939729 -1.341099 -1.250586 1.778623 -1.085276
wb_dma_de/assign_72_dma_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/reg_ptr_adr_low -2.075015 -3.125396 -0.328857 0.954949 0.721825 0.534850 -1.187241 1.280406 2.402350 1.415591 1.784617 0.351702 1.996706 3.744738 2.706179 -0.295565 -1.701617 0.236324 1.557266 2.867522
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_de/reg_state 3.147017 3.067862 -2.781328 -2.037427 0.969761 -1.202416 4.153873 -1.231598 -0.855700 -3.997691 1.393659 -1.825066 -0.621622 -0.657206 0.809592 -1.460923 -1.672042 -2.026593 -3.842292 2.152227
wb_dma_ch_rf/always_26/if_1 1.167019 2.562756 2.628196 1.106397 2.449821 -1.871040 1.319201 2.158989 0.411095 -4.267782 -1.074300 0.279275 2.136520 -0.418358 0.948130 1.205149 1.188910 -2.609651 -3.188293 -2.615679
wb_dma_de/always_23/block_1/case_1/block_5/if_1 3.296418 1.241084 -1.841009 -0.511247 0.967891 -0.924758 4.494070 0.466325 -0.683368 -0.777414 1.514296 0.643047 -5.248585 0.262728 0.002653 3.031343 -2.631666 0.295626 1.974475 2.207691
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_ch_sel/assign_113_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_inc30r/always_1 2.973962 -0.949939 0.319343 1.858016 -3.447543 -1.396070 -1.844909 -0.136233 3.449893 3.261050 1.520037 -0.904561 2.596046 0.055713 -2.682198 2.614818 -3.574444 -0.857053 3.761264 -1.593454
wb_dma_de/always_23/block_1/case_1/cond 3.147017 3.067862 -2.781328 -2.037427 0.969761 -1.202416 4.153873 -1.231598 -0.855700 -3.997691 1.393659 -1.825066 -0.621622 -0.657206 0.809592 -1.460923 -1.672042 -2.026593 -3.842292 2.152227
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.892522 1.327392 -1.441448 -0.864413 -3.548508 -1.600990 -0.739370 -1.346213 4.964606 -3.555586 0.206534 -0.734740 -1.534649 -2.212182 0.777019 -1.977886 -1.631913 2.702640 -1.235598 -0.095583
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.253941 0.475961 0.847899 -0.956065 -3.315828 -2.603218 3.582296 1.923096 2.669595 0.114364 0.314751 2.143311 -1.300682 -0.733446 0.183006 1.524997 -2.956246 1.141556 -1.470508 2.726636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.361688 0.157215 -1.389015 -1.669717 0.647695 -0.693197 -2.420205 -0.498621 3.745367 -1.660810 1.067578 -3.240049 0.128224 -0.083550 2.898003 -1.907729 1.772752 1.930565 -0.093427 -3.517905
wb_dma_ch_sel/assign_148_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma/wire_ndr 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/always_8/stmt_1/expr_1 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 1.658709 -1.484266 0.268764 -0.930225 1.538155 -0.414207 0.542950 1.347941 2.136726 1.613411 2.041599 -1.951128 -0.473746 1.600049 2.292075 1.606413 1.454145 2.050686 1.345030 -4.456951
wb_dma_rf/input_dma_done_all 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_de/assign_66_dma_done 2.338923 1.230176 1.051606 1.190453 1.983356 -0.150355 3.639278 2.190008 0.330040 -2.685729 1.132982 0.500198 0.254221 0.724030 0.830220 1.390806 0.289508 -2.214590 -2.276526 -0.248322
wb_dma/wire_ch4_csr 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_ch_sel/input_ch3_csr 3.109911 2.425714 -0.987629 4.056354 0.509158 0.056378 -0.883374 0.976811 3.105607 -4.476718 0.140619 0.944295 -0.920578 3.658257 0.630175 -0.009208 0.112978 -2.192411 -0.930676 2.342432
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_de/wire_adr1_cnt_next 1.949838 -1.162282 0.369319 -1.323147 -4.170979 -3.595688 -0.137390 1.569507 2.606998 0.973777 0.988977 -1.202163 1.493309 -0.513631 -0.899753 1.657302 -3.572444 0.461119 2.843687 0.000126
wb_dma/wire_de_adr0 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/reg_adr0_cnt 1.877987 -1.270377 0.879645 3.804372 2.120517 1.256954 1.519316 1.312798 1.495502 1.973386 1.388064 -1.206509 1.273315 -2.787156 -0.973889 1.568368 2.330379 -1.786625 3.912839 1.484153
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/wire_am0 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma/wire_am1 0.653448 -0.985166 1.655570 1.112514 -0.835545 -1.644403 1.912557 2.192085 2.123638 1.520859 1.296326 -0.266948 2.526016 -1.227517 -0.030568 2.020301 -1.705300 -1.226944 1.500140 1.009488
wb_dma_ch_sel/assign_137_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_sel/assign_140_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_rf/always_22/if_1/if_1 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_de/assign_69_de_adr0 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_wb_slv/input_slv_din -0.510008 -5.926422 0.048386 -1.146498 -2.947626 0.293924 -1.063510 -0.849984 0.675272 2.143748 -0.182604 -0.172750 1.951359 -3.129899 -2.113171 0.648091 -1.461888 1.635295 3.742572 2.144785
wb_dma_de/always_3/if_1/if_1 0.301645 -0.778492 0.163766 -1.228563 -3.081795 -3.785298 -1.137513 0.644277 3.319021 1.673639 0.948401 -2.111781 3.370618 -0.803149 0.572336 0.590655 -3.480016 0.143175 1.844230 -0.312763
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_sel/always_47/case_1 0.653448 -0.985166 1.655570 1.112514 -0.835545 -1.644403 1.912557 2.192085 2.123638 1.520859 1.296326 -0.266948 2.526016 -1.227517 -0.030568 2.020301 -1.705300 -1.226944 1.500140 1.009488
wb_dma_ch_sel/assign_152_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_de/reg_de_adr0_we -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_ch_sel/assign_114_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_ch_rf/assign_4_ch_am1 -0.015798 -0.774887 2.954544 1.268297 -0.449470 -2.422407 1.079355 1.563534 0.915706 1.573823 -0.251970 0.106189 3.089180 -2.830282 -1.162334 2.939729 -1.341099 -1.250586 1.778623 -1.085276
wb_dma_de/wire_dma_done_all 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_de/assign_6_adr0_cnt_next 0.948839 -0.257193 1.261301 1.796228 -0.921100 -0.562748 2.525493 0.282390 1.143184 2.739362 0.095566 1.464550 -1.583672 -2.683320 -2.525974 2.618330 -1.456767 1.358682 2.825334 0.982079
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.804055 2.158543 0.159337 0.980117 1.148932 -0.312077 2.944443 -0.614792 1.169033 -2.697854 1.310669 -0.083035 2.650130 -2.016976 1.053178 -0.085501 -2.943508 -2.974532 -3.622821 0.659248
wb_dma_wb_slv/input_wb_data_i -0.214208 -3.410965 -2.457531 2.984144 1.856552 4.025335 -4.996890 -3.858168 -0.614941 -4.428303 0.399872 -1.103135 3.852893 1.800597 1.094424 -2.702668 -0.861280 -1.851424 0.707761 0.639121
wb_dma_ch_rf/assign_3_ch_am0 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_sel/assign_126_ch_sel 4.757572 1.507189 -1.580654 -1.222287 2.085376 -0.247813 3.423923 -0.282361 -0.305066 -1.241545 1.023399 -3.191438 -1.044172 -3.160578 -0.542745 -0.555118 4.313208 -1.266871 -2.182434 -1.335798
wb_dma/wire_mast1_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/wire_ptr_valid 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma/wire_ch_sel 2.260184 -3.837392 2.043998 1.019449 1.185117 2.092985 4.984317 1.832302 -4.118688 -2.561154 -0.711696 2.624246 -1.291713 -0.753700 -2.415276 1.227885 4.017848 -0.285588 -2.636856 -0.401540
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 1.658709 -1.484266 0.268764 -0.930225 1.538155 -0.414207 0.542950 1.347941 2.136726 1.613411 2.041599 -1.951128 -0.473746 1.600049 2.292075 1.606413 1.454145 2.050686 1.345030 -4.456951
wb_dma_de/always_12/stmt_1/expr_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma/wire_dma_req 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_ch_sel/assign_136_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_rf/assign_5_sw_pointer 1.167019 2.562756 2.628196 1.106397 2.449821 -1.871040 1.319201 2.158989 0.411095 -4.267782 -1.074300 0.279275 2.136520 -0.418358 0.948130 1.205149 1.188910 -2.609651 -3.188293 -2.615679
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.015798 -0.774887 2.954544 1.268297 -0.449470 -2.422407 1.079355 1.563534 0.915706 1.573823 -0.251970 0.106189 3.089180 -2.830282 -1.162334 2.939729 -1.341099 -1.250586 1.778623 -1.085276
wb_dma_ch_sel/assign_97_valid/expr_1 2.471075 1.950197 -2.060340 5.135378 2.938478 -0.847003 -0.716319 -2.143384 5.136296 -2.453051 0.713616 -1.368412 2.030994 -0.793199 1.479589 -0.144922 -0.495911 -2.497774 -0.206969 3.175565
wb_dma_de/always_9/stmt_1 0.056381 0.443432 0.128526 -0.557969 -4.112370 -2.431812 1.749518 -0.072305 2.581739 -2.365819 -0.229340 2.198411 -0.549383 -1.884034 -0.251518 0.671686 -4.359568 0.626430 -2.228600 2.067848
wb_dma_de/input_pause_req 0.299637 -0.781307 0.340406 0.017517 2.812387 2.998930 5.186136 -1.289643 -3.311896 -1.741200 0.498817 0.138785 -0.544748 -3.249397 -0.891372 -2.126286 1.611563 1.106091 -1.949795 -0.136132
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 0.732448 -1.797947 1.377750 -0.340058 0.908179 1.160488 2.651047 2.595665 -1.220750 -0.970981 1.238662 1.682919 -1.434988 3.446633 0.900922 1.269955 0.056555 1.208106 -0.718404 -1.808506
wb_dma_de/wire_dma_busy 0.626064 -2.817379 1.042553 -1.277479 0.224955 -0.346316 6.186890 -1.610650 -3.130183 0.810322 -0.430951 1.605734 -1.383993 -4.157434 -2.085093 1.739902 0.335555 2.524424 -2.720264 -1.384350
wb_dma_ch_sel/always_37/if_1/if_1/cond -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_pri_enc/always_2/if_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/always_6/if_1/stmt_1 -0.098889 0.878078 -0.907417 -1.146973 -2.339252 -3.745669 2.265277 -2.147653 1.883147 0.342169 -0.123680 1.861414 -0.096665 0.607729 0.614525 2.473037 -5.356738 1.003304 -4.296761 -0.009692
wb_dma_ch_rf/input_de_txsz_we -0.232070 -1.310591 0.077008 -0.272515 -2.614858 -0.840033 0.519744 -1.261219 0.566493 -4.158404 -0.455906 2.664264 -0.383923 0.192845 0.269205 -0.026776 -4.395080 1.629109 -2.786464 -0.881820
wb_dma_wb_if/input_wb_addr_i 1.971020 -2.956060 -0.048416 1.427928 1.830910 2.971515 -5.263628 -1.166962 -3.692401 -5.351294 -0.477995 0.635308 1.968589 -3.338742 -3.299378 -2.655499 -0.930645 -2.995604 1.432364 -2.175770
wb_dma_ch_sel/always_7/stmt_1 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 1.363671 -0.545444 -0.612012 -2.809665 1.799692 1.258654 1.977307 3.259778 -0.080237 1.614796 3.943526 -3.595296 2.764074 -0.180857 1.502257 -1.537976 1.249009 -3.410668 0.465399 1.712410
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 2.588297 -1.188846 -1.190032 -1.334342 -1.056673 1.042757 0.485839 2.101378 0.150846 -5.028632 1.358109 1.079437 -4.037018 4.270672 1.142009 -1.198773 -0.732689 2.334010 0.169308 -0.028868
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_rf/always_4/if_1/block_1 -2.095212 -3.305203 1.288949 2.415640 0.503626 2.700205 -0.995928 -0.351536 -0.352929 3.608749 0.238765 1.705534 0.775325 1.305680 -0.085289 2.207599 -0.869290 2.442513 2.853810 -0.349593
wb_dma_de/reg_dma_abort_r 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel/input_ch2_txsz -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_sel/input_ch5_csr 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_ch_sel/assign_150_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_ch_sel/assign_155_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_sel/always_43/case_1/stmt_4 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/always_43/case_1/stmt_3 -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.433366 -3.253773 1.187433 0.625549 -0.482132 1.122234 -1.107890 1.701130 -0.638239 -2.217451 0.658856 2.129838 0.761119 3.532944 0.827532 1.123320 -2.100782 -0.211283 0.402526 -1.303235
wb_dma_ch_sel/always_43/case_1/stmt_1 0.084056 0.674006 0.537280 0.133733 -0.085989 -1.198667 1.860643 -0.298851 0.674975 -2.770787 0.165833 2.091415 0.261172 1.566784 1.323842 1.240452 -3.439737 -0.086615 -3.928537 -1.266313
wb_dma_de/always_19/stmt_1/expr_1 1.059969 -3.167972 1.983164 -2.049698 -2.175079 -0.812399 1.074669 5.569117 1.183627 -2.152860 1.883208 -1.595321 2.917253 -3.276237 0.082664 -0.766170 0.745884 -2.342401 2.938663 2.769562
wb_dma_ch_rf/wire_ch_err_we 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.007014 -3.537650 0.784852 -0.446807 -0.040911 0.326600 3.511094 -0.828911 -2.249682 1.403589 -0.153702 0.318170 -0.302016 -3.788162 -2.012171 0.212010 0.996811 2.394704 0.797520 -0.046569
wb_dma_rf/wire_ch1_adr1 0.208400 -1.607152 0.069995 -1.455297 -1.393519 -1.744112 0.747285 -0.082736 0.871002 2.105848 0.691283 -0.651896 -0.142339 -0.167581 0.117766 0.961708 -1.757138 2.536121 1.496814 -1.772795
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 2.032504 1.920515 -4.169782 3.720377 4.510903 -1.169891 2.718055 -4.541382 0.643811 -1.208611 -0.164117 -1.596104 -2.918379 3.103955 1.142016 -2.935609 -0.949803 4.197184 1.168324 2.173536
assert_wb_dma_wb_if/input_pt_sel_i -0.862713 -1.982687 1.161413 -0.444267 -3.442286 1.164502 -0.106921 0.950516 1.296230 1.532491 0.985642 1.576354 -1.869891 0.479134 -0.116579 0.945131 -0.925970 2.292512 1.553974 -0.781542
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.434718 -1.929792 -0.326245 -1.125261 -2.636590 1.237661 -0.236778 1.797096 2.848275 -3.944834 1.165229 -0.852161 -1.410497 -4.235951 -0.618236 -2.343121 1.778629 0.831262 1.837825 1.537753
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_rf/input_paused -2.158427 -2.280286 0.938266 1.746901 0.022787 2.076965 1.418528 0.137902 -0.039590 -0.103846 1.202243 1.935302 1.883443 -0.416738 0.229448 -0.593622 -2.990810 -0.367095 0.277565 2.564939
wb_dma/wire_mast0_adr -2.954747 -1.725187 -0.410365 0.964398 0.289183 -0.639811 -2.471996 0.137829 4.041755 1.418170 1.082360 -0.385693 3.124192 2.661909 3.440204 -1.113372 -2.048837 0.618782 0.522049 2.016803
wb_dma_ch_pri_enc/inst_u8 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/assign_148_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.598911 -0.611442 0.356625 1.744387 -1.587212 -0.364267 0.662360 -2.002206 1.462544 -1.669411 -0.899224 2.020705 0.089216 -2.713526 -0.810709 -0.183940 -2.524614 1.348486 -1.233798 0.555439
wb_dma_ch_arb/always_2/block_1 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_sel/always_40/case_1/cond 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_ch_rf/assign_22_ch_err_we 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_rf/wire_pointer 1.843050 -0.431087 -0.914404 1.043414 1.569232 3.618341 1.601683 -2.079978 -2.379107 1.534322 2.042483 -0.058037 -1.549279 3.769396 -0.980988 -0.357765 -2.651023 2.873722 1.605859 -4.476768
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/wire_pri19_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/assign_5_pri1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_rf/inst_u26 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u27 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/always_23/block_1/case_1/block_10 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_de/always_23/block_1/case_1/block_11 -0.074336 -3.027530 1.171068 0.067944 0.594107 1.712817 -1.529964 3.632442 1.354963 -4.279541 1.483237 1.075050 0.866386 2.648577 2.727582 -0.402643 0.582571 -1.293192 -0.307452 -0.875930
wb_dma_rf/inst_u22 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_rf/inst_u20 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/assign_86_de_ack 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_rf/inst_u28 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/inst_u29 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel/always_1/stmt_1 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.542784 -0.775222 0.948894 0.217217 -3.132239 -1.924538 2.372965 0.221281 0.588863 -0.809361 -0.438179 3.255038 -0.618664 0.575655 -0.607511 2.064515 -4.588727 1.074400 -1.579222 0.984061
wb_dma_ch_sel/assign_142_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_rf/inst_check_wb_dma_rf -1.728853 -2.307583 2.260977 1.497616 0.992784 -1.500615 -1.615208 -1.170258 0.155279 -0.195540 -1.130673 0.786713 3.183387 -1.789778 0.012956 1.946916 -1.388627 0.098609 0.608964 -3.741503
wb_dma_rf/reg_wb_rf_dout -0.507912 0.840162 1.177708 0.782338 0.090324 1.537235 -0.298025 -1.879082 0.164496 1.538370 -0.596434 1.307864 -0.091456 -4.101913 -2.821527 1.883065 -4.729215 0.221770 3.672259 -0.569717
wb_dma/input_dma_req_i 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_de/input_am1 0.653448 -0.985166 1.655570 1.112514 -0.835545 -1.644403 1.912557 2.192085 2.123638 1.520859 1.296326 -0.266948 2.526016 -1.227517 -0.030568 2.020301 -1.705300 -1.226944 1.500140 1.009488
wb_dma_de/input_am0 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_sel/reg_next_start 0.999945 1.131422 0.769567 1.653104 1.053275 0.515325 3.963216 0.264763 0.350999 -1.525785 1.813115 1.021300 2.080441 -1.322990 0.280820 1.553791 -3.315445 -3.382331 -2.520051 1.349924
wb_dma_ch_sel/input_ch4_csr 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_sel/assign_107_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma/wire_next_ch 2.338923 1.230176 1.051606 1.190453 1.983356 -0.150355 3.639278 2.190008 0.330040 -2.685729 1.132982 0.500198 0.254221 0.724030 0.830220 1.390806 0.289508 -2.214590 -2.276526 -0.248322
wb_dma_rf/wire_ch2_txsz -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_ch_rf/wire_ch_am0 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_rf/wire_ch_am1 -0.015798 -0.774887 2.954544 1.268297 -0.449470 -2.422407 1.079355 1.563534 0.915706 1.573823 -0.251970 0.106189 3.089180 -2.830282 -1.162334 2.939729 -1.341099 -1.250586 1.778623 -1.085276
wb_dma/wire_ch6_csr 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/input_csr 4.690840 -1.988209 -2.380759 0.971754 -0.332602 1.795985 -0.260988 0.991618 -1.045025 -6.300290 1.623233 0.099724 -3.299250 2.019248 -1.185400 -1.711911 -1.027840 0.089159 3.464273 2.202592
wb_dma_de/reg_read 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma/input_wb1_cyc_i -0.862713 -1.982687 1.161413 -0.444267 -3.442286 1.164502 -0.106921 0.950516 1.296230 1.532491 0.985642 1.576354 -1.869891 0.479134 -0.116579 0.945131 -0.925970 2.292512 1.553974 -0.781542
wb_dma_ch_rf/wire_ch_adr0_we 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_ch_sel/assign_140_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_rf/wire_ch3_txsz 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_rf/input_wb_rf_din -0.109765 -2.600728 -3.014171 4.042413 0.498578 2.760917 -3.848792 -5.591291 -0.104067 -2.613278 -0.056724 -0.652292 3.811308 2.650985 0.800825 -1.759352 -2.194154 -1.719459 -0.887909 0.269533
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_pri_enc_sub/reg_pri_out_d1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/always_19/if_1/block_1 -0.892500 -0.347846 1.058332 1.930284 -1.397024 -0.569752 2.282269 -1.284273 0.989556 0.094588 -0.727537 2.738126 -0.350470 -1.570210 -0.889990 1.228663 -2.756761 1.445984 -1.357539 0.573337
wb_dma_ch_rf/always_2 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_ch_rf/always_1 -1.021971 -0.573425 2.249580 5.675566 1.749320 1.109910 2.257241 -0.224485 2.033789 -0.380819 -0.987711 2.501026 1.709165 -2.880416 -0.512718 0.929692 1.273615 -1.181894 -1.196395 1.667529
wb_dma_ch_sel/always_9/stmt_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_rf/always_6 2.046370 -0.886364 -1.511624 -2.702474 0.876163 1.087997 1.851018 3.091709 -0.939169 -0.023316 3.954924 -3.295718 1.253257 0.942508 1.108528 -2.245122 0.327623 -2.631093 1.513048 2.496529
wb_dma_ch_rf/always_5 -2.040097 -3.019267 1.528768 0.886477 0.352351 0.044916 -1.185066 0.645603 0.573673 2.305128 -0.136376 1.072432 0.902156 1.812426 1.238499 2.259649 -0.258791 2.258452 1.821317 -1.486678
wb_dma_ch_rf/always_4 -2.095212 -3.305203 1.288949 2.415640 0.503626 2.700205 -0.995928 -0.351536 -0.352929 3.608749 0.238765 1.705534 0.775325 1.305680 -0.085289 2.207599 -0.869290 2.442513 2.853810 -0.349593
wb_dma_ch_rf/always_9 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_rf/always_8 0.440733 -2.086328 0.617511 0.139489 -1.165295 -0.899168 4.923827 -1.728583 -1.592384 1.191259 -1.134613 1.579945 -1.598859 -4.196622 -2.648503 1.068133 0.368952 2.718079 -1.227252 0.603719
assert_wb_dma_rf/input_wb_rf_dout -1.728853 -2.307583 2.260977 1.497616 0.992784 -1.500615 -1.615208 -1.170258 0.155279 -0.195540 -1.130673 0.786713 3.183387 -1.789778 0.012956 1.946916 -1.388627 0.098609 0.608964 -3.741503
wb_dma/wire_wb1_addr_o 1.172211 -2.474034 -0.427713 -0.944809 -3.579179 -0.525478 -1.864883 1.258243 3.027944 -0.726926 0.833878 -0.865503 -0.545863 -1.284966 -0.378909 -0.972231 -0.465370 1.977265 3.416970 0.880884
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_wb_slv/always_3/stmt_1/expr_1 3.539005 -1.109103 -1.138293 -1.639974 2.924038 -2.034852 -2.258985 0.504582 -1.112653 -2.607013 -0.549747 -4.236766 0.970122 0.560317 0.952142 1.185257 4.610857 -1.280740 1.783662 -2.648216
wb_dma_ch_sel/assign_154_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 3.539005 -1.109103 -1.138293 -1.639974 2.924038 -2.034852 -2.258985 0.504582 -1.112653 -2.607013 -0.549747 -4.236766 0.970122 0.560317 0.952142 1.185257 4.610857 -1.280740 1.783662 -2.648216
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.991005 -2.222390 -0.165781 2.568230 0.643720 0.934400 -2.246967 -2.069134 2.818381 -3.402183 -0.112903 -0.333924 3.092219 -3.794671 0.950312 -2.647256 -0.763565 0.211335 0.177191 0.444542
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_wb_slv/reg_slv_dout -0.214208 -3.410965 -2.457531 2.984144 1.856552 4.025335 -4.996890 -3.858168 -0.614941 -4.428303 0.399872 -1.103135 3.852893 1.800597 1.094424 -2.702668 -0.861280 -1.851424 0.707761 0.639121
wb_dma_ch_pri_enc/always_2 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/always_4 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/inst_u3 0.774927 -0.975581 -1.175434 -3.509705 1.708718 0.067339 -2.097791 0.540841 -2.408297 -1.280527 0.841527 -3.354576 1.236036 -0.093833 1.125972 -1.406470 1.976027 -1.467722 1.057432 -1.754371
wb_dma_wb_slv/always_1/stmt_1 2.770408 -3.469113 -0.782866 2.574516 1.196734 2.947901 -3.808256 -2.974858 -3.778332 -6.020411 -0.327754 -0.741029 2.785908 -2.277803 -3.036562 -0.685679 -0.903324 -3.096526 2.780751 -2.060603
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_rf/wire_ch0_am0 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_rf/wire_ch0_am1 -0.015798 -0.774887 2.954544 1.268297 -0.449470 -2.422407 1.079355 1.563534 0.915706 1.573823 -0.251970 0.106189 3.089180 -2.830282 -1.162334 2.939729 -1.341099 -1.250586 1.778623 -1.085276
wb_dma_wb_mast/wire_mast_drdy -0.110947 -0.320514 -2.104714 0.810904 2.117880 1.510660 -0.054286 1.471061 5.156200 -1.197692 3.017090 0.367173 -1.477131 4.869798 5.184029 -0.289362 -0.233045 0.120381 -1.019909 3.601247
wb_dma_wb_if/wire_mast_pt_out -2.596510 -2.979374 1.699982 -0.929947 -0.799487 -0.203407 0.005927 0.565820 -0.432196 -0.237045 -0.495071 2.298219 0.859560 -0.489513 0.231648 -0.713613 -2.212357 2.381182 -0.839460 -0.948379
wb_dma_ch_sel/assign_95_valid/expr_1 3.212500 2.342300 -1.863334 4.200750 2.947722 -1.443591 -0.107926 -1.456406 4.637357 -3.130670 0.816512 -0.962167 1.743113 -0.523451 1.601630 1.148465 -0.548396 -3.633466 -1.675253 2.478469
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.361688 0.157215 -1.389015 -1.669717 0.647695 -0.693197 -2.420205 -0.498621 3.745367 -1.660810 1.067578 -3.240049 0.128224 -0.083550 2.898003 -1.907729 1.772752 1.930565 -0.093427 -3.517905
wb_dma/constraint_slv0_din -2.655286 -3.304379 1.444370 2.870594 2.536228 1.746054 2.149323 -1.974019 -1.915784 -0.820763 -0.102925 1.570678 2.953508 -2.022343 0.245073 0.392401 -1.659771 0.238086 -0.047867 0.857959
wb_dma_de/always_4/if_1/if_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_rf/always_2 -0.601112 0.666580 0.062095 2.249962 4.186332 4.763509 3.314363 -1.604757 -2.039453 -3.007432 0.872958 0.390428 -0.723627 -0.606622 0.906558 -2.816277 0.891502 1.145383 -1.009290 -0.204994
wb_dma_rf/inst_u24 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/always_1 -0.507912 0.840162 1.177708 0.782338 0.090324 1.537235 -0.298025 -1.879082 0.164496 1.538370 -0.596434 1.307864 -0.091456 -4.101913 -2.821527 1.883065 -4.729215 0.221770 3.672259 -0.569717
wb_dma_ch_sel/always_38 0.804055 2.158543 0.159337 0.980117 1.148932 -0.312077 2.944443 -0.614792 1.169033 -2.697854 1.310669 -0.083035 2.650130 -2.016976 1.053178 -0.085501 -2.943508 -2.974532 -3.622821 0.659248
wb_dma_ch_sel/always_39 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_sel/always_37 5.563340 0.088142 -1.133435 -1.071744 2.210960 0.732320 4.404614 0.736731 -1.749002 -0.396423 1.761521 -2.470563 -1.496747 -1.769135 -1.308898 1.140786 4.302741 -1.779007 -1.233044 -1.371195
wb_dma_rf/inst_u23 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 6.052085 0.850758 -3.327221 -0.390097 -2.167934 -1.722705 1.831114 -0.975989 1.547818 -1.566404 2.223992 -1.218652 -3.971364 -0.525187 -1.090934 2.713426 -3.285398 -0.556790 2.291951 0.958143
wb_dma/wire_ch0_adr0 1.176453 -3.719115 -0.575762 4.968958 1.552432 3.187915 -2.076577 0.028229 1.651109 -2.089678 1.018767 -0.191339 1.195179 -0.012879 -0.075820 -0.991055 1.549993 -0.855048 4.237201 2.175672
wb_dma_rf/inst_u21 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_rf/wire_ch3_adr0 0.328348 -3.199398 1.059845 -0.606153 0.212967 1.108009 1.345878 2.607756 0.845381 2.519463 1.562711 -1.152467 -0.638185 -1.878397 0.109580 0.283036 2.896881 1.753007 3.656919 -0.062031
wb_dma_ch_rf/input_dma_busy 0.440733 -2.086328 0.617511 0.139489 -1.165295 -0.899168 4.923827 -1.728583 -1.592384 1.191259 -1.134613 1.579945 -1.598859 -4.196622 -2.648503 1.068133 0.368952 2.718079 -1.227252 0.603719
wb_dma_ch_sel/assign_134_req_p0 1.138759 2.029082 -1.574507 -1.093698 0.845053 -0.415569 -0.996887 -2.383149 3.456254 -1.351484 0.095278 -2.604231 -0.852081 -2.097621 2.005568 -2.069759 2.280691 2.169727 -2.150651 -3.272604
wb_dma/wire_wb0m_data_o -0.510008 -5.926422 0.048386 -1.146498 -2.947626 0.293924 -1.063510 -0.849984 0.675272 2.143748 -0.182604 -0.172750 1.951359 -3.129899 -2.113171 0.648091 -1.461888 1.635295 3.742572 2.144785
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_rf/wire_ch4_csr 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma 0.942628 2.678634 -1.201109 -0.691155 0.144276 -0.503424 -0.389325 -0.386899 -0.705279 -0.514776 -0.415519 -1.023080 -0.444804 0.289542 -0.353657 -0.564337 0.797824 -1.847629 -1.044544 1.053596
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.893615 0.986794 -0.495634 -1.854422 -0.645507 -1.906577 2.605824 -0.184701 1.627959 -1.112177 1.052703 -0.333778 -1.638648 0.349118 1.349073 0.901704 -1.710743 1.880920 -2.251620 -2.619114
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.892500 -0.347846 1.058332 1.930284 -1.397024 -0.569752 2.282269 -1.284273 0.989556 0.094588 -0.727537 2.738126 -0.350470 -1.570210 -0.889990 1.228663 -2.756761 1.445984 -1.357539 0.573337
assert_wb_dma_rf/input_wb_rf_adr -1.728853 -2.307583 2.260977 1.497616 0.992784 -1.500615 -1.615208 -1.170258 0.155279 -0.195540 -1.130673 0.786713 3.183387 -1.789778 0.012956 1.946916 -1.388627 0.098609 0.608964 -3.741503
wb_dma_ch_rf/always_22/if_1 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_arb/wire_gnt 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -2.158427 -2.280286 0.938266 1.746901 0.022787 2.076965 1.418528 0.137902 -0.039590 -0.103846 1.202243 1.935302 1.883443 -0.416738 0.229448 -0.593622 -2.990810 -0.367095 0.277565 2.564939
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_rf/always_1/case_1/cond -0.507912 0.840162 1.177708 0.782338 0.090324 1.537235 -0.298025 -1.879082 0.164496 1.538370 -0.596434 1.307864 -0.091456 -4.101913 -2.821527 1.883065 -4.729215 0.221770 3.672259 -0.569717
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_wb_slv/assign_4/expr_1 -1.869181 -5.734768 0.461872 -1.805580 -0.833836 -0.936602 -1.799650 1.155571 0.335117 1.108463 -1.019320 0.598202 2.240850 -2.330157 -1.338059 -2.000641 -1.446905 2.179540 2.834983 2.355870
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -0.093206 -1.740351 1.207607 -0.745047 -0.112490 -0.145791 1.377249 1.750469 0.411960 -1.754756 1.060597 1.884931 -0.532652 3.079476 1.878252 1.298512 -2.080321 1.407442 -1.582407 -2.467072
wb_dma_de/always_3/if_1/stmt_1 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_sel/assign_104_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_ch_rf/always_9/stmt_1 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_wb_if/input_mast_adr -0.667595 -1.602304 -0.335607 -0.073780 -2.593591 -1.185329 -3.160675 0.076021 4.200361 0.047682 0.489052 -1.493512 1.613734 -1.560544 1.027461 -1.579457 -0.871344 1.575824 2.515254 0.470956
assert_wb_dma_ch_arb/input_req 1.467545 -1.338086 -0.860564 0.298025 -1.560718 -0.487864 0.894000 -1.082039 4.446193 -2.806248 1.170780 -0.584364 -0.627392 -4.448228 0.705952 -1.519492 -1.535129 2.661942 0.574594 0.483817
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_wb_if/input_wbm_data_i -0.214208 -3.410965 -2.457531 2.984144 1.856552 4.025335 -4.996890 -3.858168 -0.614941 -4.428303 0.399872 -1.103135 3.852893 1.800597 1.094424 -2.702668 -0.861280 -1.851424 0.707761 0.639121
wb_dma_de/wire_tsz_cnt_is_0_d 1.893615 0.986794 -0.495634 -1.854422 -0.645507 -1.906577 2.605824 -0.184701 1.627959 -1.112177 1.052703 -0.333778 -1.638648 0.349118 1.349073 0.901704 -1.710743 1.880920 -2.251620 -2.619114
wb_dma/wire_dma_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel_checker/input_ch_sel_r -0.375706 -3.044803 0.973176 2.178226 1.890303 1.879406 -0.802213 0.347559 -0.636408 -1.035930 0.602868 1.042122 1.192131 2.134478 0.722325 0.605070 -0.388498 0.154486 1.235573 -1.765056
wb_dma_ch_sel/assign_119_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_inc30r/input_in 1.838742 -2.644112 0.675232 1.033233 1.381827 -0.097227 0.127133 2.102347 2.024235 4.614763 2.849234 -3.321312 2.755487 0.410422 0.514949 1.731193 1.452047 -0.860367 4.688126 -2.417973
wb_dma_ch_pri_enc/inst_u15 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u14 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u17 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/wire_dma_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_pri_enc/inst_u11 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u10 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u13 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u12 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u19 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u18 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/assign_110_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_rf/inst_u30 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.582224 -2.065873 1.634852 3.303410 4.211574 1.568421 0.132568 0.565126 0.366685 -1.053191 1.050084 0.644979 3.839779 1.387205 1.908310 1.331070 0.067880 -2.343740 -0.975361 -1.677888
wb_dma_ch_pri_enc/wire_pri6_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_rf/assign_6_csr_we 1.073585 0.251249 0.311657 2.319563 3.679869 2.214995 2.269132 -1.719253 -1.719825 -3.302912 -0.987206 0.606399 -1.747583 -0.946776 -0.229847 -1.030101 2.618518 1.919200 -1.171528 -2.348069
wb_dma_de/assign_82_rd_ack 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_ch_sel/assign_96_valid 2.611611 1.873455 -0.450268 5.151069 4.482342 -1.436058 1.642066 -0.927279 2.009724 -3.460702 -0.797813 -2.181508 3.271328 1.097351 0.084211 -3.275958 1.639181 0.393483 0.319165 2.524445
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_de/reg_next_ch 2.338923 1.230176 1.051606 1.190453 1.983356 -0.150355 3.639278 2.190008 0.330040 -2.685729 1.132982 0.500198 0.254221 0.724030 0.830220 1.390806 0.289508 -2.214590 -2.276526 -0.248322
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.232070 -1.310591 0.077008 -0.272515 -2.614858 -0.840033 0.519744 -1.261219 0.566493 -4.158404 -0.455906 2.664264 -0.383923 0.192845 0.269205 -0.026776 -4.395080 1.629109 -2.786464 -0.881820
assert_wb_dma_ch_arb 1.467545 -1.338086 -0.860564 0.298025 -1.560718 -0.487864 0.894000 -1.082039 4.446193 -2.806248 1.170780 -0.584364 -0.627392 -4.448228 0.705952 -1.519492 -1.535129 2.661942 0.574594 0.483817
wb_dma/wire_csr 4.664117 1.606520 -1.692321 2.354139 -2.170612 1.903553 0.539074 0.235071 1.248201 -5.276669 -0.012217 1.429134 -4.924699 1.647906 -2.094665 -1.663080 0.510188 1.201205 0.275750 1.796446
wb_dma_wb_if/input_mast_din 0.432954 -2.862490 -0.432210 -0.279604 -2.666417 -1.002209 -0.315898 1.117786 -0.122141 -2.563423 0.407751 1.962926 -0.621776 2.823041 -0.141992 0.685248 -4.170659 0.736809 1.338531 1.653844
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_ch_rf/reg_sw_pointer_r 1.167019 2.562756 2.628196 1.106397 2.449821 -1.871040 1.319201 2.158989 0.411095 -4.267782 -1.074300 0.279275 2.136520 -0.418358 0.948130 1.205149 1.188910 -2.609651 -3.188293 -2.615679
wb_dma_ch_sel/assign_142_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_rf 2.816886 2.879277 -1.672706 1.208859 2.069935 -0.635747 -0.520857 -1.534450 0.548744 -0.145296 0.162501 -2.975755 1.568801 -1.092917 -0.172027 0.872374 1.578801 -3.034496 -0.247794 0.481856
wb_dma_de/assign_6_adr0_cnt_next/expr_1 0.948839 -0.257193 1.261301 1.796228 -0.921100 -0.562748 2.525493 0.282390 1.143184 2.739362 0.095566 1.464550 -1.583672 -2.683320 -2.525974 2.618330 -1.456767 1.358682 2.825334 0.982079
wb_dma_de/reg_chunk_cnt 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_de/always_23/block_1/case_1/block_4/if_1 6.052085 0.850758 -3.327221 -0.390097 -2.167934 -1.722705 1.831114 -0.975989 1.547818 -1.566404 2.223992 -1.218652 -3.971364 -0.525187 -1.090934 2.713426 -3.285398 -0.556790 2.291951 0.958143
wb_dma_de/always_23/block_1/case_1/block_3/if_1 5.595429 2.052924 -3.690189 -1.093339 -2.633178 -2.987808 0.980945 -2.013323 1.741064 -1.862222 1.281287 -2.316469 -3.398963 -0.674773 -0.989282 0.957423 -3.484346 0.828800 1.853252 -0.070124
wb_dma/input_wb0m_data_i -0.214208 -3.410965 -2.457531 2.984144 1.856552 4.025335 -4.996890 -3.858168 -0.614941 -4.428303 0.399872 -1.103135 3.852893 1.800597 1.094424 -2.702668 -0.861280 -1.851424 0.707761 0.639121
wb_dma_de/always_15/stmt_1 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma/wire_ch7_csr 3.206599 2.653438 -1.755158 0.495293 0.557363 -0.367578 -0.054341 0.893992 2.516278 -1.709060 1.205758 -1.806689 -1.374588 1.811677 1.125442 -0.481438 1.318529 -1.254917 -0.182338 0.606207
wb_dma/input_wb0_ack_i -0.141763 -1.637549 -0.686490 -0.546202 2.722521 0.828120 0.608655 2.798524 -0.588627 -3.338552 1.641220 0.651397 -0.717186 6.325039 3.511534 -0.566308 -0.215570 -0.644152 -0.309329 1.119836
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.324451 -0.763392 -0.983047 -0.048205 -0.864277 -0.530970 -2.338951 -0.985916 4.021860 -2.369194 0.487504 -2.140767 1.707436 -3.614204 1.268551 -2.628441 0.099993 0.730585 0.787824 0.313272
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.417896 -2.497961 -0.809606 1.255131 -1.347895 0.850861 -1.007951 -2.317362 2.246425 -4.489472 0.142630 0.920725 -0.012037 -3.392582 -0.022422 -1.981815 -2.571118 2.110427 0.226734 0.171959
wb_dma_ch_sel/assign_125_de_start 0.804055 2.158543 0.159337 0.980117 1.148932 -0.312077 2.944443 -0.614792 1.169033 -2.697854 1.310669 -0.083035 2.650130 -2.016976 1.053178 -0.085501 -2.943508 -2.974532 -3.622821 0.659248
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma_ch_sel/input_dma_busy 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_inc30r 2.425103 -1.752197 -0.208039 0.050581 -2.667891 -2.261257 -0.218020 2.713963 3.237072 3.116820 1.921557 -2.383473 -0.141489 -0.381998 -0.380487 1.021457 0.872825 0.803434 4.903179 1.099394
wb_dma_ch_sel/always_45/case_1 -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_sel/assign_117_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.658120 -2.488549 1.792684 1.462774 2.091756 1.146053 -0.900991 2.274681 0.398584 -3.121180 1.133780 1.414943 3.278336 2.548340 2.346565 1.079406 -0.890421 -2.790365 -1.541489 -1.463325
wb_dma/wire_ch3_adr0 0.328348 -3.199398 1.059845 -0.606153 0.212967 1.108009 1.345878 2.607756 0.845381 2.519463 1.562711 -1.152467 -0.638185 -1.878397 0.109580 0.283036 2.896881 1.753007 3.656919 -0.062031
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_de/always_6/if_1/if_1/cond 0.056381 0.443432 0.128526 -0.557969 -4.112370 -2.431812 1.749518 -0.072305 2.581739 -2.365819 -0.229340 2.198411 -0.549383 -1.884034 -0.251518 0.671686 -4.359568 0.626430 -2.228600 2.067848
wb_dma/wire_mast1_pt_out -2.596510 -2.979374 1.699982 -0.929947 -0.799487 -0.203407 0.005927 0.565820 -0.432196 -0.237045 -0.495071 2.298219 0.859560 -0.489513 0.231648 -0.713613 -2.212357 2.381182 -0.839460 -0.948379
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/always_48 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_ch_sel/always_43 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_ch_sel/always_42 4.664117 1.606520 -1.692321 2.354139 -2.170612 1.903553 0.539074 0.235071 1.248201 -5.276669 -0.012217 1.429134 -4.924699 1.647906 -2.094665 -1.663080 0.510188 1.201205 0.275750 1.796446
wb_dma_ch_sel/always_40 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_ch_sel/always_47 0.653448 -0.985166 1.655570 1.112514 -0.835545 -1.644403 1.912557 2.192085 2.123638 1.520859 1.296326 -0.266948 2.526016 -1.227517 -0.030568 2.020301 -1.705300 -1.226944 1.500140 1.009488
wb_dma_ch_sel/always_46 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_sel/always_45 -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_ch_sel/always_44 0.106815 -2.811368 0.595730 1.559935 2.785939 3.804004 -1.483742 0.439713 0.627561 1.524090 1.314688 -1.702025 1.642007 -1.646020 0.052415 -0.357216 3.173090 -0.701848 3.764501 -1.681924
wb_dma_ch_sel/assign_152_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_rf/input_ndnr 2.416187 -0.327420 -0.693418 -2.703205 -0.345141 -1.744804 0.956598 1.470625 2.541628 -2.015887 2.108125 -1.422922 -1.271111 2.010125 2.778049 0.439046 -1.065762 1.954419 -0.820889 -3.385034
wb_dma_de/always_4/if_1/stmt_1 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_wb_if/wire_wb_addr_o -0.667595 -1.602304 -0.335607 -0.073780 -2.593591 -1.185329 -3.160675 0.076021 4.200361 0.047682 0.489052 -1.493512 1.613734 -1.560544 1.027461 -1.579457 -0.871344 1.575824 2.515254 0.470956
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_sel/assign_111_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_wb_slv/assign_2_pt_sel 0.798032 -3.668139 0.159706 -4.592436 -6.479472 -0.569608 -2.031605 2.137081 0.255930 -2.602633 0.043496 1.572859 -0.734746 -0.623812 -1.675166 -0.807468 -2.741553 0.950612 -0.159128 1.555098
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 1.821735 1.996761 0.316823 1.512566 1.952888 -1.354411 2.238909 0.154342 2.468342 -2.974566 0.877034 -0.662266 2.109370 -1.417527 1.652788 0.679830 -0.783491 -2.457839 -3.064478 -0.432512
wb_dma_ch_sel/assign_144_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_de/input_pointer 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.074336 -3.027530 1.171068 0.067944 0.594107 1.712817 -1.529964 3.632442 1.354963 -4.279541 1.483237 1.075050 0.866386 2.648577 2.727582 -0.402643 0.582571 -1.293192 -0.307452 -0.875930
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -0.083753 -2.152384 1.923397 3.816613 5.081141 1.987811 1.810880 1.188021 -1.440485 -1.005088 0.623240 0.907738 2.772781 2.259133 0.923565 0.801689 1.414202 -1.410196 -0.290014 -1.184546
wb_dma_ch_rf/input_wb_rf_adr -0.387811 -3.895135 -2.016968 6.023955 -3.482934 -5.583290 -0.045886 -2.010716 -1.720381 -1.982846 1.609330 -0.433361 1.031044 1.137036 0.371831 -2.096590 3.174967 -1.773702 -0.874995 -1.504490
wb_dma_ch_sel/input_pointer0 1.611686 -1.537868 0.217325 -1.176765 0.969367 -1.102674 2.138880 0.531111 0.987698 0.914975 1.829862 -1.083124 -0.596569 1.705957 1.724963 1.595976 -0.874001 2.758708 0.506599 -4.268376
wb_dma_ch_sel/input_pointer1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/input_pointer2 -0.375706 -3.044803 0.973176 2.178226 1.890303 1.879406 -0.802213 0.347559 -0.636408 -1.035930 0.602868 1.042122 1.192131 2.134478 0.722325 0.605070 -0.388498 0.154486 1.235573 -1.765056
wb_dma_ch_sel/input_pointer3 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma_de/reg_chunk_0 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_sel/assign_151_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_sel/assign_138_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_sel/reg_am0 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma/assign_2_dma_req 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.658709 -1.484266 0.268764 -0.930225 1.538155 -0.414207 0.542950 1.347941 2.136726 1.613411 2.041599 -1.951128 -0.473746 1.600049 2.292075 1.606413 1.454145 2.050686 1.345030 -4.456951
wb_dma_ch_rf/wire_ch_csr 3.755640 1.880208 -2.736119 -0.735016 0.072207 -0.232510 1.519781 -0.205378 1.039146 -1.692295 0.728068 -2.647847 -0.950857 -2.025322 -0.886198 -1.950505 1.758162 -1.773321 -0.240285 3.664502
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.841788 -3.371344 1.064019 3.441733 -0.678033 0.621212 -2.862733 1.284664 1.927794 0.535218 0.904133 -0.701330 3.293758 0.832918 -0.755843 0.860533 -0.584575 -0.883531 5.120673 -0.484962
wb_dma_ch_sel/assign_118_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_ch_rf/input_de_adr1_we -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_wb_mast/input_mast_din 0.432954 -2.862490 -0.432210 -0.279604 -2.666417 -1.002209 -0.315898 1.117786 -0.122141 -2.563423 0.407751 1.962926 -0.621776 2.823041 -0.141992 0.685248 -4.170659 0.736809 1.338531 1.653844
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 3.539005 -1.109103 -1.138293 -1.639974 2.924038 -2.034852 -2.258985 0.504582 -1.112653 -2.607013 -0.549747 -4.236766 0.970122 0.560317 0.952142 1.185257 4.610857 -1.280740 1.783662 -2.648216
wb_dma_de/always_2/if_1/stmt_1 0.106815 -2.811368 0.595730 1.559935 2.785939 3.804004 -1.483742 0.439713 0.627561 1.524090 1.314688 -1.702025 1.642007 -1.646020 0.052415 -0.357216 3.173090 -0.701848 3.764501 -1.681924
wb_dma_de/assign_65_done/expr_1 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_ch_sel/reg_de_start_r 1.821735 1.996761 0.316823 1.512566 1.952888 -1.354411 2.238909 0.154342 2.468342 -2.974566 0.877034 -0.662266 2.109370 -1.417527 1.652788 0.679830 -0.783491 -2.457839 -3.064478 -0.432512
wb_dma_ch_rf/input_dma_rest 0.712516 -3.624296 1.741131 0.833046 0.055782 1.475993 2.923288 2.958487 -1.912424 1.384499 1.194601 1.366639 -0.406248 2.324434 -1.302816 1.031837 0.204459 1.507924 2.568674 0.633794
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.346639 -1.511664 0.323997 -0.489482 1.774958 -0.045069 4.301697 0.189573 -2.163641 1.392470 1.115736 -0.210713 -1.711283 2.116838 -0.053517 0.751108 -0.428116 3.547223 1.063143 -2.769180
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_de/wire_de_csr 0.732448 -1.797947 1.377750 -0.340058 0.908179 1.160488 2.651047 2.595665 -1.220750 -0.970981 1.238662 1.682919 -1.434988 3.446633 0.900922 1.269955 0.056555 1.208106 -0.718404 -1.808506
wb_dma_ch_sel/reg_ndnr 2.416187 -0.327420 -0.693418 -2.703205 -0.345141 -1.744804 0.956598 1.470625 2.541628 -2.015887 2.108125 -1.422922 -1.271111 2.010125 2.778049 0.439046 -1.065762 1.954419 -0.820889 -3.385034
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_sel/reg_txsz 0.568915 0.900413 -0.326062 -1.389072 0.001416 -1.839330 1.962338 -1.172000 0.510160 -0.972672 0.740205 0.801719 -0.050988 1.771598 1.623270 1.817460 -3.635125 0.501770 -3.852635 -2.787644
wb_dma_de/always_3 0.301645 -0.778492 0.163766 -1.228563 -3.081795 -3.785298 -1.137513 0.644277 3.319021 1.673639 0.948401 -2.111781 3.370618 -0.803149 0.572336 0.590655 -3.480016 0.143175 1.844230 -0.312763
wb_dma_ch_pri_enc/inst_u28 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u29 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/wire_de_adr1 0.208400 -1.607152 0.069995 -1.455297 -1.393519 -1.744112 0.747285 -0.082736 0.871002 2.105848 0.691283 -0.651896 -0.142339 -0.167581 0.117766 0.961708 -1.757138 2.536121 1.496814 -1.772795
wb_dma_ch_arb/always_2/block_1/case_1 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_de/always_18/stmt_1/expr_1 -2.954747 -1.725187 -0.410365 0.964398 0.289183 -0.639811 -2.471996 0.137829 4.041755 1.418170 1.082360 -0.385693 3.124192 2.661909 3.440204 -1.113372 -2.048837 0.618782 0.522049 2.016803
wb_dma_ch_arb/always_1/if_1 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
wb_dma_ch_pri_enc/inst_u20 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u21 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u22 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u23 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u24 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u25 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u26 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_pri_enc/inst_u27 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/wire_dma_busy 0.626064 -2.817379 1.042553 -1.277479 0.224955 -0.346316 6.186890 -1.610650 -3.130183 0.810322 -0.430951 1.605734 -1.383993 -4.157434 -2.085093 1.739902 0.335555 2.524424 -2.720264 -1.384350
wb_dma_ch_sel/reg_ack_o 0.382293 -2.428989 1.697202 1.427663 3.070837 2.045005 0.974388 2.516132 -1.618665 -2.358554 1.245397 1.202935 1.813637 3.300284 1.341665 0.990860 0.648444 -1.904035 -0.974884 -1.560432
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_rf/reg_csr_r -0.601112 0.666580 0.062095 2.249962 4.186332 4.763509 3.314363 -1.604757 -2.039453 -3.007432 0.872958 0.390428 -0.723627 -0.606622 0.906558 -2.816277 0.891502 1.145383 -1.009290 -0.204994
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
assert_wb_dma_ch_sel 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_rf/always_27/stmt_1/expr_1 2.168644 2.365875 0.546553 1.068420 2.865315 -0.564483 2.642280 1.267104 1.118037 -4.546101 0.602438 -0.459522 1.092548 0.083459 1.877803 -0.242448 1.007654 -2.335758 -3.851176 -1.012326
wb_dma_ch_sel/inst_ch2 -0.375706 -3.044803 0.973176 2.178226 1.890303 1.879406 -0.802213 0.347559 -0.636408 -1.035930 0.602868 1.042122 1.192131 2.134478 0.722325 0.605070 -0.388498 0.154486 1.235573 -1.765056
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_ch_sel/assign_122_valid 2.179423 -0.031929 -0.296482 1.657027 1.755734 0.648102 2.944094 -0.623037 2.256124 -3.314156 1.321427 -0.287110 -0.165013 -2.252447 1.076619 -0.636380 -0.012926 0.411247 -1.564705 -0.499577
wb_dma_rf/wire_dma_abort 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_de/assign_67_dma_done_all/expr_1 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
wb_dma_de/always_4/if_1/cond 1.482144 -0.189451 0.098841 1.012998 0.703136 -0.238047 3.606080 -1.202158 2.188163 -2.799318 1.025389 0.784252 -0.653932 -1.672302 1.134562 0.128748 -1.959090 1.993740 -2.462952 -1.652271
wb_dma_de/always_3/if_1/if_1/stmt_1 1.949838 -1.162282 0.369319 -1.323147 -4.170979 -3.595688 -0.137390 1.569507 2.606998 0.973777 0.988977 -1.202163 1.493309 -0.513631 -0.899753 1.657302 -3.572444 0.461119 2.843687 0.000126
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.661091 -1.684314 -0.489841 2.189651 0.498322 1.482135 1.287770 -0.558555 3.433896 -2.994228 1.260348 -0.616658 -0.028248 -5.212198 0.108155 -1.829749 0.770391 0.815413 1.292977 1.801711
assert_wb_dma_ch_arb/input_advance 1.467545 -1.338086 -0.860564 0.298025 -1.560718 -0.487864 0.894000 -1.082039 4.446193 -2.806248 1.170780 -0.584364 -0.627392 -4.448228 0.705952 -1.519492 -1.535129 2.661942 0.574594 0.483817
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.448189 -2.766787 0.895780 2.448507 1.802877 2.150276 -0.125048 0.386873 1.276068 -1.211059 0.693029 -0.077144 1.826025 -2.457180 0.452049 -1.139099 1.502217 -0.122674 1.554112 0.602620
wb_dma_ch_rf/reg_ch_tot_sz_r -0.098889 0.878078 -0.907417 -1.146973 -2.339252 -3.745669 2.265277 -2.147653 1.883147 0.342169 -0.123680 1.861414 -0.096665 0.607729 0.614525 2.473037 -5.356738 1.003304 -4.296761 -0.009692
wb_dma_ch_rf/wire_ch_adr0 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_ch_rf/wire_ch_adr1 -1.267557 -1.426268 -0.887316 -0.514579 0.101929 -2.610050 -2.205935 -3.429384 1.419797 1.301869 0.181837 -1.677745 2.534104 -0.056129 1.536019 0.050797 -3.237918 2.019557 0.498017 -4.149560
wb_dma_ch_sel/assign_10_pri3 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma/wire_ch0_adr1 -1.959046 -1.445255 0.374946 0.677185 -0.443518 -0.971551 -2.105039 -1.092575 3.140902 0.556647 -0.000770 -0.833235 2.967482 -1.822381 1.503502 -0.990311 -1.283632 1.236313 0.578718 -0.635795
wb_dma_ch_pri_enc/wire_pri24_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/input_dma_rest_i 0.712516 -3.624296 1.741131 0.833046 0.055782 1.475993 2.923288 2.958487 -1.912424 1.384499 1.194601 1.366639 -0.406248 2.324434 -1.302816 1.031837 0.204459 1.507924 2.568674 0.633794
wb_dma_inc30r/assign_1_out 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_sel/assign_133_req_p0 1.138759 2.029082 -1.574507 -1.093698 0.845053 -0.415569 -0.996887 -2.383149 3.456254 -1.351484 0.095278 -2.604231 -0.852081 -2.097621 2.005568 -2.069759 2.280691 2.169727 -2.150651 -3.272604
wb_dma_de/always_23/block_1/case_1/block_1 3.518029 4.454066 -2.999622 -1.334459 0.682988 -0.317838 2.298163 -0.204088 1.652786 -4.660091 2.406628 -2.220927 -1.270193 -0.017227 1.990146 -1.759440 -2.441276 -2.431222 -2.105966 1.913293
wb_dma_inc30r/reg_out_r 2.973962 -0.949939 0.319343 1.858016 -3.447543 -1.396070 -1.844909 -0.136233 3.449893 3.261050 1.520037 -0.904561 2.596046 0.055713 -2.682198 2.614818 -3.574444 -0.857053 3.761264 -1.593454
wb_dma/wire_pointer2 -0.375706 -3.044803 0.973176 2.178226 1.890303 1.879406 -0.802213 0.347559 -0.636408 -1.035930 0.602868 1.042122 1.192131 2.134478 0.722325 0.605070 -0.388498 0.154486 1.235573 -1.765056
wb_dma/wire_pointer3 0.450796 -2.170732 1.361369 1.128213 2.487351 2.028112 3.116406 1.531524 -1.738894 -0.008579 0.976968 1.138131 -1.082737 2.060317 0.290002 0.606953 1.219032 1.747113 0.586968 -1.549250
wb_dma/wire_pointer0 1.611686 -1.537868 0.217325 -1.176765 0.969367 -1.102674 2.138880 0.531111 0.987698 0.914975 1.829862 -1.083124 -0.596569 1.705957 1.724963 1.595976 -0.874001 2.758708 0.506599 -4.268376
wb_dma/wire_pointer1 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma/wire_mast0_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_rf/always_26 1.167019 2.562756 2.628196 1.106397 2.449821 -1.871040 1.319201 2.158989 0.411095 -4.267782 -1.074300 0.279275 2.136520 -0.418358 0.948130 1.205149 1.188910 -2.609651 -3.188293 -2.615679
wb_dma_ch_rf/always_27 2.168644 2.365875 0.546553 1.068420 2.865315 -0.564483 2.642280 1.267104 1.118037 -4.546101 0.602438 -0.459522 1.092548 0.083459 1.877803 -0.242448 1.007654 -2.335758 -3.851176 -1.012326
wb_dma_ch_sel/assign_144_req_p0/expr_1 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_rf/wire_ch_am0_we 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma_ch_rf/always_25 -0.015798 -0.774887 2.954544 1.268297 -0.449470 -2.422407 1.079355 1.563534 0.915706 1.573823 -0.251970 0.106189 3.089180 -2.830282 -1.162334 2.939729 -1.341099 -1.250586 1.778623 -1.085276
wb_dma/wire_dma_rest 0.712516 -3.624296 1.741131 0.833046 0.055782 1.475993 2.923288 2.958487 -1.912424 1.384499 1.194601 1.366639 -0.406248 2.324434 -1.302816 1.031837 0.204459 1.507924 2.568674 0.633794
wb_dma_wb_mast/input_mast_adr -0.667595 -1.602304 -0.335607 -0.073780 -2.593591 -1.185329 -3.160675 0.076021 4.200361 0.047682 0.489052 -1.493512 1.613734 -1.560544 1.027461 -1.579457 -0.871344 1.575824 2.515254 0.470956
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.257336 -2.149160 1.039193 0.852948 2.408737 1.509090 0.583723 2.171102 2.271583 1.120075 2.033239 -0.772583 -0.755817 1.364329 2.162194 1.664745 2.944630 1.427450 1.613686 -3.345186
wb_dma_ch_sel/always_44/case_1 0.106815 -2.811368 0.595730 1.559935 2.785939 3.804004 -1.483742 0.439713 0.627561 1.524090 1.314688 -1.702025 1.642007 -1.646020 0.052415 -0.357216 3.173090 -0.701848 3.764501 -1.681924
wb_dma/wire_ch0_am0 0.555276 -2.734545 -0.945978 3.419596 -1.055533 0.928965 0.223411 -0.485951 1.990367 -0.420781 0.894899 1.063137 -0.875193 -0.374148 -0.457036 -0.437976 -1.284409 1.409037 3.013886 3.752927
wb_dma/wire_ch0_am1 0.653448 -0.985166 1.655570 1.112514 -0.835545 -1.644403 1.912557 2.192085 2.123638 1.520859 1.296326 -0.266948 2.526016 -1.227517 -0.030568 2.020301 -1.705300 -1.226944 1.500140 1.009488
wb_dma_ch_rf/always_19/if_1 -0.892500 -0.347846 1.058332 1.930284 -1.397024 -0.569752 2.282269 -1.284273 0.989556 0.094588 -0.727537 2.738126 -0.350470 -1.570210 -0.889990 1.228663 -2.756761 1.445984 -1.357539 0.573337
wb_dma_ch_rf/always_20/if_1/block_1/if_1 1.196274 -2.229072 -0.185647 3.677814 2.169821 2.945568 0.191177 0.223255 1.182872 1.048838 1.081055 -0.765009 -0.387452 -2.255069 -0.805925 -0.285197 3.193782 -0.031852 4.182549 1.827812
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 2.032504 1.920515 -4.169782 3.720377 4.510903 -1.169891 2.718055 -4.541382 0.643811 -1.208611 -0.164117 -1.596104 -2.918379 3.103955 1.142016 -2.935609 -0.949803 4.197184 1.168324 2.173536
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -2.075015 -3.125396 -0.328857 0.954949 0.721825 0.534850 -1.187241 1.280406 2.402350 1.415591 1.784617 0.351702 1.996706 3.744738 2.706179 -0.295565 -1.701617 0.236324 1.557266 2.867522
wb_dma_de/always_3/if_1 0.301645 -0.778492 0.163766 -1.228563 -3.081795 -3.785298 -1.137513 0.644277 3.319021 1.673639 0.948401 -2.111781 3.370618 -0.803149 0.572336 0.590655 -3.480016 0.143175 1.844230 -0.312763
wb_dma_ch_rf/assign_16_ch_adr1_we -1.423374 -0.914203 -0.160143 -1.173098 -0.356378 -2.559229 -1.058051 -1.537839 2.608214 2.153301 0.472848 -1.985291 2.810742 -0.711684 1.994504 -0.251226 -2.239949 2.127371 0.135005 -2.610499
wb_dma_wb_if/wire_wbm_data_o -0.510008 -5.926422 0.048386 -1.146498 -2.947626 0.293924 -1.063510 -0.849984 0.675272 2.143748 -0.182604 -0.172750 1.951359 -3.129899 -2.113171 0.648091 -1.461888 1.635295 3.742572 2.144785
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.850247 -1.088668 -0.557479 -0.711709 -1.000722 -1.122233 1.868818 -0.166684 4.656474 -2.587281 1.734331 -0.998210 -0.785416 -3.086962 1.817571 -0.999861 -1.225522 3.100905 -0.359619 -1.128036
wb_dma_ch_sel/always_48/case_1/stmt_1 3.822018 0.818409 -1.155712 -3.227845 0.466462 -1.245077 -0.253356 2.297273 1.764072 -1.475128 2.028592 -4.340547 -0.870679 0.991831 2.056329 -0.877765 2.856364 0.490522 0.981226 -3.643454
assert_wb_dma_ch_arb/input_grant0 1.467545 -1.338086 -0.860564 0.298025 -1.560718 -0.487864 0.894000 -1.082039 4.446193 -2.806248 1.170780 -0.584364 -0.627392 -4.448228 0.705952 -1.519492 -1.535129 2.661942 0.574594 0.483817
wb_dma_ch_pri_enc/wire_pri18_out 0.770086 -2.340752 1.111817 0.568147 1.575814 0.727398 2.232157 1.206971 1.067960 -1.438058 1.602323 0.711914 -0.197879 1.294789 1.845793 0.847115 -0.442998 1.886755 -0.441395 -2.820839
wb_dma_ch_sel/assign_156_req_p0 1.235659 0.545643 -0.765285 1.327443 1.671597 -0.063872 0.866642 -1.577278 3.088776 -3.406984 0.802045 -1.248126 1.234248 -2.669740 1.778981 -1.644665 -0.186264 0.165198 -1.872619 -0.681263
wb_dma_ch_rf/reg_ch_err 2.417644 -1.207049 -0.345297 0.922525 2.045912 0.887736 1.387720 0.803511 2.728280 -3.049264 2.048551 -1.362219 0.025313 -0.851184 2.004417 -0.811926 1.158166 0.605949 0.149907 -1.292882
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.530191 -2.061670 1.087231 -0.351791 -0.261846 -0.551370 3.038776 0.938184 2.538173 -0.581682 1.486634 0.717250 -0.752211 -0.786004 1.561637 0.808817 -1.248659 3.201327 -0.569059 -2.145012
wb_dma_wb_slv/input_wb_addr_i 1.971020 -2.956060 -0.048416 1.427928 1.830910 2.971515 -5.263628 -1.166962 -3.692401 -5.351294 -0.477995 0.635308 1.968589 -3.338742 -3.299378 -2.655499 -0.930645 -2.995604 1.432364 -2.175770
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.260697 0.137884 0.169422 -0.489230 -0.171252 -0.604718 2.966166 0.250975 1.273268 -3.160097 0.928712 1.273311 -1.353223 0.676150 1.431738 0.325795 -2.117882 1.526373 -2.916995 -1.604156
