$date
	Wed Jun 11 12:46:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_4bit_tb $end
$var wire 1 ! alb $end
$var wire 1 " agb $end
$var wire 1 # aeb $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ! alb $end
$var wire 1 " agb $end
$var wire 1 # aeb $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
0#
1!
b1111 %
b1111 '
#20
b1010 %
b1010 '
b101 $
b101 &
#30
b1100 %
b1100 '
b11 $
b11 &
#40
b111 %
b111 '
1"
0!
b1110 $
b1110 &
#50
