/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_bvnm_intr2_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 2:42p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_bvnm_intr2_1.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 2:42p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_BVNM_INTR2_1_H__
#define BCHP_BVNM_INTR2_1_H__

/***************************************************************************
 *BVNM_INTR2_1 - BVN Middle Interrupt Controller 1 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNM_INTR2_1_R5F_STATUS             0x00627100 /* R5f interrupt Status Register */
#define BCHP_BVNM_INTR2_1_R5F_SET                0x00627104 /* R5f interrupt Set Register */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR              0x00627108 /* R5f interrupt Clear Register */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS        0x0062710c /* R5f interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET           0x00627110 /* R5f interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR         0x00627114 /* R5f interrupt Mask Clear Register */
#define BCHP_BVNM_INTR2_1_PCI_STATUS             0x00627118 /* PCI interrupt Status Register */
#define BCHP_BVNM_INTR2_1_PCI_SET                0x0062711c /* PCI interrupt Set Register */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR              0x00627120 /* PCI interrupt Clear Register */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS        0x00627124 /* PCI interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET           0x00627128 /* PCI interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR         0x0062712c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_STATUS :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved0_MASK                0xe0000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved0_SHIFT               29

/* BVNM_INTR2_1 :: R5F_STATUS :: MDI_2_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_BVB_IN_INTR_MASK        0x10000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_BVB_IN_INTR_SHIFT       28
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MDI_2_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_IT_READY_INTR_MASK      0x08000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_IT_READY_INTR_SHIFT     27
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: HSCL_2_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_2_INTR_MASK              0x04000000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_2_INTR_SHIFT             26
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved1 [25:18] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved1_MASK                0x03fc0000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved1_SHIFT               18

/* BVNM_INTR2_1 :: R5F_STATUS :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_2_ERR_INTR_MASK           0x00020000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_2_ERR_INTR_SHIFT          17
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved2 [16:09] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved2_MASK                0x0001fe00
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved2_SHIFT               9

/* BVNM_INTR2_1 :: R5F_STATUS :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_RIGHT_INTR_MASK        0x00000100
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_RIGHT_INTR_SHIFT       8
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_RIGHT_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_LEFT_INTR_MASK         0x00000080
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_LEFT_INTR_SHIFT        7
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_LEFT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_BOTTOM_INTR_MASK       0x00000040
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_BOTTOM_INTR_SHIFT      6
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_BOTTOM_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_TOP_INTR_MASK          0x00000020
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_TOP_INTR_SHIFT         5
#define BCHP_BVNM_INTR2_1_R5F_STATUS_LBOX_3_TOP_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved3 [04:00] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved3_MASK                0x0000001f
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved3_SHIFT               0

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_SET :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved0_MASK                   0xe0000000
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved0_SHIFT                  29

/* BVNM_INTR2_1 :: R5F_SET :: MDI_2_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_BVB_IN_INTR_MASK           0x10000000
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_BVB_IN_INTR_SHIFT          28
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MDI_2_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_IT_READY_INTR_MASK         0x08000000
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_IT_READY_INTR_SHIFT        27
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: HSCL_2_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_2_INTR_MASK                 0x04000000
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_2_INTR_SHIFT                26
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_2_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved1 [25:18] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved1_MASK                   0x03fc0000
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved1_SHIFT                  18

/* BVNM_INTR2_1 :: R5F_SET :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_2_ERR_INTR_MASK              0x00020000
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_2_ERR_INTR_SHIFT             17
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved2 [16:09] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved2_MASK                   0x0001fe00
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved2_SHIFT                  9

/* BVNM_INTR2_1 :: R5F_SET :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_RIGHT_INTR_MASK           0x00000100
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_RIGHT_INTR_SHIFT          8
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_RIGHT_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_LEFT_INTR_MASK            0x00000080
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_LEFT_INTR_SHIFT           7
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_LEFT_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_BOTTOM_INTR_MASK          0x00000040
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_BOTTOM_INTR_SHIFT         6
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_BOTTOM_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_TOP_INTR_MASK             0x00000020
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_TOP_INTR_SHIFT            5
#define BCHP_BVNM_INTR2_1_R5F_SET_LBOX_3_TOP_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved3 [04:00] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved3_MASK                   0x0000001f
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved3_SHIFT                  0

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved0_MASK                 0xe0000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved0_SHIFT                29

/* BVNM_INTR2_1 :: R5F_CLEAR :: MDI_2_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_BVB_IN_INTR_MASK         0x10000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_BVB_IN_INTR_SHIFT        28
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MDI_2_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_IT_READY_INTR_MASK       0x08000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_IT_READY_INTR_SHIFT      27
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: HSCL_2_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_2_INTR_MASK               0x04000000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_2_INTR_SHIFT              26
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_2_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved1 [25:18] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved1_MASK                 0x03fc0000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved1_SHIFT                18

/* BVNM_INTR2_1 :: R5F_CLEAR :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_2_ERR_INTR_MASK            0x00020000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_2_ERR_INTR_SHIFT           17
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved2 [16:09] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved2_MASK                 0x0001fe00
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved2_SHIFT                9

/* BVNM_INTR2_1 :: R5F_CLEAR :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_RIGHT_INTR_MASK         0x00000100
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_RIGHT_INTR_SHIFT        8
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_RIGHT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_LEFT_INTR_MASK          0x00000080
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_LEFT_INTR_SHIFT         7
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_LEFT_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_BOTTOM_INTR_MASK        0x00000040
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_BOTTOM_INTR_SHIFT       6
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_BOTTOM_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_TOP_INTR_MASK           0x00000020
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_TOP_INTR_SHIFT          5
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_LBOX_3_TOP_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved3 [04:00] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved3_MASK                 0x0000001f
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved3_SHIFT                0

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved0_MASK           0xe0000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved0_SHIFT          29

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MDI_2_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_BVB_IN_INTR_MASK   0x10000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_BVB_IN_INTR_SHIFT  28
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MDI_2_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_IT_READY_INTR_MASK 0x08000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_IT_READY_INTR_SHIFT 27
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: HSCL_2_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_2_INTR_MASK         0x04000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_2_INTR_SHIFT        26
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_2_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved1 [25:18] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved1_MASK           0x03fc0000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved1_SHIFT          18

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_2_ERR_INTR_MASK      0x00020000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_2_ERR_INTR_SHIFT     17
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved2 [16:09] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved2_MASK           0x0001fe00
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved2_SHIFT          9

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_RIGHT_INTR_MASK   0x00000100
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_RIGHT_INTR_SHIFT  8
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_LEFT_INTR_MASK    0x00000080
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_LEFT_INTR_SHIFT   7
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_LEFT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_BOTTOM_INTR_MASK  0x00000040
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_BOTTOM_INTR_SHIFT 6
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_TOP_INTR_MASK     0x00000020
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_TOP_INTR_SHIFT    5
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_LBOX_3_TOP_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved3 [04:00] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved3_MASK           0x0000001f
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved3_SHIFT          0

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved0_MASK              0xe0000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved0_SHIFT             29

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MDI_2_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_BVB_IN_INTR_MASK      0x10000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_BVB_IN_INTR_SHIFT     28
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MDI_2_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_IT_READY_INTR_MASK    0x08000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_IT_READY_INTR_SHIFT   27
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: HSCL_2_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_2_INTR_MASK            0x04000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_2_INTR_SHIFT           26
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_2_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved1 [25:18] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved1_MASK              0x03fc0000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved1_SHIFT             18

/* BVNM_INTR2_1 :: R5F_MASK_SET :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_2_ERR_INTR_MASK         0x00020000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_2_ERR_INTR_SHIFT        17
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved2 [16:09] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved2_MASK              0x0001fe00
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved2_SHIFT             9

/* BVNM_INTR2_1 :: R5F_MASK_SET :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_RIGHT_INTR_MASK      0x00000100
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_RIGHT_INTR_SHIFT     8
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_RIGHT_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_LEFT_INTR_MASK       0x00000080
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_LEFT_INTR_SHIFT      7
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_LEFT_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_BOTTOM_INTR_MASK     0x00000040
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_BOTTOM_INTR_SHIFT    6
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_BOTTOM_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_TOP_INTR_MASK        0x00000020
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_TOP_INTR_SHIFT       5
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_LBOX_3_TOP_INTR_DEFAULT     0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved3 [04:00] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved3_MASK              0x0000001f
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved3_SHIFT             0

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved0_MASK            0xe0000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved0_SHIFT           29

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MDI_2_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_BVB_IN_INTR_MASK    0x10000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_BVB_IN_INTR_SHIFT   28
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MDI_2_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_IT_READY_INTR_MASK  0x08000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_IT_READY_INTR_SHIFT 27
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: HSCL_2_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_2_INTR_MASK          0x04000000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_2_INTR_SHIFT         26
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_2_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved1 [25:18] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved1_MASK            0x03fc0000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved1_SHIFT           18

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_2_ERR_INTR_MASK       0x00020000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_2_ERR_INTR_SHIFT      17
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved2 [16:09] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved2_MASK            0x0001fe00
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved2_SHIFT           9

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_RIGHT_INTR_MASK    0x00000100
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_RIGHT_INTR_SHIFT   8
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_LEFT_INTR_MASK     0x00000080
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_LEFT_INTR_SHIFT    7
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_LEFT_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_BOTTOM_INTR_MASK   0x00000040
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_BOTTOM_INTR_SHIFT  6
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_TOP_INTR_MASK      0x00000020
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_TOP_INTR_SHIFT     5
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_LBOX_3_TOP_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved3 [04:00] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved3_MASK            0x0000001f
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved3_SHIFT           0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_STATUS :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved0_MASK                0xe0000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved0_SHIFT               29

/* BVNM_INTR2_1 :: PCI_STATUS :: MDI_2_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_BVB_IN_INTR_MASK        0x10000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_BVB_IN_INTR_SHIFT       28
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MDI_2_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_IT_READY_INTR_MASK      0x08000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_IT_READY_INTR_SHIFT     27
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: HSCL_2_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_2_INTR_MASK              0x04000000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_2_INTR_SHIFT             26
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved1 [25:18] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved1_MASK                0x03fc0000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved1_SHIFT               18

/* BVNM_INTR2_1 :: PCI_STATUS :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_2_ERR_INTR_MASK           0x00020000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_2_ERR_INTR_SHIFT          17
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved2 [16:09] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved2_MASK                0x0001fe00
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved2_SHIFT               9

/* BVNM_INTR2_1 :: PCI_STATUS :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_RIGHT_INTR_MASK        0x00000100
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_RIGHT_INTR_SHIFT       8
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_RIGHT_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_LEFT_INTR_MASK         0x00000080
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_LEFT_INTR_SHIFT        7
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_LEFT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_BOTTOM_INTR_MASK       0x00000040
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_BOTTOM_INTR_SHIFT      6
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_BOTTOM_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_TOP_INTR_MASK          0x00000020
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_TOP_INTR_SHIFT         5
#define BCHP_BVNM_INTR2_1_PCI_STATUS_LBOX_3_TOP_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved3 [04:00] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved3_MASK                0x0000001f
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved3_SHIFT               0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_SET :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved0_MASK                   0xe0000000
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved0_SHIFT                  29

/* BVNM_INTR2_1 :: PCI_SET :: MDI_2_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_BVB_IN_INTR_MASK           0x10000000
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_BVB_IN_INTR_SHIFT          28
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MDI_2_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_IT_READY_INTR_MASK         0x08000000
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_IT_READY_INTR_SHIFT        27
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: HSCL_2_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_2_INTR_MASK                 0x04000000
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_2_INTR_SHIFT                26
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_2_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved1 [25:18] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved1_MASK                   0x03fc0000
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved1_SHIFT                  18

/* BVNM_INTR2_1 :: PCI_SET :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_2_ERR_INTR_MASK              0x00020000
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_2_ERR_INTR_SHIFT             17
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved2 [16:09] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved2_MASK                   0x0001fe00
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved2_SHIFT                  9

/* BVNM_INTR2_1 :: PCI_SET :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_RIGHT_INTR_MASK           0x00000100
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_RIGHT_INTR_SHIFT          8
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_RIGHT_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_LEFT_INTR_MASK            0x00000080
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_LEFT_INTR_SHIFT           7
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_LEFT_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_BOTTOM_INTR_MASK          0x00000040
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_BOTTOM_INTR_SHIFT         6
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_BOTTOM_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_TOP_INTR_MASK             0x00000020
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_TOP_INTR_SHIFT            5
#define BCHP_BVNM_INTR2_1_PCI_SET_LBOX_3_TOP_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved3 [04:00] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved3_MASK                   0x0000001f
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved3_SHIFT                  0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved0_MASK                 0xe0000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved0_SHIFT                29

/* BVNM_INTR2_1 :: PCI_CLEAR :: MDI_2_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_BVB_IN_INTR_MASK         0x10000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_BVB_IN_INTR_SHIFT        28
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MDI_2_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_IT_READY_INTR_MASK       0x08000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_IT_READY_INTR_SHIFT      27
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: HSCL_2_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_2_INTR_MASK               0x04000000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_2_INTR_SHIFT              26
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_2_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved1 [25:18] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved1_MASK                 0x03fc0000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved1_SHIFT                18

/* BVNM_INTR2_1 :: PCI_CLEAR :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_2_ERR_INTR_MASK            0x00020000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_2_ERR_INTR_SHIFT           17
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved2 [16:09] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved2_MASK                 0x0001fe00
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved2_SHIFT                9

/* BVNM_INTR2_1 :: PCI_CLEAR :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_RIGHT_INTR_MASK         0x00000100
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_RIGHT_INTR_SHIFT        8
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_RIGHT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_LEFT_INTR_MASK          0x00000080
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_LEFT_INTR_SHIFT         7
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_LEFT_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_BOTTOM_INTR_MASK        0x00000040
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_BOTTOM_INTR_SHIFT       6
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_BOTTOM_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_TOP_INTR_MASK           0x00000020
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_TOP_INTR_SHIFT          5
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_LBOX_3_TOP_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved3 [04:00] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved3_MASK                 0x0000001f
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved3_SHIFT                0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved0_MASK           0xe0000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved0_SHIFT          29

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MDI_2_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_BVB_IN_INTR_MASK   0x10000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_BVB_IN_INTR_SHIFT  28
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MDI_2_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_IT_READY_INTR_MASK 0x08000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_IT_READY_INTR_SHIFT 27
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: HSCL_2_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_2_INTR_MASK         0x04000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_2_INTR_SHIFT        26
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_2_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved1 [25:18] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved1_MASK           0x03fc0000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved1_SHIFT          18

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_2_ERR_INTR_MASK      0x00020000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_2_ERR_INTR_SHIFT     17
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved2 [16:09] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved2_MASK           0x0001fe00
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved2_SHIFT          9

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_RIGHT_INTR_MASK   0x00000100
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_RIGHT_INTR_SHIFT  8
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_LEFT_INTR_MASK    0x00000080
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_LEFT_INTR_SHIFT   7
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_LEFT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_BOTTOM_INTR_MASK  0x00000040
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_BOTTOM_INTR_SHIFT 6
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_TOP_INTR_MASK     0x00000020
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_TOP_INTR_SHIFT    5
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_LBOX_3_TOP_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved3 [04:00] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved3_MASK           0x0000001f
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved3_SHIFT          0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved0_MASK              0xe0000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved0_SHIFT             29

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MDI_2_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_BVB_IN_INTR_MASK      0x10000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_BVB_IN_INTR_SHIFT     28
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MDI_2_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_IT_READY_INTR_MASK    0x08000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_IT_READY_INTR_SHIFT   27
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: HSCL_2_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_2_INTR_MASK            0x04000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_2_INTR_SHIFT           26
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_2_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved1 [25:18] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved1_MASK              0x03fc0000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved1_SHIFT             18

/* BVNM_INTR2_1 :: PCI_MASK_SET :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_2_ERR_INTR_MASK         0x00020000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_2_ERR_INTR_SHIFT        17
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved2 [16:09] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved2_MASK              0x0001fe00
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved2_SHIFT             9

/* BVNM_INTR2_1 :: PCI_MASK_SET :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_RIGHT_INTR_MASK      0x00000100
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_RIGHT_INTR_SHIFT     8
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_RIGHT_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_LEFT_INTR_MASK       0x00000080
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_LEFT_INTR_SHIFT      7
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_LEFT_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_BOTTOM_INTR_MASK     0x00000040
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_BOTTOM_INTR_SHIFT    6
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_BOTTOM_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_TOP_INTR_MASK        0x00000020
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_TOP_INTR_SHIFT       5
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_LBOX_3_TOP_INTR_DEFAULT     0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved3 [04:00] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved3_MASK              0x0000001f
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved3_SHIFT             0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved0_MASK            0xe0000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved0_SHIFT           29

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MDI_2_BVB_IN_INTR [28:28] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_BVB_IN_INTR_MASK    0x10000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_BVB_IN_INTR_SHIFT   28
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MDI_2_IT_READY_INTR [27:27] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_IT_READY_INTR_MASK  0x08000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_IT_READY_INTR_SHIFT 27
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: HSCL_2_INTR [26:26] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_2_INTR_MASK          0x04000000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_2_INTR_SHIFT         26
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_2_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved1 [25:18] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved1_MASK            0x03fc0000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved1_SHIFT           18

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: DNR_2_ERR_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_2_ERR_INTR_MASK       0x00020000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_2_ERR_INTR_SHIFT      17
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved2 [16:09] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved2_MASK            0x0001fe00
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved2_SHIFT           9

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: LBOX_3_RIGHT_INTR [08:08] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_RIGHT_INTR_MASK    0x00000100
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_RIGHT_INTR_SHIFT   8
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: LBOX_3_LEFT_INTR [07:07] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_LEFT_INTR_MASK     0x00000080
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_LEFT_INTR_SHIFT    7
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_LEFT_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: LBOX_3_BOTTOM_INTR [06:06] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_BOTTOM_INTR_MASK   0x00000040
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_BOTTOM_INTR_SHIFT  6
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: LBOX_3_TOP_INTR [05:05] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_TOP_INTR_MASK      0x00000020
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_TOP_INTR_SHIFT     5
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_LBOX_3_TOP_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved3 [04:00] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved3_MASK            0x0000001f
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved3_SHIFT           0

#endif /* #ifndef BCHP_BVNM_INTR2_1_H__ */

/* End of File */
