Solution:

module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    wire tmp1_1, tmp1_2, tmp2_1, tmp2_2;
    assign tmp1_1 = p1a& p1b& p1c;
    assign tmp1_2 = p1d& p1e& p1f;
    assign p1y = tmp1_1|tmp1_2;
    
    assign tmp2_1 = p2a& p2b;
    assign tmp2_2 = p2c& p2d;
    assign p2y = tmp2_1|tmp2_2;

endmodule
