OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/amit/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/seq_detector/runs/RUN_2025.05.06_16.09.42/results/cts/seq_detector_mealy.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Propagating all clocks
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _15_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.06    0.04    0.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10    0.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.26 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.07    0.36    0.62 v _15_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[0] (net)
                  0.07    0.00    0.62 v _08_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.05    0.66 ^ _08_/Y (sky130_fd_sc_hd__inv_2)
                                         _03_ (net)
                  0.03    0.00    0.66 ^ _10_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.03    0.04    0.71 v _10_/Y (sky130_fd_sc_hd__o21ai_1)
                                         next_state[1] (net)
                  0.03    0.00    0.71 v _16_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.71   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.06    0.04    0.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.11    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.29 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.54   clock uncertainty
                         -0.02    0.52   clock reconvergence pessimism
                         -0.04    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _15_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.07    0.11    2.11 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.07    0.00    2.11 v _13_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.05    2.16 ^ _13_/Y (sky130_fd_sc_hd__inv_2)
                                         _00_ (net)
                  0.03    0.00    2.16 ^ _15_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.16   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.06    0.04    0.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.11    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.29 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.54   clock uncertainty
                          0.00    0.54   clock reconvergence pessimism
                          0.31    0.85   library removal time
                                  0.85   data required time
-----------------------------------------------------------------------------
                                  0.85   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  1.31   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _16_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.07    0.11    2.11 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.07    0.00    2.11 v _14_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.05    2.16 ^ _14_/Y (sky130_fd_sc_hd__inv_2)
                                         _01_ (net)
                  0.03    0.00    2.16 ^ _16_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.16   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.06    0.04    0.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.11    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.29 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.54   clock uncertainty
                          0.00    0.54   clock reconvergence pessimism
                          0.31    0.85   library removal time
                                  0.85   data required time
-----------------------------------------------------------------------------
                                  0.85   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  1.31   slack (MET)


Startpoint: din (input port clocked by clk)
Endpoint: _15_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v din (in)
                                         din (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.08    0.11    2.11 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.08    0.00    2.11 v _06_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    2.20 v _06_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _02_ (net)
                  0.03    0.00    2.20 v _07_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    2.28 v _07_/X (sky130_fd_sc_hd__clkbuf_1)
                                         next_state[0] (net)
                  0.03    0.00    2.28 v _15_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.06    0.04    0.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.18 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.11    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.29 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    0.54   clock uncertainty
                          0.00    0.54   clock reconvergence pessimism
                         -0.04    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                  1.78   slack (MET)


Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dout (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.06    0.04    0.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.26 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.01    0.06    0.31    0.57 ^ _16_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[1] (net)
                  0.06    0.00    0.57 ^ _11_/B (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.14    0.71 ^ _11_/X (sky130_fd_sc_hd__and3b_1)
                                         _05_ (net)
                  0.05    0.00    0.71 ^ _12_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.09    0.79 ^ _12_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.06    0.00    0.79 ^ output3/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.19    0.99 ^ output3/X (sky130_fd_sc_hd__buf_2)
                                         dout (net)
                  0.17    0.00    0.99 ^ dout (out)
                                  0.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)



worst slack corner Typical: 0.2275
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: din (input port clocked by clk)
Endpoint: dout (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v din (in)
                                         din (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.08    0.12    2.12 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.08    0.00    2.12 v _11_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.22    2.34 ^ _11_/X (sky130_fd_sc_hd__and3b_1)
                                         _05_ (net)
                  0.05    0.00    2.34 ^ _12_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    2.44 ^ _12_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.06    0.00    2.44 ^ output3/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    2.66 ^ output3/X (sky130_fd_sc_hd__buf_2)
                                         dout (net)
                  0.17    0.00    2.66 ^ dout (out)
                                  2.66   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.66   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: din (input port clocked by clk)
Endpoint: _15_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ din (in)
                                         din (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.15    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.15    0.00    2.17 ^ _06_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.11    2.28 ^ _06_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _02_ (net)
                  0.04    0.00    2.28 ^ _07_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    2.36 ^ _07_/X (sky130_fd_sc_hd__clkbuf_1)
                                         next_state[0] (net)
                  0.04    0.00    2.36 ^ _15_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.36   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.06    0.04   10.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00   10.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.12   10.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.26 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   10.01   clock uncertainty
                          0.00   10.01   clock reconvergence pessimism
                         -0.06    9.95   library setup time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                  7.59   slack (MET)


Startpoint: din (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ din (in)
                                         din (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.15    0.16    2.17 ^ input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.15    0.00    2.17 ^ _09_/C (sky130_fd_sc_hd__nand3b_1)
     1    0.00    0.06    0.09    2.26 v _09_/Y (sky130_fd_sc_hd__nand3b_1)
                                         _04_ (net)
                  0.06    0.00    2.26 v _10_/B1 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.09    0.07    2.34 ^ _10_/Y (sky130_fd_sc_hd__o21ai_1)
                                         next_state[1] (net)
                  0.09    0.00    2.34 ^ _16_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.34   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.06    0.04   10.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00   10.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.12   10.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10   10.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.26 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   10.01   clock uncertainty
                          0.00   10.01   clock reconvergence pessimism
                         -0.07    9.94   library setup time
                                  9.94   data required time
-----------------------------------------------------------------------------
                                  9.94   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  7.60   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _16_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.07    0.12    2.12 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.07    0.00    2.12 v _14_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.06    2.18 ^ _14_/Y (sky130_fd_sc_hd__inv_2)
                                         _01_ (net)
                  0.03    0.00    2.18 ^ _16_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.06    0.04   10.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00   10.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.12   10.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10   10.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.26 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   10.01   clock uncertainty
                          0.00   10.01   clock reconvergence pessimism
                          0.23   10.24   library recovery time
                                 10.24   data required time
-----------------------------------------------------------------------------
                                 10.24   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _15_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.07    0.12    2.12 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.07    0.00    2.12 v _13_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.06    2.18 ^ _13_/Y (sky130_fd_sc_hd__inv_2)
                                         _00_ (net)
                  0.03    0.00    2.18 ^ _15_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.06    0.04   10.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00   10.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.12   10.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.16 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10   10.26 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.26 ^ _15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   10.01   clock uncertainty
                          0.00   10.01   clock reconvergence pessimism
                          0.23   10.24   library recovery time
                                 10.24   data required time
-----------------------------------------------------------------------------
                                 10.24   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)



worst slack corner Typical: 5.0947
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: reset (input port clocked by clk)
Endpoint: _16_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v reset (in)
                                         reset (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.07    0.12    2.12 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.07    0.00    2.12 v _14_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.06    2.18 ^ _14_/Y (sky130_fd_sc_hd__inv_2)
                                         _01_ (net)
                  0.03    0.00    2.18 ^ _16_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.06    0.04   10.04 ^ clk (in)
                                         clk (net)
                  0.06    0.00   10.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.12   10.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.16 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.00    0.03    0.10   10.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.26 ^ _16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   10.01   clock uncertainty
                          0.00   10.01   clock reconvergence pessimism
                          0.23   10.24   library recovery time
                                 10.24   data required time
-----------------------------------------------------------------------------
                                 10.24   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  8.06   slack (MET)


Startpoint: din (input port clocked by clk)
Endpoint: dout (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v din (in)
                                         din (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.08    0.12    2.12 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.08    0.00    2.12 v _11_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.22    2.34 ^ _11_/X (sky130_fd_sc_hd__and3b_1)
                                         _05_ (net)
                  0.05    0.00    2.34 ^ _12_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.10    2.44 ^ _12_/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.06    0.00    2.44 ^ output3/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.21    2.66 ^ output3/X (sky130_fd_sc_hd__buf_2)
                                         dout (net)
                  0.17    0.00    2.66 ^ dout (out)
                                  2.66   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.66   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.67e-06   2.61e-07   2.43e-11   8.93e-06  13.0%
Combinational          8.81e-07   1.19e-06   3.41e-11   2.08e-06   3.0%
Clock                  5.05e-05   7.16e-06   2.18e-10   5.76e-05  84.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.00e-05   8.62e-06   2.77e-10   6.87e-05 100.0%
                          87.5%      12.5%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
   0.29 source latency _15_/CLK ^
  -0.26 target latency _16_/CLK ^
   0.25 clock uncertainty
  -0.02 CRPR
--------------
   0.26 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 5.09

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.23
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 294 u^2 4% utilization.
area_report_end
check_nonpropagated_clocks
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/seq_detector/runs/RUN_2025.05.06_16.09.42/results/signoff/seq_detector_mealy.sdf'…
Writing timing model to '/openlane/designs/seq_detector/runs/RUN_2025.05.06_16.09.42/results/signoff/seq_detector_mealy.lib'…
