<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="enable_dpaclk_to_lvdsout" TYPE="String" VALUE="off|on" DEFAULT_VALUE="off" />
		<PARAMETER NAME="tx_output_path_delay_engineering_bits" TYPE="Integer" VALUE="-1..3" DEFAULT_VALUE="-1" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="arriaii_lvds_transmitter" />
		<PARAMETER NAME="differential_drive" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="preemphasis_setting" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="channel_width" TYPE="INTEGER" VALUE="10" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="vod_setting" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="is_used_as_outclk" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="use_post_dpa_serial_data_input" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="use_falling_clock_edge" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="use_serial_data_input" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="invert_clock" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="bypass_serializer" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="clk0" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="enable0" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="serialdatain" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="postdpaserialdatain" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="dpaclkin" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="datain" TYPE="INPUT" WIDTH="10" DEFAULT_VALUE="0" />
		<PORT NAME="dataout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="serialfdbkout" TYPE="OUTPUT" DEFAULT_VALUE="0" />
		<PORT NAME="observableout" TYPE="OUTPUT" WIDTH="3" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
