###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       242283   # Number of WRITE/WRITEP commands
num_reads_done                 =       773529   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       581587   # Number of read row buffer hits
num_read_cmds                  =       773525   # Number of READ/READP commands
num_writes_done                =       242288   # Number of read requests issued
num_write_row_hits             =       207776   # Number of write row buffer hits
num_act_cmds                   =       227342   # Number of ACT commands
num_pre_cmds                   =       227311   # Number of PRE commands
num_ondemand_pres              =       202137   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9477171   # Cyles of rank active rank.0
rank_active_cycles.1           =      9237849   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       522829   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       762151   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       960423   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12041   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6506   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1543   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1307   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1904   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2206   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2906   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4975   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1428   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20578   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          418   # Write cmd latency (cycles)
write_latency[40-59]           =          717   # Write cmd latency (cycles)
write_latency[60-79]           =         1250   # Write cmd latency (cycles)
write_latency[80-99]           =         2343   # Write cmd latency (cycles)
write_latency[100-119]         =         3751   # Write cmd latency (cycles)
write_latency[120-139]         =         5831   # Write cmd latency (cycles)
write_latency[140-159]         =         8093   # Write cmd latency (cycles)
write_latency[160-179]         =         9972   # Write cmd latency (cycles)
write_latency[180-199]         =        11270   # Write cmd latency (cycles)
write_latency[200-]            =       198612   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       278520   # Read request latency (cycles)
read_latency[40-59]            =        92226   # Read request latency (cycles)
read_latency[60-79]            =       114150   # Read request latency (cycles)
read_latency[80-99]            =        51651   # Read request latency (cycles)
read_latency[100-119]          =        39618   # Read request latency (cycles)
read_latency[120-139]          =        33750   # Read request latency (cycles)
read_latency[140-159]          =        20544   # Read request latency (cycles)
read_latency[160-179]          =        15641   # Read request latency (cycles)
read_latency[180-199]          =        12175   # Read request latency (cycles)
read_latency[200-]             =       115250   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.20948e+09   # Write energy
read_energy                    =  3.11885e+09   # Read energy
act_energy                     =  6.22008e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.50958e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.65832e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91375e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76442e+09   # Active standby energy rank.1
average_read_latency           =      124.396   # Average read request latency (cycles)
average_interarrival           =      9.84406   # Average request interarrival latency (cycles)
total_energy                   =  1.79499e+10   # Total energy (pJ)
average_power                  =      1794.99   # Average power (mW)
average_bandwidth              =      8.66831   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       243996   # Number of WRITE/WRITEP commands
num_reads_done                 =       765911   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       552573   # Number of read row buffer hits
num_read_cmds                  =       765907   # Number of READ/READP commands
num_writes_done                =       243998   # Number of read requests issued
num_write_row_hits             =       189493   # Number of write row buffer hits
num_act_cmds                   =       269021   # Number of ACT commands
num_pre_cmds                   =       268995   # Number of PRE commands
num_ondemand_pres              =       245207   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9384069   # Cyles of rank active rank.0
rank_active_cycles.1           =      9353346   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       615931   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       646654   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       954216   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12251   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6499   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1591   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1330   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1900   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2268   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2897   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5076   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1329   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20552   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           28   # Write cmd latency (cycles)
write_latency[20-39]           =          353   # Write cmd latency (cycles)
write_latency[40-59]           =          564   # Write cmd latency (cycles)
write_latency[60-79]           =         1070   # Write cmd latency (cycles)
write_latency[80-99]           =         1984   # Write cmd latency (cycles)
write_latency[100-119]         =         3205   # Write cmd latency (cycles)
write_latency[120-139]         =         5191   # Write cmd latency (cycles)
write_latency[140-159]         =         7315   # Write cmd latency (cycles)
write_latency[160-179]         =         8960   # Write cmd latency (cycles)
write_latency[180-199]         =        10453   # Write cmd latency (cycles)
write_latency[200-]            =       204873   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       264924   # Read request latency (cycles)
read_latency[40-59]            =        86014   # Read request latency (cycles)
read_latency[60-79]            =       121604   # Read request latency (cycles)
read_latency[80-99]            =        51901   # Read request latency (cycles)
read_latency[100-119]          =        40176   # Read request latency (cycles)
read_latency[120-139]          =        33794   # Read request latency (cycles)
read_latency[140-159]          =        20532   # Read request latency (cycles)
read_latency[160-179]          =        15768   # Read request latency (cycles)
read_latency[180-199]          =        12503   # Read request latency (cycles)
read_latency[200-]             =       118691   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.21803e+09   # Write energy
read_energy                    =  3.08814e+09   # Read energy
act_energy                     =  7.36041e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.95647e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.10394e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85566e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83649e+09   # Active standby energy rank.1
average_read_latency           =      126.414   # Average read request latency (cycles)
average_interarrival           =      9.90165   # Average request interarrival latency (cycles)
total_energy                   =   1.8045e+10   # Total energy (pJ)
average_power                  =       1804.5   # Average power (mW)
average_bandwidth              =      8.61789   # Average bandwidth
