

================================================================
== Vivado HLS Report for 'CMFinterrupt2'
================================================================
* Date:           Tue Aug 25 18:01:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CMFinterrupt2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.810|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|    31|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    15|
|Register         |        -|      -|     18|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     18|    46|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |  ~0  |
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_76_p2  |     +    |      0|  0|  23|          16|           1|
    |tmp_fu_59_p2    |    xor   |      0|  0|   8|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  31|          17|           2|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_aux_saida2_loc_phi_fu_48_p4  |  15|          3|   16|         48|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  15|          3|   16|         48|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------+----+----+-----+-----------+
    |    Name    | FF | LUT| Bits| Const Bits|
    +------------+----+----+-----+-----------+
    |ap_CS_fsm   |   1|   0|    1|          0|
    |aux_saida2  |  16|   0|   16|          0|
    |aux_sinc    |   1|   0|    1|          0|
    +------------+----+----+-----+-----------+
    |Total       |  18|   0|   18|          0|
    +------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | CMFinterrupt2 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | CMFinterrupt2 | return value |
|ap_start       |  in |    1| ap_ctrl_hs | CMFinterrupt2 | return value |
|ap_done        | out |    1| ap_ctrl_hs | CMFinterrupt2 | return value |
|ap_idle        | out |    1| ap_ctrl_hs | CMFinterrupt2 | return value |
|ap_ready       | out |    1| ap_ctrl_hs | CMFinterrupt2 | return value |
|sinc           |  in |    1|   ap_none  |      sinc     |    scalar    |
|Saida1         | out |   16|   ap_vld   |     Saida1    |    pointer   |
|Saida1_ap_vld  | out |    1|   ap_vld   |     Saida1    |    pointer   |
|Saida2         | out |   16|   ap_vld   |     Saida2    |    pointer   |
|Saida2_ap_vld  | out |    1|   ap_vld   |     Saida2    |    pointer   |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %sinc) nounwind, !map !7"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %Saida1) nounwind, !map !13"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %Saida2) nounwind, !map !19"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @CMFinterrupt2_str) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sinc_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %sinc) nounwind" [CMFinterrupt2.c:4]   --->   Operation 6 'read' 'sinc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %Saida1, i16 5) nounwind" [CMFinterrupt2.c:11]   --->   Operation 7 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%aux_sinc_load = load i1* @aux_sinc, align 1" [CMFinterrupt2.c:14]   --->   Operation 8 'load' 'aux_sinc_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.94ns)   --->   "%tmp = xor i1 %aux_sinc_load, %sinc_read" [CMFinterrupt2.c:14]   --->   Operation 9 'xor' 'tmp' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%aux_saida2_load = load i16* @aux_saida2, align 2" [CMFinterrupt2.c:20]   --->   Operation 10 'load' 'aux_saida2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.66ns)   --->   "br i1 %tmp, label %1, label %._crit_edge" [CMFinterrupt2.c:14]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.66>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store i1 %sinc_read, i1* @aux_sinc, align 1" [CMFinterrupt2.c:19]   --->   Operation 12 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.14ns)   --->   "%tmp_1 = add i16 %aux_saida2_load, 1" [CMFinterrupt2.c:20]   --->   Operation 13 'add' 'tmp_1' <Predicate = (tmp)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "store i16 %tmp_1, i16* @aux_saida2, align 2" [CMFinterrupt2.c:20]   --->   Operation 14 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.66ns)   --->   "br label %._crit_edge"   --->   Operation 15 'br' <Predicate = (tmp)> <Delay = 1.66>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%aux_saida2_loc = phi i16 [ %tmp_1, %1 ], [ %aux_saida2_load, %0 ]" [CMFinterrupt2.c:20]   --->   Operation 16 'phi' 'aux_saida2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %Saida2, i16 %aux_saida2_loc) nounwind" [CMFinterrupt2.c:23]   --->   Operation 17 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [CMFinterrupt2.c:26]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sinc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Saida1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Saida2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ aux_sinc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ aux_saida2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2      (specbitsmap  ) [ 00]
StgValue_3      (specbitsmap  ) [ 00]
StgValue_4      (specbitsmap  ) [ 00]
StgValue_5      (spectopmodule) [ 00]
sinc_read       (read         ) [ 00]
StgValue_7      (write        ) [ 00]
aux_sinc_load   (load         ) [ 00]
tmp             (xor          ) [ 01]
aux_saida2_load (load         ) [ 00]
StgValue_11     (br           ) [ 00]
StgValue_12     (store        ) [ 00]
tmp_1           (add          ) [ 00]
StgValue_14     (store        ) [ 00]
StgValue_15     (br           ) [ 00]
aux_saida2_loc  (phi          ) [ 00]
StgValue_17     (write        ) [ 00]
StgValue_18     (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sinc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sinc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Saida1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Saida1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Saida2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Saida2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="aux_sinc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_sinc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="aux_saida2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_saida2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CMFinterrupt2_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="sinc_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sinc_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="StgValue_7_write_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="16" slack="0"/>
<pin id="33" dir="0" index="2" bw="4" slack="0"/>
<pin id="34" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="StgValue_17_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="0" index="2" bw="16" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="45" class="1005" name="aux_saida2_loc_reg_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="47" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="aux_saida2_loc (phireg) "/>
</bind>
</comp>

<comp id="48" class="1004" name="aux_saida2_loc_phi_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="16" slack="0"/>
<pin id="52" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="aux_saida2_loc/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="aux_sinc_load_load_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="0"/>
<pin id="57" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aux_sinc_load/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="tmp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="aux_saida2_load_load_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aux_saida2_load/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="StgValue_12_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="StgValue_14_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="16" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="18" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="20" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="43"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="54"><net_src comp="48" pin="4"/><net_sink comp="38" pin=2"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="63"><net_src comp="55" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="24" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="69"><net_src comp="65" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="74"><net_src comp="24" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="65" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="76" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="87"><net_src comp="76" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Saida1 | {1 }
	Port: Saida2 | {1 }
	Port: aux_sinc | {1 }
	Port: aux_saida2 | {1 }
 - Input state : 
	Port: CMFinterrupt2 : sinc | {1 }
	Port: CMFinterrupt2 : aux_sinc | {1 }
	Port: CMFinterrupt2 : aux_saida2 | {1 }
  - Chain level:
	State 1
		tmp : 1
		StgValue_11 : 1
		tmp_1 : 1
		StgValue_14 : 2
		aux_saida2_loc : 2
		StgValue_17 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |       tmp_1_fu_76       |    0    |    23   |
|----------|-------------------------|---------|---------|
|    xor   |        tmp_fu_59        |    0    |    8    |
|----------|-------------------------|---------|---------|
|   read   |   sinc_read_read_fu_24  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  StgValue_7_write_fu_30 |    0    |    0    |
|          | StgValue_17_write_fu_38 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    31   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|aux_saida2_loc_reg_45|   16   |
+---------------------+--------+
|        Total        |   16   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   31   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   16   |    -   |
+-----------+--------+--------+
|   Total   |   16   |   31   |
+-----------+--------+--------+
