\hypertarget{struct_c_o_m_p___common___type_def}{}\doxysection{COMP\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_o_m_p___common___type_def}\index{COMP\_Common\_TypeDef@{COMP\_Common\_TypeDef}}


{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_o_m_p___common___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01586}{1586}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_c_o_m_p___common___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_c_o_m_p___common___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{COMP\_Common\_TypeDef@{COMP\_Common\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!COMP\_Common\_TypeDef@{COMP\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

COMP control and status register, used for bits common to several COMP instances, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01588}{1588}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
