module module_0 (
    output [id_1 : 1] id_2,
    output id_3
);
  logic id_4 (
      1'b0,
      1'b0,
      id_1
  );
endmodule
