// Seed: 3450552928
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1[1] = {-1, 1};
  logic [1 : -1] id_3;
  ;
  assign id_3[1 : $realtime] = id_2;
  wor id_4;
  assign id_4 = -1 - 1'h0;
endmodule
module module_1 #(
    parameter id_14 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  inout logic [7:0] id_15;
  inout wire _id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_15,
      id_11
  );
  output logic [7:0] id_1;
  generate
    assign id_1[id_14] = -1'b0;
  endgenerate
  assign id_16 = id_4;
  assign id_15[-1] = -1;
endmodule
