// Seed: 560116475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  logic id_8 = (1) & {{-1, id_1[!1 :-1|1'h0|""], -1, "", -1} {-1}};
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  inout logic [7:0] id_1;
  assign id_1[-1] = id_1;
endmodule
