

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/twolevel601/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
0a37da3ad6873a903dc8df34001cb7ef  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=dct8x8.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG "
Parsing file _cuobjdump_complete_output_RE1Rln
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: dct8x8.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: dct8x8.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x407500, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x108 to 0x10c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x10c to 0x110 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x110 to 0x114 (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x114 to 0x118 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x118 to 0x11c (global memory space) 7
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x11c to 0x120 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 8
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42803_32_non_const_block572" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42933_32_non_const_block2700" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43466_32_non_const_block4828" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bd0 (_1.ptx:1861) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (_1.ptx:1906) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34d0 (_1.ptx:2208) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (_1.ptx:2250) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43608_32_non_const_block7020" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3690 (_1.ptx:2295) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3768 (_1.ptx:2340) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3f88 (_1.ptx:2642) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2684) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 9
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4188 (_1.ptx:2740) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4198 (_1.ptx:2745) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4280 (_1.ptx:2789) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x42a8 (_1.ptx:2797) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_tWeZ4p"
Running: cat _ptx_tWeZ4p | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_UUUryu
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_UUUryu --output-file  /dev/null 2> _ptx_tWeZ4pinfo"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=12, lmem=0, smem=0, cmem=468
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_tWeZ4p _ptx2_UUUryu _ptx_tWeZ4pinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x407470, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x4073e0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x407350, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x4072c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x407230, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x40718e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x4070a2, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635380; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635680; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635684; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635688; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x63568c; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635690; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635694; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x635698; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6356a0; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: cudaMallocPitch (width = 2048)

GPGPU-Sim PTX: cudaLaunch for 0x0x4072c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15CUDAkernel2IDCTPfi' to stream 0, gridDim= (16,32,1) blockDim = (8,4,2) 
kernel '_Z15CUDAkernel2IDCTPfi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 57600 (ipc=115.2) sim_rate=19200 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 13:14:06 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(13,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(15,6,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 254720 (ipc=127.4) sim_rate=63680 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 13:14:07 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(7,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(6,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 426016 (ipc=106.5) sim_rate=85203 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 13:14:08 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(7,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(6,3,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 712512 (ipc=129.5) sim_rate=118752 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 13:14:09 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(14,1,0) tid=(7,3,1)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(6,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1081184 (ipc=154.5) sim_rate=154454 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 13:14:10 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(15,4,0) tid=(7,3,1)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(8,6,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1352576 (ipc=169.1) sim_rate=169072 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 13:14:11 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(14,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8589,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8590,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8679,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8680,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8685,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8686,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8715,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(8716,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8727,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8727,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8728,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(8728,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8728,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8729,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8751,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(8752,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8752,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(8753,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8757,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8758,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(13,6,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8759,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8763,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(8764,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8811,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8811,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8811,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8812,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(8812,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8812,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8817,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(8818,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8823,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(8824,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8835,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8836,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8837,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8838,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8841,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8842,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8847,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8847,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(8848,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8848,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8859,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8860,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (8871,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8871,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(8872,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8872,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8877,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8878,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8878,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8879,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8883,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(8884,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8885,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8886,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8888,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8889,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8895,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8895,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8896,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8896,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8901,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8901,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8902,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8902,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8902,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8903,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8904,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(8905,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8908,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8909,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8913,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8916,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(8917,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (8919,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(8920,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8925,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(8926,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8931,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8932,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8933,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8934,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8937,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8938,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8938,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8938,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8939,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(8939,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8945,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8946,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8949,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8950,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(8951,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8951,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(8952,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,9,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8961,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(8962,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8962,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8963,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8969,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8970,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8973,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(8974,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8991,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8992,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8992,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(8993,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8994,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8995,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8997,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(8998,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8998,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8999,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1723136 (ipc=191.5) sim_rate=191459 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 13:14:12 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9003,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9004,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9005,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9006,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9009,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9010,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9013,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9014,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9014,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9014,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9015,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(9015,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9015,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9016,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9016,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9017,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9021,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9021,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9022,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9022,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9033,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9033,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9034,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9034,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9040,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9041,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9041,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9042,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9047,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9048,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9054,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9055,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9059,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(9060,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,7,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9107,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9108,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (9165,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(9166,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (9256,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(9257,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (9265,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(9266,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9290,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9291,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (9318,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(9319,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9324,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(9325,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9372,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9373,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (9378,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(9379,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(6,12,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (9388,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(9389,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9400,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9401,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9408,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9409,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9432,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9433,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9455,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9456,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (9458,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(9459,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9479,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(9480,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (9523,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(9524,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9551,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9552,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9558,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (9558,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9559,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(9559,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (9564,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(9565,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (9590,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(9591,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (9596,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(9597,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9598,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9599,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9604,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (9604,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9605,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(9605,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (9605,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(9606,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (9612,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(9613,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (9626,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(9627,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (9632,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(9633,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9644,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9645,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (9671,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(9672,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (9678,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(9679,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (9681,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(9682,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (9694,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(9695,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (9701,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(9702,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (9704,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(9705,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (9711,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(9712,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (9756,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(9757,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(10,14,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (9943,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(9944,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2021024 (ipc=202.1) sim_rate=202102 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 13:14:13 2016
GPGPU-Sim uArch: Shader 12 finished CTA #6 (10034,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(10035,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (10054,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(10055,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (10079,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(10080,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (10104,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(10105,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(8,8,0) tid=(7,3,1)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(10,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2246496 (ipc=195.3) sim_rate=204226 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 13:14:14 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(6,10,0) tid=(7,3,1)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(5,10,0) tid=(7,3,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,11,0) tid=(7,3,1)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(12,7,0) tid=(7,3,1)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(8,9,0) tid=(7,3,1)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(12,12,0) tid=(7,3,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(8,9,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2951776 (ipc=236.1) sim_rate=245981 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 13:14:15 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12546,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12547,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(14,9,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12598,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12599,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12642,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12643,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12661,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12662,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12680,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12681,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12709,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(12710,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12711,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12712,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(6,11,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12829,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12830,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12835,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12835,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12836,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(12836,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12838,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12839,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12845,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(12846,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12877,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12878,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12878,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12879,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12895,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(12896,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12911,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12912,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (12928,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(12929,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (12951,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(12952,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12957,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12958,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12965,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12966,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,10,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3195104 (ipc=245.8) sim_rate=245777 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 13:14:16 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13031,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13032,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13041,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13042,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13067,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13068,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13095,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13096,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13113,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13114,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13157,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13158,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13165,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13166,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (13178,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(13179,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13179,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13180,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13190,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13191,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (13209,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(13210,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (13231,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(13232,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13239,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13240,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,10,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13271,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13272,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13297,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13298,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13302,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13303,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13309,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13310,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13331,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13332,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (13337,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(13338,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13369,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13370,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (13373,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(13374,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13376,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13377,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13394,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13395,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13400,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13401,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13405,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13406,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13417,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13418,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13419,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13420,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13423,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13424,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13435,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13436,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13443,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13444,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13449,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13450,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13453,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(13454,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (13455,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(13456,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13456,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13457,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13459,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(13460,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13463,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13464,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13466,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13467,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13471,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13472,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (13477,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(13478,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13482,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13483,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (13483,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(13484,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (13496,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(13497,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 3391840 (ipc=251.2) sim_rate=242274 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 13:14:17 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,13,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (13502,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(13503,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13503,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(13504,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (13507,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(13508,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13515,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13516,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13521,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13522,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (13525,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(13526,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13527,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13528,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13539,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13540,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13546,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13546,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13546,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13547,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13547,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13547,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13547,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13548,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13549,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13550,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13555,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13556,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (13566,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(13567,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13569,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13570,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13571,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(13572,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13581,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13582,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13589,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13590,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13595,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13596,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13604,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13605,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13632,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13633,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13661,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13662,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13679,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13680,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (13681,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (13681,0), 7 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(13,13,0) tid=(7,3,1)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(13682,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(13682,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (13816,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(13817,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13850,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13851,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (13936,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(13937,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(3,13,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (13993,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(13994,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14095,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(14096,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (14227,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(14228,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (14243,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(14244,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (14271,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(14272,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(12,19,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (14319,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(14320,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (14390,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(14391,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (14455,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(14456,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14471,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14472,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14499,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14500,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3733856 (ipc=257.5) sim_rate=248923 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 13:14:18 2016
GPGPU-Sim uArch: Shader 7 finished CTA #6 (14514,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(14515,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (14620,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(14621,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (14627,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(14628,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (14634,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(14635,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (14657,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(14658,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (14724,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(14725,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (14730,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(14731,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (14756,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(14757,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,14,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (14819,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(14820,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (14899,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(14900,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (14915,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(14916,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (14940,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(14941,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (14960,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(14961,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (14972,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(14973,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (15000,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(15001,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (15049,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(15050,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (15327,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(15328,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (15356,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(15357,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,22,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3897728 (ipc=251.5) sim_rate=243608 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 13:14:19 2016
GPGPU-Sim uArch: Shader 9 finished CTA #6 (15518,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(15519,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(12,15,0) tid=(7,3,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(8,17,0) tid=(7,3,1)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(11,18,0) tid=(7,3,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,16,0) tid=(7,3,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(15,15,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 4450368 (ipc=269.7) sim_rate=261786 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 13:14:20 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(11,19,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16627,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16628,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(15,17,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16730,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(16731,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16790,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16791,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16824,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16825,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16829,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16830,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(10,18,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16859,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(16860,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16865,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(16866,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (16910,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(16911,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16926,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16927,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16931,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(16932,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16948,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(16949,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16966,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16967,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(8,18,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 4801184 (ipc=282.4) sim_rate=266732 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 13:14:21 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17012,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(17013,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17055,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17056,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17060,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17061,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17095,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(17096,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17108,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17109,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17117,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17118,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17154,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17155,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(8,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17190,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17191,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17198,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(17199,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (17205,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(17206,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17225,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17226,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17228,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17229,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17242,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17243,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17254,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17255,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17257,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17258,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17280,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17281,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17286,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(17287,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17289,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17290,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17343,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17344,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17348,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17349,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(14,22,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17400,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17401,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17402,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(17403,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17432,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17433,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17450,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(17451,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17492,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17493,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17493,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17494,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17496,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17497,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17502,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(17503,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17518,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(17519,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17526,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(17527,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17544,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17545,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (17550,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(17551,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (17574,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(17575,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17584,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17584,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(17585,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(17585,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17596,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(17597,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17602,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(17603,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17603,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17604,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17608,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17609,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17611,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17612,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17626,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(17627,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (17641,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(17642,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17643,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(17644,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17659,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17660,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17682,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(17683,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(3,25,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17708,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(17709,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17718,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(17719,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17759,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17760,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (17762,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(17763,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17790,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(17791,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17802,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17803,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17810,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17811,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17814,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17815,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17830,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17830,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17831,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(17831,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17832,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17832,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17832,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17833,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(17833,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(17833,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (17846,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(17847,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17865,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17866,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17872,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(17873,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17878,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17879,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17879,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17880,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17882,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17883,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17906,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(17907,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17920,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(17921,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17922,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(17923,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17929,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17930,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17931,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(17932,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17935,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(17936,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (17961,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(17962,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17999,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18000,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 5191904 (ipc=288.4) sim_rate=273258 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 13:14:22 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(4,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (18018,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(18019,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18026,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(18027,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18031,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18032,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18032,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(18033,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18035,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18036,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18087,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18088,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(5,21,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18364,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(18365,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18428,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(18429,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (18459,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(18460,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 5335712 (ipc=288.4) sim_rate=266785 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 13:14:23 2016
GPGPU-Sim uArch: Shader 14 finished CTA #6 (18639,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(18640,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,22,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (18738,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(18739,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (19028,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(19029,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19071,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(19072,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (19074,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(19075,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,22,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (19187,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(19188,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (19235,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(19236,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (19385,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(19386,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (19388,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(19389,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (19444,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(19445,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (19482,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(19483,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19484,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(19485,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 5574912 (ipc=285.9) sim_rate=265472 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 13:14:24 2016
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19505,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(19506,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(0,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (19567,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(19568,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (19568,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(19569,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (19616,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(19617,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (19621,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(19622,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (19661,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(19662,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (19714,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(19715,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (19721,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(19722,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (19757,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(19758,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(14,28,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (19979,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(19980,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (20080,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(20081,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(7,24,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (20235,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(20236,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (20267,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(20268,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (20298,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(20299,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (20356,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(20357,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(8,22,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 5958784 (ipc=290.7) sim_rate=270853 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 13:14:25 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(12,24,0) tid=(7,3,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(15,24,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (20716,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(20717,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20726,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20727,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(4,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (20903,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(20904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20921,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(20922,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20939,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(20940,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20948,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(20949,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20969,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20970,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(11,25,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20996,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(20997,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 6302112 (ipc=300.1) sim_rate=274004 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 13:14:26 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21006,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21007,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,28,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21147,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(21148,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21151,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(21152,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (21204,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(21205,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21219,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21220,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21225,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21226,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21227,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(21228,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21228,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(21229,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21262,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21263,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (21269,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(21270,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(0,31,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21290,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(21291,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21291,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21292,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21373,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21393,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21394,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21395,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21396,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21402,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(21403,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(2,28,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21476,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21477,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21490,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(21491,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (21523,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21523,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(21524,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21524,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21539,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21540,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (21584,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(21585,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21592,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21593,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21599,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21600,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21605,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21629,0), 7 CTAs running
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(1,27,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21662,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21700,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (21721,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21744,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21761,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (21769,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21781,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21782,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21804,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21822,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (21847,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21852,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21869,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (21879,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21889,0), 5 CTAs running
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(10,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21930,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21933,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21939,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21945,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21977,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (21983,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 6811680 (ipc=309.6) sim_rate=283820 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 13:14:27 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22011,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (22021,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (22025,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22029,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22031,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22032,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22037,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (22051,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22094,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22099,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22101,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22105,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22111,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22123,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22152,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22168,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22171,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22209,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22216,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22217,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22227,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22233,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (22276,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (22298,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22298,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22320,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22350,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22410,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22423,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22432,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22478,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22480,0), 2 CTAs running
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(13,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22638,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (22816,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22983,0), 5 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (23147,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (23178,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (23288,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 7077280 (ipc=301.2) sim_rate=283091 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 13:14:28 2016
GPGPU-Sim uArch: Shader 13 finished CTA #7 (23552,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (23569,0), 3 CTAs running
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,29,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23648,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (23652,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (23741,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (23750,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (23947,0), 5 CTAs running
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(9,29,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (24080,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (24137,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (24147,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (24149,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (24182,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (24188,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24194,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (24258,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (24264,0), 1 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(12,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (24384,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (24494,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24596,0), 1 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(5,30,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (24755,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (24779,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24787,0), 3 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(9,30,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24962,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 7509280 (ipc=300.4) sim_rate=288818 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 13:14:29 2016
GPGPU-Sim uArch: Shader 5 finished CTA #6 (25020,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (25027,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (25027,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25029,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25063,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25083,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (25091,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25134,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (25191,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25220,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25233,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (25234,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25243,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25255,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25270,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (25320,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25341,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25366,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 3 finished CTA #6 (25380,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25503,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25545,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25556,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25569,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25577,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25587,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25600,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25630,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25641,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25660,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (25672,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: GPU detected kernel '_Z15CUDAkernel2IDCTPfi' finished on shader 4.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z15CUDAkernel2IDCTPfi 
kernel_launch_uid = 1 
gpu_sim_cycle = 25673
gpu_sim_insn = 7569408
gpu_ipc =     294.8392
gpu_tot_sim_cycle = 25673
gpu_tot_sim_insn = 7569408
gpu_tot_ipc =     294.8392
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 1247
gpu_stall_icnt2sh    = 4014
gpu_total_sim_rate=291131

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 118784
	L1I_total_cache_misses = 2710
	L1I_total_cache_miss_rate = 0.0228
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1184, Miss = 732, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 367
	L1D_cache_core[1]: Access = 1056, Miss = 625, Miss_rate = 0.592, Pending_hits = 0, Reservation_fails = 1501
	L1D_cache_core[2]: Access = 1120, Miss = 676, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 1098
	L1D_cache_core[3]: Access = 1024, Miss = 599, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 1641
	L1D_cache_core[4]: Access = 1152, Miss = 681, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 1340
	L1D_cache_core[5]: Access = 1056, Miss = 651, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 1581
	L1D_cache_core[6]: Access = 1152, Miss = 779, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 753
	L1D_cache_core[7]: Access = 1088, Miss = 690, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 1244
	L1D_cache_core[8]: Access = 1088, Miss = 633, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 1121
	L1D_cache_core[9]: Access = 1056, Miss = 627, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 1617
	L1D_cache_core[10]: Access = 1088, Miss = 660, Miss_rate = 0.607, Pending_hits = 0, Reservation_fails = 1280
	L1D_cache_core[11]: Access = 1056, Miss = 679, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 1234
	L1D_cache_core[12]: Access = 1024, Miss = 686, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 1666
	L1D_cache_core[13]: Access = 1088, Miss = 722, Miss_rate = 0.664, Pending_hits = 0, Reservation_fails = 1119
	L1D_cache_core[14]: Access = 1152, Miss = 760, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 607
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 10200
	L1D_total_cache_miss_rate = 0.6226
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 18169
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 600
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2726
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8616
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15443
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 116074
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2710
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1155, 1155, 1155, 1155, 1155, 1155, 1155, 1155, 924, 924, 924, 924, 1155, 1155, 924, 924, 
gpgpu_n_tot_thrd_icount = 7569408
gpgpu_n_tot_w_icount = 236544
gpgpu_n_stall_shd_mem = 18169
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 1572864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18169
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34902	W0_Idle:125287	W0_Scoreboard:365583	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1114112 {136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1800 {8:225,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 30600 {136:225,}
maxmrqlatency = 119 
maxdqlatency = 0 
maxmflatency = 432 
averagemflatency = 234 
max_icnt2mem_latency = 281 
max_icnt2sh_latency = 25672 
mrq_lat_table:7329 	339 	287 	399 	1048 	719 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7378 	9036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9692 	2030 	1186 	2959 	758 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5235 	2741 	241 	5 	0 	0 	0 	0 	0 	320 	3520 	4352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      7941      7700      9272      9325      7934      8102      8311      8240      8503      8563     11490     11937     12153     12164     12284     12336 
dram[1]:      4845      9207      9316      9316      7977      8147      8183      8300      8524      8573     11630     11786     12171     12156     12279     12378 
dram[2]:      4859      9216      9288      9313      8105      8214      8163      8261      8547      8567     11756     11860     12165     12193     12202     12330 
dram[3]:      5413      9235      9288      9338      8135      8197      8137      8307      8557      8598     11775     12003     12160     12210     12274     12345 
dram[4]:      6203      9235      9297      9363      7945      8237      8188      8365      8481      8840     11847     12035     12120     12266     12343     12264 
dram[5]:      6915      9012      9332      9335      7969      8232      8222      8437      8470      8884     11793     12085     12135     12306     12314     12440 
average row accesses per activate:
dram[0]: 13.400000 22.000000 32.000000 32.000000  4.666667  4.666667  3.764706  3.764706  4.000000  3.764706  3.878788  3.878788  2.844445  3.368421  3.368421  2.909091 
dram[1]: 16.750000 32.000000 32.000000 32.000000  5.250000  4.200000  4.000000  3.555556  3.368421  4.740741  4.000000  3.657143  3.047619  4.129032  2.976744  3.459460 
dram[2]: 22.000000 32.000000 32.000000 32.000000  4.666667  4.400000  4.000000  3.555556  3.878788  4.413793  3.657143  3.657143  3.282051  2.844445  3.200000  2.976744 
dram[3]: 22.000000 32.000000 32.000000 32.000000  6.000000  4.400000  3.368421  4.266667  4.740741  3.121951  3.459460  3.657143  3.878788  2.723404  3.878788  2.723404 
dram[4]: 22.000000 32.000000 32.000000 32.000000  4.200000  5.500000  3.555556  3.555556  3.657143  3.121951  3.657143  3.459460  2.723404  3.282051  2.844445  2.782609 
dram[5]: 22.000000 21.666666 32.000000 32.000000  6.000000  4.000000  4.266667  4.000000  3.282051  4.740741  4.000000  3.459460  2.782609  3.878788  2.909091  3.555556 
average row locality = 10257/2481 = 4.134220
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        66        65        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8209
bank skew: 96/64 = 1.50
chip skew: 1369/1367 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         0         0         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2048
min_bank_accesses = 0!
chip skew: 342/340 = 1.01
average mf latency per bank:
dram[0]:        502       432       460       469       418       415       365       356       358       361       356       356       350       347       349       346
dram[1]:        496       451       461       463       416       421       356       355       360       354       355       357       346       341       349       347
dram[2]:        435       467       469       466       415       414       353       359       352       355       355       357       344       346       346       347
dram[3]:        442       459       460       468       419       409       355       358       353       353       357       354       343       342       347       347
dram[4]:        452       447       459       471       420       403       367       347       354       353       358       352       352       343       348       346
dram[5]:        440       449       464       462       414       412       354       355       356       356       354       360       341       344       348       352
maximum mf latency per bank:
dram[0]:        332       326       358       359       350       413       400       395       397       409       378       402       393       397       387       397
dram[1]:        372       310       370       354       417       374       369       407       392       403       387       380       432       375       426       366
dram[2]:        358       320       352       371       369       390       387       354       364       376       405       384       401       392       402       392
dram[3]:        351       339       331       376       374       392       398       414       386       375       387       380       391       398       387       363
dram[4]:        311       357       354       390       372       356       381       382       357       376       372       411       414       408       424       380
dram[5]:        290       352       374       376       384       380       350       357       384       387       393       382       371       415       361       414

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33888 n_nop=29660 n_act=413 n_pre=397 n_req=1709 n_rd=2738 n_write=680 bw_util=0.2017
n_activity=16775 dram_eff=0.4075
bk0: 134a 33353i bk1: 132a 33521i bk2: 128a 33475i bk3: 128a 33490i bk4: 148a 32755i bk5: 148a 32737i bk6: 192a 31784i bk7: 192a 31611i bk8: 192a 31874i bk9: 192a 31635i bk10: 192a 31703i bk11: 192a 31426i bk12: 192a 31322i bk13: 192a 31487i bk14: 192a 31575i bk15: 192a 31635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.449599
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33888 n_nop=29692 n_act=399 n_pre=383 n_req=1707 n_rd=2734 n_write=680 bw_util=0.2015
n_activity=16618 dram_eff=0.4109
bk0: 134a 33399i bk1: 128a 33513i bk2: 128a 33481i bk3: 128a 33502i bk4: 148a 32883i bk5: 148a 32723i bk6: 192a 31971i bk7: 192a 31442i bk8: 192a 31679i bk9: 192a 31743i bk10: 192a 31439i bk11: 192a 31521i bk12: 192a 31488i bk13: 192a 31702i bk14: 192a 31582i bk15: 192a 31483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.463232
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33888 n_nop=29656 n_act=414 n_pre=398 n_req=1710 n_rd=2736 n_write=684 bw_util=0.2018
n_activity=16481 dram_eff=0.415
bk0: 132a 33406i bk1: 128a 33526i bk2: 128a 33444i bk3: 128a 33447i bk4: 148a 32478i bk5: 152a 32605i bk6: 192a 31767i bk7: 192a 31570i bk8: 192a 31894i bk9: 192a 31840i bk10: 192a 31682i bk11: 192a 31593i bk12: 192a 31497i bk13: 192a 31421i bk14: 192a 31724i bk15: 192a 31404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.467393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33888 n_nop=29662 n_act=411 n_pre=395 n_req=1710 n_rd=2736 n_write=684 bw_util=0.2018
n_activity=16750 dram_eff=0.4084
bk0: 132a 33393i bk1: 128a 33452i bk2: 128a 33487i bk3: 128a 33349i bk4: 148a 32945i bk5: 152a 32661i bk6: 192a 31528i bk7: 192a 31782i bk8: 192a 31867i bk9: 192a 31465i bk10: 192a 31516i bk11: 192a 31532i bk12: 192a 31384i bk13: 192a 31412i bk14: 192a 31487i bk15: 192a 31358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.42546
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33888 n_nop=29600 n_act=442 n_pre=426 n_req=1710 n_rd=2736 n_write=684 bw_util=0.2018
n_activity=16626 dram_eff=0.4114
bk0: 132a 33418i bk1: 128a 33497i bk2: 128a 33463i bk3: 128a 33456i bk4: 148a 32539i bk5: 152a 32769i bk6: 192a 31719i bk7: 192a 31705i bk8: 192a 31987i bk9: 192a 31664i bk10: 192a 31574i bk11: 192a 31323i bk12: 192a 31393i bk13: 192a 31542i bk14: 192a 31436i bk15: 192a 31462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.487901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33888 n_nop=29678 n_act=402 n_pre=386 n_req=1711 n_rd=2738 n_write=684 bw_util=0.202
n_activity=16340 dram_eff=0.4188
bk0: 132a 33416i bk1: 130a 33479i bk2: 128a 33506i bk3: 128a 33446i bk4: 148a 32912i bk5: 152a 32604i bk6: 192a 31861i bk7: 192a 31835i bk8: 192a 31811i bk9: 192a 31855i bk10: 192a 31479i bk11: 192a 31455i bk12: 192a 31453i bk13: 192a 31338i bk14: 192a 31435i bk15: 192a 31456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.447297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 326
L2_cache_bank[1]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[2]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 279
L2_cache_bank[3]: Access = 1364, Miss = 682, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 207
L2_cache_bank[5]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 193
L2_cache_bank[7]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 175
L2_cache_bank[9]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 187
L2_cache_bank[11]: Access = 1383, Miss = 685, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 116
L2_total_cache_accesses = 16639
L2_total_cache_misses = 8209
L2_total_cache_miss_rate = 0.4934
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 1674
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 214
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 165
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1460
L2_cache_data_port_util = 0.135
L2_cache_fill_port_util = 0.107

icnt_total_pkts_mem_to_simt=50367
icnt_total_pkts_simt_to_mem=49407
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.4068
	minimum = 6
	maximum = 183
Network latency average = 11.5214
	minimum = 6
	maximum = 172
Slowest packet = 4840
Flit latency average = 10.3561
	minimum = 6
	maximum = 168
Slowest flit = 14876
Fragmentation average = 0.00375624
	minimum = 0
	maximum = 125
Injected packet rate average = 0.0480084
	minimum = 0.0405484 (at node 3)
	maximum = 0.0548826 (at node 15)
Accepted packet rate average = 0.0480084
	minimum = 0.0405484 (at node 3)
	maximum = 0.0548826 (at node 15)
Injected flit rate average = 0.143939
	minimum = 0.120321 (at node 3)
	maximum = 0.166985 (at node 15)
Accepted flit rate average= 0.143939
	minimum = 0.122814 (at node 3)
	maximum = 0.161142 (at node 15)
Injected packet length average = 2.9982
Accepted packet length average = 2.9982
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4068 (1 samples)
	minimum = 6 (1 samples)
	maximum = 183 (1 samples)
Network latency average = 11.5214 (1 samples)
	minimum = 6 (1 samples)
	maximum = 172 (1 samples)
Flit latency average = 10.3561 (1 samples)
	minimum = 6 (1 samples)
	maximum = 168 (1 samples)
Fragmentation average = 0.00375624 (1 samples)
	minimum = 0 (1 samples)
	maximum = 125 (1 samples)
Injected packet rate average = 0.0480084 (1 samples)
	minimum = 0.0405484 (1 samples)
	maximum = 0.0548826 (1 samples)
Accepted packet rate average = 0.0480084 (1 samples)
	minimum = 0.0405484 (1 samples)
	maximum = 0.0548826 (1 samples)
Injected flit rate average = 0.143939 (1 samples)
	minimum = 0.120321 (1 samples)
	maximum = 0.166985 (1 samples)
Accepted flit rate average = 0.143939 (1 samples)
	minimum = 0.122814 (1 samples)
	maximum = 0.161142 (1 samples)
Injected packet size average = 2.9982 (1 samples)
Accepted packet size average = 2.9982 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 291131 (inst/sec)
gpgpu_simulation_rate = 987 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
23366.453125
GPGPU-Sim: exit_simulation called
GPGPU-Sim: simulation thread signaled exit
SUCCESS
