{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493619347713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493619347718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 01:15:47 2017 " "Processing started: Mon May 01 01:15:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493619347718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619347718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619347718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493619348098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n follower.v(6) " "Verilog HDL Declaration information at follower.v(6): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493619359784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "follower.v 1 1 " "Found 1 design units, including 1 entities, in source file follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 follower " "Found entity 1: follower" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493619359785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619359785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rcv.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rcv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rcv " "Found entity 1: uart_rcv" {  } { { "UART_rcv.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/UART_rcv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493619359786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619359786 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pwm.sv " "Can't analyze file -- file pwm.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493619359789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_cntrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file motor_cntrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motor_cntrl " "Found entity 1: motor_cntrl" {  } { { "motor_cntrl.sv" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/motor_cntrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493619359790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619359790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx TX uart_tx.v(6) " "Verilog HDL Declaration information at uart_tx.v(6): object \"tx\" differs only in case from object \"TX\" in the same scope" {  } { { "uart_tx.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/uart_tx.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493619359791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493619359792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619359792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "follower " "Elaborating entity \"follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493619359819 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "a2d_SS_n follower.v(14) " "Output port \"a2d_SS_n\" at follower.v(14) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619359820 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK follower.v(14) " "Output port \"SCLK\" at follower.v(14) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619359820 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MOSI follower.v(14) " "Output port \"MOSI\" at follower.v(14) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619359820 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_in_en follower.v(17) " "Output port \"IR_in_en\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619359820 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_mid_en follower.v(17) " "Output port \"IR_mid_en\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619359820 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IR_out_en follower.v(17) " "Output port \"IR_out_en\" at follower.v(17) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619359821 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "in_transit follower.v(19) " "Output port \"in_transit\" at follower.v(19) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619359821 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzz follower.v(18) " "Output port \"buzz\" at follower.v(18) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619359821 "|follower"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzz_n follower.v(18) " "Output port \"buzz_n\" at follower.v(18) has no driver" {  } { { "follower.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493619359821 "|follower"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rcv uart_rcv:iCMD " "Elaborating entity \"uart_rcv\" for hierarchy \"uart_rcv:iCMD\"" {  } { { "follower.v" "iCMD" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493619359822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:iUART_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:iUART_tx\"" {  } { { "follower.v" "iUART_tx" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493619359840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(40) " "Verilog HDL assignment warning at uart_tx.v(40): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/uart_tx.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493619359841 "|follower|uart_tx:iUART_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.v" "" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493619359841 "|follower|uart_tx:iUART_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_cntrl motor_cntrl:iMTR " "Elaborating entity \"motor_cntrl\" for hierarchy \"motor_cntrl:iMTR\"" {  } { { "follower.v" "iMTR" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/follower.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493619359843 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pwm_lft pwm " "Node instance \"pwm_lft\" instantiates undefined entity \"pwm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "motor_cntrl.sv" "pwm_lft" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/motor_cntrl.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493619359869 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pwm_rht pwm " "Node instance \"pwm_rht\" instantiates undefined entity \"pwm\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "motor_cntrl.sv" "pwm_rht" { Text "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/motor_cntrl.sv" 18 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1493619359869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/Follower.map.smsg " "Generated suppressed messages file D:/Dropbox/ECE551/ECE551-N-A/Test1_UART_rcv_motor_cntrl/Test1_UART_rcv_motor_cntrl/Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619359902 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493619359962 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 01 01:15:59 2017 " "Processing ended: Mon May 01 01:15:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493619359962 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493619359962 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493619359962 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619359962 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493619360610 ""}
