

================================================================
== Vitis HLS Report for 'execute_1'
================================================================
* Date:           Thu May 16 16:22:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.900 us|  0.900 us|   90|   90|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- exe     |       88|       88|        40|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 1, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS/core.cpp:109]   --->   Operation 43 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln109 = store i6 0, i6 %i" [HLS/core.cpp:109]   --->   Operation 62 'store' 'store_ln109' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body.i" [HLS/core.cpp:109]   --->   Operation 63 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%i_9 = load i6 %i" [HLS/core.cpp:109]   --->   Operation 64 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.82ns)   --->   "%icmp_ln109 = icmp_eq  i6 %i_9, i6 50" [HLS/core.cpp:109]   --->   Operation 65 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.82ns)   --->   "%add_ln109 = add i6 %i_9, i6 1" [HLS/core.cpp:109]   --->   Operation 66 'add' 'add_ln109' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.body.split.i, void %execute.1.exit" [HLS/core.cpp:109]   --->   Operation 67 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i6 %i_9" [HLS/core.cpp:109]   --->   Operation 68 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ALU_operation_MEM_addr = getelementptr i32 %ALU_operation_MEM, i64 0, i64 %zext_ln109" [HLS/core.cpp:113]   --->   Operation 69 'getelementptr' 'ALU_operation_MEM_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%ALU_operation_MEM_load = load i6 %ALU_operation_MEM_addr" [HLS/core.cpp:113]   --->   Operation 70 'load' 'ALU_operation_MEM_load' <Predicate = (!icmp_ln109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln109 = store i6 %add_ln109, i6 %i" [HLS/core.cpp:109]   --->   Operation 71 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body.i" [HLS/core.cpp:109]   --->   Operation 72 'br' 'br_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.49>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [HLS/core.cpp:111]   --->   Operation 73 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [HLS/core.cpp:109]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [HLS/core.cpp:109]   --->   Operation 75 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (3.25ns)   --->   "%ALU_operation_MEM_load = load i6 %ALU_operation_MEM_addr" [HLS/core.cpp:113]   --->   Operation 76 'load' 'ALU_operation_MEM_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 77 [1/1] (2.23ns)   --->   "%switch_ln113 = switch i32 %ALU_operation_MEM_load, void %sw.default.i, i32 0, void %sw.bb.i, i32 1, void %sw.bb2.i, i32 2, void %sw.bb7.i, i32 3, void %sw.bb11.i, i32 4, void %sw.bb16.i, i32 5, void %sw.bb20.i, i32 6, void %sw.bb25.i, i32 7, void %sw.bb30.i, i32 8, void %sw.bb34.i, i32 9, void %sw.bb39.i" [HLS/core.cpp:113]   --->   Operation 77 'switch' 'switch_ln113' <Predicate = true> <Delay = 2.23>

State 3 <SV = 2> <Delay = 6.13>
ST_3 : Operation 78 [1/1] (3.58ns)   --->   "%data_a_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:159]   --->   Operation 78 'read' 'data_a_read_6' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 79 [1/1] (3.58ns)   --->   "%data_b_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:159]   --->   Operation 79 'read' 'data_b_read_6' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 80 [1/1] (3.58ns)   --->   "%data_a_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:155]   --->   Operation 80 'read' 'data_a_read_5' <Predicate = (ALU_operation_MEM_load == 8)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 81 [1/1] (3.58ns)   --->   "%data_b_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:155]   --->   Operation 81 'read' 'data_b_read_5' <Predicate = (ALU_operation_MEM_load == 8)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 82 [1/1] (3.58ns)   --->   "%data_a_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:151]   --->   Operation 82 'read' 'data_a_read_4' <Predicate = (ALU_operation_MEM_load == 7)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 83 [1/1] (3.58ns)   --->   "%data_b_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:151]   --->   Operation 83 'read' 'data_b_read_4' <Predicate = (ALU_operation_MEM_load == 7)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 84 [1/1] (2.55ns)   --->   "%sub_ln151 = sub i32 %data_a_read_4, i32 %data_b_read_4" [HLS/core.cpp:151]   --->   Operation 84 'sub' 'sub_ln151' <Predicate = (ALU_operation_MEM_load == 7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (3.58ns)   --->   "%data_a_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:147]   --->   Operation 85 'read' 'data_a_read_3' <Predicate = (ALU_operation_MEM_load == 6)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 86 [1/1] (3.58ns)   --->   "%data_b_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:147]   --->   Operation 86 'read' 'data_b_read_3' <Predicate = (ALU_operation_MEM_load == 6)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 87 [1/1] (2.55ns)   --->   "%add_ln147 = add i32 %data_b_read_3, i32 %data_a_read_3" [HLS/core.cpp:147]   --->   Operation 87 'add' 'add_ln147' <Predicate = (ALU_operation_MEM_load == 6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (3.58ns)   --->   "%data_b_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:142]   --->   Operation 88 'read' 'data_b_read_2' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_b_read_2, i32 31" [HLS/core.cpp:142]   --->   Operation 89 'bitselect' 'tmp_1' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.55ns)   --->   "%sub_ln142 = sub i32 0, i32 %data_b_read_2" [HLS/core.cpp:142]   --->   Operation 90 'sub' 'sub_ln142' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%lshr_ln142_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln142, i32 1, i32 31" [HLS/core.cpp:142]   --->   Operation 91 'partselect' 'lshr_ln142_1' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%lshr_ln142_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_b_read_2, i32 1, i32 31" [HLS/core.cpp:142]   --->   Operation 92 'partselect' 'lshr_ln142_2' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (3.58ns)   --->   "%p_022 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:143]   --->   Operation 93 'read' 'p_022' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 94 [1/1] (3.58ns)   --->   "%data_a_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:137]   --->   Operation 94 'read' 'data_a_read_2' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_a_read_2, i32 31" [HLS/core.cpp:137]   --->   Operation 95 'bitselect' 'tmp' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.55ns)   --->   "%sub_ln137 = sub i32 0, i32 %data_a_read_2" [HLS/core.cpp:137]   --->   Operation 96 'sub' 'sub_ln137' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%lshr_ln137_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln137, i32 1, i32 31" [HLS/core.cpp:137]   --->   Operation 97 'partselect' 'lshr_ln137_1' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%lshr_ln137_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %data_a_read_2, i32 1, i32 31" [HLS/core.cpp:137]   --->   Operation 98 'partselect' 'lshr_ln137_2' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.58ns)   --->   "%p_024 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:138]   --->   Operation 99 'read' 'p_024' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 100 [1/1] (3.58ns)   --->   "%data_b_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:132]   --->   Operation 100 'read' 'data_b_read_1' <Predicate = (ALU_operation_MEM_load == 3)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 101 [1/1] (3.58ns)   --->   "%p_026 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:133]   --->   Operation 101 'read' 'p_026' <Predicate = (ALU_operation_MEM_load == 3)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 102 [1/1] (3.58ns)   --->   "%data_a_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:127]   --->   Operation 102 'read' 'data_a_read_1' <Predicate = (ALU_operation_MEM_load == 2)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 103 [1/1] (3.58ns)   --->   "%p_028 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:128]   --->   Operation 103 'read' 'p_028' <Predicate = (ALU_operation_MEM_load == 2)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 104 [1/1] (3.58ns)   --->   "%data_b_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:122]   --->   Operation 104 'read' 'data_b_read' <Predicate = (ALU_operation_MEM_load == 1)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 105 [1/1] (3.58ns)   --->   "%p_030 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:123]   --->   Operation 105 'read' 'p_030' <Predicate = (ALU_operation_MEM_load == 1)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 106 [1/1] (3.58ns)   --->   "%data_a_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:117]   --->   Operation 106 'read' 'data_a_read' <Predicate = (ALU_operation_MEM_load == 0)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 107 [1/1] (3.58ns)   --->   "%p_032 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:118]   --->   Operation 107 'read' 'p_032' <Predicate = (ALU_operation_MEM_load == 0)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 108 [1/1] (3.58ns)   --->   "%p_033 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_a" [HLS/core.cpp:165]   --->   Operation 108 'read' 'p_033' <Predicate = (ALU_operation_MEM_load != 0 & ALU_operation_MEM_load != 1 & ALU_operation_MEM_load != 2 & ALU_operation_MEM_load != 3 & ALU_operation_MEM_load != 4 & ALU_operation_MEM_load != 5 & ALU_operation_MEM_load != 6 & ALU_operation_MEM_load != 7 & ALU_operation_MEM_load != 8 & ALU_operation_MEM_load != 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 109 [1/1] (3.58ns)   --->   "%p_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_b" [HLS/core.cpp:166]   --->   Operation 109 'read' 'p_0' <Predicate = (ALU_operation_MEM_load != 0 & ALU_operation_MEM_load != 1 & ALU_operation_MEM_load != 2 & ALU_operation_MEM_load != 3 & ALU_operation_MEM_load != 4 & ALU_operation_MEM_load != 5 & ALU_operation_MEM_load != 6 & ALU_operation_MEM_load != 7 & ALU_operation_MEM_load != 8 & ALU_operation_MEM_load != 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 110 [36/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 110 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [2/2] (6.91ns)   --->   "%mul_ln155 = mul i32 %data_b_read_5, i32 %data_a_read_5" [HLS/core.cpp:155]   --->   Operation 111 'mul' 'mul_ln155' <Predicate = (ALU_operation_MEM_load == 8)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i31 %lshr_ln142_1" [HLS/core.cpp:142]   --->   Operation 112 'zext' 'zext_ln142' <Predicate = (ALU_operation_MEM_load == 5 & tmp_1)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.52ns)   --->   "%sub_ln142_1 = sub i32 0, i32 %zext_ln142" [HLS/core.cpp:142]   --->   Operation 113 'sub' 'sub_ln142_1' <Predicate = (ALU_operation_MEM_load == 5 & tmp_1)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i31 %lshr_ln142_2" [HLS/core.cpp:142]   --->   Operation 114 'zext' 'zext_ln142_1' <Predicate = (ALU_operation_MEM_load == 5 & !tmp_1)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.69ns)   --->   "%select_ln142 = select i1 %tmp_1, i32 %sub_ln142_1, i32 %zext_ln142_1" [HLS/core.cpp:142]   --->   Operation 115 'select' 'select_ln142' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i31 %lshr_ln137_1" [HLS/core.cpp:137]   --->   Operation 116 'zext' 'zext_ln137' <Predicate = (ALU_operation_MEM_load == 4 & tmp)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (2.52ns)   --->   "%sub_ln137_1 = sub i32 0, i32 %zext_ln137" [HLS/core.cpp:137]   --->   Operation 117 'sub' 'sub_ln137_1' <Predicate = (ALU_operation_MEM_load == 4 & tmp)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i31 %lshr_ln137_2" [HLS/core.cpp:137]   --->   Operation 118 'zext' 'zext_ln137_1' <Predicate = (ALU_operation_MEM_load == 4 & !tmp)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.69ns)   --->   "%select_ln137 = select i1 %tmp, i32 %sub_ln137_1, i32 %zext_ln137_1" [HLS/core.cpp:137]   --->   Operation 119 'select' 'select_ln137' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 120 [35/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 120 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/2] (6.91ns)   --->   "%mul_ln155 = mul i32 %data_b_read_5, i32 %data_a_read_5" [HLS/core.cpp:155]   --->   Operation 121 'mul' 'mul_ln155' <Predicate = (ALU_operation_MEM_load == 8)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 122 [34/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 122 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 123 [33/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 123 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 124 [32/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 124 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 125 [31/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 125 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 126 [30/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 126 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 127 [29/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 127 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 128 [28/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 128 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 129 [27/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 129 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 130 [26/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 130 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 131 [25/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 131 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 132 [24/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 132 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 133 [23/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 133 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 134 [22/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 134 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 135 [21/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 135 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 136 [20/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 136 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 137 [19/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 137 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 138 [18/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 138 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 139 [17/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 139 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 140 [16/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 140 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 141 [15/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 141 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 142 [14/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 142 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 143 [13/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 143 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 144 [12/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 144 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 145 [11/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 145 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 146 [10/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 146 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 147 [9/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 147 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 148 [8/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 148 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 149 [7/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 149 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 150 [6/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 150 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 151 [5/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 151 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 152 [4/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 152 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 153 [3/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 153 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 154 [2/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 154 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 155 [1/36] (4.33ns)   --->   "%sdiv_ln159 = sdiv i32 %data_a_read_6, i32 %data_b_read_6" [HLS/core.cpp:159]   --->   Operation 155 'sdiv' 'sdiv_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 6.13>
ST_40 : Operation 156 [1/1] (3.58ns)   --->   "%write_ln159 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %sdiv_ln159" [HLS/core.cpp:159]   --->   Operation 156 'write' 'write_ln159' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_40 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.inc.i" [HLS/core.cpp:160]   --->   Operation 157 'br' 'br_ln160' <Predicate = (ALU_operation_MEM_load == 9)> <Delay = 0.00>
ST_40 : Operation 158 [1/1] (3.58ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %mul_ln155" [HLS/core.cpp:155]   --->   Operation 158 'write' 'write_ln155' <Predicate = (ALU_operation_MEM_load == 8)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_40 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln156 = br void %for.inc.i" [HLS/core.cpp:156]   --->   Operation 159 'br' 'br_ln156' <Predicate = (ALU_operation_MEM_load == 8)> <Delay = 0.00>
ST_40 : Operation 160 [1/1] (3.58ns)   --->   "%write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %sub_ln151" [HLS/core.cpp:151]   --->   Operation 160 'write' 'write_ln151' <Predicate = (ALU_operation_MEM_load == 7)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_40 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.inc.i" [HLS/core.cpp:152]   --->   Operation 161 'br' 'br_ln152' <Predicate = (ALU_operation_MEM_load == 7)> <Delay = 0.00>
ST_40 : Operation 162 [1/1] (3.58ns)   --->   "%write_ln147 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln147" [HLS/core.cpp:147]   --->   Operation 162 'write' 'write_ln147' <Predicate = (ALU_operation_MEM_load == 6)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_40 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.inc.i" [HLS/core.cpp:148]   --->   Operation 163 'br' 'br_ln148' <Predicate = (ALU_operation_MEM_load == 6)> <Delay = 0.00>
ST_40 : Operation 164 [1/1] (3.58ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %select_ln142" [HLS/core.cpp:142]   --->   Operation 164 'write' 'write_ln142' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_40 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc.i" [HLS/core.cpp:144]   --->   Operation 165 'br' 'br_ln144' <Predicate = (ALU_operation_MEM_load == 5)> <Delay = 0.00>
ST_40 : Operation 166 [1/1] (3.58ns)   --->   "%write_ln137 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %select_ln137" [HLS/core.cpp:137]   --->   Operation 166 'write' 'write_ln137' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_40 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.inc.i" [HLS/core.cpp:139]   --->   Operation 167 'br' 'br_ln139' <Predicate = (ALU_operation_MEM_load == 4)> <Delay = 0.00>
ST_40 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln132 = shl i32 %data_b_read_1, i32 1" [HLS/core.cpp:132]   --->   Operation 168 'shl' 'shl_ln132' <Predicate = (ALU_operation_MEM_load == 3)> <Delay = 0.00>
ST_40 : Operation 169 [1/1] (3.58ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %shl_ln132" [HLS/core.cpp:132]   --->   Operation 169 'write' 'write_ln132' <Predicate = (ALU_operation_MEM_load == 3)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_40 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln134 = br void %for.inc.i" [HLS/core.cpp:134]   --->   Operation 170 'br' 'br_ln134' <Predicate = (ALU_operation_MEM_load == 3)> <Delay = 0.00>
ST_40 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln127 = shl i32 %data_a_read_1, i32 1" [HLS/core.cpp:127]   --->   Operation 171 'shl' 'shl_ln127' <Predicate = (ALU_operation_MEM_load == 2)> <Delay = 0.00>
ST_40 : Operation 172 [1/1] (3.58ns)   --->   "%write_ln127 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %shl_ln127" [HLS/core.cpp:127]   --->   Operation 172 'write' 'write_ln127' <Predicate = (ALU_operation_MEM_load == 2)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_40 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc.i" [HLS/core.cpp:129]   --->   Operation 173 'br' 'br_ln129' <Predicate = (ALU_operation_MEM_load == 2)> <Delay = 0.00>
ST_40 : Operation 174 [1/1] (2.55ns)   --->   "%add_ln122 = add i32 %data_b_read, i32 27" [HLS/core.cpp:122]   --->   Operation 174 'add' 'add_ln122' <Predicate = (ALU_operation_MEM_load == 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 175 [1/1] (3.58ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln122" [HLS/core.cpp:122]   --->   Operation 175 'write' 'write_ln122' <Predicate = (ALU_operation_MEM_load == 1)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_40 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln124 = br void %for.inc.i" [HLS/core.cpp:124]   --->   Operation 176 'br' 'br_ln124' <Predicate = (ALU_operation_MEM_load == 1)> <Delay = 0.00>
ST_40 : Operation 177 [1/1] (2.55ns)   --->   "%add_ln117 = add i32 %data_a_read, i32 27" [HLS/core.cpp:117]   --->   Operation 177 'add' 'add_ln117' <Predicate = (ALU_operation_MEM_load == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 178 [1/1] (3.58ns)   --->   "%write_ln117 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 %add_ln117" [HLS/core.cpp:117]   --->   Operation 178 'write' 'write_ln117' <Predicate = (ALU_operation_MEM_load == 0)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_40 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.inc.i" [HLS/core.cpp:119]   --->   Operation 179 'br' 'br_ln119' <Predicate = (ALU_operation_MEM_load == 0)> <Delay = 0.00>
ST_40 : Operation 180 [1/1] (3.58ns)   --->   "%write_ln164 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_result, i32 0" [HLS/core.cpp:164]   --->   Operation 180 'write' 'write_ln164' <Predicate = (ALU_operation_MEM_load != 0 & ALU_operation_MEM_load != 1 & ALU_operation_MEM_load != 2 & ALU_operation_MEM_load != 3 & ALU_operation_MEM_load != 4 & ALU_operation_MEM_load != 5 & ALU_operation_MEM_load != 6 & ALU_operation_MEM_load != 7 & ALU_operation_MEM_load != 8 & ALU_operation_MEM_load != 9)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_40 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc.i" [HLS/core.cpp:167]   --->   Operation 181 'br' 'br_ln167' <Predicate = (ALU_operation_MEM_load != 0 & ALU_operation_MEM_load != 1 & ALU_operation_MEM_load != 2 & ALU_operation_MEM_load != 3 & ALU_operation_MEM_load != 4 & ALU_operation_MEM_load != 5 & ALU_operation_MEM_load != 6 & ALU_operation_MEM_load != 7 & ALU_operation_MEM_load != 8 & ALU_operation_MEM_load != 9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.001ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln109', HLS/core.cpp:109) of constant 0 on local variable 'i', HLS/core.cpp:109 [24]  (1.588 ns)
	'load' operation 6 bit ('i', HLS/core.cpp:109) on local variable 'i', HLS/core.cpp:109 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln109', HLS/core.cpp:109) [28]  (1.825 ns)
	'store' operation 0 bit ('store_ln109', HLS/core.cpp:109) of variable 'add_ln109', HLS/core.cpp:109 on local variable 'i', HLS/core.cpp:109 [119]  (1.588 ns)

 <State 2>: 5.490ns
The critical path consists of the following:
	'load' operation 32 bit ('ALU_operation_MEM_load', HLS/core.cpp:113) on array 'ALU_operation_MEM' [37]  (3.254 ns)
	blocking operation 2.2365 ns on control path)

 <State 3>: 6.133ns
The critical path consists of the following:
	fifo read operation ('data_b_read_2', HLS/core.cpp:142) on port 'data_b' (HLS/core.cpp:142) [64]  (3.581 ns)
	'sub' operation 32 bit ('sub_ln142', HLS/core.cpp:142) [66]  (2.552 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln155', HLS/core.cpp:155) [48]  (6.912 ns)

 <State 5>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln155', HLS/core.cpp:155) [48]  (6.912 ns)

 <State 6>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 7>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 8>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 9>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 10>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 11>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 12>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 13>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 14>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 15>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 16>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 17>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 18>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 19>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 20>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 21>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 22>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 23>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 24>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 25>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 26>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 27>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 28>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 29>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 30>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 31>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 32>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 33>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 34>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 35>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 36>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 37>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 38>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 39>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('sdiv_ln159', HLS/core.cpp:159) [42]  (4.336 ns)

 <State 40>: 6.133ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln122', HLS/core.cpp:122) [103]  (2.552 ns)
	fifo write operation ('write_ln122', HLS/core.cpp:122) on port 'data_result' (HLS/core.cpp:122) [104]  (3.581 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
