-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spk_packet_tx is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    mua_stream_V_data_V_dout : IN STD_LOGIC_VECTOR (191 downto 0);
    mua_stream_V_data_V_empty_n : IN STD_LOGIC;
    mua_stream_V_data_V_read : OUT STD_LOGIC;
    out_pre_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_pre_TVALID : OUT STD_LOGIC;
    out_pre_TREADY : IN STD_LOGIC;
    out_pre_TID : OUT STD_LOGIC_VECTOR (11 downto 0);
    out_pre_TLAST : OUT STD_LOGIC;
    out_pre_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_post_TUSER : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_post_TVALID : OUT STD_LOGIC;
    out_post_TREADY : IN STD_LOGIC;
    out_post_TID : OUT STD_LOGIC_VECTOR (11 downto 0);
    out_post_TLAST : OUT STD_LOGIC;
    out_post_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    time_stamp_V_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    time_stamp_V_TVALID : OUT STD_LOGIC;
    time_stamp_V_TREADY : IN STD_LOGIC;
    busy_V : OUT STD_LOGIC_VECTOR (159 downto 0);
    busy_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of spk_packet_tx is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "spk_packet_tx,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.410000,HLS_SYN_LAT=5,HLS_SYN_TPT=none,HLS_SYN_MEM=64,HLS_SYN_DSP=0,HLS_SYN_FF=911,HLS_SYN_LUT=533}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111011";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101011";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv32_FFFFFFF6 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";

    signal ap_rst_n_inv : STD_LOGIC;
    signal out_pre_V_user_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal out_pre_V_user_V_1_vld_in : STD_LOGIC;
    signal out_pre_V_user_V_1_ack_in : STD_LOGIC;
    signal out_pre_V_user_V_1_ack_out : STD_LOGIC;
    signal out_pre_V_user_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_pre_V_user_V_1_sRdy : STD_LOGIC;
    signal out_pre_V_user_V_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_user_V_1_areset_d : STD_LOGIC;
    signal out_pre_V_id_V_1_data_in : STD_LOGIC_VECTOR (11 downto 0);
    signal out_pre_V_id_V_1_vld_in : STD_LOGIC;
    signal out_pre_V_id_V_1_ack_out : STD_LOGIC;
    signal out_pre_V_id_V_1_data_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal out_pre_V_id_V_1_sRdy : STD_LOGIC;
    signal out_pre_V_id_V_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_id_V_1_areset_d : STD_LOGIC;
    signal out_pre_V_last_1_data_in : STD_LOGIC;
    signal out_pre_V_last_1_vld_in : STD_LOGIC;
    signal out_pre_V_last_1_ack_out : STD_LOGIC;
    signal out_pre_V_last_1_data_reg : STD_LOGIC;
    signal out_pre_V_last_1_sRdy : STD_LOGIC;
    signal out_pre_V_last_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_last_1_areset_d : STD_LOGIC;
    signal out_pre_V_data_V_1_data_in : STD_LOGIC_VECTOR (127 downto 0);
    signal out_pre_V_data_V_1_vld_in : STD_LOGIC;
    signal out_pre_V_data_V_1_ack_out : STD_LOGIC;
    signal out_pre_V_data_V_1_data_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal out_pre_V_data_V_1_sRdy : STD_LOGIC;
    signal out_pre_V_data_V_1_mVld : STD_LOGIC := '0';
    signal out_pre_V_data_V_1_areset_d : STD_LOGIC;
    signal out_post_V_user_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal out_post_V_user_V_1_vld_in : STD_LOGIC;
    signal out_post_V_user_V_1_ack_in : STD_LOGIC;
    signal out_post_V_user_V_1_ack_out : STD_LOGIC;
    signal out_post_V_user_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal out_post_V_user_V_1_sRdy : STD_LOGIC;
    signal out_post_V_user_V_1_mVld : STD_LOGIC := '0';
    signal out_post_V_user_V_1_areset_d : STD_LOGIC;
    signal out_post_V_id_V_1_data_in : STD_LOGIC_VECTOR (11 downto 0);
    signal out_post_V_id_V_1_vld_in : STD_LOGIC;
    signal out_post_V_id_V_1_ack_out : STD_LOGIC;
    signal out_post_V_id_V_1_data_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal out_post_V_id_V_1_sRdy : STD_LOGIC;
    signal out_post_V_id_V_1_mVld : STD_LOGIC := '0';
    signal out_post_V_id_V_1_areset_d : STD_LOGIC;
    signal out_post_V_last_1_data_in : STD_LOGIC;
    signal out_post_V_last_1_vld_in : STD_LOGIC;
    signal out_post_V_last_1_ack_out : STD_LOGIC;
    signal out_post_V_last_1_data_reg : STD_LOGIC;
    signal out_post_V_last_1_sRdy : STD_LOGIC;
    signal out_post_V_last_1_mVld : STD_LOGIC := '0';
    signal out_post_V_last_1_areset_d : STD_LOGIC;
    signal out_post_V_data_V_1_vld_in : STD_LOGIC;
    signal out_post_V_data_V_1_ack_out : STD_LOGIC;
    signal out_post_V_data_V_1_data_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal out_post_V_data_V_1_sRdy : STD_LOGIC;
    signal out_post_V_data_V_1_mVld : STD_LOGIC := '0';
    signal out_post_V_data_V_1_areset_d : STD_LOGIC;
    signal p_busy_V : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal buf_2d_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal buf_2d_V_ce0 : STD_LOGIC;
    signal buf_2d_V_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal buf_2d_V_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal buf_2d_V_ce1 : STD_LOGIC;
    signal buf_2d_V_we1 : STD_LOGIC;
    signal state_A_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_A_ce0 : STD_LOGIC;
    signal state_A_we0 : STD_LOGIC;
    signal state_A_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal state_A_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal cnt_A_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_A_V_ce0 : STD_LOGIC;
    signal cnt_A_V_we0 : STD_LOGIC;
    signal cnt_A_V_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_A_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mua_stream_V_data_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_243 : BOOLEAN;
    signal out_pre_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_251 : BOOLEAN;
    signal state_A_load_reg_709 : STD_LOGIC_VECTOR (1 downto 0);
    signal is_peak_V_reg_683 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st10_fsm_9 : STD_LOGIC;
    signal ap_sig_267 : BOOLEAN;
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_275 : BOOLEAN;
    signal tmp_1_reg_751 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_290 : BOOLEAN;
    signal tmp_1_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_755 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_post_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_316 : BOOLEAN;
    signal tmp_3_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_733 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_737 : STD_LOGIC_VECTOR (0 downto 0);
    signal time_stamp_V_TDATA_blk_n : STD_LOGIC;
    signal reg_298 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_351 : BOOLEAN;
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_358 : BOOLEAN;
    signal ch_last_in_group_V_fu_308_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ch_last_in_group_V_reg_643 : STD_LOGIC_VECTOR (11 downto 0);
    signal ch_w_V_fu_318_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ch_w_V_reg_652 : STD_LOGIC_VECTOR (11 downto 0);
    signal frameNo_reg_661 : STD_LOGIC_VECTOR (31 downto 0);
    signal tetrode_data_V_fu_338_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal tetrode_data_V_reg_666 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_12_fu_376_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_reg_672 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_7_fu_382_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_7_reg_677 : STD_LOGIC_VECTOR (4 downto 0);
    signal is_peak_V_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_446_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_reg_687 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_390 : BOOLEAN;
    signal tmp_19_fu_499_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_19_reg_694 : STD_LOGIC_VECTOR (13 downto 0);
    signal state_A_addr_reg_699 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_403 : BOOLEAN;
    signal pre_V_reg_713 : STD_LOGIC_VECTOR (127 downto 0);
    signal cnt_A_V_addr_3_reg_718 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_A_V_addr_2_gep_fu_261_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_A_V_addr_2_reg_723 : STD_LOGIC_VECTOR (7 downto 0);
    signal cnt_A_V_addr_reg_728 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_ioackin_time_stamp_V_TREADY : STD_LOGIC;
    signal tmp_user_V_4_fu_600_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_302_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_13_reg_746 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_user_V_fu_617_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_user_V_2_fu_632_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_637_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_10_reg_769 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_9_reg_774 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st11_fsm_10 : STD_LOGIC;
    signal ap_sig_458 : BOOLEAN;
    signal tmp_18_cast_fu_462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_cast_fu_505_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cnt_A_V_addr_1_gep_fu_270_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_571_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_2_fu_517_p4 : STD_LOGIC_VECTOR (159 downto 0);
    signal p_Result_1_fu_536_p4 : STD_LOGIC_VECTOR (159 downto 0);
    signal p_Result_s_fu_555_p4 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_reg_ioackin_busy_V_dummy_ack : STD_LOGIC := '0';
    signal ap_sig_525 : BOOLEAN;
    signal ap_reg_ioackin_time_stamp_V_TREADY : STD_LOGIC := '0';
    signal t_V_fu_342_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_8_fu_352_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_fu_364_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl2_cast_fu_360_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl3_cast_fu_372_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_388_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_400_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_408_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_cast_fu_450_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_17_cast_fu_453_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_15_fu_456_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_16_fu_467_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_17_fu_478_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_474_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl1_cast_fu_485_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_18_fu_489_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_21_cast_fu_495_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal bvh_d_index_2_fu_514_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bvh_d_index_1_fu_533_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bvh_d_index_fu_552_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_user_V_3_fu_594_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_26_fu_622_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_user_V_1_fu_626_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_336 : BOOLEAN;
    signal ap_sig_474 : BOOLEAN;
    signal ap_sig_477 : BOOLEAN;
    signal ap_sig_467 : BOOLEAN;
    signal ap_sig_411 : BOOLEAN;

    component spk_packet_tx_buf_2d_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component spk_packet_tx_state_A IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (1 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component spk_packet_tx_cnt_A_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;



begin
    buf_2d_V_U : component spk_packet_tx_buf_2d_V
    generic map (
        DataWidth => 128,
        AddressRange => 5120,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_V_address0,
        ce0 => buf_2d_V_ce0,
        q0 => buf_2d_V_q0,
        address1 => buf_2d_V_address1,
        ce1 => buf_2d_V_ce1,
        we1 => buf_2d_V_we1,
        d1 => tetrode_data_V_reg_666);

    state_A_U : component spk_packet_tx_state_A
    generic map (
        DataWidth => 2,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => state_A_address0,
        ce0 => state_A_ce0,
        we0 => state_A_we0,
        d0 => state_A_d0,
        q0 => state_A_q0);

    cnt_A_V_U : component spk_packet_tx_cnt_A_V
    generic map (
        DataWidth => 5,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => cnt_A_V_address0,
        ce0 => cnt_A_V_ce0,
        we0 => cnt_A_V_we0,
        d0 => cnt_A_V_d0,
        q0 => cnt_A_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ioackin_busy_V_dummy_ack_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_busy_V_dummy_ack <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                    if (not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then 
                        ap_reg_ioackin_busy_V_dummy_ack <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_const_logic_1)) then 
                        ap_reg_ioackin_busy_V_dummy_ack <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_time_stamp_V_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_time_stamp_V_TREADY <= ap_const_logic_0;
            else
                if (ap_sig_336) then
                    if (not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then 
                        ap_reg_ioackin_time_stamp_V_TREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = time_stamp_V_TREADY)) then 
                        ap_reg_ioackin_time_stamp_V_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    out_post_V_data_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_data_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_data_V_1_vld_in)) then 
                    out_post_V_data_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_data_V_1_ack_out)) then 
                    out_post_V_data_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_post_V_id_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_id_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_id_V_1_vld_in)) then 
                    out_post_V_id_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_id_V_1_ack_out)) then 
                    out_post_V_id_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_post_V_last_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_last_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_last_1_vld_in)) then 
                    out_post_V_last_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_last_1_ack_out)) then 
                    out_post_V_last_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_post_V_user_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_post_V_user_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_post_V_user_V_1_vld_in)) then 
                    out_post_V_user_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_post_V_user_V_1_ack_out)) then 
                    out_post_V_user_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_data_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_data_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_data_V_1_vld_in)) then 
                    out_pre_V_data_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_data_V_1_ack_out)) then 
                    out_pre_V_data_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_id_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_id_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_id_V_1_vld_in)) then 
                    out_pre_V_id_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_id_V_1_ack_out)) then 
                    out_pre_V_id_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_last_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_last_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_last_1_vld_in)) then 
                    out_pre_V_last_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_last_1_ack_out)) then 
                    out_pre_V_last_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    out_pre_V_user_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                out_pre_V_user_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = out_pre_V_user_V_1_vld_in)) then 
                    out_pre_V_user_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = out_pre_V_user_V_1_ack_out)) then 
                    out_pre_V_user_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_busy_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_411) then
                if (ap_sig_467) then 
                    p_busy_V <= p_Result_s_fu_555_p4;
                elsif (ap_sig_477) then 
                    p_busy_V <= p_Result_1_fu_536_p4;
                elsif (ap_sig_474) then 
                    p_busy_V <= p_Result_2_fu_517_p4;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((mua_stream_V_data_V_empty_n = ap_const_logic_0)))) then
                ch_last_in_group_V_reg_643 <= mua_stream_V_data_V_dout(187 downto 176);
                ch_w_V_reg_652 <= mua_stream_V_data_V_dout(171 downto 160);
                frameNo_reg_661 <= mua_stream_V_data_V_dout(159 downto 128);
                is_peak_V_reg_683 <= is_peak_V_fu_440_p2;
                tetrode_data_V_reg_666 <= tetrode_data_V_fu_338_p1;
                    tmp_12_reg_672(12 downto 5) <= tmp_12_fu_376_p2(12 downto 5);
                tmp_7_reg_677 <= tmp_7_fu_382_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_1) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                cnt_A_V_addr_2_reg_723 <= tmp_5_reg_687(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_2) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                cnt_A_V_addr_3_reg_718 <= tmp_5_reg_687(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                cnt_A_V_addr_reg_728 <= tmp_4_fu_571_p1(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_const_logic_1)) then
                out_post_V_data_V_1_areset_d <= ap_rst_n_inv;
                out_post_V_id_V_1_areset_d <= ap_rst_n_inv;
                out_post_V_last_1_areset_d <= ap_rst_n_inv;
                out_post_V_user_V_1_areset_d <= ap_rst_n_inv;
                out_pre_V_data_V_1_areset_d <= ap_rst_n_inv;
                out_pre_V_id_V_1_areset_d <= ap_rst_n_inv;
                out_pre_V_last_1_areset_d <= ap_rst_n_inv;
                out_pre_V_user_V_1_areset_d <= ap_rst_n_inv;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_data_V_1_vld_in) and (ap_const_logic_1 = out_post_V_data_V_1_sRdy))) then
                out_post_V_data_V_1_data_reg <= tetrode_data_V_reg_666;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_id_V_1_vld_in) and (ap_const_logic_1 = out_post_V_id_V_1_sRdy))) then
                out_post_V_id_V_1_data_reg <= out_post_V_id_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_last_1_vld_in) and (ap_const_logic_1 = out_post_V_last_1_sRdy))) then
                out_post_V_last_1_data_reg <= out_post_V_last_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_post_V_user_V_1_vld_in) and (ap_const_logic_1 = out_post_V_user_V_1_sRdy))) then
                out_post_V_user_V_1_data_reg <= out_post_V_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_data_V_1_vld_in) and (ap_const_logic_1 = out_pre_V_data_V_1_sRdy))) then
                out_pre_V_data_V_1_data_reg <= out_pre_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_id_V_1_vld_in) and (ap_const_logic_1 = out_pre_V_id_V_1_sRdy))) then
                out_pre_V_id_V_1_data_reg <= out_pre_V_id_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_last_1_vld_in) and (ap_const_logic_1 = out_pre_V_last_1_sRdy))) then
                out_pre_V_last_1_data_reg <= out_pre_V_last_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = out_pre_V_user_V_1_vld_in) and (ap_const_logic_1 = out_pre_V_user_V_1_sRdy))) then
                out_pre_V_user_V_1_data_reg <= out_pre_V_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                pre_V_reg_713 <= buf_2d_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) and not(((ap_const_logic_0 = out_pre_V_user_V_1_ack_in) or (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                reg_298 <= cnt_A_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                state_A_addr_reg_699 <= tmp_5_fu_446_p1(8 - 1 downto 0);
                tmp_19_reg_694 <= tmp_19_fu_499_p2;
                    tmp_5_reg_687(11 downto 0) <= tmp_5_fu_446_p1(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                state_A_load_reg_709 <= state_A_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_10_reg_769 <= tmp_10_fu_637_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_11_reg_755 <= tmp_11_fu_611_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_13_reg_746 <= grp_fu_302_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_3_fu_576_p2) and not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_14_reg_737 <= tmp_14_fu_582_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_1_reg_751 <= tmp_1_fu_605_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                tmp_3_reg_733 <= tmp_3_fu_576_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then
                tmp_9_reg_774 <= grp_fu_302_p2;
            end if;
        end if;
    end process;
    tmp_12_reg_672(4 downto 0) <= "00000";
    tmp_5_reg_687(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (mua_stream_V_data_V_empty_n, out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_CS_fsm, state_A_load_reg_709, is_peak_V_reg_683, tmp_1_reg_751, tmp_1_fu_605_p2, tmp_11_reg_755, tmp_11_fu_611_p2, tmp_3_fu_576_p2, tmp_3_reg_733, tmp_14_fu_582_p2, tmp_14_reg_737, ap_sig_ioackin_time_stamp_V_TREADY, ap_sig_525)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((mua_stream_V_data_V_empty_n = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                if (((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                elsif (((state_A_load_reg_709 = ap_const_lv2_1) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                elsif (((state_A_load_reg_709 = ap_const_lv2_2) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                elsif ((not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))) and (((state_A_load_reg_709 = ap_const_lv2_0) and (is_peak_V_reg_683 = ap_const_lv1_0)) or (state_A_load_reg_709 = ap_const_lv2_3)))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                if (not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st7_fsm_6 => 
                if (not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                end if;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                if (not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st9_fsm_8;
                end if;
            when ap_ST_st10_fsm_9 => 
                if (not(((ap_const_logic_0 = out_pre_V_user_V_1_ack_in) or (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))) then
                    ap_NS_fsm <= ap_ST_st11_fsm_10;
                else
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                end if;
            when ap_ST_st11_fsm_10 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_243_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_243 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_251_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_251 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_267_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_267 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_275_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_275 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_290_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_290 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_316_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_316 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_336_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, tmp_3_fu_576_p2, tmp_14_fu_582_p2)
    begin
                ap_sig_336 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)));
    end process;


    ap_sig_351_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_351 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_358_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_358 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_390_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_390 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_403_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_403 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_411_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683)
    begin
                ap_sig_411 <= ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)))));
    end process;


    ap_sig_458_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_458 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_467_assign_proc : process(state_A_load_reg_709, is_peak_V_reg_683)
    begin
                ap_sig_467 <= ((state_A_load_reg_709 = ap_const_lv2_0) and (is_peak_V_reg_683 = ap_const_lv1_0));
    end process;


    ap_sig_474_assign_proc : process(state_A_load_reg_709, is_peak_V_reg_683)
    begin
                ap_sig_474 <= (not((is_peak_V_reg_683 = ap_const_lv1_0)) and (state_A_load_reg_709 = ap_const_lv2_2));
    end process;


    ap_sig_477_assign_proc : process(state_A_load_reg_709, is_peak_V_reg_683)
    begin
                ap_sig_477 <= (not((is_peak_V_reg_683 = ap_const_lv1_0)) and (state_A_load_reg_709 = ap_const_lv2_1));
    end process;


    ap_sig_525_assign_proc : process(out_pre_V_user_V_1_sRdy, out_pre_V_id_V_1_sRdy, out_pre_V_last_1_sRdy, out_pre_V_data_V_1_sRdy, out_post_V_user_V_1_sRdy, out_post_V_id_V_1_sRdy, out_post_V_last_1_sRdy, out_post_V_data_V_1_sRdy)
    begin
                ap_sig_525 <= ((out_pre_V_user_V_1_sRdy = ap_const_logic_0) or (out_pre_V_id_V_1_sRdy = ap_const_logic_0) or (out_pre_V_last_1_sRdy = ap_const_logic_0) or (out_pre_V_data_V_1_sRdy = ap_const_logic_0) or (out_post_V_user_V_1_sRdy = ap_const_logic_0) or (out_post_V_id_V_1_sRdy = ap_const_logic_0) or (out_post_V_last_1_sRdy = ap_const_logic_0) or (out_post_V_data_V_1_sRdy = ap_const_logic_0));
    end process;


    ap_sig_cseq_ST_st10_fsm_9_assign_proc : process(ap_sig_267)
    begin
        if (ap_sig_267) then 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st11_fsm_10_assign_proc : process(ap_sig_458)
    begin
        if (ap_sig_458) then 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_243)
    begin
        if (ap_sig_243) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_390)
    begin
        if (ap_sig_390) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_403)
    begin
        if (ap_sig_403) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_251)
    begin
        if (ap_sig_251) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_351)
    begin
        if (ap_sig_351) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_316)
    begin
        if (ap_sig_316) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_275)
    begin
        if (ap_sig_275) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_358)
    begin
        if (ap_sig_358) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_290)
    begin
        if (ap_sig_290) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_time_stamp_V_TREADY_assign_proc : process(time_stamp_V_TREADY, ap_reg_ioackin_time_stamp_V_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_time_stamp_V_TREADY)) then 
            ap_sig_ioackin_time_stamp_V_TREADY <= time_stamp_V_TREADY;
        else 
            ap_sig_ioackin_time_stamp_V_TREADY <= ap_const_logic_1;
        end if; 
    end process;

    buf_2d_V_address0 <= tmp_22_cast_fu_505_p1(13 - 1 downto 0);
    buf_2d_V_address1 <= tmp_18_cast_fu_462_p1(13 - 1 downto 0);

    buf_2d_V_ce0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            buf_2d_V_ce0 <= ap_const_logic_1;
        else 
            buf_2d_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_V_ce1_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            buf_2d_V_ce1 <= ap_const_logic_1;
        else 
            buf_2d_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_V_we1_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            buf_2d_V_we1 <= ap_const_logic_1;
        else 
            buf_2d_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    busy_V <= p_busy_V;

    busy_V_ap_vld_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, ap_reg_ioackin_busy_V_dummy_ack)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_logic_0 = ap_reg_ioackin_busy_V_dummy_ack))) then 
            busy_V_ap_vld <= ap_const_logic_1;
        else 
            busy_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    bvh_d_index_1_fu_533_p1 <= std_logic_vector(resize(unsigned(ch_last_in_group_V_reg_643),32));
    bvh_d_index_2_fu_514_p1 <= std_logic_vector(resize(unsigned(ch_last_in_group_V_reg_643),32));
    bvh_d_index_fu_552_p1 <= std_logic_vector(resize(unsigned(ch_w_V_reg_652),32));
    ch_last_in_group_V_fu_308_p4 <= mua_stream_V_data_V_dout(187 downto 176);
    ch_w_V_fu_318_p4 <= mua_stream_V_data_V_dout(171 downto 160);
    cnt_A_V_addr_1_gep_fu_270_p3 <= tmp_5_reg_687(8 - 1 downto 0);
    cnt_A_V_addr_2_gep_fu_261_p3 <= tmp_5_reg_687(8 - 1 downto 0);

    cnt_A_V_address0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st7_fsm_6, tmp_1_reg_751, ap_sig_cseq_ST_st9_fsm_8, tmp_11_reg_755, tmp_3_reg_733, tmp_5_reg_687, cnt_A_V_addr_3_reg_718, cnt_A_V_addr_2_gep_fu_261_p3, cnt_A_V_addr_2_reg_723, cnt_A_V_addr_reg_728, cnt_A_V_addr_1_gep_fu_270_p3, tmp_4_fu_571_p1)
    begin
        if (((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_reg_728;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751))) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755))))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_2_reg_723;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733)))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_3_reg_718;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and (is_peak_V_reg_683 = ap_const_lv1_0))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_1_gep_fu_270_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)))) then 
            cnt_A_V_address0 <= tmp_4_fu_571_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_1))) then 
            cnt_A_V_address0 <= cnt_A_V_addr_2_gep_fu_261_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_2))) then 
            cnt_A_V_address0 <= tmp_5_reg_687(8 - 1 downto 0);
        else 
            cnt_A_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    cnt_A_V_ce0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st7_fsm_6, tmp_1_reg_751, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_reg_755, tmp_11_fu_611_p2, tmp_3_reg_733, tmp_14_reg_737, ap_sig_525)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_2) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_1) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and (is_peak_V_reg_683 = ap_const_lv1_0) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            cnt_A_V_ce0 <= ap_const_logic_1;
        else 
            cnt_A_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cnt_A_V_d0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st7_fsm_6, tmp_1_reg_751, ap_sig_cseq_ST_st9_fsm_8, tmp_11_reg_755, tmp_3_reg_733, tmp_13_reg_746, tmp_10_reg_769, tmp_9_reg_774)
    begin
        if (((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6))) then 
            cnt_A_V_d0 <= tmp_9_reg_774;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)))) then 
            cnt_A_V_d0 <= tmp_10_reg_769;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)))) then 
            cnt_A_V_d0 <= ap_const_lv5_8;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)))) then 
            cnt_A_V_d0 <= tmp_13_reg_746;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and (is_peak_V_reg_683 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733)))) then 
            cnt_A_V_d0 <= ap_const_lv5_0;
        else 
            cnt_A_V_d0 <= "XXXXX";
        end if; 
    end process;


    cnt_A_V_we0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st7_fsm_6, tmp_1_reg_751, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_reg_755, tmp_11_fu_611_p2, tmp_3_reg_733, tmp_14_reg_737, ap_sig_525)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and (is_peak_V_reg_683 = ap_const_lv1_0) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and (ap_const_lv1_0 = tmp_11_fu_611_p2) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            cnt_A_V_we0 <= ap_const_logic_1;
        else 
            cnt_A_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_302_p2 <= std_logic_vector(unsigned(reg_298) + unsigned(ap_const_lv5_1));
    is_peak_V_fu_440_p2 <= (tmp_s_fu_428_p2 and tmp_2_fu_434_p2);

    mua_stream_V_data_V_blk_n_assign_proc : process(mua_stream_V_data_V_empty_n, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) then 
            mua_stream_V_data_V_blk_n <= mua_stream_V_data_V_empty_n;
        else 
            mua_stream_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mua_stream_V_data_V_read_assign_proc : process(mua_stream_V_data_V_empty_n, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((mua_stream_V_data_V_empty_n = ap_const_logic_0)))) then 
            mua_stream_V_data_V_read <= ap_const_logic_1;
        else 
            mua_stream_V_data_V_read <= ap_const_logic_0;
        end if; 
    end process;

    out_post_TDATA <= out_post_V_data_V_1_data_reg;

    out_post_TDATA_blk_n_assign_proc : process(out_post_V_data_V_1_sRdy, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st7_fsm_6, tmp_1_reg_751, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_reg_755, tmp_11_fu_611_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_3_fu_576_p2, tmp_3_reg_733, tmp_14_fu_582_p2, tmp_14_reg_737)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0))) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_3_fu_576_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737))))) then 
            out_post_TDATA_blk_n <= out_post_V_data_V_1_sRdy;
        else 
            out_post_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_post_TID <= out_post_V_id_V_1_data_reg;
    out_post_TLAST <= out_post_V_last_1_data_reg;
    out_post_TUSER <= out_post_V_user_V_1_data_reg;
    out_post_TVALID <= out_post_V_data_V_1_mVld;
    out_post_V_data_V_1_ack_out <= out_post_TREADY;

    out_post_V_data_V_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_data_V_1_mVld, out_post_V_data_V_1_areset_d)
    begin
        out_post_V_data_V_1_sRdy <= (not(out_post_V_data_V_1_areset_d) and (out_post_TREADY or not(out_post_V_data_V_1_mVld)));
    end process;


    out_post_V_data_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_3_fu_576_p2, tmp_14_fu_582_p2, ap_sig_ioackin_time_stamp_V_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_post_V_id_V_1_ack_out <= out_post_TREADY;

    out_post_V_id_V_1_data_in_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_3_fu_576_p2, tmp_14_fu_582_p2, ch_last_in_group_V_reg_643, ch_w_V_reg_652)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_3_fu_576_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2))))) then 
            out_post_V_id_V_1_data_in <= ch_w_V_reg_652;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)))) then 
            out_post_V_id_V_1_data_in <= ch_last_in_group_V_reg_643;
        else 
            out_post_V_id_V_1_data_in <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_post_V_id_V_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_id_V_1_mVld, out_post_V_id_V_1_areset_d)
    begin
        out_post_V_id_V_1_sRdy <= (not(out_post_V_id_V_1_areset_d) and (out_post_TREADY or not(out_post_V_id_V_1_mVld)));
    end process;


    out_post_V_id_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_3_fu_576_p2, tmp_14_fu_582_p2, ap_sig_ioackin_time_stamp_V_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_post_V_last_1_ack_out <= out_post_TREADY;

    out_post_V_last_1_data_in_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_3_fu_576_p2, tmp_14_fu_582_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)))) then 
            out_post_V_last_1_data_in <= ap_const_logic_1;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_3_fu_576_p2))))) then 
            out_post_V_last_1_data_in <= ap_const_logic_0;
        else 
            out_post_V_last_1_data_in <= 'X';
        end if; 
    end process;


    out_post_V_last_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_last_1_mVld, out_post_V_last_1_areset_d)
    begin
        out_post_V_last_1_sRdy <= (not(out_post_V_last_1_areset_d) and (out_post_TREADY or not(out_post_V_last_1_mVld)));
    end process;


    out_post_V_last_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_3_fu_576_p2, tmp_14_fu_582_p2, ap_sig_ioackin_time_stamp_V_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_last_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_last_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    out_post_V_user_V_1_ack_in_assign_proc : process(out_post_TREADY, out_post_V_user_V_1_mVld, out_post_V_user_V_1_areset_d)
    begin
        out_post_V_user_V_1_ack_in <= (not(out_post_V_user_V_1_areset_d) and (out_post_TREADY or not(out_post_V_user_V_1_mVld)));
    end process;

    out_post_V_user_V_1_ack_out <= out_post_TREADY;

    out_post_V_user_V_1_data_in_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_3_fu_576_p2, tmp_14_fu_582_p2, tmp_user_V_4_fu_600_p1, tmp_user_V_2_fu_632_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2)))) then 
            out_post_V_user_V_1_data_in <= tmp_user_V_2_fu_632_p1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)))) then 
            out_post_V_user_V_1_data_in <= ap_const_lv8_F;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_3_fu_576_p2)))) then 
            out_post_V_user_V_1_data_in <= tmp_user_V_4_fu_600_p1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)))) then 
            out_post_V_user_V_1_data_in <= ap_const_lv8_12;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)))) then 
            out_post_V_user_V_1_data_in <= ap_const_lv8_8;
        else 
            out_post_V_user_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    out_post_V_user_V_1_sRdy_assign_proc : process(out_post_TREADY, out_post_V_user_V_1_mVld, out_post_V_user_V_1_areset_d)
    begin
        out_post_V_user_V_1_sRdy <= (not(out_post_V_user_V_1_areset_d) and (out_post_TREADY or not(out_post_V_user_V_1_mVld)));
    end process;


    out_post_V_user_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2, ap_sig_cseq_ST_st6_fsm_5, tmp_3_fu_576_p2, tmp_14_fu_582_p2, ap_sig_ioackin_time_stamp_V_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and not((((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_sig_ioackin_time_stamp_V_TREADY)) or ((ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_3_fu_576_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_post_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            out_post_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_pre_TDATA <= out_pre_V_data_V_1_data_reg;

    out_pre_TDATA_blk_n_assign_proc : process(out_pre_V_data_V_1_sRdy, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st7_fsm_6, tmp_1_reg_751, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_reg_755, tmp_11_fu_611_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0))) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2))))) then 
            out_pre_TDATA_blk_n <= out_pre_V_data_V_1_sRdy;
        else 
            out_pre_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_pre_TID <= out_pre_V_id_V_1_data_reg;
    out_pre_TLAST <= out_pre_V_last_1_data_reg;
    out_pre_TUSER <= out_pre_V_user_V_1_data_reg;
    out_pre_TVALID <= out_pre_V_data_V_1_mVld;
    out_pre_V_data_V_1_ack_out <= out_pre_TREADY;

    out_pre_V_data_V_1_data_in_assign_proc : process(buf_2d_V_q0, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2, pre_V_reg_713)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2))))) then 
            out_pre_V_data_V_1_data_in <= pre_V_reg_713;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)))) then 
            out_pre_V_data_V_1_data_in <= buf_2d_V_q0;
        else 
            out_pre_V_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_pre_V_data_V_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_data_V_1_mVld, out_pre_V_data_V_1_areset_d)
    begin
        out_pre_V_data_V_1_sRdy <= (not(out_pre_V_data_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_data_V_1_mVld)));
    end process;


    out_pre_V_data_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_pre_V_id_V_1_ack_out <= out_pre_TREADY;

    out_pre_V_id_V_1_data_in_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2, ch_last_in_group_V_reg_643, ch_w_V_reg_652)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2))))) then 
            out_pre_V_id_V_1_data_in <= ch_w_V_reg_652;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)))) then 
            out_pre_V_id_V_1_data_in <= ch_last_in_group_V_reg_643;
        else 
            out_pre_V_id_V_1_data_in <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_pre_V_id_V_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_id_V_1_mVld, out_pre_V_id_V_1_areset_d)
    begin
        out_pre_V_id_V_1_sRdy <= (not(out_pre_V_id_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_id_V_1_mVld)));
    end process;


    out_pre_V_id_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    out_pre_V_last_1_ack_out <= out_pre_TREADY;

    out_pre_V_last_1_data_in_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)))) then 
            out_pre_V_last_1_data_in <= ap_const_logic_1;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2))))) then 
            out_pre_V_last_1_data_in <= ap_const_logic_0;
        else 
            out_pre_V_last_1_data_in <= 'X';
        end if; 
    end process;


    out_pre_V_last_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_last_1_mVld, out_pre_V_last_1_areset_d)
    begin
        out_pre_V_last_1_sRdy <= (not(out_pre_V_last_1_areset_d) and (out_pre_TREADY or not(out_pre_V_last_1_mVld)));
    end process;


    out_pre_V_last_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_last_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_last_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    out_pre_V_user_V_1_ack_in_assign_proc : process(out_pre_TREADY, out_pre_V_user_V_1_mVld, out_pre_V_user_V_1_areset_d)
    begin
        out_pre_V_user_V_1_ack_in <= (not(out_pre_V_user_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_user_V_1_mVld)));
    end process;

    out_pre_V_user_V_1_ack_out <= out_pre_TREADY;

    out_pre_V_user_V_1_data_in_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2, tmp_user_V_fu_617_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2)))) then 
            out_pre_V_user_V_1_data_in <= tmp_user_V_fu_617_p1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)))) then 
            out_pre_V_user_V_1_data_in <= ap_const_lv8_7;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)))) then 
            out_pre_V_user_V_1_data_in <= ap_const_lv8_0;
        else 
            out_pre_V_user_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    out_pre_V_user_V_1_sRdy_assign_proc : process(out_pre_TREADY, out_pre_V_user_V_1_mVld, out_pre_V_user_V_1_areset_d)
    begin
        out_pre_V_user_V_1_sRdy <= (not(out_pre_V_user_V_1_areset_d) and (out_pre_TREADY or not(out_pre_V_user_V_1_mVld)));
    end process;


    out_pre_V_user_V_1_vld_in_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_fu_611_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            out_pre_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            out_pre_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    
    p_Result_1_fu_536_p4_proc : process(p_busy_V, bvh_d_index_1_fu_533_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        p_Result_1_fu_536_p4 <= p_busy_V;
        if to_integer(unsigned(bvh_d_index_1_fu_533_p1)) >= p_busy_V'low and to_integer(unsigned(bvh_d_index_1_fu_533_p1)) <= p_busy_V'high then
            result(0) := '0';
            for i in ap_const_lv64_1'range loop
                result(0) := result(0) or ap_const_lv64_1(i);
            end loop;
            p_Result_1_fu_536_p4(to_integer(unsigned(bvh_d_index_1_fu_533_p1))) <= result(0);
        end if;
    end process;

    
    p_Result_2_fu_517_p4_proc : process(p_busy_V, bvh_d_index_2_fu_514_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        p_Result_2_fu_517_p4 <= p_busy_V;
        if to_integer(unsigned(bvh_d_index_2_fu_514_p1)) >= p_busy_V'low and to_integer(unsigned(bvh_d_index_2_fu_514_p1)) <= p_busy_V'high then
            result(0) := '0';
            for i in ap_const_lv64_1'range loop
                result(0) := result(0) or ap_const_lv64_1(i);
            end loop;
            p_Result_2_fu_517_p4(to_integer(unsigned(bvh_d_index_2_fu_514_p1))) <= result(0);
        end if;
    end process;

    
    p_Result_s_fu_555_p4_proc : process(p_busy_V, bvh_d_index_fu_552_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        p_Result_s_fu_555_p4 <= p_busy_V;
        if to_integer(unsigned(bvh_d_index_fu_552_p1)) >= p_busy_V'low and to_integer(unsigned(bvh_d_index_fu_552_p1)) <= p_busy_V'high then
            result(0) := '0';
            for i in ap_const_lv64_0'range loop
                result(0) := result(0) or ap_const_lv64_0(i);
            end loop;
            p_Result_s_fu_555_p4(to_integer(unsigned(bvh_d_index_fu_552_p1))) <= result(0);
        end if;
    end process;

    p_shl1_cast_fu_485_p1 <= std_logic_vector(resize(unsigned(tmp_17_fu_478_p3),13));
    p_shl2_cast_fu_360_p1 <= std_logic_vector(resize(unsigned(tmp_8_fu_352_p3),13));
    p_shl3_cast_fu_372_p1 <= std_logic_vector(resize(unsigned(tmp_6_fu_364_p3),13));
    p_shl_cast_fu_474_p1 <= std_logic_vector(resize(unsigned(tmp_16_fu_467_p3),13));

    state_A_address0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st7_fsm_6, tmp_1_reg_751, ap_sig_cseq_ST_st9_fsm_8, tmp_11_reg_755, tmp_3_reg_733, tmp_5_fu_446_p1, ap_sig_cseq_ST_st2_fsm_1, state_A_addr_reg_699, tmp_4_fu_571_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)))) then 
            state_A_address0 <= tmp_4_fu_571_p1(8 - 1 downto 0);
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751))) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and (is_peak_V_reg_683 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733)))) then 
            state_A_address0 <= state_A_addr_reg_699;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            state_A_address0 <= tmp_5_fu_446_p1(8 - 1 downto 0);
        else 
            state_A_address0 <= "XXXXXXXX";
        end if; 
    end process;


    state_A_ce0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st7_fsm_6, tmp_1_reg_751, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_reg_755, tmp_11_fu_611_p2, tmp_3_reg_733, tmp_14_reg_737, ap_sig_cseq_ST_st2_fsm_1, ap_sig_525)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and (is_peak_V_reg_683 = ap_const_lv1_0) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            state_A_ce0 <= ap_const_logic_1;
        else 
            state_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_A_d0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st7_fsm_6, tmp_1_reg_751, ap_sig_cseq_ST_st9_fsm_8, tmp_11_reg_755, tmp_3_reg_733)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733))))) then 
            state_A_d0 <= ap_const_lv2_2;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751))))) then 
            state_A_d0 <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and (is_peak_V_reg_683 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733)))) then 
            state_A_d0 <= ap_const_lv2_0;
        else 
            state_A_d0 <= "XX";
        end if; 
    end process;


    state_A_we0_assign_proc : process(out_pre_V_user_V_1_ack_in, out_post_V_user_V_1_ack_in, ap_sig_cseq_ST_st4_fsm_3, state_A_load_reg_709, is_peak_V_reg_683, ap_sig_cseq_ST_st7_fsm_6, tmp_1_reg_751, ap_sig_cseq_ST_st9_fsm_8, tmp_1_fu_605_p2, tmp_11_reg_755, tmp_11_fu_611_p2, tmp_3_reg_733, tmp_14_reg_737, ap_sig_525)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (state_A_load_reg_709 = ap_const_lv2_0) and (is_peak_V_reg_683 = ap_const_lv1_0) and not((((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_0) and not((is_peak_V_reg_683 = ap_const_lv1_0)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_sig_525 or ((state_A_load_reg_709 = ap_const_lv2_2) and (ap_const_lv1_0 = tmp_3_reg_733) and not((ap_const_lv1_0 = tmp_14_reg_737)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_2) and not((ap_const_lv1_0 = tmp_3_reg_733)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and (ap_const_lv1_0 = tmp_1_reg_751) and not((ap_const_lv1_0 = tmp_11_reg_755)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((state_A_load_reg_709 = ap_const_lv2_1) and not((ap_const_lv1_0 = tmp_1_reg_751)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = tmp_1_fu_605_p2) and (ap_const_lv1_0 = tmp_11_fu_611_p2) and not((((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or ((ap_const_lv1_0 = tmp_1_fu_605_p2) and not((ap_const_lv1_0 = tmp_11_fu_611_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_pre_V_user_V_1_ack_in)) or (not((ap_const_lv1_0 = tmp_1_fu_605_p2)) and (ap_const_logic_0 = out_post_V_user_V_1_ack_in))))))) then 
            state_A_we0 <= ap_const_logic_1;
        else 
            state_A_we0 <= ap_const_logic_0;
        end if; 
    end process;

    t_V_fu_342_p4 <= mua_stream_V_data_V_dout(132 downto 128);
    tetrode_data_V_fu_338_p1 <= mua_stream_V_data_V_dout(128 - 1 downto 0);
    time_stamp_V_TDATA <= std_logic_vector(unsigned(frameNo_reg_661) + unsigned(ap_const_lv32_FFFFFFF6));

    time_stamp_V_TDATA_blk_n_assign_proc : process(time_stamp_V_TREADY, ap_sig_cseq_ST_st6_fsm_5, tmp_3_fu_576_p2, tmp_14_fu_582_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)))) then 
            time_stamp_V_TDATA_blk_n <= time_stamp_V_TREADY;
        else 
            time_stamp_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    time_stamp_V_TVALID_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, tmp_3_fu_576_p2, tmp_14_fu_582_p2, ap_reg_ioackin_time_stamp_V_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_3_fu_576_p2) and not((ap_const_lv1_0 = tmp_14_fu_582_p2)) and (ap_const_logic_0 = ap_reg_ioackin_time_stamp_V_TREADY))) then 
            time_stamp_V_TVALID <= ap_const_logic_1;
        else 
            time_stamp_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_fu_416_p2 <= (tmp_fu_388_p1 or tmp_20_fu_392_p3);
    tmp2_fu_422_p2 <= (tmp_21_fu_400_p3 or tmp_22_fu_408_p3);
    tmp_10_fu_637_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(reg_298));
    tmp_11_fu_611_p2 <= "1" when (reg_298 = ap_const_lv5_7) else "0";
    tmp_12_fu_376_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_360_p1) + unsigned(p_shl3_cast_fu_372_p1));
    tmp_14_fu_582_p2 <= "1" when (reg_298 = ap_const_lv5_A) else "0";
    tmp_15_fu_456_p2 <= std_logic_vector(unsigned(tmp_5_cast_fu_450_p1) + unsigned(tmp_17_cast_fu_453_p1));
    tmp_16_fu_467_p3 <= (tmp_7_reg_677 & ap_const_lv7_0);
    tmp_17_cast_fu_453_p1 <= std_logic_vector(resize(unsigned(tmp_12_reg_672),14));
    tmp_17_fu_478_p3 <= (tmp_7_reg_677 & ap_const_lv5_0);
    tmp_18_cast_fu_462_p1 <= std_logic_vector(resize(unsigned(tmp_15_fu_456_p2),64));
    tmp_18_fu_489_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_474_p1) + unsigned(p_shl1_cast_fu_485_p1));
    tmp_19_fu_499_p2 <= std_logic_vector(unsigned(tmp_5_cast_fu_450_p1) + unsigned(tmp_21_cast_fu_495_p1));
    tmp_1_fu_605_p2 <= "1" when (unsigned(reg_298) < unsigned(ap_const_lv5_7)) else "0";
    tmp_20_fu_392_p3 <= mua_stream_V_data_V_dout(32 downto 32);
    tmp_21_cast_fu_495_p1 <= std_logic_vector(resize(unsigned(tmp_18_fu_489_p2),14));
    tmp_21_fu_400_p3 <= mua_stream_V_data_V_dout(64 downto 64);
    tmp_22_cast_fu_505_p1 <= std_logic_vector(resize(unsigned(tmp_19_reg_694),64));
    tmp_22_fu_408_p3 <= mua_stream_V_data_V_dout(96 downto 96);
    tmp_26_fu_622_p1 <= reg_298(4 - 1 downto 0);
    tmp_2_fu_434_p2 <= "1" when (ch_w_V_fu_318_p4 = ch_last_in_group_V_fu_308_p4) else "0";
    tmp_3_fu_576_p2 <= "1" when (unsigned(reg_298) < unsigned(ap_const_lv5_A)) else "0";
    tmp_4_fu_571_p1 <= std_logic_vector(resize(unsigned(ch_last_in_group_V_reg_643),64));
    tmp_5_cast_fu_450_p1 <= std_logic_vector(resize(unsigned(ch_w_V_reg_652),14));
    tmp_5_fu_446_p1 <= std_logic_vector(resize(unsigned(ch_w_V_reg_652),64));
    tmp_6_fu_364_p3 <= (t_V_fu_342_p4 & ap_const_lv5_0);
    tmp_7_fu_382_p2 <= std_logic_vector(signed(ap_const_lv5_18) + signed(t_V_fu_342_p4));
    tmp_8_fu_352_p3 <= (t_V_fu_342_p4 & ap_const_lv7_0);
    tmp_fu_388_p1 <= mua_stream_V_data_V_dout(1 - 1 downto 0);
    tmp_s_fu_428_p2 <= (tmp2_fu_422_p2 or tmp1_fu_416_p2);
    tmp_user_V_1_fu_626_p2 <= (tmp_26_fu_622_p1 xor ap_const_lv4_8);
    tmp_user_V_2_fu_632_p1 <= std_logic_vector(resize(unsigned(tmp_user_V_1_fu_626_p2),8));
    tmp_user_V_3_fu_594_p2 <= std_logic_vector(unsigned(reg_298) + unsigned(ap_const_lv5_8));
    tmp_user_V_4_fu_600_p1 <= std_logic_vector(resize(unsigned(tmp_user_V_3_fu_594_p2),8));
    tmp_user_V_fu_617_p1 <= std_logic_vector(resize(unsigned(reg_298),8));
end behav;
