// Generated by CIRCT firtool-1.135.0
module sram_array_1p256x8m2s1h0l1b_bpu_mbtb_counter(
  input        mbist_dft_ram_bypass,
  input        mbist_dft_ram_bp_clken,
  input        RW0_clk,
  input  [7:0] RW0_addr,
  input        RW0_en,
  input        RW0_wmode,
  input  [3:0] RW0_wmask,
  input  [7:0] RW0_wdata,
  output [7:0] RW0_rdata
);

  wire array_RW0_rdata_MPORT_wmask_3;
  wire array_RW0_rdata_MPORT_wmask_2;
  wire array_RW0_rdata_MPORT_wmask_1;
  wire array_RW0_rdata_MPORT_wmask_0;
  assign array_RW0_rdata_MPORT_wmask_0 = RW0_wmode & RW0_wmask[0];
  assign array_RW0_rdata_MPORT_wmask_1 = RW0_wmode & RW0_wmask[1];
  assign array_RW0_rdata_MPORT_wmask_2 = RW0_wmode & RW0_wmask[2];
  assign array_RW0_rdata_MPORT_wmask_3 = RW0_wmode & RW0_wmask[3];
  array_256x8 array_ext (
    .RW0_addr  (RW0_addr),
    .RW0_en    (RW0_en),
    .RW0_clk   (RW0_clk),
    .RW0_wmode (RW0_wmode & (|RW0_wmask)),
    .RW0_wdata (RW0_wdata),
    .RW0_rdata (RW0_rdata),
    .RW0_wmask
      ({array_RW0_rdata_MPORT_wmask_3,
        array_RW0_rdata_MPORT_wmask_2,
        array_RW0_rdata_MPORT_wmask_1,
        array_RW0_rdata_MPORT_wmask_0})
  );
endmodule

