$date
	Sat Sep  5 06:25:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLK $end
$var reg 4 # D [3:0] $end
$var reg 1 $ reset $end
$scope module U1 $end
$var wire 1 " CLK $end
$var wire 4 % D [3:0] $end
$var wire 1 $ reset $end
$var reg 4 & Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
bx #
0"
bx !
$end
#1
b0 !
b0 &
b0 #
b0 %
0$
1"
#2
b101 #
b101 %
0"
#3
b1100 !
b1100 &
b1100 #
b1100 %
1"
#4
0"
#5
b101 !
b101 &
1"
b101 #
b101 %
#6
b0 !
b0 &
0"
1$
b111 #
b111 %
#7
1"
b1110 #
b1110 %
#8
0"
b110 #
b110 %
#9
b111 !
b111 &
1"
0$
b111 #
b111 %
#10
0"
#11
b1111 !
b1111 &
1"
b1111 #
b1111 %
#12
0"
b10 #
b10 %
#13
b10 !
b10 &
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
#25
1"
