Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Dec  2 17:27:33 2025
| Host         : DESKTOP-VHT69T7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file basketball_control_sets_placed.rpt
| Design       : basketball
| Device       : xc7a75t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              36 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |             133 |           67 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+----------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                          |                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | game_/power[3]_i_1_n_0   | game_/resetn         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | tick_/tick_1ms_reg_0     |                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | tick_/tick_1ms_reg_0     | tick_/tick_1ms_reg_1 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | tick_/pixel_clk_reg_0[0] | game_/resetn         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | tick_/tick_1ms           | game_/resetn         |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | game_/score[0]_i_1_n_0   | game_/resetn         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | tick_/E[0]               | game_/resetn         |               10 |             19 |         1.90 |
|  clk_IBUF_BUFG | game_/ball_x[9]_i_1_n_0  | game_/resetn         |               11 |             20 |         1.82 |
|  clk_IBUF_BUFG | tick_/tick_50ms          | game_/resetn         |               21 |             24 |         1.14 |
|  clk_IBUF_BUFG | tick_/pixel_clk          | game_/resetn         |               11 |             27 |         2.45 |
|  clk_IBUF_BUFG |                          | game_/resetn         |               16 |             36 |         2.25 |
+----------------+--------------------------+----------------------+------------------+----------------+--------------+


