#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12c662650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12c65c3d0 .scope module, "JR_tb" "JR_tb" 3 1;
 .timescale 0 0;
v0x12c677700_0 .net "active", 0 0, v0x12c675a90_0;  1 drivers
v0x12c6777b0_0 .var "clk", 0 0;
v0x12c677840_0 .var "clk_enable", 0 0;
v0x12c6778d0_0 .net "data_address", 31 0, L_0x12c67b510;  1 drivers
v0x12c677960_0 .net "data_read", 0 0, L_0x12c67a150;  1 drivers
v0x12c677a30_0 .var "data_readdata", 31 0;
v0x12c677ac0_0 .net "data_write", 0 0, L_0x12c67a0a0;  1 drivers
v0x12c677b70_0 .net "data_writedata", 31 0, L_0x12c67aec0;  1 drivers
v0x12c677c20_0 .net "instr_address", 31 0, L_0x12c67c380;  1 drivers
v0x12c677d50_0 .var "instr_readdata", 31 0;
v0x12c677de0_0 .net "register_v0", 31 0, L_0x12c67ae50;  1 drivers
v0x12c677eb0_0 .var "reset", 0 0;
S_0x12c649be0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x12c65c3d0;
 .timescale 0 0;
v0x12c614e40_0 .var "imm", 15 0;
v0x12c670850_0 .var "imm_instr", 31 0;
v0x12c6708f0_0 .var "opcode", 5 0;
v0x12c6709a0_0 .var "rs", 4 0;
v0x12c670a50_0 .var "rt", 4 0;
E_0x12c6647a0 .event posedge, v0x12c673480_0;
S_0x12c670b40 .scope module, "dut" "mips_cpu_harvard" 3 77, 4 1 0, S_0x12c65c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12c67a0a0 .functor BUFZ 1, L_0x12c679c50, C4<0>, C4<0>, C4<0>;
L_0x12c67a150 .functor BUFZ 1, L_0x12c679b60, C4<0>, C4<0>, C4<0>;
L_0x12c67a800 .functor BUFZ 1, L_0x12c679ab0, C4<0>, C4<0>, C4<0>;
L_0x12c67aec0 .functor BUFZ 32, L_0x12c67ada0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c67b050 .functor BUFZ 32, L_0x12c67aa70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c67b510 .functor BUFZ 32, v0x12c6714a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c67bce0 .functor OR 1, L_0x12c67ba00, L_0x12c67bbc0, C4<0>, C4<0>;
L_0x12c67beb0 .functor AND 1, L_0x12c67c080, L_0x12c67c260, C4<1>, C4<1>;
L_0x12c67c380 .functor BUFZ 32, v0x12c673530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c674c70_0 .net *"_ivl_11", 4 0, L_0x12c67a400;  1 drivers
v0x12c674d00_0 .net *"_ivl_13", 4 0, L_0x12c67a4a0;  1 drivers
L_0x130078298 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c674d90_0 .net/2u *"_ivl_26", 15 0, L_0x130078298;  1 drivers
v0x12c674e20_0 .net *"_ivl_29", 15 0, L_0x12c67b100;  1 drivers
L_0x130078328 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12c674eb0_0 .net/2u *"_ivl_36", 31 0, L_0x130078328;  1 drivers
v0x12c674f60_0 .net *"_ivl_40", 31 0, L_0x12c67b820;  1 drivers
L_0x130078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c675010_0 .net *"_ivl_43", 25 0, L_0x130078370;  1 drivers
L_0x1300783b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12c6750c0_0 .net/2u *"_ivl_44", 31 0, L_0x1300783b8;  1 drivers
v0x12c675170_0 .net *"_ivl_46", 0 0, L_0x12c67ba00;  1 drivers
v0x12c675280_0 .net *"_ivl_48", 31 0, L_0x12c67bae0;  1 drivers
L_0x130078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c675320_0 .net *"_ivl_51", 25 0, L_0x130078400;  1 drivers
L_0x130078448 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12c6753d0_0 .net/2u *"_ivl_52", 31 0, L_0x130078448;  1 drivers
v0x12c675480_0 .net *"_ivl_54", 0 0, L_0x12c67bbc0;  1 drivers
v0x12c675520_0 .net *"_ivl_58", 31 0, L_0x12c67be10;  1 drivers
L_0x130078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c6755d0_0 .net *"_ivl_61", 25 0, L_0x130078490;  1 drivers
L_0x1300784d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c675680_0 .net/2u *"_ivl_62", 31 0, L_0x1300784d8;  1 drivers
v0x12c675730_0 .net *"_ivl_64", 0 0, L_0x12c67c080;  1 drivers
v0x12c6758c0_0 .net *"_ivl_67", 5 0, L_0x12c67c120;  1 drivers
L_0x130078520 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12c675950_0 .net/2u *"_ivl_68", 5 0, L_0x130078520;  1 drivers
v0x12c6759f0_0 .net *"_ivl_70", 0 0, L_0x12c67c260;  1 drivers
v0x12c675a90_0 .var "active", 0 0;
v0x12c675b30_0 .net "alu_control_out", 3 0, v0x12c6718f0_0;  1 drivers
v0x12c675c10_0 .net "alu_fcode", 5 0, L_0x12c67af70;  1 drivers
v0x12c675ca0_0 .net "alu_op", 1 0, L_0x12c679f30;  1 drivers
v0x12c675d30_0 .net "alu_op1", 31 0, L_0x12c67b050;  1 drivers
v0x12c675dc0_0 .net "alu_op2", 31 0, L_0x12c67b390;  1 drivers
v0x12c675e50_0 .net "alu_out", 31 0, v0x12c6714a0_0;  1 drivers
v0x12c675f00_0 .net "alu_src", 0 0, L_0x12c6797b0;  1 drivers
v0x12c675fb0_0 .net "alu_z_flag", 0 0, L_0x12c67b580;  1 drivers
v0x12c676060_0 .net "branch", 0 0, L_0x12c679d00;  1 drivers
v0x12c676110_0 .net "clk", 0 0, v0x12c6777b0_0;  1 drivers
v0x12c6761e0_0 .net "clk_enable", 0 0, v0x12c677840_0;  1 drivers
v0x12c676270_0 .net "curr_addr", 31 0, v0x12c673530_0;  1 drivers
v0x12c6757e0_0 .net "curr_addr_p4", 31 0, L_0x12c67b6e0;  1 drivers
v0x12c676500_0 .net "data_address", 31 0, L_0x12c67b510;  alias, 1 drivers
v0x12c676590_0 .net "data_read", 0 0, L_0x12c67a150;  alias, 1 drivers
v0x12c676620_0 .net "data_readdata", 31 0, v0x12c677a30_0;  1 drivers
v0x12c6766b0_0 .net "data_write", 0 0, L_0x12c67a0a0;  alias, 1 drivers
v0x12c676740_0 .net "data_writedata", 31 0, L_0x12c67aec0;  alias, 1 drivers
v0x12c6767d0_0 .net "instr_address", 31 0, L_0x12c67c380;  alias, 1 drivers
v0x12c676880_0 .net "instr_opcode", 5 0, L_0x12c678c80;  1 drivers
v0x12c676940_0 .net "instr_readdata", 31 0, v0x12c677d50_0;  1 drivers
v0x12c6769e0_0 .net "j_type", 0 0, L_0x12c67bce0;  1 drivers
v0x12c676a80_0 .net "jr_type", 0 0, L_0x12c67beb0;  1 drivers
v0x12c676b20_0 .net "mem_read", 0 0, L_0x12c679b60;  1 drivers
v0x12c676bd0_0 .net "mem_to_reg", 0 0, L_0x12c6798e0;  1 drivers
v0x12c676c80_0 .net "mem_write", 0 0, L_0x12c679c50;  1 drivers
v0x12c676d30_0 .var "next_instr_addr", 31 0;
v0x12c676de0_0 .net "offset", 31 0, L_0x12c67b2f0;  1 drivers
v0x12c676e70_0 .net "reg_a_read_data", 31 0, L_0x12c67aa70;  1 drivers
v0x12c676f20_0 .net "reg_a_read_index", 4 0, L_0x12c67a1c0;  1 drivers
v0x12c676fd0_0 .net "reg_b_read_data", 31 0, L_0x12c67ada0;  1 drivers
v0x12c677080_0 .net "reg_b_read_index", 4 0, L_0x12c67a2a0;  1 drivers
v0x12c677130_0 .net "reg_dst", 0 0, L_0x12c6795d0;  1 drivers
v0x12c6771e0_0 .net "reg_write", 0 0, L_0x12c679ab0;  1 drivers
v0x12c677290_0 .net "reg_write_data", 31 0, L_0x12c67a660;  1 drivers
v0x12c677340_0 .net "reg_write_enable", 0 0, L_0x12c67a800;  1 drivers
v0x12c6773f0_0 .net "reg_write_index", 4 0, L_0x12c67a540;  1 drivers
v0x12c6774a0_0 .net "register_v0", 31 0, L_0x12c67ae50;  alias, 1 drivers
v0x12c677550_0 .net "reset", 0 0, v0x12c677eb0_0;  1 drivers
E_0x12c670e90/0 .event edge, v0x12c6729c0_0, v0x12c671590_0, v0x12c6757e0_0, v0x12c676de0_0;
E_0x12c670e90/1 .event edge, v0x12c6769e0_0, v0x12c676940_0, v0x12c676a80_0, v0x12c674070_0;
E_0x12c670e90 .event/or E_0x12c670e90/0, E_0x12c670e90/1;
L_0x12c678c80 .part v0x12c677d50_0, 26, 6;
L_0x12c67a1c0 .part v0x12c677d50_0, 21, 5;
L_0x12c67a2a0 .part v0x12c677d50_0, 16, 5;
L_0x12c67a400 .part v0x12c677d50_0, 11, 5;
L_0x12c67a4a0 .part v0x12c677d50_0, 16, 5;
L_0x12c67a540 .functor MUXZ 5, L_0x12c67a4a0, L_0x12c67a400, L_0x12c6795d0, C4<>;
L_0x12c67a660 .functor MUXZ 32, v0x12c6714a0_0, v0x12c677a30_0, L_0x12c6798e0, C4<>;
L_0x12c67af70 .part v0x12c677d50_0, 0, 6;
L_0x12c67b100 .part v0x12c677d50_0, 0, 16;
L_0x12c67b2f0 .concat [ 16 16 0 0], L_0x12c67b100, L_0x130078298;
L_0x12c67b390 .functor MUXZ 32, L_0x12c67ada0, L_0x12c67b2f0, L_0x12c6797b0, C4<>;
L_0x12c67b6e0 .arith/sum 32, v0x12c673530_0, L_0x130078328;
L_0x12c67b820 .concat [ 6 26 0 0], L_0x12c678c80, L_0x130078370;
L_0x12c67ba00 .cmp/eq 32, L_0x12c67b820, L_0x1300783b8;
L_0x12c67bae0 .concat [ 6 26 0 0], L_0x12c678c80, L_0x130078400;
L_0x12c67bbc0 .cmp/eq 32, L_0x12c67bae0, L_0x130078448;
L_0x12c67be10 .concat [ 6 26 0 0], L_0x12c678c80, L_0x130078490;
L_0x12c67c080 .cmp/eq 32, L_0x12c67be10, L_0x1300784d8;
L_0x12c67c120 .part v0x12c677d50_0, 0, 6;
L_0x12c67c260 .cmp/ne 6, L_0x12c67c120, L_0x130078520;
S_0x12c670f00 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x12c670b40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x1300782e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c6711c0_0 .net/2u *"_ivl_0", 31 0, L_0x1300782e0;  1 drivers
v0x12c671280_0 .net "control", 3 0, v0x12c6718f0_0;  alias, 1 drivers
v0x12c671330_0 .net "op1", 31 0, L_0x12c67b050;  alias, 1 drivers
v0x12c6713f0_0 .net "op2", 31 0, L_0x12c67b390;  alias, 1 drivers
v0x12c6714a0_0 .var "result", 31 0;
v0x12c671590_0 .net "z_flag", 0 0, L_0x12c67b580;  alias, 1 drivers
E_0x12c671170 .event edge, v0x12c6713f0_0, v0x12c671330_0, v0x12c671280_0;
L_0x12c67b580 .cmp/eq 32, v0x12c6714a0_0, L_0x1300782e0;
S_0x12c6716b0 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x12c670b40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x12c6718f0_0 .var "alu_control_out", 3 0;
v0x12c6719b0_0 .net "alu_fcode", 5 0, L_0x12c67af70;  alias, 1 drivers
v0x12c671a50_0 .net "alu_opcode", 1 0, L_0x12c679f30;  alias, 1 drivers
E_0x12c6718c0 .event edge, v0x12c671a50_0, v0x12c6719b0_0;
S_0x12c671b60 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x12c670b40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x12c6795d0 .functor BUFZ 1, L_0x12c678ed0, C4<0>, C4<0>, C4<0>;
L_0x12c6796c0 .functor OR 1, L_0x12c6792f0, L_0x12c6793d0, C4<0>, C4<0>;
L_0x12c6797b0 .functor OR 1, L_0x12c6796c0, L_0x12c679170, C4<0>, C4<0>;
L_0x12c6798e0 .functor BUFZ 1, L_0x12c6792f0, C4<0>, C4<0>, C4<0>;
L_0x12c679990 .functor OR 1, L_0x12c678ed0, L_0x12c6792f0, C4<0>, C4<0>;
L_0x12c679ab0 .functor OR 1, L_0x12c679990, L_0x12c679170, C4<0>, C4<0>;
L_0x12c679b60 .functor BUFZ 1, L_0x12c6792f0, C4<0>, C4<0>, C4<0>;
L_0x12c679c50 .functor BUFZ 1, L_0x12c6793d0, C4<0>, C4<0>, C4<0>;
L_0x12c679d00 .functor BUFZ 1, L_0x12c6794d0, C4<0>, C4<0>, C4<0>;
L_0x12c679e40 .functor BUFZ 1, L_0x12c678ed0, C4<0>, C4<0>, C4<0>;
L_0x12c679fd0 .functor BUFZ 1, L_0x12c6794d0, C4<0>, C4<0>, C4<0>;
v0x12c671e60_0 .net *"_ivl_0", 31 0, L_0x12c678da0;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c671f10_0 .net *"_ivl_11", 25 0, L_0x1300780a0;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x12c671fc0_0 .net/2u *"_ivl_12", 31 0, L_0x1300780e8;  1 drivers
L_0x130078130 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12c672080_0 .net/2u *"_ivl_16", 5 0, L_0x130078130;  1 drivers
L_0x130078178 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12c672130_0 .net/2u *"_ivl_20", 5 0, L_0x130078178;  1 drivers
L_0x1300781c0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x12c672220_0 .net/2u *"_ivl_24", 5 0, L_0x1300781c0;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c6722d0_0 .net *"_ivl_3", 25 0, L_0x130078010;  1 drivers
v0x12c672380_0 .net *"_ivl_31", 0 0, L_0x12c6796c0;  1 drivers
v0x12c672420_0 .net *"_ivl_37", 0 0, L_0x12c679990;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12c672530_0 .net/2u *"_ivl_4", 31 0, L_0x130078058;  1 drivers
v0x12c6725d0_0 .net *"_ivl_49", 0 0, L_0x12c679e40;  1 drivers
v0x12c672680_0 .net *"_ivl_54", 0 0, L_0x12c679fd0;  1 drivers
v0x12c672730_0 .net *"_ivl_8", 31 0, L_0x12c678ff0;  1 drivers
v0x12c6727e0_0 .net "alu_op", 1 0, L_0x12c679f30;  alias, 1 drivers
v0x12c6728a0_0 .net "alu_src", 0 0, L_0x12c6797b0;  alias, 1 drivers
v0x12c672930_0 .net "beq", 0 0, L_0x12c6794d0;  1 drivers
v0x12c6729c0_0 .net "branch", 0 0, L_0x12c679d00;  alias, 1 drivers
v0x12c672b50_0 .net "i_format", 0 0, L_0x12c679170;  1 drivers
v0x12c672be0_0 .net "instr_opcode", 5 0, L_0x12c678c80;  alias, 1 drivers
v0x12c672c80_0 .var "jump", 0 0;
v0x12c672d20_0 .net "lw", 0 0, L_0x12c6792f0;  1 drivers
v0x12c672dc0_0 .net "mem_read", 0 0, L_0x12c679b60;  alias, 1 drivers
v0x12c672e60_0 .net "mem_to_reg", 0 0, L_0x12c6798e0;  alias, 1 drivers
v0x12c672f00_0 .net "mem_write", 0 0, L_0x12c679c50;  alias, 1 drivers
v0x12c672fa0_0 .net "r_format", 0 0, L_0x12c678ed0;  1 drivers
v0x12c673040_0 .net "reg_dst", 0 0, L_0x12c6795d0;  alias, 1 drivers
v0x12c6730e0_0 .net "reg_write", 0 0, L_0x12c679ab0;  alias, 1 drivers
v0x12c673180_0 .net "sw", 0 0, L_0x12c6793d0;  1 drivers
L_0x12c678da0 .concat [ 6 26 0 0], L_0x12c678c80, L_0x130078010;
L_0x12c678ed0 .cmp/eq 32, L_0x12c678da0, L_0x130078058;
L_0x12c678ff0 .concat [ 6 26 0 0], L_0x12c678c80, L_0x1300780a0;
L_0x12c679170 .cmp/eq 32, L_0x12c678ff0, L_0x1300780e8;
L_0x12c6792f0 .cmp/eq 6, L_0x12c678c80, L_0x130078130;
L_0x12c6793d0 .cmp/eq 6, L_0x12c678c80, L_0x130078178;
L_0x12c6794d0 .cmp/eq 6, L_0x12c678c80, L_0x1300781c0;
L_0x12c679f30 .concat8 [ 1 1 0 0], L_0x12c679fd0, L_0x12c679e40;
S_0x12c673310 .scope module, "cpu_pc" "pc" 4 150, 8 1 0, S_0x12c670b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x12c673480_0 .net "clk", 0 0, v0x12c6777b0_0;  alias, 1 drivers
v0x12c673530_0 .var "curr_addr", 31 0;
v0x12c6735e0_0 .net "next_addr", 31 0, v0x12c676d30_0;  1 drivers
v0x12c6736a0_0 .net "reset", 0 0, v0x12c677eb0_0;  alias, 1 drivers
S_0x12c6737a0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x12c670b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12c67aa70 .functor BUFZ 32, L_0x12c67a8b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12c67ada0 .functor BUFZ 32, L_0x12c67ab60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c674460_2 .array/port v0x12c674460, 2;
L_0x12c67ae50 .functor BUFZ 32, v0x12c674460_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c673b10_0 .net *"_ivl_0", 31 0, L_0x12c67a8b0;  1 drivers
v0x12c673bb0_0 .net *"_ivl_10", 6 0, L_0x12c67ac00;  1 drivers
L_0x130078250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c673c50_0 .net *"_ivl_13", 1 0, L_0x130078250;  1 drivers
v0x12c673d00_0 .net *"_ivl_2", 6 0, L_0x12c67a950;  1 drivers
L_0x130078208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c673db0_0 .net *"_ivl_5", 1 0, L_0x130078208;  1 drivers
v0x12c673ea0_0 .net *"_ivl_8", 31 0, L_0x12c67ab60;  1 drivers
v0x12c673f50_0 .net "r_clk", 0 0, v0x12c6777b0_0;  alias, 1 drivers
v0x12c673fe0_0 .net "r_clk_enable", 0 0, v0x12c677840_0;  alias, 1 drivers
v0x12c674070_0 .net "read_data1", 31 0, L_0x12c67aa70;  alias, 1 drivers
v0x12c6741a0_0 .net "read_data2", 31 0, L_0x12c67ada0;  alias, 1 drivers
v0x12c674250_0 .net "read_reg1", 4 0, L_0x12c67a1c0;  alias, 1 drivers
v0x12c674300_0 .net "read_reg2", 4 0, L_0x12c67a2a0;  alias, 1 drivers
v0x12c6743b0_0 .net "register_v0", 31 0, L_0x12c67ae50;  alias, 1 drivers
v0x12c674460 .array "registers", 0 31, 31 0;
v0x12c674800_0 .net "reset", 0 0, v0x12c677eb0_0;  alias, 1 drivers
v0x12c6748b0_0 .net "write_control", 0 0, L_0x12c67a800;  alias, 1 drivers
v0x12c674940_0 .net "write_data", 31 0, L_0x12c67a660;  alias, 1 drivers
v0x12c674ad0_0 .net "write_reg", 4 0, L_0x12c67a540;  alias, 1 drivers
L_0x12c67a8b0 .array/port v0x12c674460, L_0x12c67a950;
L_0x12c67a950 .concat [ 5 2 0 0], L_0x12c67a1c0, L_0x130078208;
L_0x12c67ab60 .array/port v0x12c674460, L_0x12c67ac00;
L_0x12c67ac00 .concat [ 5 2 0 0], L_0x12c67a2a0, L_0x130078250;
S_0x12c64cf20 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x12c67c520 .functor BUFZ 32, L_0x12c67c480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c677f70_0 .net *"_ivl_0", 31 0, L_0x12c67c480;  1 drivers
o0x130041fc0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c678010_0 .net "clk", 0 0, o0x130041fc0;  0 drivers
o0x130041ff0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c6780b0_0 .net "data_address", 31 0, o0x130041ff0;  0 drivers
o0x130042020 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c678150_0 .net "data_read", 0 0, o0x130042020;  0 drivers
v0x12c6781f0_0 .net "data_readdata", 31 0, L_0x12c67c520;  1 drivers
o0x130042080 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c6782e0_0 .net "data_write", 0 0, o0x130042080;  0 drivers
o0x1300420b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c678380_0 .net "data_writedata", 31 0, o0x1300420b0;  0 drivers
v0x12c678430_0 .var/i "i", 31 0;
v0x12c6784e0 .array "ram", 0 65535, 31 0;
E_0x12c677f40 .event posedge, v0x12c678010_0;
L_0x12c67c480 .array/port v0x12c6784e0, o0x130041ff0;
S_0x12c64a280 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x12c64b610 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x12c67c710 .functor BUFZ 32, L_0x12c67c590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c6788c0_0 .net *"_ivl_0", 31 0, L_0x12c67c590;  1 drivers
v0x12c678980_0 .net *"_ivl_3", 29 0, L_0x12c67c630;  1 drivers
o0x1300422c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12c678a20_0 .net "instr_address", 31 0, o0x1300422c0;  0 drivers
v0x12c678ac0_0 .net "instr_readdata", 31 0, L_0x12c67c710;  1 drivers
v0x12c678b70 .array "memory1", 0 65535, 31 0;
L_0x12c67c590 .array/port v0x12c678b70, L_0x12c67c630;
L_0x12c67c630 .part o0x1300422c0, 0, 30;
S_0x12c678670 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x12c64a280;
 .timescale 0 0;
v0x12c678830_0 .var/i "i", 31 0;
    .scope S_0x12c6737a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c674460, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12c6737a0;
T_1 ;
    %wait E_0x12c6647a0;
    %load/vec4 v0x12c674800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12c673fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12c6748b0_0;
    %load/vec4 v0x12c674ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12c674940_0;
    %load/vec4 v0x12c674ad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c674460, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12c6716b0;
T_2 ;
    %wait E_0x12c6718c0;
    %load/vec4 v0x12c671a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12c6718f0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12c671a50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12c6718f0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12c671a50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x12c6719b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12c6718f0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12c6718f0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c6718f0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12c6718f0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12c6718f0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12c670f00;
T_3 ;
    %wait E_0x12c671170;
    %load/vec4 v0x12c671280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c6714a0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x12c671330_0;
    %load/vec4 v0x12c6713f0_0;
    %and;
    %assign/vec4 v0x12c6714a0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x12c671330_0;
    %load/vec4 v0x12c6713f0_0;
    %or;
    %assign/vec4 v0x12c6714a0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x12c671330_0;
    %load/vec4 v0x12c6713f0_0;
    %add;
    %assign/vec4 v0x12c6714a0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x12c671330_0;
    %load/vec4 v0x12c6713f0_0;
    %sub;
    %assign/vec4 v0x12c6714a0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x12c671330_0;
    %load/vec4 v0x12c6713f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x12c6714a0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x12c671330_0;
    %load/vec4 v0x12c6713f0_0;
    %or;
    %inv;
    %assign/vec4 v0x12c6714a0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12c673310;
T_4 ;
    %wait E_0x12c6647a0;
    %load/vec4 v0x12c6736a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12c673530_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12c6735e0_0;
    %assign/vec4 v0x12c673530_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12c670b40;
T_5 ;
    %wait E_0x12c670e90;
    %load/vec4 v0x12c676060_0;
    %load/vec4 v0x12c675fb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x12c6757e0_0;
    %load/vec4 v0x12c676de0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12c676d30_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12c6769e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12c6757e0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12c676940_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12c676d30_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12c676a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12c676e70_0;
    %store/vec4 v0x12c676d30_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x12c6757e0_0;
    %store/vec4 v0x12c676d30_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12c65c3d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c6777b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12c6777b0_0;
    %inv;
    %store/vec4 v0x12c6777b0_0, 0, 1;
    %delay 4, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x12c65c3d0;
T_7 ;
    %fork t_1, S_0x12c649be0;
    %jmp t_0;
    .scope S_0x12c649be0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c677eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c677840_0, 0, 1;
    %wait E_0x12c6647a0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c677eb0_0, 0, 1;
    %wait E_0x12c6647a0;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12c6708f0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12c6709a0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x12c670a50_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12c614e40_0, 0, 16;
    %load/vec4 v0x12c6708f0_0;
    %load/vec4 v0x12c6709a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c670a50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c614e40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c670850_0, 0, 32;
    %load/vec4 v0x12c670850_0;
    %store/vec4 v0x12c677d50_0, 0, 32;
    %pushi/vec4 2952855551, 0, 32;
    %store/vec4 v0x12c677a30_0, 0, 32;
    %delay 2, 0;
    %wait E_0x12c6647a0;
    %delay 2, 0;
    %pushi/vec4 25165832, 0, 32;
    %store/vec4 v0x12c677d50_0, 0, 32;
    %wait E_0x12c6647a0;
    %delay 2, 0;
    %load/vec4 v0x12c677c20_0;
    %cmpi/e 2952855551, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 73 "$display", "succ" {0 0 0};
    %vpi_call/w 3 74 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x12c65c3d0;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0x12c64cf20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c678430_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x12c678430_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12c678430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c6784e0, 0, 4;
    %load/vec4 v0x12c678430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c678430_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12c64cf20;
T_9 ;
    %wait E_0x12c677f40;
    %load/vec4 v0x12c6782e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12c678380_0;
    %ix/getv 3, v0x12c6780b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c6784e0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12c64a280;
T_10 ;
    %fork t_3, S_0x12c678670;
    %jmp t_2;
    .scope S_0x12c678670;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c678830_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x12c678830_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12c678830_0;
    %store/vec4a v0x12c678b70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12c678830_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12c678830_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c678b70, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c678b70, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12c678b70, 4, 0;
    %end;
    .scope S_0x12c64a280;
t_2 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
