$date
	Sun Oct 23 05:51:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1050232
b1011 !
1"
#1050234
b1011 &
b1011 %
1$
#1050235
0"
#1050238
b100010 &
b100010 %
#1050242
b10001 &
b10001 %
#1050246
b110100 &
b110100 %
#1050250
b11010 &
b11010 %
#1050254
b1101 &
b1101 %
#1050258
b101000 &
b101000 %
#1050262
b10100 &
b10100 %
#1050266
b1010 &
b1010 %
#1050270
b101 &
b101 %
#1050274
b10000 &
b10000 %
#1050278
b1000 &
b1000 %
#1050282
b100 &
b100 %
#1050286
b10 &
b10 %
#1050290
b1 &
b1 %
1#
#1050294
b0 &
0#
b0 %
0$
#2045740
b100 !
1"
#2045742
b100 &
b100 %
1$
#2045743
0"
#2045746
b10 &
b10 %
#2045750
b1 &
1#
b1 %
#2045754
b0 &
b0 %
0#
0$
#2998187
b1110 !
1"
#2998190
b1110 &
b1110 %
1$
#2998191
0"
#2998194
b111 &
b111 %
#2998198
b10110 &
b10110 %
#2998202
b1011 &
b1011 %
#2998206
b100010 &
b100010 %
#2998210
b10001 &
b10001 %
#2998214
b110100 &
b110100 %
#2998218
b11010 &
b11010 %
#2998222
b1101 &
b1101 %
#2998226
b101000 &
b101000 %
#2998230
b10100 &
b10100 %
#2998234
b1010 &
b1010 %
#2998238
b101 &
b101 %
#2998242
b10000 &
b10000 %
#2998246
b1000 &
b1000 %
#2998250
b100 &
b100 %
#2998254
b10 &
b10 %
#2998258
b1 &
b1 %
1#
#2998262
b0 &
0#
b0 %
0$
#4500012
