
set RTL_SOURCE /home/jzj/wd/tech/ece/2023/agi/letc/personal/jzj/refactor/rtl/common/fifo/fifo_0r1w.sv

source /home/jzj/wd/tech/ece/2023/agi/letc/personal/jzj/refactor/synth/subblock/ooc_synth.tcl
