<stg><name>subconv_3x3_16_no_re</name>


<trans_list>

<trans id="159" from="1" to="2">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="2" to="3">
<condition id="38">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="3" to="4">
<condition id="40">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="3" to="2">
<condition id="66">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="4" to="5">
<condition id="42">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="4" to="3">
<condition id="64">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="5" to="6">
<condition id="44">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="5" to="14">
<condition id="43">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="6" to="7">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="7" to="8">
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="7" to="5">
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="8" to="9">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="9" to="10">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="10" to="11">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="11" to="12">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="12" to="13">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="13" to="7">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="14" to="15">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="15" to="4">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_6, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond3 = icmp eq i5 %co, -8

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %co_6 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_6"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond3, label %2, label %.preheader47.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
.preheader47.preheader:0  %tmp = zext i5 %co to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="5">
<![CDATA[
.preheader47.preheader:1  %tmp_cast = zext i5 %co to i8

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader47.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="9">
<![CDATA[
.preheader47.preheader:3  %p_shl1_cast = zext i9 %tmp_s to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader47.preheader:4  %tmp_109 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="6">
<![CDATA[
.preheader47.preheader:5  %p_shl2_cast = zext i6 %tmp_109 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader47.preheader:6  %tmp_110 = add i10 %p_shl2_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader47.preheader:7  %tmp_111 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="7">
<![CDATA[
.preheader47.preheader:8  %p_shl_cast = zext i7 %tmp_111 to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader47.preheader:9  %tmp_112 = sub i8 %p_shl_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="8">
<![CDATA[
.preheader47.preheader:10  %tmp_127_cast = sext i8 %tmp_112 to i9

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader47.preheader:11  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.preheader:12  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader47:0  %h = phi i5 [ %h_6, %1 ], [ 1, %.preheader47.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader47:1  %exitcond4 = icmp eq i5 %h, -15

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader47:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader47:3  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader46.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="5">
<![CDATA[
.preheader46.preheader:0  %tmp_cast_43 = zext i5 %h to i10

]]></Node>
<StgValue><ssdm name="tmp_cast_43"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader46.preheader:1  %tmp_113 = add i10 %tmp_cast_43, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader46.preheader:2  %p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_113, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader46.preheader:3  %tmp_114 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_113, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="11">
<![CDATA[
.preheader46.preheader:4  %p_shl4_cast = zext i11 %tmp_114 to i14

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader46.preheader:5  %tmp_115 = add i14 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.preheader:6  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader46:0  %w = phi i5 [ %w_6, %_ifconv1 ], [ 1, %.preheader46.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader46:1  %exitcond5 = icmp eq i5 %w, -15

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader46:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader46:3  br i1 %exitcond5, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_6 = add i5 %h, 1

]]></Node>
<StgValue><ssdm name="h_6"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_40, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_6, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %exitcond6 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %m_6 = add i2 %m, 1

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br i1 %exitcond6, label %_ifconv1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_92_cast = zext i2 %m to i9

]]></Node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %tmp_117 = add i9 %tmp_127_cast, %tmp_92_cast

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:4  %tmp2 = add i2 -1, %m

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i5

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:6  %tmp_93 = add i5 %h, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader:7  %tmp_94_cast = zext i5 %tmp_93 to i10

]]></Node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:8  %tmp_120 = add i10 %tmp_110, %tmp_94_cast

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:1  %p_Val2_37 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:2  %tmp_118 = shl i9 %tmp_117, 2

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:3  %tmp_119 = sub i9 %tmp_118, %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader.preheader:9  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_120, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader.preheader:10  %tmp_121 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_120, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="11">
<![CDATA[
.preheader.preheader:11  %p_shl6_cast = zext i11 %tmp_121 to i14

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:12  %tmp_122 = add i14 %p_shl6_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:13  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_40 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_6, %_ifconv ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %exitcond = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %n_6 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_6"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="2">
<![CDATA[
_ifconv:0  %tmp_95_cast = zext i2 %n to i9

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:1  %tmp_123 = add i9 %tmp_95_cast, %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:2  %tmp_140_cast = zext i9 %tmp_123 to i64

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:4  %tmp3 = add i2 %n, -1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="2">
<![CDATA[
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i5

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:6  %tmp_96 = add i5 %tmp3_cast, %w

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="5">
<![CDATA[
_ifconv:7  %tmp_97_cast = zext i5 %tmp_96 to i14

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:8  %tmp_124 = add i14 %tmp_97_cast, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:9  %tmp_141_cast = zext i14 %tmp_124 to i64

]]></Node>
<StgValue><ssdm name="tmp_141_cast"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %input_V_addr = getelementptr [7776 x i8]* %input_V, i64 0, i64 %tmp_141_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:12  %OP1_V = sext i8 %weight_V_load to i16

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:14  %OP2_V = sext i8 %input_V_load to i16

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:15  %p_Val2_5 = mul i16 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:21  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:16  %tmp_98 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_40, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:17  %tmp_130_cast = sext i14 %tmp_98 to i16

]]></Node>
<StgValue><ssdm name="tmp_130_cast"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:18  %p_Val2_41 = add i16 %tmp_130_cast, %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:19  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 15)

]]></Node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20  %p_Val2_42 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_41, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:22  %tmp_99 = zext i1 %tmp_126 to i8

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:23  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:24  %p_Val2_43 = add i8 %p_Val2_42, %tmp_99

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:25  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_43, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %tmp_100 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %carry = and i1 %tmp_127, %tmp_100

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %tmp_102 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_41, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:28  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_41, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:30  %Range1_all_ones = icmp eq i2 %tmp_102, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="carry" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:31  %Range1_all_zeros = icmp eq i2 %tmp_102, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:32  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %tmp_101 = xor i1 %tmp_129, true

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %p_41_i_i = and i1 %signbit, %tmp_101

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:35  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %p_38_i_i = and i1 %carry, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %brmerge_i_i6 = or i1 %newsignbit, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i6"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %tmp_103 = xor i1 %signbit, true

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %overflow = and i1 %brmerge_i_i6, %tmp_103

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp4_demorgan"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %tmp4 = xor i1 %tmp4_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44  %underflow = and i1 %signbit, %tmp4

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="131" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_103

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %underflow_not = or i1 %tmp5, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:48  %p_Val2_48_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_43

]]></Node>
<StgValue><ssdm name="p_Val2_48_mux"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:49  %p_Val2_s_47 = select i1 %underflow, i8 -128, i8 %p_Val2_43

]]></Node>
<StgValue><ssdm name="p_Val2_s_47"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:50  %sum_V = select i1 %underflow_not, i8 %p_Val2_48_mux, i8 %p_Val2_s_47

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:51  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:0  %tmp_88 = sext i8 %p_Val2_s to i9

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:1  %p_Val2_37 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:2  %tmp_89 = sext i8 %p_Val2_37 to i9

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:3  %p_Val2_38 = add i9 %tmp_88, %tmp_89

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_38, i32 8)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_37

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:6  %newsignbit_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="144" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:7  %tmp_90 = xor i1 %newsignbit_6, true

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:8  %underflow_6 = and i1 %isneg, %tmp_90

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:10  %isneg_not = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:11  %brmerge9 = or i1 %newsignbit_6, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge9"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

]]></Node>
<StgValue><ssdm name="result_V_mux"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:13  %p_result_V = select i1 %underflow_6, i8 -128, i8 %result_V

]]></Node>
<StgValue><ssdm name="p_result_V"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="5">
<![CDATA[
_ifconv1:15  %tmp_91_cast = zext i5 %w to i14

]]></Node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:16  %tmp_116 = add i14 %tmp_115, %tmp_91_cast

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="14">
<![CDATA[
_ifconv1:17  %tmp_132_cast = zext i14 %tmp_116 to i64

]]></Node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:18  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv1:20  %w_6 = add i5 %w, 1

]]></Node>
<StgValue><ssdm name="w_6"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:21  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="181" name="input_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="weight_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="bias_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="output_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="186" from="StgValue_185" to="co" fromId="185" toId="17">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="StgValue_16" to="co" fromId="16" toId="17">
</dataflow>
<dataflow id="188" from="co_6" to="co" fromId="20" toId="17">
<BackEdge/>
<condition id="89">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="StgValue_47" to="co" fromId="47" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="190" from="co" to="exitcond3" fromId="17" toId="18">
</dataflow>
<dataflow id="192" from="StgValue_191" to="exitcond3" fromId="191" toId="18">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="193" toId="19">
</dataflow>
<dataflow id="196" from="StgValue_195" to="empty" fromId="195" toId="19">
</dataflow>
<dataflow id="197" from="StgValue_195" to="empty" fromId="195" toId="19">
</dataflow>
<dataflow id="198" from="StgValue_195" to="empty" fromId="195" toId="19">
</dataflow>
<dataflow id="199" from="co" to="co_6" fromId="17" toId="20">
</dataflow>
<dataflow id="201" from="StgValue_200" to="co_6" fromId="200" toId="20">
</dataflow>
<dataflow id="202" from="exitcond3" to="StgValue_21" fromId="18" toId="21">
</dataflow>
<dataflow id="203" from="co" to="tmp" fromId="17" toId="22">
</dataflow>
<dataflow id="204" from="co" to="tmp_cast" fromId="17" toId="23">
</dataflow>
<dataflow id="206" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_s" fromId="205" toId="24">
</dataflow>
<dataflow id="207" from="co" to="tmp_s" fromId="17" toId="24">
</dataflow>
<dataflow id="209" from="StgValue_208" to="tmp_s" fromId="208" toId="24">
</dataflow>
<dataflow id="210" from="tmp_s" to="p_shl1_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="212" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_109" fromId="211" toId="26">
</dataflow>
<dataflow id="213" from="co" to="tmp_109" fromId="17" toId="26">
</dataflow>
<dataflow id="215" from="StgValue_214" to="tmp_109" fromId="214" toId="26">
</dataflow>
<dataflow id="216" from="tmp_109" to="p_shl2_cast" fromId="26" toId="27">
</dataflow>
<dataflow id="217" from="p_shl2_cast" to="tmp_110" fromId="27" toId="28">
</dataflow>
<dataflow id="218" from="p_shl1_cast" to="tmp_110" fromId="25" toId="28">
</dataflow>
<dataflow id="220" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_111" fromId="219" toId="29">
</dataflow>
<dataflow id="221" from="co" to="tmp_111" fromId="17" toId="29">
</dataflow>
<dataflow id="223" from="StgValue_222" to="tmp_111" fromId="222" toId="29">
</dataflow>
<dataflow id="224" from="tmp_111" to="p_shl_cast" fromId="29" toId="30">
</dataflow>
<dataflow id="225" from="p_shl_cast" to="tmp_112" fromId="30" toId="31">
</dataflow>
<dataflow id="226" from="tmp_cast" to="tmp_112" fromId="23" toId="31">
</dataflow>
<dataflow id="227" from="tmp_112" to="tmp_127_cast" fromId="31" toId="32">
</dataflow>
<dataflow id="228" from="bias_V" to="bias_V_addr" fromId="183" toId="33">
</dataflow>
<dataflow id="230" from="StgValue_229" to="bias_V_addr" fromId="229" toId="33">
</dataflow>
<dataflow id="231" from="tmp" to="bias_V_addr" fromId="22" toId="33">
</dataflow>
<dataflow id="232" from="h_6" to="h" fromId="53" toId="36">
<BackEdge/>
<condition id="90">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="233" from="StgValue_54" to="h" fromId="54" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="234" from="StgValue_200" to="h" fromId="200" toId="36">
<condition id="91">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="235" from="StgValue_34" to="h" fromId="34" toId="36">
</dataflow>
<dataflow id="236" from="h" to="exitcond4" fromId="36" toId="37">
</dataflow>
<dataflow id="238" from="StgValue_237" to="exitcond4" fromId="237" toId="37">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecLoopTripCount" to="empty_42" fromId="193" toId="38">
</dataflow>
<dataflow id="241" from="StgValue_240" to="empty_42" fromId="240" toId="38">
</dataflow>
<dataflow id="242" from="StgValue_240" to="empty_42" fromId="240" toId="38">
</dataflow>
<dataflow id="243" from="StgValue_240" to="empty_42" fromId="240" toId="38">
</dataflow>
<dataflow id="244" from="exitcond4" to="StgValue_39" fromId="37" toId="39">
</dataflow>
<dataflow id="245" from="h" to="tmp_cast_43" fromId="36" toId="40">
</dataflow>
<dataflow id="246" from="tmp_cast_43" to="tmp_113" fromId="40" toId="41">
</dataflow>
<dataflow id="247" from="tmp_110" to="tmp_113" fromId="28" toId="41">
</dataflow>
<dataflow id="249" from="_ssdm_op_BitConcatenate.i14.i10.i4" to="p_shl3_cast" fromId="248" toId="42">
</dataflow>
<dataflow id="250" from="tmp_113" to="p_shl3_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="251" from="StgValue_208" to="p_shl3_cast" fromId="208" toId="42">
</dataflow>
<dataflow id="253" from="_ssdm_op_BitConcatenate.i11.i10.i1" to="tmp_114" fromId="252" toId="43">
</dataflow>
<dataflow id="254" from="tmp_113" to="tmp_114" fromId="41" toId="43">
</dataflow>
<dataflow id="255" from="StgValue_214" to="tmp_114" fromId="214" toId="43">
</dataflow>
<dataflow id="256" from="tmp_114" to="p_shl4_cast" fromId="43" toId="44">
</dataflow>
<dataflow id="257" from="p_shl3_cast" to="tmp_115" fromId="42" toId="45">
</dataflow>
<dataflow id="258" from="p_shl4_cast" to="tmp_115" fromId="44" toId="45">
</dataflow>
<dataflow id="259" from="w_6" to="w" fromId="157" toId="48">
<BackEdge/>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="260" from="StgValue_158" to="w" fromId="158" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="261" from="StgValue_200" to="w" fromId="200" toId="48">
<condition id="93">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="262" from="StgValue_46" to="w" fromId="46" toId="48">
</dataflow>
<dataflow id="263" from="w" to="exitcond5" fromId="48" toId="49">
</dataflow>
<dataflow id="264" from="StgValue_237" to="exitcond5" fromId="237" toId="49">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecLoopTripCount" to="empty_44" fromId="193" toId="50">
</dataflow>
<dataflow id="266" from="StgValue_240" to="empty_44" fromId="240" toId="50">
</dataflow>
<dataflow id="267" from="StgValue_240" to="empty_44" fromId="240" toId="50">
</dataflow>
<dataflow id="268" from="StgValue_240" to="empty_44" fromId="240" toId="50">
</dataflow>
<dataflow id="269" from="exitcond5" to="StgValue_51" fromId="49" toId="51">
</dataflow>
<dataflow id="270" from="h" to="h_6" fromId="36" toId="53">
</dataflow>
<dataflow id="271" from="StgValue_200" to="h_6" fromId="200" toId="53">
</dataflow>
<dataflow id="272" from="p_Val2_40" to="p_Val2_s" fromId="76" toId="55">
<BackEdge/>
<condition id="94">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="273" from="StgValue_92" to="p_Val2_s" fromId="92" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="275" from="StgValue_274" to="p_Val2_s" fromId="274" toId="55">
<condition id="95">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="276" from="StgValue_52" to="p_Val2_s" fromId="52" toId="55">
</dataflow>
<dataflow id="277" from="m_6" to="m" fromId="59" toId="56">
<BackEdge/>
<condition id="96">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="278" from="StgValue_92" to="m" fromId="92" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="279" from="StgValue_222" to="m" fromId="222" toId="56">
<condition id="97">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="280" from="StgValue_52" to="m" fromId="52" toId="56">
</dataflow>
<dataflow id="281" from="m" to="exitcond6" fromId="56" toId="57">
</dataflow>
<dataflow id="283" from="StgValue_282" to="exitcond6" fromId="282" toId="57">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecLoopTripCount" to="empty_45" fromId="193" toId="58">
</dataflow>
<dataflow id="286" from="StgValue_285" to="empty_45" fromId="285" toId="58">
</dataflow>
<dataflow id="287" from="StgValue_285" to="empty_45" fromId="285" toId="58">
</dataflow>
<dataflow id="288" from="StgValue_285" to="empty_45" fromId="285" toId="58">
</dataflow>
<dataflow id="289" from="m" to="m_6" fromId="56" toId="59">
</dataflow>
<dataflow id="291" from="StgValue_290" to="m_6" fromId="290" toId="59">
</dataflow>
<dataflow id="292" from="exitcond6" to="StgValue_60" fromId="57" toId="60">
</dataflow>
<dataflow id="293" from="m" to="tmp_92_cast" fromId="56" toId="61">
</dataflow>
<dataflow id="294" from="tmp_127_cast" to="tmp_117" fromId="32" toId="62">
</dataflow>
<dataflow id="295" from="tmp_92_cast" to="tmp_117" fromId="61" toId="62">
</dataflow>
<dataflow id="296" from="StgValue_282" to="tmp2" fromId="282" toId="63">
</dataflow>
<dataflow id="297" from="m" to="tmp2" fromId="56" toId="63">
</dataflow>
<dataflow id="298" from="tmp2" to="tmp2_cast" fromId="63" toId="64">
</dataflow>
<dataflow id="299" from="h" to="tmp_93" fromId="36" toId="65">
</dataflow>
<dataflow id="300" from="tmp2_cast" to="tmp_93" fromId="64" toId="65">
</dataflow>
<dataflow id="301" from="tmp_93" to="tmp_94_cast" fromId="65" toId="66">
</dataflow>
<dataflow id="302" from="tmp_110" to="tmp_120" fromId="28" toId="67">
</dataflow>
<dataflow id="303" from="tmp_94_cast" to="tmp_120" fromId="66" toId="67">
</dataflow>
<dataflow id="304" from="bias_V_addr" to="p_Val2_37" fromId="33" toId="68">
</dataflow>
<dataflow id="305" from="tmp_117" to="tmp_118" fromId="62" toId="69">
</dataflow>
<dataflow id="307" from="StgValue_306" to="tmp_118" fromId="306" toId="69">
</dataflow>
<dataflow id="308" from="tmp_118" to="tmp_119" fromId="69" toId="70">
</dataflow>
<dataflow id="309" from="tmp_117" to="tmp_119" fromId="62" toId="70">
</dataflow>
<dataflow id="310" from="_ssdm_op_BitConcatenate.i14.i10.i4" to="p_shl5_cast" fromId="248" toId="71">
</dataflow>
<dataflow id="311" from="tmp_120" to="p_shl5_cast" fromId="67" toId="71">
</dataflow>
<dataflow id="312" from="StgValue_208" to="p_shl5_cast" fromId="208" toId="71">
</dataflow>
<dataflow id="313" from="_ssdm_op_BitConcatenate.i11.i10.i1" to="tmp_121" fromId="252" toId="72">
</dataflow>
<dataflow id="314" from="tmp_120" to="tmp_121" fromId="67" toId="72">
</dataflow>
<dataflow id="315" from="StgValue_214" to="tmp_121" fromId="214" toId="72">
</dataflow>
<dataflow id="316" from="tmp_121" to="p_shl6_cast" fromId="72" toId="73">
</dataflow>
<dataflow id="317" from="p_shl6_cast" to="tmp_122" fromId="73" toId="74">
</dataflow>
<dataflow id="318" from="p_shl5_cast" to="tmp_122" fromId="71" toId="74">
</dataflow>
<dataflow id="319" from="p_Val2_s" to="p_Val2_40" fromId="55" toId="76">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="320" from="StgValue_75" to="p_Val2_40" fromId="75" toId="76">
</dataflow>
<dataflow id="321" from="sum_V" to="p_Val2_40" fromId="135" toId="76">
<BackEdge/>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="322" from="StgValue_136" to="p_Val2_40" fromId="136" toId="76">
<BackEdge/>
</dataflow>
<dataflow id="323" from="StgValue_222" to="n" fromId="222" toId="77">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="324" from="StgValue_75" to="n" fromId="75" toId="77">
</dataflow>
<dataflow id="325" from="n_6" to="n" fromId="80" toId="77">
<BackEdge/>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="326" from="StgValue_136" to="n" fromId="136" toId="77">
<BackEdge/>
</dataflow>
<dataflow id="327" from="n" to="exitcond" fromId="77" toId="78">
</dataflow>
<dataflow id="328" from="StgValue_282" to="exitcond" fromId="282" toId="78">
</dataflow>
<dataflow id="329" from="_ssdm_op_SpecLoopTripCount" to="empty_46" fromId="193" toId="79">
</dataflow>
<dataflow id="330" from="StgValue_285" to="empty_46" fromId="285" toId="79">
</dataflow>
<dataflow id="331" from="StgValue_285" to="empty_46" fromId="285" toId="79">
</dataflow>
<dataflow id="332" from="StgValue_285" to="empty_46" fromId="285" toId="79">
</dataflow>
<dataflow id="333" from="n" to="n_6" fromId="77" toId="80">
</dataflow>
<dataflow id="334" from="StgValue_290" to="n_6" fromId="290" toId="80">
</dataflow>
<dataflow id="335" from="exitcond" to="StgValue_81" fromId="78" toId="81">
</dataflow>
<dataflow id="336" from="n" to="tmp_95_cast" fromId="77" toId="82">
</dataflow>
<dataflow id="337" from="tmp_95_cast" to="tmp_123" fromId="82" toId="83">
</dataflow>
<dataflow id="338" from="tmp_119" to="tmp_123" fromId="70" toId="83">
</dataflow>
<dataflow id="339" from="tmp_123" to="tmp_140_cast" fromId="83" toId="84">
</dataflow>
<dataflow id="340" from="weight_V" to="weight_V_addr" fromId="182" toId="85">
</dataflow>
<dataflow id="341" from="StgValue_229" to="weight_V_addr" fromId="229" toId="85">
</dataflow>
<dataflow id="342" from="tmp_140_cast" to="weight_V_addr" fromId="84" toId="85">
</dataflow>
<dataflow id="343" from="n" to="tmp3" fromId="77" toId="86">
</dataflow>
<dataflow id="344" from="StgValue_282" to="tmp3" fromId="282" toId="86">
</dataflow>
<dataflow id="345" from="tmp3" to="tmp3_cast" fromId="86" toId="87">
</dataflow>
<dataflow id="346" from="tmp3_cast" to="tmp_96" fromId="87" toId="88">
</dataflow>
<dataflow id="347" from="w" to="tmp_96" fromId="48" toId="88">
</dataflow>
<dataflow id="348" from="tmp_96" to="tmp_97_cast" fromId="88" toId="89">
</dataflow>
<dataflow id="349" from="tmp_97_cast" to="tmp_124" fromId="89" toId="90">
</dataflow>
<dataflow id="350" from="tmp_122" to="tmp_124" fromId="74" toId="90">
</dataflow>
<dataflow id="351" from="weight_V_addr" to="weight_V_load" fromId="85" toId="91">
</dataflow>
<dataflow id="352" from="tmp_124" to="tmp_141_cast" fromId="90" toId="93">
</dataflow>
<dataflow id="353" from="input_V" to="input_V_addr" fromId="181" toId="94">
</dataflow>
<dataflow id="354" from="StgValue_229" to="input_V_addr" fromId="229" toId="94">
</dataflow>
<dataflow id="355" from="tmp_141_cast" to="input_V_addr" fromId="93" toId="94">
</dataflow>
<dataflow id="356" from="weight_V_addr" to="weight_V_load" fromId="85" toId="95">
</dataflow>
<dataflow id="357" from="input_V_addr" to="input_V_load" fromId="94" toId="96">
</dataflow>
<dataflow id="358" from="input_V_addr" to="input_V_load" fromId="94" toId="97">
</dataflow>
<dataflow id="359" from="weight_V_load" to="OP1_V" fromId="95" toId="98">
</dataflow>
<dataflow id="360" from="input_V_load" to="OP2_V" fromId="97" toId="99">
</dataflow>
<dataflow id="361" from="OP1_V" to="p_Val2_5" fromId="98" toId="100">
</dataflow>
<dataflow id="362" from="OP2_V" to="p_Val2_5" fromId="99" toId="100">
</dataflow>
<dataflow id="364" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_126" fromId="363" toId="101">
</dataflow>
<dataflow id="365" from="p_Val2_5" to="tmp_126" fromId="100" toId="101">
</dataflow>
<dataflow id="367" from="StgValue_366" to="tmp_126" fromId="366" toId="101">
</dataflow>
<dataflow id="369" from="_ssdm_op_BitConcatenate.i14.i8.i6" to="tmp_98" fromId="368" toId="102">
</dataflow>
<dataflow id="370" from="p_Val2_40" to="tmp_98" fromId="76" toId="102">
</dataflow>
<dataflow id="372" from="StgValue_371" to="tmp_98" fromId="371" toId="102">
</dataflow>
<dataflow id="373" from="tmp_98" to="tmp_130_cast" fromId="102" toId="103">
</dataflow>
<dataflow id="374" from="tmp_130_cast" to="p_Val2_41" fromId="103" toId="104">
</dataflow>
<dataflow id="375" from="p_Val2_5" to="p_Val2_41" fromId="100" toId="104">
</dataflow>
<dataflow id="376" from="_ssdm_op_BitSelect.i1.i16.i32" to="signbit" fromId="363" toId="105">
</dataflow>
<dataflow id="377" from="p_Val2_41" to="signbit" fromId="104" toId="105">
</dataflow>
<dataflow id="379" from="StgValue_378" to="signbit" fromId="378" toId="105">
</dataflow>
<dataflow id="381" from="_ssdm_op_PartSelect.i8.i16.i32.i32" to="p_Val2_42" fromId="380" toId="106">
</dataflow>
<dataflow id="382" from="p_Val2_41" to="p_Val2_42" fromId="104" toId="106">
</dataflow>
<dataflow id="384" from="StgValue_383" to="p_Val2_42" fromId="383" toId="106">
</dataflow>
<dataflow id="386" from="StgValue_385" to="p_Val2_42" fromId="385" toId="106">
</dataflow>
<dataflow id="387" from="tmp_126" to="tmp_99" fromId="101" toId="107">
</dataflow>
<dataflow id="388" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_127" fromId="363" toId="108">
</dataflow>
<dataflow id="389" from="p_Val2_41" to="tmp_127" fromId="104" toId="108">
</dataflow>
<dataflow id="390" from="StgValue_385" to="tmp_127" fromId="385" toId="108">
</dataflow>
<dataflow id="391" from="p_Val2_42" to="p_Val2_43" fromId="106" toId="109">
</dataflow>
<dataflow id="392" from="tmp_99" to="p_Val2_43" fromId="107" toId="109">
</dataflow>
<dataflow id="394" from="_ssdm_op_BitSelect.i1.i8.i32" to="newsignbit" fromId="393" toId="110">
</dataflow>
<dataflow id="395" from="p_Val2_43" to="newsignbit" fromId="109" toId="110">
</dataflow>
<dataflow id="397" from="StgValue_396" to="newsignbit" fromId="396" toId="110">
</dataflow>
<dataflow id="398" from="newsignbit" to="tmp_100" fromId="110" toId="111">
</dataflow>
<dataflow id="400" from="StgValue_399" to="tmp_100" fromId="399" toId="111">
</dataflow>
<dataflow id="401" from="tmp_127" to="carry" fromId="108" toId="112">
</dataflow>
<dataflow id="402" from="tmp_100" to="carry" fromId="111" toId="112">
</dataflow>
<dataflow id="404" from="_ssdm_op_PartSelect.i2.i16.i32.i32" to="tmp_102" fromId="403" toId="113">
</dataflow>
<dataflow id="405" from="p_Val2_41" to="tmp_102" fromId="104" toId="113">
</dataflow>
<dataflow id="407" from="StgValue_406" to="tmp_102" fromId="406" toId="113">
</dataflow>
<dataflow id="408" from="StgValue_378" to="tmp_102" fromId="378" toId="113">
</dataflow>
<dataflow id="409" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_129" fromId="363" toId="114">
</dataflow>
<dataflow id="410" from="p_Val2_41" to="tmp_129" fromId="104" toId="114">
</dataflow>
<dataflow id="411" from="StgValue_406" to="tmp_129" fromId="406" toId="114">
</dataflow>
<dataflow id="412" from="tmp_102" to="Range1_all_ones" fromId="113" toId="115">
</dataflow>
<dataflow id="413" from="StgValue_282" to="Range1_all_ones" fromId="282" toId="115">
</dataflow>
<dataflow id="414" from="tmp_102" to="Range1_all_zeros" fromId="113" toId="116">
</dataflow>
<dataflow id="415" from="StgValue_222" to="Range1_all_zeros" fromId="222" toId="116">
</dataflow>
<dataflow id="416" from="carry" to="deleted_zeros" fromId="112" toId="117">
</dataflow>
<dataflow id="417" from="Range1_all_ones" to="deleted_zeros" fromId="115" toId="117">
</dataflow>
<dataflow id="418" from="Range1_all_zeros" to="deleted_zeros" fromId="116" toId="117">
</dataflow>
<dataflow id="419" from="tmp_129" to="tmp_101" fromId="114" toId="118">
</dataflow>
<dataflow id="420" from="StgValue_399" to="tmp_101" fromId="399" toId="118">
</dataflow>
<dataflow id="421" from="signbit" to="p_41_i_i" fromId="105" toId="119">
</dataflow>
<dataflow id="422" from="tmp_101" to="p_41_i_i" fromId="118" toId="119">
</dataflow>
<dataflow id="423" from="carry" to="deleted_ones" fromId="112" toId="120">
</dataflow>
<dataflow id="424" from="p_41_i_i" to="deleted_ones" fromId="119" toId="120">
</dataflow>
<dataflow id="425" from="Range1_all_ones" to="deleted_ones" fromId="115" toId="120">
</dataflow>
<dataflow id="426" from="carry" to="p_38_i_i" fromId="112" toId="121">
</dataflow>
<dataflow id="427" from="Range1_all_ones" to="p_38_i_i" fromId="115" toId="121">
</dataflow>
<dataflow id="428" from="deleted_zeros" to="p_not_i_i" fromId="117" toId="122">
</dataflow>
<dataflow id="429" from="StgValue_399" to="p_not_i_i" fromId="399" toId="122">
</dataflow>
<dataflow id="430" from="newsignbit" to="brmerge_i_i6" fromId="110" toId="123">
</dataflow>
<dataflow id="431" from="p_not_i_i" to="brmerge_i_i6" fromId="122" toId="123">
</dataflow>
<dataflow id="432" from="signbit" to="tmp_103" fromId="105" toId="124">
</dataflow>
<dataflow id="433" from="StgValue_399" to="tmp_103" fromId="399" toId="124">
</dataflow>
<dataflow id="434" from="brmerge_i_i6" to="overflow" fromId="123" toId="125">
</dataflow>
<dataflow id="435" from="tmp_103" to="overflow" fromId="124" toId="125">
</dataflow>
<dataflow id="436" from="newsignbit" to="brmerge40_demorgan_i" fromId="110" toId="126">
</dataflow>
<dataflow id="437" from="deleted_ones" to="brmerge40_demorgan_i" fromId="120" toId="126">
</dataflow>
<dataflow id="438" from="p_38_i_i" to="tmp4_demorgan" fromId="121" toId="127">
</dataflow>
<dataflow id="439" from="brmerge40_demorgan_i" to="tmp4_demorgan" fromId="126" toId="127">
</dataflow>
<dataflow id="440" from="tmp4_demorgan" to="tmp4" fromId="127" toId="128">
</dataflow>
<dataflow id="441" from="StgValue_399" to="tmp4" fromId="399" toId="128">
</dataflow>
<dataflow id="442" from="signbit" to="underflow" fromId="105" toId="129">
</dataflow>
<dataflow id="443" from="tmp4" to="underflow" fromId="128" toId="129">
</dataflow>
<dataflow id="444" from="underflow" to="brmerge_i_i_i" fromId="129" toId="130">
</dataflow>
<dataflow id="445" from="overflow" to="brmerge_i_i_i" fromId="125" toId="130">
</dataflow>
<dataflow id="446" from="brmerge40_demorgan_i" to="tmp5" fromId="126" toId="131">
</dataflow>
<dataflow id="447" from="tmp_103" to="tmp5" fromId="124" toId="131">
</dataflow>
<dataflow id="448" from="tmp5" to="underflow_not" fromId="131" toId="132">
</dataflow>
<dataflow id="449" from="p_38_i_i" to="underflow_not" fromId="121" toId="132">
</dataflow>
<dataflow id="450" from="brmerge_i_i_i" to="p_Val2_48_mux" fromId="130" toId="133">
</dataflow>
<dataflow id="452" from="StgValue_451" to="p_Val2_48_mux" fromId="451" toId="133">
</dataflow>
<dataflow id="453" from="p_Val2_43" to="p_Val2_48_mux" fromId="109" toId="133">
</dataflow>
<dataflow id="454" from="underflow" to="p_Val2_s_47" fromId="129" toId="134">
</dataflow>
<dataflow id="456" from="StgValue_455" to="p_Val2_s_47" fromId="455" toId="134">
</dataflow>
<dataflow id="457" from="p_Val2_43" to="p_Val2_s_47" fromId="109" toId="134">
</dataflow>
<dataflow id="458" from="underflow_not" to="sum_V" fromId="132" toId="135">
</dataflow>
<dataflow id="459" from="p_Val2_48_mux" to="sum_V" fromId="133" toId="135">
</dataflow>
<dataflow id="460" from="p_Val2_s_47" to="sum_V" fromId="134" toId="135">
</dataflow>
<dataflow id="461" from="p_Val2_s" to="tmp_88" fromId="55" toId="137">
</dataflow>
<dataflow id="462" from="bias_V_addr" to="p_Val2_37" fromId="33" toId="138">
</dataflow>
<dataflow id="463" from="p_Val2_37" to="tmp_89" fromId="138" toId="139">
</dataflow>
<dataflow id="464" from="tmp_88" to="p_Val2_38" fromId="137" toId="140">
</dataflow>
<dataflow id="465" from="tmp_89" to="p_Val2_38" fromId="139" toId="140">
</dataflow>
<dataflow id="467" from="_ssdm_op_BitSelect.i1.i9.i32" to="isneg" fromId="466" toId="141">
</dataflow>
<dataflow id="468" from="p_Val2_38" to="isneg" fromId="140" toId="141">
</dataflow>
<dataflow id="470" from="StgValue_469" to="isneg" fromId="469" toId="141">
</dataflow>
<dataflow id="471" from="p_Val2_s" to="result_V" fromId="55" toId="142">
</dataflow>
<dataflow id="472" from="p_Val2_37" to="result_V" fromId="138" toId="142">
</dataflow>
<dataflow id="473" from="_ssdm_op_BitSelect.i1.i8.i32" to="newsignbit_6" fromId="393" toId="143">
</dataflow>
<dataflow id="474" from="result_V" to="newsignbit_6" fromId="142" toId="143">
</dataflow>
<dataflow id="475" from="StgValue_396" to="newsignbit_6" fromId="396" toId="143">
</dataflow>
<dataflow id="476" from="newsignbit_6" to="tmp_90" fromId="143" toId="144">
</dataflow>
<dataflow id="477" from="StgValue_399" to="tmp_90" fromId="399" toId="144">
</dataflow>
<dataflow id="478" from="isneg" to="underflow_6" fromId="141" toId="145">
</dataflow>
<dataflow id="479" from="tmp_90" to="underflow_6" fromId="144" toId="145">
</dataflow>
<dataflow id="480" from="isneg" to="brmerge_i_i" fromId="141" toId="146">
</dataflow>
<dataflow id="481" from="newsignbit_6" to="brmerge_i_i" fromId="143" toId="146">
</dataflow>
<dataflow id="482" from="isneg" to="isneg_not" fromId="141" toId="147">
</dataflow>
<dataflow id="483" from="StgValue_399" to="isneg_not" fromId="399" toId="147">
</dataflow>
<dataflow id="484" from="newsignbit_6" to="brmerge9" fromId="143" toId="148">
</dataflow>
<dataflow id="485" from="isneg_not" to="brmerge9" fromId="147" toId="148">
</dataflow>
<dataflow id="486" from="brmerge_i_i" to="result_V_mux" fromId="146" toId="149">
</dataflow>
<dataflow id="487" from="StgValue_451" to="result_V_mux" fromId="451" toId="149">
</dataflow>
<dataflow id="488" from="result_V" to="result_V_mux" fromId="142" toId="149">
</dataflow>
<dataflow id="489" from="underflow_6" to="p_result_V" fromId="145" toId="150">
</dataflow>
<dataflow id="490" from="StgValue_455" to="p_result_V" fromId="455" toId="150">
</dataflow>
<dataflow id="491" from="result_V" to="p_result_V" fromId="142" toId="150">
</dataflow>
<dataflow id="492" from="brmerge9" to="result_1" fromId="148" toId="151">
</dataflow>
<dataflow id="493" from="result_V_mux" to="result_1" fromId="149" toId="151">
</dataflow>
<dataflow id="494" from="p_result_V" to="result_1" fromId="150" toId="151">
</dataflow>
<dataflow id="495" from="w" to="tmp_91_cast" fromId="48" toId="152">
</dataflow>
<dataflow id="496" from="tmp_115" to="tmp_116" fromId="45" toId="153">
</dataflow>
<dataflow id="497" from="tmp_91_cast" to="tmp_116" fromId="152" toId="153">
</dataflow>
<dataflow id="498" from="tmp_116" to="tmp_132_cast" fromId="153" toId="154">
</dataflow>
<dataflow id="499" from="output_V" to="output_V_addr" fromId="184" toId="155">
</dataflow>
<dataflow id="500" from="StgValue_229" to="output_V_addr" fromId="229" toId="155">
</dataflow>
<dataflow id="501" from="tmp_132_cast" to="output_V_addr" fromId="154" toId="155">
</dataflow>
<dataflow id="502" from="result_1" to="StgValue_156" fromId="151" toId="156">
</dataflow>
<dataflow id="503" from="output_V_addr" to="StgValue_156" fromId="155" toId="156">
</dataflow>
<dataflow id="504" from="w" to="w_6" fromId="48" toId="157">
</dataflow>
<dataflow id="505" from="StgValue_200" to="w_6" fromId="200" toId="157">
</dataflow>
<dataflow id="506" from="exitcond3" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="507" from="exitcond4" to="StgValue_3" fromId="37" toId="3">
</dataflow>
<dataflow id="508" from="exitcond5" to="StgValue_4" fromId="49" toId="4">
</dataflow>
<dataflow id="509" from="exitcond6" to="StgValue_5" fromId="57" toId="5">
</dataflow>
<dataflow id="510" from="exitcond" to="StgValue_7" fromId="78" toId="7">
</dataflow>
<dataflow id="511" from="carry" to="StgValue_12" fromId="112" toId="12">
</dataflow>
</dataflows>


</stg>
