Classic Timing Analyzer report for KhanJohnFinal
Wed May 23 09:32:47 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'S[1]'
  8. Clock Setup: 'S[0]'
  9. Clock Setup: 'S[2]'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                         ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.878 ns                                       ; G                            ; FourBitFreqDiv:inst|count[20] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.808 ns                                      ; state_machine:inst1|state.S2 ; gpio[2]                       ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.587 ns                                      ; S[1]                         ; HEX0[1]                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 5.594 ns                                       ; dir                          ; state_machine:inst1|state.S2  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 329.49 MHz ( period = 3.035 ns )               ; FourBitFreqDiv:inst|count[1] ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'S[2]'          ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S3 ; state_machine:inst1|state.S2  ; S[2]       ; S[2]     ; 0            ;
; Clock Setup: 'S[0]'          ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S3 ; state_machine:inst1|state.S2  ; S[0]       ; S[0]     ; 0            ;
; Clock Setup: 'S[1]'          ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S3 ; state_machine:inst1|state.S2  ; S[1]       ; S[1]     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                              ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; S[1]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; S[0]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; S[2]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 329.49 MHz ( period = 3.035 ns )                    ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 333.00 MHz ( period = 3.003 ns )                    ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 337.38 MHz ( period = 2.964 ns )                    ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.681 ns                ;
; N/A                                     ; 341.06 MHz ( period = 2.932 ns )                    ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; 341.06 MHz ( period = 2.932 ns )                    ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; 349.53 MHz ( period = 2.861 ns )                    ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.578 ns                ;
; N/A                                     ; 355.24 MHz ( period = 2.815 ns )                    ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.532 ns                ;
; N/A                                     ; 356.51 MHz ( period = 2.805 ns )                    ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.522 ns                ;
; N/A                                     ; 360.62 MHz ( period = 2.773 ns )                    ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.490 ns                ;
; N/A                                     ; 364.43 MHz ( period = 2.744 ns )                    ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.461 ns                ;
; N/A                                     ; 365.76 MHz ( period = 2.734 ns )                    ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; 369.82 MHz ( period = 2.704 ns )                    ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; 370.10 MHz ( period = 2.702 ns )                    ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.419 ns                ;
; N/A                                     ; 370.10 MHz ( period = 2.702 ns )                    ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.419 ns                ;
; N/A                                     ; 374.11 MHz ( period = 2.673 ns )                    ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.390 ns                ;
; N/A                                     ; 375.52 MHz ( period = 2.663 ns )                    ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.380 ns                ;
; N/A                                     ; 379.79 MHz ( period = 2.633 ns )                    ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.350 ns                ;
; N/A                                     ; 380.08 MHz ( period = 2.631 ns )                    ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; 380.08 MHz ( period = 2.631 ns )                    ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; 384.32 MHz ( period = 2.602 ns )                    ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.319 ns                ;
; N/A                                     ; 385.80 MHz ( period = 2.592 ns )                    ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.309 ns                ;
; N/A                                     ; 386.85 MHz ( period = 2.585 ns )                    ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; 390.17 MHz ( period = 2.563 ns )                    ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.280 ns                ;
; N/A                                     ; 390.63 MHz ( period = 2.560 ns )                    ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; 390.63 MHz ( period = 2.560 ns )                    ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; 395.10 MHz ( period = 2.531 ns )                    ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.248 ns                ;
; N/A                                     ; 396.67 MHz ( period = 2.521 ns )                    ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.238 ns                ;
; N/A                                     ; 397.77 MHz ( period = 2.514 ns )                    ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.231 ns                ;
; N/A                                     ; 401.28 MHz ( period = 2.492 ns )                    ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; 401.77 MHz ( period = 2.489 ns )                    ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.206 ns                ;
; N/A                                     ; 401.77 MHz ( period = 2.489 ns )                    ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.206 ns                ;
; N/A                                     ; 404.20 MHz ( period = 2.474 ns )                    ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; 406.50 MHz ( period = 2.460 ns )                    ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; 408.16 MHz ( period = 2.450 ns )                    ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.167 ns                ;
; N/A                                     ; 409.33 MHz ( period = 2.443 ns )                    ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.160 ns                ;
; N/A                                     ; 409.33 MHz ( period = 2.443 ns )                    ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.160 ns                ;
; N/A                                     ; 412.37 MHz ( period = 2.425 ns )                    ; FourBitFreqDiv:inst|count[8]  ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; 413.56 MHz ( period = 2.418 ns )                    ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 413.56 MHz ( period = 2.418 ns )                    ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.135 ns                ;
; N/A                                     ; 416.15 MHz ( period = 2.403 ns )                    ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.089 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.089 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[8]  ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.071 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[9]  ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.071 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.064 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.050 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.096 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.018 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.018 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.018 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[10] ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.017 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[9]  ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.064 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.979 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.978 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.947 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.947 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.947 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[10] ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.993 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.993 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[8]  ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.908 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.907 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.876 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.876 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[11] ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 1.860 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[8]  ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.841 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[9]  ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.841 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.837 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.836 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.876 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[10] ; CLK        ; CLK      ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.805 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.805 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[10] ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.787 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[11] ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 1.789 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[10] ; CLK        ; CLK      ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[12] ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 1.782 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[8]  ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.770 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[9]  ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.770 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.766 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[14] ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 1.825 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.805 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.808 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.734 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[10] ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.716 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[10] ; CLK        ; CLK      ; None                        ; None                      ; 1.776 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.776 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[12] ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 1.711 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.765 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[8]  ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.699 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[9]  ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.699 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[14] ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 1.754 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.734 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.737 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.663 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[13] ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[10] ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.645 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.705 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.705 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.694 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[8]  ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.628 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[9]  ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.628 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[11] ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.630 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[16] ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 1.680 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.663 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.666 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[10] ; CLK        ; CLK      ; None                        ; None                      ; 1.659 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[13] ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 1.650 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[10] ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.574 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.634 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.634 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.624 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[8]  ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.557 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[9]  ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.557 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[11] ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[12] ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.552 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[16] ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 1.609 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[17] ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.592 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[14] ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.588 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[15] ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 1.580 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[10] ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.503 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.563 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.563 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.553 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[9]  ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[11] ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.488 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[10] ; CLK        ; CLK      ; None                        ; None                      ; 1.548 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[12] ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.481 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[18] ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 1.541 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[17] ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 1.537 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.521 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[5]  ; CLK        ; CLK      ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[14] ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[10] ; CLK        ; CLK      ; None                        ; None                      ; 1.517 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.517 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[15] ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 1.509 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[10] ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.432 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.492 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[5]  ; CLK        ; CLK      ; None                        ; None                      ; 1.492 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[13] ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.491 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[8]  ; FourBitFreqDiv:inst|count[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[11] ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.417 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.477 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[12] ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.410 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[18] ; FourBitFreqDiv:inst|count[19] ; CLK        ; CLK      ; None                        ; None                      ; 1.470 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[4]  ; CLK        ; CLK      ; None                        ; None                      ; 1.453 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[14] ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.453 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[16] ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.446 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.446 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[5]  ; CLK        ; CLK      ; None                        ; None                      ; 1.421 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[4]  ; CLK        ; CLK      ; None                        ; None                      ; 1.421 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[13] ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.420 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[9]  ; FourBitFreqDiv:inst|count[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.415 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[8]  ; FourBitFreqDiv:inst|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.415 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[11] ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.346 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[10] ; CLK        ; CLK      ; None                        ; None                      ; 1.407 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.406 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[12] ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.339 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[1]  ; FourBitFreqDiv:inst|count[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.382 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[14] ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.382 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[16] ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.379 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[17] ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.378 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[10] ; CLK        ; CLK      ; None                        ; None                      ; 1.375 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.375 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.375 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[10] ; FourBitFreqDiv:inst|count[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.361 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[4]  ; CLK        ; CLK      ; None                        ; None                      ; 1.350 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[0]  ; FourBitFreqDiv:inst|count[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.350 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[15] ; FourBitFreqDiv:inst|count[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.350 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[13] ; FourBitFreqDiv:inst|count[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.349 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[9]  ; FourBitFreqDiv:inst|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.344 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[11] ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.275 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.336 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.335 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[12] ; FourBitFreqDiv:inst|count[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.268 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.304 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.304 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[3]  ; FourBitFreqDiv:inst|count[5]  ; CLK        ; CLK      ; None                        ; None                      ; 1.304 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[10] ; FourBitFreqDiv:inst|count[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.290 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[2]  ; FourBitFreqDiv:inst|count[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.279 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[15] ; FourBitFreqDiv:inst|count[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.279 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[13] ; FourBitFreqDiv:inst|count[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.278 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[8]  ; FourBitFreqDiv:inst|count[10] ; CLK        ; CLK      ; None                        ; None                      ; 1.269 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[6]  ; FourBitFreqDiv:inst|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.265 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[4]  ; FourBitFreqDiv:inst|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.264 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[12] ; FourBitFreqDiv:inst|count[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.197 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; state_machine:inst1|state.S3  ; state_machine:inst1|state.S2  ; CLK        ; CLK      ; None                        ; None                      ; 0.858 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[19] ; FourBitFreqDiv:inst|count[20] ; CLK        ; CLK      ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[7]  ; FourBitFreqDiv:inst|count[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.233 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; FourBitFreqDiv:inst|count[5]  ; FourBitFreqDiv:inst|count[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.233 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'S[1]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S3 ; state_machine:inst1|state.S2 ; S[1]       ; S[1]     ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S1 ; state_machine:inst1|state.S2 ; S[1]       ; S[1]     ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S0 ; state_machine:inst1|state.S3 ; S[1]       ; S[1]     ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S0 ; state_machine:inst1|state.S1 ; S[1]       ; S[1]     ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S1 ; state_machine:inst1|state.S0 ; S[1]       ; S[1]     ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S3 ; state_machine:inst1|state.S0 ; S[1]       ; S[1]     ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S2 ; state_machine:inst1|state.S3 ; S[1]       ; S[1]     ; None                        ; None                      ; 0.546 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S2 ; state_machine:inst1|state.S1 ; S[1]       ; S[1]     ; None                        ; None                      ; 0.546 ns                ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'S[0]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S3 ; state_machine:inst1|state.S2 ; S[0]       ; S[0]     ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S1 ; state_machine:inst1|state.S2 ; S[0]       ; S[0]     ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S0 ; state_machine:inst1|state.S3 ; S[0]       ; S[0]     ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S0 ; state_machine:inst1|state.S1 ; S[0]       ; S[0]     ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S1 ; state_machine:inst1|state.S0 ; S[0]       ; S[0]     ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S3 ; state_machine:inst1|state.S0 ; S[0]       ; S[0]     ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S2 ; state_machine:inst1|state.S3 ; S[0]       ; S[0]     ; None                        ; None                      ; 0.546 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S2 ; state_machine:inst1|state.S1 ; S[0]       ; S[0]     ; None                        ; None                      ; 0.546 ns                ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'S[2]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S3 ; state_machine:inst1|state.S2 ; S[2]       ; S[2]     ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S1 ; state_machine:inst1|state.S2 ; S[2]       ; S[2]     ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S0 ; state_machine:inst1|state.S3 ; S[2]       ; S[2]     ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S0 ; state_machine:inst1|state.S1 ; S[2]       ; S[2]     ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S1 ; state_machine:inst1|state.S0 ; S[2]       ; S[2]     ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S3 ; state_machine:inst1|state.S0 ; S[2]       ; S[2]     ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S2 ; state_machine:inst1|state.S3 ; S[2]       ; S[2]     ; None                        ; None                      ; 0.546 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state_machine:inst1|state.S2 ; state_machine:inst1|state.S1 ; S[2]       ; S[2]     ; None                        ; None                      ; 0.546 ns                ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------+
; tsu                                                                                 ;
+-------+--------------+------------+------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                            ; To Clock ;
+-------+--------------+------------+------+-------------------------------+----------+
; N/A   ; None         ; 0.878 ns   ; G    ; FourBitFreqDiv:inst|count[13] ; CLK      ;
; N/A   ; None         ; 0.878 ns   ; G    ; FourBitFreqDiv:inst|count[14] ; CLK      ;
; N/A   ; None         ; 0.878 ns   ; G    ; FourBitFreqDiv:inst|count[15] ; CLK      ;
; N/A   ; None         ; 0.878 ns   ; G    ; FourBitFreqDiv:inst|count[16] ; CLK      ;
; N/A   ; None         ; 0.878 ns   ; G    ; FourBitFreqDiv:inst|count[17] ; CLK      ;
; N/A   ; None         ; 0.878 ns   ; G    ; FourBitFreqDiv:inst|count[18] ; CLK      ;
; N/A   ; None         ; 0.878 ns   ; G    ; FourBitFreqDiv:inst|count[19] ; CLK      ;
; N/A   ; None         ; 0.878 ns   ; G    ; FourBitFreqDiv:inst|count[20] ; CLK      ;
; N/A   ; None         ; 0.812 ns   ; G    ; FourBitFreqDiv:inst|count[12] ; CLK      ;
; N/A   ; None         ; 0.812 ns   ; G    ; FourBitFreqDiv:inst|count[11] ; CLK      ;
; N/A   ; None         ; 0.506 ns   ; G    ; FourBitFreqDiv:inst|count[10] ; CLK      ;
; N/A   ; None         ; 0.506 ns   ; G    ; FourBitFreqDiv:inst|count[9]  ; CLK      ;
; N/A   ; None         ; 0.506 ns   ; G    ; FourBitFreqDiv:inst|count[8]  ; CLK      ;
; N/A   ; None         ; 0.506 ns   ; G    ; FourBitFreqDiv:inst|count[7]  ; CLK      ;
; N/A   ; None         ; 0.506 ns   ; G    ; FourBitFreqDiv:inst|count[6]  ; CLK      ;
; N/A   ; None         ; 0.506 ns   ; G    ; FourBitFreqDiv:inst|count[5]  ; CLK      ;
; N/A   ; None         ; 0.506 ns   ; G    ; FourBitFreqDiv:inst|count[4]  ; CLK      ;
; N/A   ; None         ; 0.506 ns   ; G    ; FourBitFreqDiv:inst|count[3]  ; CLK      ;
; N/A   ; None         ; 0.506 ns   ; G    ; FourBitFreqDiv:inst|count[2]  ; CLK      ;
; N/A   ; None         ; 0.506 ns   ; G    ; FourBitFreqDiv:inst|count[1]  ; CLK      ;
; N/A   ; None         ; 0.406 ns   ; G    ; FourBitFreqDiv:inst|count[0]  ; CLK      ;
; N/A   ; None         ; -3.394 ns  ; dir  ; state_machine:inst1|state.S1  ; S[1]     ;
; N/A   ; None         ; -3.395 ns  ; dir  ; state_machine:inst1|state.S0  ; S[1]     ;
; N/A   ; None         ; -3.420 ns  ; dir  ; state_machine:inst1|state.S3  ; S[1]     ;
; N/A   ; None         ; -3.423 ns  ; dir  ; state_machine:inst1|state.S2  ; S[1]     ;
; N/A   ; None         ; -3.454 ns  ; dir  ; state_machine:inst1|state.S1  ; S[2]     ;
; N/A   ; None         ; -3.455 ns  ; dir  ; state_machine:inst1|state.S0  ; S[2]     ;
; N/A   ; None         ; -3.480 ns  ; dir  ; state_machine:inst1|state.S3  ; S[2]     ;
; N/A   ; None         ; -3.483 ns  ; dir  ; state_machine:inst1|state.S2  ; S[2]     ;
; N/A   ; None         ; -4.292 ns  ; dir  ; state_machine:inst1|state.S1  ; S[0]     ;
; N/A   ; None         ; -4.293 ns  ; dir  ; state_machine:inst1|state.S0  ; S[0]     ;
; N/A   ; None         ; -4.318 ns  ; dir  ; state_machine:inst1|state.S3  ; S[0]     ;
; N/A   ; None         ; -4.321 ns  ; dir  ; state_machine:inst1|state.S2  ; S[0]     ;
; N/A   ; None         ; -4.938 ns  ; dir  ; state_machine:inst1|state.S1  ; CLK      ;
; N/A   ; None         ; -4.939 ns  ; dir  ; state_machine:inst1|state.S0  ; CLK      ;
; N/A   ; None         ; -4.964 ns  ; dir  ; state_machine:inst1|state.S3  ; CLK      ;
; N/A   ; None         ; -4.967 ns  ; dir  ; state_machine:inst1|state.S2  ; CLK      ;
+-------+--------------+------------+------+-------------------------------+----------+


+-----------------------------------------------------------------------------------------+
; tco                                                                                     ;
+-------+--------------+------------+------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                         ; To      ; From Clock ;
+-------+--------------+------------+------------------------------+---------+------------+
; N/A   ; None         ; 11.808 ns  ; state_machine:inst1|state.S2 ; gpio[2] ; CLK        ;
; N/A   ; None         ; 11.749 ns  ; state_machine:inst1|state.S3 ; gpio[3] ; CLK        ;
; N/A   ; None         ; 11.555 ns  ; state_machine:inst1|state.S1 ; gpio[1] ; CLK        ;
; N/A   ; None         ; 11.495 ns  ; state_machine:inst1|state.S0 ; gpio[0] ; CLK        ;
; N/A   ; None         ; 10.996 ns  ; state_machine:inst1|state.S2 ; gpio[2] ; S[0]       ;
; N/A   ; None         ; 10.937 ns  ; state_machine:inst1|state.S3 ; gpio[3] ; S[0]       ;
; N/A   ; None         ; 10.743 ns  ; state_machine:inst1|state.S1 ; gpio[1] ; S[0]       ;
; N/A   ; None         ; 10.683 ns  ; state_machine:inst1|state.S0 ; gpio[0] ; S[0]       ;
; N/A   ; None         ; 9.960 ns   ; state_machine:inst1|state.S2 ; gpio[2] ; S[1]       ;
; N/A   ; None         ; 9.927 ns   ; state_machine:inst1|state.S2 ; gpio[2] ; S[2]       ;
; N/A   ; None         ; 9.901 ns   ; state_machine:inst1|state.S3 ; gpio[3] ; S[1]       ;
; N/A   ; None         ; 9.868 ns   ; state_machine:inst1|state.S3 ; gpio[3] ; S[2]       ;
; N/A   ; None         ; 9.707 ns   ; state_machine:inst1|state.S1 ; gpio[1] ; S[1]       ;
; N/A   ; None         ; 9.674 ns   ; state_machine:inst1|state.S1 ; gpio[1] ; S[2]       ;
; N/A   ; None         ; 9.647 ns   ; state_machine:inst1|state.S0 ; gpio[0] ; S[1]       ;
; N/A   ; None         ; 9.614 ns   ; state_machine:inst1|state.S0 ; gpio[0] ; S[2]       ;
+-------+--------------+------------+------------------------------+---------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 11.587 ns       ; S[1] ; HEX0[1] ;
; N/A   ; None              ; 11.582 ns       ; S[1] ; HEX0[3] ;
; N/A   ; None              ; 11.550 ns       ; S[1] ; HEX0[2] ;
; N/A   ; None              ; 11.545 ns       ; S[1] ; HEX0[0] ;
; N/A   ; None              ; 11.305 ns       ; S[2] ; HEX0[3] ;
; N/A   ; None              ; 11.300 ns       ; S[1] ; HEX0[6] ;
; N/A   ; None              ; 11.289 ns       ; S[0] ; HEX0[3] ;
; N/A   ; None              ; 11.286 ns       ; S[2] ; HEX0[1] ;
; N/A   ; None              ; 11.284 ns       ; S[1] ; HEX0[5] ;
; N/A   ; None              ; 11.270 ns       ; S[0] ; HEX0[1] ;
; N/A   ; None              ; 11.267 ns       ; S[2] ; HEX0[2] ;
; N/A   ; None              ; 11.265 ns       ; S[2] ; HEX0[0] ;
; N/A   ; None              ; 11.257 ns       ; S[0] ; HEX0[2] ;
; N/A   ; None              ; 11.253 ns       ; S[0] ; HEX0[0] ;
; N/A   ; None              ; 11.251 ns       ; S[1] ; HEX0[4] ;
; N/A   ; None              ; 11.036 ns       ; S[2] ; HEX0[6] ;
; N/A   ; None              ; 11.022 ns       ; S[0] ; HEX0[6] ;
; N/A   ; None              ; 10.983 ns       ; S[2] ; HEX0[5] ;
; N/A   ; None              ; 10.966 ns       ; S[0] ; HEX0[5] ;
; N/A   ; None              ; 10.949 ns       ; S[2] ; HEX0[4] ;
; N/A   ; None              ; 10.933 ns       ; S[0] ; HEX0[4] ;
+-------+-------------------+-----------------+------+---------+


+-------------------------------------------------------------------------------------------+
; th                                                                                        ;
+---------------+-------------+-----------+------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                            ; To Clock ;
+---------------+-------------+-----------+------+-------------------------------+----------+
; N/A           ; None        ; 5.594 ns  ; dir  ; state_machine:inst1|state.S2  ; CLK      ;
; N/A           ; None        ; 5.591 ns  ; dir  ; state_machine:inst1|state.S3  ; CLK      ;
; N/A           ; None        ; 5.566 ns  ; dir  ; state_machine:inst1|state.S0  ; CLK      ;
; N/A           ; None        ; 5.565 ns  ; dir  ; state_machine:inst1|state.S1  ; CLK      ;
; N/A           ; None        ; 4.782 ns  ; dir  ; state_machine:inst1|state.S2  ; S[0]     ;
; N/A           ; None        ; 4.779 ns  ; dir  ; state_machine:inst1|state.S3  ; S[0]     ;
; N/A           ; None        ; 4.754 ns  ; dir  ; state_machine:inst1|state.S0  ; S[0]     ;
; N/A           ; None        ; 4.753 ns  ; dir  ; state_machine:inst1|state.S1  ; S[0]     ;
; N/A           ; None        ; 3.746 ns  ; dir  ; state_machine:inst1|state.S2  ; S[1]     ;
; N/A           ; None        ; 3.743 ns  ; dir  ; state_machine:inst1|state.S3  ; S[1]     ;
; N/A           ; None        ; 3.718 ns  ; dir  ; state_machine:inst1|state.S0  ; S[1]     ;
; N/A           ; None        ; 3.717 ns  ; dir  ; state_machine:inst1|state.S1  ; S[1]     ;
; N/A           ; None        ; 3.713 ns  ; dir  ; state_machine:inst1|state.S2  ; S[2]     ;
; N/A           ; None        ; 3.710 ns  ; dir  ; state_machine:inst1|state.S3  ; S[2]     ;
; N/A           ; None        ; 3.685 ns  ; dir  ; state_machine:inst1|state.S0  ; S[2]     ;
; N/A           ; None        ; 3.684 ns  ; dir  ; state_machine:inst1|state.S1  ; S[2]     ;
; N/A           ; None        ; -0.176 ns ; G    ; FourBitFreqDiv:inst|count[0]  ; CLK      ;
; N/A           ; None        ; -0.276 ns ; G    ; FourBitFreqDiv:inst|count[10] ; CLK      ;
; N/A           ; None        ; -0.276 ns ; G    ; FourBitFreqDiv:inst|count[9]  ; CLK      ;
; N/A           ; None        ; -0.276 ns ; G    ; FourBitFreqDiv:inst|count[8]  ; CLK      ;
; N/A           ; None        ; -0.276 ns ; G    ; FourBitFreqDiv:inst|count[7]  ; CLK      ;
; N/A           ; None        ; -0.276 ns ; G    ; FourBitFreqDiv:inst|count[6]  ; CLK      ;
; N/A           ; None        ; -0.276 ns ; G    ; FourBitFreqDiv:inst|count[5]  ; CLK      ;
; N/A           ; None        ; -0.276 ns ; G    ; FourBitFreqDiv:inst|count[4]  ; CLK      ;
; N/A           ; None        ; -0.276 ns ; G    ; FourBitFreqDiv:inst|count[3]  ; CLK      ;
; N/A           ; None        ; -0.276 ns ; G    ; FourBitFreqDiv:inst|count[2]  ; CLK      ;
; N/A           ; None        ; -0.276 ns ; G    ; FourBitFreqDiv:inst|count[1]  ; CLK      ;
; N/A           ; None        ; -0.582 ns ; G    ; FourBitFreqDiv:inst|count[12] ; CLK      ;
; N/A           ; None        ; -0.582 ns ; G    ; FourBitFreqDiv:inst|count[11] ; CLK      ;
; N/A           ; None        ; -0.648 ns ; G    ; FourBitFreqDiv:inst|count[13] ; CLK      ;
; N/A           ; None        ; -0.648 ns ; G    ; FourBitFreqDiv:inst|count[14] ; CLK      ;
; N/A           ; None        ; -0.648 ns ; G    ; FourBitFreqDiv:inst|count[15] ; CLK      ;
; N/A           ; None        ; -0.648 ns ; G    ; FourBitFreqDiv:inst|count[16] ; CLK      ;
; N/A           ; None        ; -0.648 ns ; G    ; FourBitFreqDiv:inst|count[17] ; CLK      ;
; N/A           ; None        ; -0.648 ns ; G    ; FourBitFreqDiv:inst|count[18] ; CLK      ;
; N/A           ; None        ; -0.648 ns ; G    ; FourBitFreqDiv:inst|count[19] ; CLK      ;
; N/A           ; None        ; -0.648 ns ; G    ; FourBitFreqDiv:inst|count[20] ; CLK      ;
+---------------+-------------+-----------+------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 23 09:32:47 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KhanJohnFinal -c KhanJohnFinal --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "S[1]" is an undefined clock
    Info: Assuming node "S[0]" is an undefined clock
    Info: Assuming node "S[2]" is an undefined clock
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MUX:inst2|Mux0~3" as buffer
    Info: Detected gated clock "MUX:inst2|Mux0~4" as buffer
    Info: Detected gated clock "MUX:inst2|Mux0~0" as buffer
    Info: Detected gated clock "MUX:inst2|Mux0~1" as buffer
    Info: Detected gated clock "MUX:inst2|Mux0~5" as buffer
    Info: Detected gated clock "MUX:inst2|Mux0~2" as buffer
    Info: Detected gated clock "MUX:inst2|Mux0" as buffer
    Info: Detected ripple clock "FourBitFreqDiv:inst|count[20]" as buffer
    Info: Detected ripple clock "FourBitFreqDiv:inst|count[19]" as buffer
    Info: Detected ripple clock "FourBitFreqDiv:inst|count[18]" as buffer
    Info: Detected ripple clock "FourBitFreqDiv:inst|count[17]" as buffer
    Info: Detected ripple clock "FourBitFreqDiv:inst|count[16]" as buffer
    Info: Detected ripple clock "FourBitFreqDiv:inst|count[15]" as buffer
    Info: Detected ripple clock "FourBitFreqDiv:inst|count[14]" as buffer
    Info: Detected ripple clock "FourBitFreqDiv:inst|count[13]" as buffer
Info: Clock "CLK" has Internal fmax of 329.49 MHz between source register "FourBitFreqDiv:inst|count[1]" and destination register "FourBitFreqDiv:inst|count[20]" (period= 3.035 ns)
    Info: + Longest register to register delay is 2.752 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N13; Fanout = 2; REG Node = 'FourBitFreqDiv:inst|count[1]'
        Info: 2: + IC(0.315 ns) + CELL(0.414 ns) = 0.729 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[1]~21'
        Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 0.888 ns; Loc. = LCCOMB_X23_Y15_N14; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[2]~23'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.959 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[3]~25'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.030 ns; Loc. = LCCOMB_X23_Y15_N18; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[4]~27'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.101 ns; Loc. = LCCOMB_X23_Y15_N20; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[5]~29'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.172 ns; Loc. = LCCOMB_X23_Y15_N22; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[6]~31'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.243 ns; Loc. = LCCOMB_X23_Y15_N24; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[7]~33'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.314 ns; Loc. = LCCOMB_X23_Y15_N26; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[8]~35'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.385 ns; Loc. = LCCOMB_X23_Y15_N28; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[9]~37'
        Info: 11: + IC(0.000 ns) + CELL(0.146 ns) = 1.531 ns; Loc. = LCCOMB_X23_Y15_N30; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[10]~39'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.602 ns; Loc. = LCCOMB_X23_Y14_N0; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[11]~41'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.673 ns; Loc. = LCCOMB_X23_Y14_N2; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[12]~43'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.744 ns; Loc. = LCCOMB_X23_Y14_N4; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[13]~45'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.815 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[14]~47'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.886 ns; Loc. = LCCOMB_X23_Y14_N8; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[15]~49'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.957 ns; Loc. = LCCOMB_X23_Y14_N10; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[16]~51'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.028 ns; Loc. = LCCOMB_X23_Y14_N12; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[17]~53'
        Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y14_N14; Fanout = 2; COMB Node = 'FourBitFreqDiv:inst|count[18]~55'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.258 ns; Loc. = LCCOMB_X23_Y14_N16; Fanout = 1; COMB Node = 'FourBitFreqDiv:inst|count[19]~57'
        Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 2.668 ns; Loc. = LCCOMB_X23_Y14_N18; Fanout = 1; COMB Node = 'FourBitFreqDiv:inst|count[20]~58'
        Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 2.752 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'FourBitFreqDiv:inst|count[20]'
        Info: Total cell delay = 2.437 ns ( 88.55 % )
        Info: Total interconnect delay = 0.315 ns ( 11.45 % )
    Info: - Smallest clock skew is -0.069 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.615 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK'
            Info: 2: + IC(1.079 ns) + CELL(0.537 ns) = 2.615 ns; Loc. = LCFF_X23_Y14_N19; Fanout = 2; REG Node = 'FourBitFreqDiv:inst|count[20]'
            Info: Total cell delay = 1.536 ns ( 58.74 % )
            Info: Total interconnect delay = 1.079 ns ( 41.26 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.684 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X23_Y15_N13; Fanout = 2; REG Node = 'FourBitFreqDiv:inst|count[1]'
            Info: Total cell delay = 1.536 ns ( 57.23 % )
            Info: Total interconnect delay = 1.148 ns ( 42.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "S[1]" Internal fmax is restricted to 450.05 MHz between source register "state_machine:inst1|state.S3" and destination register "state_machine:inst1|state.S2"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.858 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N1; Fanout = 3; REG Node = 'state_machine:inst1|state.S3'
            Info: 2: + IC(0.503 ns) + CELL(0.271 ns) = 0.774 ns; Loc. = LCCOMB_X64_Y31_N10; Fanout = 1; COMB Node = 'state_machine:inst1|state~11'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.858 ns; Loc. = LCFF_X64_Y31_N11; Fanout = 3; REG Node = 'state_machine:inst1|state.S2'
            Info: Total cell delay = 0.355 ns ( 41.38 % )
            Info: Total interconnect delay = 0.503 ns ( 58.62 % )
        Info: - Smallest clock skew is -0.093 ns
            Info: + Shortest clock path from clock "S[1]" to destination register is 6.167 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 9; CLK Node = 'S[1]'
                Info: 2: + IC(1.460 ns) + CELL(0.150 ns) = 2.462 ns; Loc. = LCCOMB_X23_Y14_N28; Fanout = 1; COMB Node = 'MUX:inst2|Mux0~5'
                Info: 3: + IC(0.425 ns) + CELL(0.150 ns) = 3.037 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 1; COMB Node = 'MUX:inst2|Mux0'
                Info: 4: + IC(1.565 ns) + CELL(0.000 ns) = 4.602 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'MUX:inst2|Mux0~clkctrl'
                Info: 5: + IC(1.028 ns) + CELL(0.537 ns) = 6.167 ns; Loc. = LCFF_X64_Y31_N11; Fanout = 3; REG Node = 'state_machine:inst1|state.S2'
                Info: Total cell delay = 1.689 ns ( 27.39 % )
                Info: Total interconnect delay = 4.478 ns ( 72.61 % )
            Info: - Longest clock path from clock "S[1]" to source register is 6.260 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 9; CLK Node = 'S[1]'
                Info: 2: + IC(1.461 ns) + CELL(0.150 ns) = 2.463 ns; Loc. = LCCOMB_X23_Y14_N30; Fanout = 1; COMB Node = 'MUX:inst2|Mux0~2'
                Info: 3: + IC(0.392 ns) + CELL(0.275 ns) = 3.130 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 1; COMB Node = 'MUX:inst2|Mux0'
                Info: 4: + IC(1.565 ns) + CELL(0.000 ns) = 4.695 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'MUX:inst2|Mux0~clkctrl'
                Info: 5: + IC(1.028 ns) + CELL(0.537 ns) = 6.260 ns; Loc. = LCFF_X64_Y31_N1; Fanout = 3; REG Node = 'state_machine:inst1|state.S3'
                Info: Total cell delay = 1.814 ns ( 28.98 % )
                Info: Total interconnect delay = 4.446 ns ( 71.02 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "S[0]" Internal fmax is restricted to 450.05 MHz between source register "state_machine:inst1|state.S3" and destination register "state_machine:inst1|state.S2"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.858 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N1; Fanout = 3; REG Node = 'state_machine:inst1|state.S3'
            Info: 2: + IC(0.503 ns) + CELL(0.271 ns) = 0.774 ns; Loc. = LCCOMB_X64_Y31_N10; Fanout = 1; COMB Node = 'state_machine:inst1|state~11'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.858 ns; Loc. = LCFF_X64_Y31_N11; Fanout = 3; REG Node = 'state_machine:inst1|state.S2'
            Info: Total cell delay = 0.355 ns ( 41.38 % )
            Info: Total interconnect delay = 0.503 ns ( 58.62 % )
        Info: - Smallest clock skew is -0.231 ns
            Info: + Shortest clock path from clock "S[0]" to destination register is 7.065 ns
                Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 11; CLK Node = 'S[0]'
                Info: 2: + IC(1.843 ns) + CELL(0.150 ns) = 2.825 ns; Loc. = LCCOMB_X23_Y14_N20; Fanout = 1; COMB Node = 'MUX:inst2|Mux0~3'
                Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 3.360 ns; Loc. = LCCOMB_X23_Y14_N28; Fanout = 1; COMB Node = 'MUX:inst2|Mux0~5'
                Info: 4: + IC(0.425 ns) + CELL(0.150 ns) = 3.935 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 1; COMB Node = 'MUX:inst2|Mux0'
                Info: 5: + IC(1.565 ns) + CELL(0.000 ns) = 5.500 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'MUX:inst2|Mux0~clkctrl'
                Info: 6: + IC(1.028 ns) + CELL(0.537 ns) = 7.065 ns; Loc. = LCFF_X64_Y31_N11; Fanout = 3; REG Node = 'state_machine:inst1|state.S2'
                Info: Total cell delay = 1.944 ns ( 27.52 % )
                Info: Total interconnect delay = 5.121 ns ( 72.48 % )
            Info: - Longest clock path from clock "S[0]" to source register is 7.296 ns
                Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 11; CLK Node = 'S[0]'
                Info: 2: + IC(1.844 ns) + CELL(0.150 ns) = 2.826 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 1; COMB Node = 'MUX:inst2|Mux0~1'
                Info: 3: + IC(0.254 ns) + CELL(0.419 ns) = 3.499 ns; Loc. = LCCOMB_X23_Y14_N30; Fanout = 1; COMB Node = 'MUX:inst2|Mux0~2'
                Info: 4: + IC(0.392 ns) + CELL(0.275 ns) = 4.166 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 1; COMB Node = 'MUX:inst2|Mux0'
                Info: 5: + IC(1.565 ns) + CELL(0.000 ns) = 5.731 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'MUX:inst2|Mux0~clkctrl'
                Info: 6: + IC(1.028 ns) + CELL(0.537 ns) = 7.296 ns; Loc. = LCFF_X64_Y31_N1; Fanout = 3; REG Node = 'state_machine:inst1|state.S3'
                Info: Total cell delay = 2.213 ns ( 30.33 % )
                Info: Total interconnect delay = 5.083 ns ( 69.67 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "S[2]" Internal fmax is restricted to 450.05 MHz between source register "state_machine:inst1|state.S3" and destination register "state_machine:inst1|state.S2"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.858 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N1; Fanout = 3; REG Node = 'state_machine:inst1|state.S3'
            Info: 2: + IC(0.503 ns) + CELL(0.271 ns) = 0.774 ns; Loc. = LCCOMB_X64_Y31_N10; Fanout = 1; COMB Node = 'state_machine:inst1|state~11'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.858 ns; Loc. = LCFF_X64_Y31_N11; Fanout = 3; REG Node = 'state_machine:inst1|state.S2'
            Info: Total cell delay = 0.355 ns ( 41.38 % )
            Info: Total interconnect delay = 0.503 ns ( 58.62 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "S[2]" to destination register is 6.227 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 8; CLK Node = 'S[2]'
                Info: 2: + IC(1.825 ns) + CELL(0.420 ns) = 3.097 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 1; COMB Node = 'MUX:inst2|Mux0'
                Info: 3: + IC(1.565 ns) + CELL(0.000 ns) = 4.662 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'MUX:inst2|Mux0~clkctrl'
                Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 6.227 ns; Loc. = LCFF_X64_Y31_N11; Fanout = 3; REG Node = 'state_machine:inst1|state.S2'
                Info: Total cell delay = 1.809 ns ( 29.05 % )
                Info: Total interconnect delay = 4.418 ns ( 70.95 % )
            Info: - Longest clock path from clock "S[2]" to source register is 6.227 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 8; CLK Node = 'S[2]'
                Info: 2: + IC(1.825 ns) + CELL(0.420 ns) = 3.097 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 1; COMB Node = 'MUX:inst2|Mux0'
                Info: 3: + IC(1.565 ns) + CELL(0.000 ns) = 4.662 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'MUX:inst2|Mux0~clkctrl'
                Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 6.227 ns; Loc. = LCFF_X64_Y31_N1; Fanout = 3; REG Node = 'state_machine:inst1|state.S3'
                Info: Total cell delay = 1.809 ns ( 29.05 % )
                Info: Total interconnect delay = 4.418 ns ( 70.95 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "FourBitFreqDiv:inst|count[13]" (data pin = "G", clock pin = "CLK") is 0.878 ns
    Info: + Longest pin to register delay is 3.529 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 21; PIN Node = 'G'
        Info: 2: + IC(1.870 ns) + CELL(0.660 ns) = 3.529 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 3; REG Node = 'FourBitFreqDiv:inst|count[13]'
        Info: Total cell delay = 1.659 ns ( 47.01 % )
        Info: Total interconnect delay = 1.870 ns ( 52.99 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.615 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK'
        Info: 2: + IC(1.079 ns) + CELL(0.537 ns) = 2.615 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 3; REG Node = 'FourBitFreqDiv:inst|count[13]'
        Info: Total cell delay = 1.536 ns ( 58.74 % )
        Info: Total interconnect delay = 1.079 ns ( 41.26 % )
Info: tco from clock "CLK" to destination pin "gpio[2]" through register "state_machine:inst1|state.S2" is 11.808 ns
    Info: + Longest clock path from clock "CLK" to source register is 8.108 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK'
        Info: 2: + IC(1.079 ns) + CELL(0.787 ns) = 2.865 ns; Loc. = LCFF_X23_Y14_N11; Fanout = 3; REG Node = 'FourBitFreqDiv:inst|count[16]'
        Info: 3: + IC(0.335 ns) + CELL(0.438 ns) = 3.638 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 1; COMB Node = 'MUX:inst2|Mux0~1'
        Info: 4: + IC(0.254 ns) + CELL(0.419 ns) = 4.311 ns; Loc. = LCCOMB_X23_Y14_N30; Fanout = 1; COMB Node = 'MUX:inst2|Mux0~2'
        Info: 5: + IC(0.392 ns) + CELL(0.275 ns) = 4.978 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 1; COMB Node = 'MUX:inst2|Mux0'
        Info: 6: + IC(1.565 ns) + CELL(0.000 ns) = 6.543 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'MUX:inst2|Mux0~clkctrl'
        Info: 7: + IC(1.028 ns) + CELL(0.537 ns) = 8.108 ns; Loc. = LCFF_X64_Y31_N11; Fanout = 3; REG Node = 'state_machine:inst1|state.S2'
        Info: Total cell delay = 3.455 ns ( 42.61 % )
        Info: Total interconnect delay = 4.653 ns ( 57.39 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N11; Fanout = 3; REG Node = 'state_machine:inst1|state.S2'
        Info: 2: + IC(0.798 ns) + CELL(2.652 ns) = 3.450 ns; Loc. = PIN_F24; Fanout = 0; PIN Node = 'gpio[2]'
        Info: Total cell delay = 2.652 ns ( 76.87 % )
        Info: Total interconnect delay = 0.798 ns ( 23.13 % )
Info: Longest tpd from source pin "S[1]" to destination pin "HEX0[1]" is 11.587 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 9; CLK Node = 'S[1]'
    Info: 2: + IC(5.675 ns) + CELL(0.438 ns) = 6.965 ns; Loc. = LCCOMB_X24_Y14_N12; Fanout = 1; COMB Node = 'dec7seg:inst3|Mux1~0'
    Info: 3: + IC(1.834 ns) + CELL(2.788 ns) = 11.587 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'HEX0[1]'
    Info: Total cell delay = 4.078 ns ( 35.19 % )
    Info: Total interconnect delay = 7.509 ns ( 64.81 % )
Info: th for register "state_machine:inst1|state.S2" (data pin = "dir", clock pin = "CLK") is 5.594 ns
    Info: + Longest clock path from clock "CLK" to destination register is 8.108 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK'
        Info: 2: + IC(1.079 ns) + CELL(0.787 ns) = 2.865 ns; Loc. = LCFF_X23_Y14_N11; Fanout = 3; REG Node = 'FourBitFreqDiv:inst|count[16]'
        Info: 3: + IC(0.335 ns) + CELL(0.438 ns) = 3.638 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 1; COMB Node = 'MUX:inst2|Mux0~1'
        Info: 4: + IC(0.254 ns) + CELL(0.419 ns) = 4.311 ns; Loc. = LCCOMB_X23_Y14_N30; Fanout = 1; COMB Node = 'MUX:inst2|Mux0~2'
        Info: 5: + IC(0.392 ns) + CELL(0.275 ns) = 4.978 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 1; COMB Node = 'MUX:inst2|Mux0'
        Info: 6: + IC(1.565 ns) + CELL(0.000 ns) = 6.543 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'MUX:inst2|Mux0~clkctrl'
        Info: 7: + IC(1.028 ns) + CELL(0.537 ns) = 8.108 ns; Loc. = LCFF_X64_Y31_N11; Fanout = 3; REG Node = 'state_machine:inst1|state.S2'
        Info: Total cell delay = 3.455 ns ( 42.61 % )
        Info: Total interconnect delay = 4.653 ns ( 57.39 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.780 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = 'dir'
        Info: 2: + IC(1.304 ns) + CELL(0.393 ns) = 2.696 ns; Loc. = LCCOMB_X64_Y31_N10; Fanout = 1; COMB Node = 'state_machine:inst1|state~11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.780 ns; Loc. = LCFF_X64_Y31_N11; Fanout = 3; REG Node = 'state_machine:inst1|state.S2'
        Info: Total cell delay = 1.476 ns ( 53.09 % )
        Info: Total interconnect delay = 1.304 ns ( 46.91 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Wed May 23 09:32:47 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


