{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742949770535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742949770535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 07:42:50 2025 " "Processing started: Wed Mar 26 07:42:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742949770535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742949770535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742949770535 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742949771104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 3 3 " "Found 3 design units, including 3 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_ff_with_PRe_CLR " "Found entity 1: D_ff_with_PRe_CLR" {  } { { "Lab2.v" "" { Text "D:/STUDY/HDL/Practice/Lab2/Lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742949771239 ""} { "Info" "ISGN_ENTITY_NAME" "2 NextState " "Found entity 2: NextState" {  } { { "Lab2.v" "" { Text "D:/STUDY/HDL/Practice/Lab2/Lab2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742949771239 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab2 " "Found entity 3: Lab2" {  } { { "Lab2.v" "" { Text "D:/STUDY/HDL/Practice/Lab2/Lab2.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742949771239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742949771239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Data_In2 Lab2.v(80) " "Verilog HDL Implicit Net warning at Lab2.v(80): created implicit net for \"Data_In2\"" {  } { { "Lab2.v" "" { Text "D:/STUDY/HDL/Practice/Lab2/Lab2.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742949771239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Data_In1 Lab2.v(81) " "Verilog HDL Implicit Net warning at Lab2.v(81): created implicit net for \"Data_In1\"" {  } { { "Lab2.v" "" { Text "D:/STUDY/HDL/Practice/Lab2/Lab2.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742949771239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Data_In0 Lab2.v(82) " "Verilog HDL Implicit Net warning at Lab2.v(82): created implicit net for \"Data_In0\"" {  } { { "Lab2.v" "" { Text "D:/STUDY/HDL/Practice/Lab2/Lab2.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742949771239 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "CLR Lab2.v(56) " "Verilog HDL Module Declaration error at Lab2.v(56): top module port \"CLR\" is not found in the port list" {  } { { "Lab2.v" "" { Text "D:/STUDY/HDL/Practice/Lab2/Lab2.v" 56 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1742949771241 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "PR Lab2.v(56) " "Verilog HDL Module Declaration error at Lab2.v(56): top module port \"PR\" is not found in the port list" {  } { { "Lab2.v" "" { Text "D:/STUDY/HDL/Practice/Lab2/Lab2.v" 56 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1742949771241 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742949771398 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 26 07:42:51 2025 " "Processing ended: Wed Mar 26 07:42:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742949771398 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742949771398 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742949771398 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742949771398 ""}
