# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do p4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab3/P4 {F:/Work/FPGA/Board/Lab3/P4/p4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:58 on Feb 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab3/P4" F:/Work/FPGA/Board/Lab3/P4/p4.v 
# -- Compiling module p4
# 
# Top level modules:
# 	p4
# End time: 04:51:58 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab3/P4 {F:/Work/FPGA/Board/Lab3/P4/D_flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:58 on Feb 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab3/P4" F:/Work/FPGA/Board/Lab3/P4/D_flop.v 
# -- Compiling module D_flop
# 
# Top level modules:
# 	D_flop
# End time: 04:51:58 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab3/P4 {F:/Work/FPGA/Board/Lab3/P4/D_flop_p.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:58 on Feb 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab3/P4" F:/Work/FPGA/Board/Lab3/P4/D_flop_p.v 
# -- Compiling module D_flop_p
# 
# Top level modules:
# 	D_flop_p
# End time: 04:51:58 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab3/P4 {F:/Work/FPGA/Board/Lab3/P4/D_flop_n.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:58 on Feb 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab3/P4" F:/Work/FPGA/Board/Lab3/P4/D_flop_n.v 
# -- Compiling module D_flop_n
# 
# Top level modules:
# 	D_flop_n
# End time: 04:51:58 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab3/P4 {F:/Work/FPGA/Board/Lab3/P4/p4_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:51:58 on Feb 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab3/P4" F:/Work/FPGA/Board/Lab3/P4/p4_tb.v 
# -- Compiling module p4_tb
# 
# Top level modules:
# 	p4_tb
# End time: 04:51:58 on Feb 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.p4_tb
# vsim work.p4_tb 
# Start time: 04:52:02 on Feb 23,2017
# Loading work.p4_tb
# Loading work.p4
# Loading work.D_flop
# Loading work.D_flop_p
# Loading work.D_flop_n
add wave -position end  sim:/p4_tb/D
add wave -position end  sim:/p4_tb/Clk
add wave -position end  sim:/p4_tb/Qa
add wave -position end  sim:/p4_tb/Qb
add wave -position end  sim:/p4_tb/Qc
run -all
# ** Note: $finish    : F:/Work/FPGA/Board/Lab3/P4/p4_tb.v(54)
#    Time: 32 ps  Iteration: 0  Instance: /p4_tb
# 1
# Break in Module p4_tb at F:/Work/FPGA/Board/Lab3/P4/p4_tb.v line 54
# End time: 04:52:54 on Feb 23,2017, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
