
---------- Begin Simulation Statistics ----------
final_tick                               164636479139500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  21936                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827432                       # Number of bytes of host memory used
host_op_rate                                    37818                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   455.87                       # Real time elapsed on the host
host_tick_rate                               69871750                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240059                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031852                       # Number of seconds simulated
sim_ticks                                 31852495750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       753857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1509917                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6652208                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       568189                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7166473                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2778078                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6652208                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3874130                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7325888                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           84938                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       387183                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17849330                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11549870                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       568211                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1010772                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     20251886                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240038                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     60553554                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.284707                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.222951                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     55693534     91.97%     91.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1702810      2.81%     94.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       420311      0.69%     95.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       918519      1.52%     97.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       411236      0.68%     97.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       235753      0.39%     98.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        93169      0.15%     98.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        67450      0.11%     98.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1010772      1.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     60553554                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177966                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454882                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454882     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240038                       # Class of committed instruction
system.switch_cpus.commit.refs                4088995                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.370494                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.370494                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      54329911                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       45125907                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2450767                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4813289                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         568770                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1538221                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5457587                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                786297                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              993215                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25412                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7325888                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2523853                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              60310632                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        120947                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30250636                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1137540                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114997                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2821405                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2863016                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.474855                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     63700964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.821321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.244505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         55049913     86.42%     86.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           409662      0.64%     87.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           600454      0.94%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           559867      0.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           867157      1.36%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           992208      1.56%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           391006      0.61%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           392481      0.62%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4438216      6.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     63700964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       744393                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3785812                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.577710                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12967263                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             993119                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        26595026                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6854198                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        75651                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1507827                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     37468076                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11974144                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1271103                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      36802998                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         256280                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       6627638                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         568770                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7053589                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       619255                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       116900                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          900                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1060                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3399311                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       873712                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1060                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       591762                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       152631                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30894132                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29168161                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.686739                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21216191                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.457863                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29312238                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         50862672                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24158630                       # number of integer regfile writes
system.switch_cpus.ipc                       0.156974                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.156974                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       340247      0.89%      0.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24450351     64.22%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1044      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12221454     32.10%     97.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1061012      2.79%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       38074108                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1661455                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043637                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          281927     16.97%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     16.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1338413     80.56%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         41115      2.47%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       39395316                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    142039431                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29168161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     57696810                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           37468076                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          38074108                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     20228001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       528803                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     27973248                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     63700964                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.597701                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.524991                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     51996958     81.63%     81.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3339901      5.24%     86.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1698547      2.67%     89.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1547382      2.43%     91.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1905486      2.99%     94.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1337664      2.10%     97.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1070369      1.68%     98.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       474767      0.75%     99.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       329890      0.52%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     63700964                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.597663                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2523876                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       478642                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       541918                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6854198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1507827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        21918448                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 63704970                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        40719772                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6018234                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3151020                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       11029155                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        266807                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     108796194                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       42296710                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     51552901                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5336467                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         127059                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         568770                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      13920496                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         30140957                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     58387682                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4433                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6744                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8065378                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6707                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             97034706                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            78165571                       # The number of ROB writes
system.switch_cpus.timesIdled                      51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       377660                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913356                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         377660                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             746771                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        90674                       # Transaction distribution
system.membus.trans_dist::CleanEvict           663183                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9289                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        746771                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2265977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2265977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2265977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     54190976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     54190976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                54190976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            756060                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  756060    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              756060                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2004386000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4190023000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  31852495750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936350                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       248534                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1535397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20871                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20871                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936288                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     71361216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               71365184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          827796                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5803136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1785017                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.211572                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.408423                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1407357     78.84%     78.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 377660     21.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1785017                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1114535000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435731000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       201161                       # number of demand (read+write) hits
system.l2.demand_hits::total                   201161                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       201161                       # number of overall hits
system.l2.overall_hits::total                  201161                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       755993                       # number of demand (read+write) misses
system.l2.demand_misses::total                 756060                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       755993                       # number of overall misses
system.l2.overall_misses::total                756060                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5300500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  75477562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      75482862500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5300500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  75477562000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     75482862500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957154                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957221                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957154                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957221                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.789834                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.789849                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.789834                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.789849                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86893.442623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99838.969408                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99837.132635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86893.442623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99838.969408                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99837.132635                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               90674                       # number of writebacks
system.l2.writebacks::total                     90674                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       755993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            756054                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       755993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           756054                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4690500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  67917632000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  67922322500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4690500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  67917632000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67922322500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.789834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.789843                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.789834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.789843                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76893.442623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89838.969408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89837.924937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76893.442623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89838.969408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89837.924937                       # average overall mshr miss latency
system.l2.replacements                         827796                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       157860                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           157860                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       157860                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       157860                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       303721                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        303721                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        11582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11582                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9289                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    767741500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     767741500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.445067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82650.608246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82650.608246                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    674851500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    674851500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.445067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72650.608246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72650.608246                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5300500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5300500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86893.442623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85491.935484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4690500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4690500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76893.442623                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76893.442623                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       189579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            189579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       746704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          746709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  74709820500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  74709820500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.797520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.797521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100052.792673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100052.122714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       746704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       746704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  67242780500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67242780500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.797520                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.797515                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90052.792673                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90052.792673                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2044.845471                       # Cycle average of tags in use
system.l2.tags.total_refs                     1605206                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    827796                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.939132                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     176.546660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.004722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.007514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.128103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1868.158473                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.086204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.912187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998460                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4656556                       # Number of tag accesses
system.l2.tags.data_accesses                  4656556                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     48383552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48387840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5803136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5803136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       755993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              756060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        90674                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              90674                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             10046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       122565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1518987786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1519122407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       122565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           124574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182187796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182187796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182187796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            10046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       122565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1518987786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1701310203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     90412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    751058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000276538750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5583                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5583                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1482674                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84929                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      756054                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      90674                       # Number of write requests accepted
system.mem_ctrls.readBursts                    756054                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    90674                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4935                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   262                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             46615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             45011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             47867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             46432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             45926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             47557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             45808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            45905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            47265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5782                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22619863250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3755595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             36703344500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30114.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48864.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   130584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34442                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 17.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                756054                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                90674                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  228808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  282652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  199246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   40407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       676466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     79.613001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    73.057212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    50.875751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       576582     85.23%     85.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        85068     12.58%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10513      1.55%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2719      0.40%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          863      0.13%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          383      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          142      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          108      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           88      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       676466                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     134.515135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.337922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    172.012060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4077     73.03%     73.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          408      7.31%     80.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          449      8.04%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          379      6.79%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          189      3.39%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           61      1.09%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           13      0.23%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.11%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5583                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.190041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.178754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.629697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5067     90.76%     90.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.72%     92.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              301      5.39%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              114      2.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5583                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               48071616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  315840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5784896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48387456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5803136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1509.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1519.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31851108500                       # Total gap between requests
system.mem_ctrls.avgGap                      37616.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     48067712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5784896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 122564.964159833529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1509072079.540266513824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181615156.482675284147                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       755993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        90674                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2184250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  36701160250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 778564821500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35807.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48546.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8586417.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    19.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2405944380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1278759405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2672866140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          243225900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2513877600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14165076270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        302813760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23582563455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        740.367839                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    670326250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1063400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30118758750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2424137100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1288429065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2690123520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          228604680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2513877600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14126079150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        335687520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23606938635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        741.133091                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    755480250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1063400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30033604750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    31852485000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2523742                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2523752                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2523742                       # number of overall hits
system.cpu.icache.overall_hits::total         2523752                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            112                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          111                       # number of overall misses
system.cpu.icache.overall_misses::total           112                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8200000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8200000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8200000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8200000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2523853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2523864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2523853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2523864                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73873.873874                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73214.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73873.873874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73214.285714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           50                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5392000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5392000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5392000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5392000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88393.442623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88393.442623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88393.442623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88393.442623                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2523742                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2523752                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           112                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8200000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8200000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2523853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2523864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73873.873874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73214.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5392000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5392000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88393.442623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88393.442623                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.011975                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000193                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.011782                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5047790                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5047790                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3580169                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3580171                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3580169                       # number of overall hits
system.cpu.dcache.overall_hits::total         3580171                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1988310                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1988315                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1988310                       # number of overall misses
system.cpu.dcache.overall_misses::total       1988315                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 144962810132                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 144962810132                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 144962810132                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 144962810132                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5568479                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5568486                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5568479                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5568486                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.357065                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.357066                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.357065                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.357066                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72907.549694                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72907.366354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72907.549694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72907.366354                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     26867256                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          458                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            628182                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.769860                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    45.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       157860                       # number of writebacks
system.cpu.dcache.writebacks::total            157860                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1031156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1031156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1031156                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1031156                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957154                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957154                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  79107928198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  79107928198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  79107928198                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  79107928198                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.171888                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.171888                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.171888                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.171888                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82649.112053                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82649.112053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82649.112053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82649.112053                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956135                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2967010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2967010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1967356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1967361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 144015778000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 144015778000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4934366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4934371                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.398705                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.398706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73202.703527                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73202.517484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1030723                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1030723                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  78188440500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  78188440500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.189818                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.189818                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83478.203843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83478.203843                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613159                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20954                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20954                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    947032132                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    947032132                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45195.768445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45195.768445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          433                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          433                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20521                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20521                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    919487698                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    919487698                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44807.158423                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44807.158423                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164636479139500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.197983                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4530771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956135                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.738631                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.197981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          617                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12094131                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12094131                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164731309587500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  31957                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827700                       # Number of bytes of host memory used
host_op_rate                                    55175                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1251.68                       # Real time elapsed on the host
host_tick_rate                               75762762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.094830                       # Number of seconds simulated
sim_ticks                                 94830448000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2203519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4407050                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     20285962                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1693546                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21725694                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8502444                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20285962                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11783518                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        22189794                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          250054                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1140200                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53892022                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34895545                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1693546                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2990258                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     61843914                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821446                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    180096159                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.287743                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.226282                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    165403772     91.84%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5205244      2.89%     94.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1232848      0.68%     95.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2796330      1.55%     96.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1220219      0.68%     97.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       731724      0.41%     98.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       310392      0.17%     98.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       205372      0.11%     98.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2990258      1.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    180096159                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631823                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399635                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399635     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821446                       # Class of committed instruction
system.switch_cpus.commit.refs               12331795                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.322031                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.322031                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     161446440                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      136334763                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7323734                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14582055                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1695035                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4613632                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16629872                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2330191                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2997626                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70128                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            22189794                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7622188                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             179474460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        357435                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               91236884                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3390070                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.116997                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8491401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8752498                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.481053                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    189660896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.832963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.256775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        163500920     86.21%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1234157      0.65%     86.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1853892      0.98%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1679072      0.89%     88.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2598762      1.37%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3005442      1.58%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1270181      0.67%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1189663      0.63%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13328807      7.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    189660896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2211881                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11427528                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.579599                       # Inst execution rate
system.switch_cpus.iew.exec_refs             37759877                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2995611                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        81967075                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20840975                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       212631                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4525534                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    113589540                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      34764266                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3770531                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     109927323                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         758164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      18792475                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1695035                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      20072963                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1750247                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       362999                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2751                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3213                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     10441323                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2593372                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3213                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1737484                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       474397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          94063443                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              88318831                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.684553                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          64391377                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.465667                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               88754882                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        150942613                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        73208271                       # number of integer regfile writes
system.switch_cpus.ipc                       0.158177                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.158177                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1020325      0.90%      0.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73979164     65.07%     65.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3199      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     35496918     31.22%     97.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3198242      2.81%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      113697848                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4689478                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.041245                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          845516     18.03%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3726657     79.47%     97.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        117305      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      117367001                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    423387717                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     88318831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    175359567                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          113589540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         113697848                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     61768028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1641641                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     85486425                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    189660896                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.599480                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.529685                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    154735575     81.59%     81.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9977812      5.26%     86.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5106462      2.69%     89.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4654129      2.45%     91.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5581477      2.94%     94.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3933431      2.07%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3190572      1.68%     98.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1443274      0.76%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1038164      0.55%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    189660896                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.599480                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7622188                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1403354                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1534883                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20840975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4525534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        64859823                       # number of misc regfile reads
system.switch_cpus.numCycles                189660896                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       122585342                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       17455999                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9419117                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       31043663                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        779573                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     329159195                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      127922084                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    156011771                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16146455                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         383449                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1695035                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      39800473                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         91742159                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    176587417                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        14474                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        19967                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          24185947                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        19869                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            290771261                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           236997337                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1120365                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5604646                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1120365                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  94830448000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2175465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       283567                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1919952                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28066                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28066                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2175465                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6610581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6610581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6610581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    159174272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    159174272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               159174272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2203531                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2203531    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2203531                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5942623000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12205269750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  94830448000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  94830448000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  94830448000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  94830448000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       787942                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4460223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69285                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733038                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8406969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8406969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    211628672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              211628672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2445842                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18148288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5248165                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.213477                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.409762                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4127800     78.65%     78.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1120365     21.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5248165                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3306698000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203484500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  94830448000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       598792                       # number of demand (read+write) hits
system.l2.demand_hits::total                   598792                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       598792                       # number of overall hits
system.l2.overall_hits::total                  598792                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2203531                       # number of demand (read+write) misses
system.l2.demand_misses::total                2203531                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2203531                       # number of overall misses
system.l2.overall_misses::total               2203531                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 219801499500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     219801499500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 219801499500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    219801499500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802323                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802323                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802323                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802323                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.786323                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.786323                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.786323                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.786323                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 99749.674273                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99749.674273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99749.674273                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99749.674273                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              283567                       # number of writebacks
system.l2.writebacks::total                    283567                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2203531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2203531                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2203531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2203531                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 197766189500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 197766189500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 197766189500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 197766189500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.786323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.786323                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.786323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.786323                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89749.674273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89749.674273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89749.674273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89749.674273                       # average overall mshr miss latency
system.l2.replacements                        2445842                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       504375                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           504375                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       504375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       504375                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       878042                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        878042                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        41219                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41219                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        28066                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28066                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2316148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2316148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69285                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.405080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.405080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82525.048101                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82525.048101                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        28066                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28066                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2035488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2035488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.405080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.405080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72525.048101                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72525.048101                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       557573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            557573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2175465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2175465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 217485351500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 217485351500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.795988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.795988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99971.891756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99971.891756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2175465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2175465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 195730701500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 195730701500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.795988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.795988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89971.891756                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89971.891756                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  94830448000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     4731033                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2447890                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.932698                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     190.226732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1857.773268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.092884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.907116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          645                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13655134                       # Number of tag accesses
system.l2.tags.data_accesses                 13655134                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  94830448000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    141025984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          141025984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18148288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18148288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2203531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2203531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       283567                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             283567                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1487138224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1487138224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191376171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191376171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191376171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1487138224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1678514394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    281909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2184206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000291666250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17389                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17389                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4323674                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             264956                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2203531                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     283567                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2203531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   283567                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19325                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1658                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            134941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            137344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            132631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            139583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            142821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            145428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            134950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            133088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            128199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           128248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           131010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           134708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           150955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           141840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           137091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16742                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65840909500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10921030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106794772000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30144.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48894.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   386077                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101103                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 17.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2203531                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               283567                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  685148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  813808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  569270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  115980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1978942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     79.755619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    73.177908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    50.684040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1682404     85.02%     85.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       253040     12.79%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31065      1.57%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7817      0.40%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2605      0.13%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1066      0.05%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          481      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          228      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          236      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1978942                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     125.613836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.503747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    154.325494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2810     16.16%     16.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          8629     49.62%     65.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1013      5.83%     71.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          432      2.48%     74.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          304      1.75%     75.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          261      1.50%     77.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          269      1.55%     78.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          348      2.00%     80.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          380      2.19%     83.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          404      2.32%     85.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          414      2.38%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          387      2.23%     90.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          345      1.98%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          291      1.67%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          262      1.51%     95.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          212      1.22%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          163      0.94%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          134      0.77%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           96      0.55%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           85      0.49%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           53      0.30%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           37      0.21%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           22      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           15      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            8      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17389                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.211628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.199092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.664039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15589     89.65%     89.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              383      2.20%     91.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              992      5.70%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              389      2.24%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17389                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              139789184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1236800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18041856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               141025984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18148288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1474.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1487.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   94831693000                       # Total gap between requests
system.mem_ctrls.avgGap                      38129.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    139789184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18041856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1474095999.209030389786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190253830.710575163364                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2203531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       283567                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 106794772000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2333856112750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48465.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8230351.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    19.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7027552140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3735259110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7747892460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          759275100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7486315200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      42136147620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        931820160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        69824261790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        736.306358                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2073982750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3166800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  89589665250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7102008060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3774825780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7847338380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          712263780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7486315200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42040473690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1012387680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        69975612570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        737.902373                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2284832500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3166800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  89378815500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   126682933000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164731309587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10145930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10145940                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10145930                       # number of overall hits
system.cpu.icache.overall_hits::total        10145940                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            112                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          111                       # number of overall misses
system.cpu.icache.overall_misses::total           112                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8200000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8200000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8200000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8200000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10146041                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10146052                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10146041                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10146052                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73873.873874                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73214.285714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73873.873874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73214.285714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           50                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5392000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5392000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5392000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5392000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88393.442623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88393.442623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88393.442623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88393.442623                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10145930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10145940                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           112                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8200000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8200000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10146041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10146052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73873.873874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73214.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5392000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5392000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88393.442623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88393.442623                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164731309587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047660                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10146002                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          163645.193548                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000769                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.046890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20292166                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20292166                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164731309587500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164731309587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164731309587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164731309587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164731309587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164731309587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164731309587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14568955                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14568957                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14568955                       # number of overall hits
system.cpu.dcache.overall_hits::total        14568957                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7922082                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7922087                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7922082                       # number of overall misses
system.cpu.dcache.overall_misses::total       7922087                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 574556631059                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 574556631059                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 574556631059                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 574556631059                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22491037                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22491044                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22491037                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22491044                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.352233                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.352233                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.352233                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.352233                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72525.963637                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72525.917862                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72525.963637                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72525.917862                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    103126461                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1423                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2404140                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.895364                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    37.447368                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       662235                       # number of writebacks
system.cpu.dcache.writebacks::total            662235                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4162605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4162605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4162605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4162605                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759477                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 309662014772                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 309662014772                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 309662014772                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 309662014772                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167154                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167154                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167154                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167154                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82368.375913                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82368.375913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82368.375913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82368.375913                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758458                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     12093157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12093157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7831607                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7831612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 570667140500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 570667140500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19924764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19924769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.393059                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.393059                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 72867.183006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72867.136485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4160908                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4160908                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 305890516000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 305890516000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184228                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184228                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83333.042562                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83333.042562                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475800                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3889490559                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3889490559                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42989.671832                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42989.671832                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1697                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1697                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88778                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88778                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3771498772                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3771498772                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034594                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034594                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42482.357927                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42482.357927                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164731309587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.787352                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18328439                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759482                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.875256                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.787351                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000769                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000769                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          779                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48741570                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48741570                       # Number of data accesses

---------- End Simulation Statistics   ----------
