<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="175" />
   <clocksource preferredWidth="175" />
   <frequency preferredWidth="156" />
  </columns>
 </clocktable>
 <window width="1924" height="1086" x="-5" y="25" />
 <library
   expandedCategories="Library/Peripherals/Microcontroller Peripherals,Library,Project,Library/Peripherals" />
 <generation
   simulation="VERILOG"
   testbench_system="STANDARD"
   testbench_simulation="VERILOG"
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/" />
</preferences>
