// Seed: 2825067439
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output logic id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8
);
  logic id_9;
  assign id_8 = id_6;
  assign id_2 = id_1[1];
endmodule
