Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sun Nov 27 10:43:11 2022
| Host              : amd running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file reset_example_top_timing_summary_routed.rpt -pb reset_example_top_timing_summary_routed.pb -rpx reset_example_top_timing_summary_routed.rpx -warn_on_violation
| Design            : reset_example_top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           130         
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.361        0.000                      0                12416        0.017        0.000                      0                12416        2.000        0.000                       0                  8327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
SysClk                  {0.000 5.000}      10.000          100.000         
  clk_out1_mmcm_clocks  {0.000 5.000}      10.000          100.000         
  clkfbout_mmcm_clocks  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_mmcm_clocks        6.361        0.000                      0                12416        0.017        0.000                      0                12416        4.725        0.000                       0                  8323  
  clkfbout_mmcm_clocks                                                                                                                                                    8.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_mmcm_clocks                        
(none)                                      clk_out1_mmcm_clocks  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk
  To Clock:  SysClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_clocks
  To Clock:  clk_out1_mmcm_clocks

Setup :            0  Failing Endpoints,  Worst Slack        6.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[63].PISO_inst/tmp_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.263ns (7.421%)  route 3.281ns (92.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.675ns = ( 9.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.649ns, distribution 1.419ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.597ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.068    -0.490    clk100
    SLICE_X49Y63         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.376 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.230     2.854    cntr_inst[63].PISO_inst/sload_in
    SLICE_X69Y175        LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.149     3.003 r  cntr_inst[63].PISO_inst/tmp[60]_i_1/O
                         net (fo=1, routed)           0.051     3.054    cntr_inst[63].PISO_inst/p_0_in[60]
    SLICE_X69Y175        FDRE                                         r  cntr_inst[63].PISO_inst/tmp_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.935     9.325    cntr_inst[63].PISO_inst/clk_out1
    SLICE_X69Y175        FDRE                                         r  cntr_inst[63].PISO_inst/tmp_reg[60]/C
                         clock pessimism              0.104     9.429    
                         clock uncertainty           -0.074     9.354    
    SLICE_X69Y175        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     9.414    cntr_inst[63].PISO_inst/tmp_reg[60]
  -------------------------------------------------------------------
                         required time                          9.414    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[63].PISO_inst/tmp_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.249ns (7.082%)  route 3.267ns (92.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.675ns = ( 9.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.649ns, distribution 1.419ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.597ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.068    -0.490    clk100
    SLICE_X49Y63         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.376 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.229     2.853    cntr_inst[63].PISO_inst/sload_in
    SLICE_X69Y175        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.135     2.988 r  cntr_inst[63].PISO_inst/tmp[58]_i_1/O
                         net (fo=1, routed)           0.038     3.026    cntr_inst[63].PISO_inst/p_0_in[58]
    SLICE_X69Y175        FDRE                                         r  cntr_inst[63].PISO_inst/tmp_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.935     9.325    cntr_inst[63].PISO_inst/clk_out1
    SLICE_X69Y175        FDRE                                         r  cntr_inst[63].PISO_inst/tmp_reg[58]/C
                         clock pessimism              0.104     9.429    
                         clock uncertainty           -0.074     9.354    
    SLICE_X69Y175        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     9.415    cntr_inst[63].PISO_inst/tmp_reg[58]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[63].PISO_inst/tmp_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.233ns (6.684%)  route 3.253ns (93.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.675ns = ( 9.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.649ns, distribution 1.419ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.597ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.068    -0.490    clk100
    SLICE_X49Y63         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.376 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.230     2.854    cntr_inst[63].PISO_inst/sload_in
    SLICE_X69Y175        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     2.973 r  cntr_inst[63].PISO_inst/tmp[59]_i_1/O
                         net (fo=1, routed)           0.023     2.996    cntr_inst[63].PISO_inst/p_0_in[59]
    SLICE_X69Y175        FDRE                                         r  cntr_inst[63].PISO_inst/tmp_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.935     9.325    cntr_inst[63].PISO_inst/clk_out1
    SLICE_X69Y175        FDRE                                         r  cntr_inst[63].PISO_inst/tmp_reg[59]/C
                         clock pessimism              0.104     9.429    
                         clock uncertainty           -0.074     9.354    
    SLICE_X69Y175        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     9.413    cntr_inst[63].PISO_inst/tmp_reg[59]
  -------------------------------------------------------------------
                         required time                          9.413    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[63].PISO_inst/tmp_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.230ns (6.600%)  route 3.255ns (93.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.675ns = ( 9.325 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.649ns, distribution 1.419ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.597ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.068    -0.490    clk100
    SLICE_X49Y63         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.376 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.229     2.853    cntr_inst[63].PISO_inst/sload_in
    SLICE_X69Y175        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     2.969 r  cntr_inst[63].PISO_inst/tmp[57]_i_1/O
                         net (fo=1, routed)           0.026     2.995    cntr_inst[63].PISO_inst/p_0_in[57]
    SLICE_X69Y175        FDRE                                         r  cntr_inst[63].PISO_inst/tmp_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.935     9.325    cntr_inst[63].PISO_inst/clk_out1
    SLICE_X69Y175        FDRE                                         r  cntr_inst[63].PISO_inst/tmp_reg[57]/C
                         clock pessimism              0.104     9.429    
                         clock uncertainty           -0.074     9.354    
    SLICE_X69Y175        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     9.414    cntr_inst[63].PISO_inst/tmp_reg[57]
  -------------------------------------------------------------------
                         required time                          9.414    
                         arrival time                          -2.995    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[61].PISO_inst/tmp_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.279ns (8.066%)  route 3.180ns (91.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.649ns, distribution 1.419ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.597ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.068    -0.490    clk100
    SLICE_X49Y63         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.376 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.135     2.759    cntr_inst[61].PISO_inst/sload_in
    SLICE_X66Y179        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.165     2.924 r  cntr_inst[61].PISO_inst/tmp[62]_i_1/O
                         net (fo=1, routed)           0.045     2.969    cntr_inst[61].PISO_inst/p_0_in[62]
    SLICE_X66Y179        FDRE                                         r  cntr_inst[61].PISO_inst/tmp_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.926     9.316    cntr_inst[61].PISO_inst/clk_out1
    SLICE_X66Y179        FDRE                                         r  cntr_inst[61].PISO_inst/tmp_reg[62]/C
                         clock pessimism              0.104     9.420    
                         clock uncertainty           -0.074     9.345    
    SLICE_X66Y179        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     9.407    cntr_inst[61].PISO_inst/tmp_reg[62]
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[61].PISO_inst/tmp_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.279ns (8.092%)  route 3.169ns (91.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 9.315 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.649ns, distribution 1.419ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.597ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.068    -0.490    clk100
    SLICE_X49Y63         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.376 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.124     2.748    cntr_inst[61].PISO_inst/sload_in
    SLICE_X66Y178        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.165     2.913 r  cntr_inst[61].PISO_inst/tmp[54]_i_1/O
                         net (fo=1, routed)           0.045     2.958    cntr_inst[61].PISO_inst/p_0_in[54]
    SLICE_X66Y178        FDRE                                         r  cntr_inst[61].PISO_inst/tmp_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.925     9.315    cntr_inst[61].PISO_inst/clk_out1
    SLICE_X66Y178        FDRE                                         r  cntr_inst[61].PISO_inst/tmp_reg[54]/C
                         clock pessimism              0.104     9.419    
                         clock uncertainty           -0.074     9.344    
    SLICE_X66Y178        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     9.406    cntr_inst[61].PISO_inst/tmp_reg[54]
  -------------------------------------------------------------------
                         required time                          9.406    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[61].PISO_inst/tmp_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.269ns (7.833%)  route 3.165ns (92.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 9.315 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.649ns, distribution 1.419ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.597ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.068    -0.490    clk100
    SLICE_X49Y63         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.376 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.122     2.746    cntr_inst[61].PISO_inst/sload_in
    SLICE_X66Y178        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.155     2.901 r  cntr_inst[61].PISO_inst/tmp[56]_i_1/O
                         net (fo=1, routed)           0.043     2.944    cntr_inst[61].PISO_inst/p_0_in[56]
    SLICE_X66Y178        FDRE                                         r  cntr_inst[61].PISO_inst/tmp_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.925     9.315    cntr_inst[61].PISO_inst/clk_out1
    SLICE_X66Y178        FDRE                                         r  cntr_inst[61].PISO_inst/tmp_reg[56]/C
                         clock pessimism              0.104     9.419    
                         clock uncertainty           -0.074     9.344    
    SLICE_X66Y178        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     9.405    cntr_inst[61].PISO_inst/tmp_reg[56]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[61].PISO_inst/tmp_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.250ns (7.329%)  route 3.161ns (92.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.649ns, distribution 1.419ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.597ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.068    -0.490    clk100
    SLICE_X49Y63         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.376 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.135     2.759    cntr_inst[61].PISO_inst/sload_in
    SLICE_X66Y179        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.136     2.895 r  cntr_inst[61].PISO_inst/tmp[61]_i_1/O
                         net (fo=1, routed)           0.026     2.921    cntr_inst[61].PISO_inst/p_0_in[61]
    SLICE_X66Y179        FDRE                                         r  cntr_inst[61].PISO_inst/tmp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.926     9.316    cntr_inst[61].PISO_inst/clk_out1
    SLICE_X66Y179        FDRE                                         r  cntr_inst[61].PISO_inst/tmp_reg[61]/C
                         clock pessimism              0.104     9.420    
                         clock uncertainty           -0.074     9.345    
    SLICE_X66Y179        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     9.403    cntr_inst[61].PISO_inst/tmp_reg[61]
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[61].PISO_inst/tmp_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.250ns (7.321%)  route 3.165ns (92.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.649ns, distribution 1.419ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.597ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.068    -0.490    clk100
    SLICE_X49Y63         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.376 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.130     2.754    cntr_inst[61].PISO_inst/sload_in
    SLICE_X66Y179        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     2.890 r  cntr_inst[61].PISO_inst/tmp[58]_i_1/O
                         net (fo=1, routed)           0.035     2.925    cntr_inst[61].PISO_inst/p_0_in[58]
    SLICE_X66Y179        FDRE                                         r  cntr_inst[61].PISO_inst/tmp_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.926     9.316    cntr_inst[61].PISO_inst/clk_out1
    SLICE_X66Y179        FDRE                                         r  cntr_inst[61].PISO_inst/tmp_reg[58]/C
                         clock pessimism              0.104     9.420    
                         clock uncertainty           -0.074     9.345    
    SLICE_X66Y179        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     9.408    cntr_inst[61].PISO_inst/tmp_reg[58]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 sload_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[61].PISO_inst/tmp_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.249ns (7.296%)  route 3.164ns (92.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.068ns (routing 0.649ns, distribution 1.419ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.597ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.068    -0.490    clk100
    SLICE_X49Y63         FDRE                                         r  sload_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.376 r  sload_in_reg/Q
                         net (fo=4096, routed)        3.128     2.752    cntr_inst[61].PISO_inst/sload_in
    SLICE_X66Y179        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.135     2.887 r  cntr_inst[61].PISO_inst/tmp[60]_i_1/O
                         net (fo=1, routed)           0.036     2.923    cntr_inst[61].PISO_inst/p_0_in[60]
    SLICE_X66Y179        FDRE                                         r  cntr_inst[61].PISO_inst/tmp_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.926     9.316    cntr_inst[61].PISO_inst/clk_out1
    SLICE_X66Y179        FDRE                                         r  cntr_inst[61].PISO_inst/tmp_reg[60]/C
                         clock pessimism              0.104     9.420    
                         clock uncertainty           -0.074     9.345    
    SLICE_X66Y179        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     9.407    cntr_inst[61].PISO_inst/tmp_reg[60]
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                  6.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cntr_inst[55].count_reg[55][32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[55].count_reg[55][40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.172ns (74.459%)  route 0.059ns (25.541%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.902ns (routing 0.278ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.309ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.902    -0.376    clk100
    SLICE_X55Y179        FDCE                                         r  cntr_inst[55].count_reg[55][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y179        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.327 r  cntr_inst[55].count_reg[55][32]/Q
                         net (fo=2, routed)           0.049    -0.278    cntr_inst[55].count_reg[55][32]
    SLICE_X55Y179        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.089    -0.189 r  cntr_inst[55].count_reg[55][32]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.189    cntr_inst[55].count_reg[55][32]_i_1_n_0
    SLICE_X55Y180        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.155 r  cntr_inst[55].count_reg[55][40]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.145    cntr_inst[55].count_reg[55][40]_i_1_n_15
    SLICE_X55Y180        FDCE                                         r  cntr_inst[55].count_reg[55][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.091    -0.481    clk100
    SLICE_X55Y180        FDCE                                         r  cntr_inst[55].count_reg[55][40]/C
                         clock pessimism              0.263    -0.218    
    SLICE_X55Y180        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.162    cntr_inst[55].count_reg[55][40]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 cntr_inst[56].count_reg[56][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[56].count_reg[56][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.172ns (74.459%)  route 0.059ns (25.541%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.890ns (routing 0.278ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.309ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.890    -0.388    clk100
    SLICE_X50Y179        FDCE                                         r  cntr_inst[56].count_reg[56][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y179        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.339 r  cntr_inst[56].count_reg[56][16]/Q
                         net (fo=2, routed)           0.049    -0.290    cntr_inst[56].count_reg[56][16]
    SLICE_X50Y179        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.089    -0.201 r  cntr_inst[56].count_reg[56][16]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.201    cntr_inst[56].count_reg[56][16]_i_1_n_0
    SLICE_X50Y180        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.167 r  cntr_inst[56].count_reg[56][24]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.157    cntr_inst[56].count_reg[56][24]_i_1_n_15
    SLICE_X50Y180        FDCE                                         r  cntr_inst[56].count_reg[56][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.078    -0.494    clk100
    SLICE_X50Y180        FDCE                                         r  cntr_inst[56].count_reg[56][24]/C
                         clock pessimism              0.263    -0.231    
    SLICE_X50Y180        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.175    cntr_inst[56].count_reg[56][24]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cntr_inst[30].count_reg[30][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[30].count_reg[30][40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.173ns (73.932%)  route 0.061ns (26.068%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.865ns (routing 0.278ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.309ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.865    -0.413    clk100
    SLICE_X54Y117        FDCE                                         r  cntr_inst[30].count_reg[30][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.364 r  cntr_inst[30].count_reg[30][20]/Q
                         net (fo=2, routed)           0.051    -0.313    cntr_inst[30].count_reg[30][20]
    SLICE_X54Y117        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.058    -0.255 r  cntr_inst[30].count_reg[30][16]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.255    cntr_inst[30].count_reg[30][16]_i_1_n_0
    SLICE_X54Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016    -0.239 r  cntr_inst[30].count_reg[30][24]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.239    cntr_inst[30].count_reg[30][24]_i_1_n_0
    SLICE_X54Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016    -0.223 r  cntr_inst[30].count_reg[30][32]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.223    cntr_inst[30].count_reg[30][32]_i_1_n_0
    SLICE_X54Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.034    -0.189 r  cntr_inst[30].count_reg[30][40]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.179    cntr_inst[30].count_reg[30][40]_i_1_n_15
    SLICE_X54Y120        FDCE                                         r  cntr_inst[30].count_reg[30][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.055    -0.517    clk100
    SLICE_X54Y120        FDCE                                         r  cntr_inst[30].count_reg[30][40]/C
                         clock pessimism              0.263    -0.254    
    SLICE_X54Y120        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.198    cntr_inst[30].count_reg[30][40]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cntr_inst[30].count_reg[30][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[30].count_reg[30][48]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.189ns (75.600%)  route 0.061ns (24.400%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.865ns (routing 0.278ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.309ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.865    -0.413    clk100
    SLICE_X54Y117        FDCE                                         r  cntr_inst[30].count_reg[30][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.364 r  cntr_inst[30].count_reg[30][20]/Q
                         net (fo=2, routed)           0.051    -0.313    cntr_inst[30].count_reg[30][20]
    SLICE_X54Y117        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.058    -0.255 r  cntr_inst[30].count_reg[30][16]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.255    cntr_inst[30].count_reg[30][16]_i_1_n_0
    SLICE_X54Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016    -0.239 r  cntr_inst[30].count_reg[30][24]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.239    cntr_inst[30].count_reg[30][24]_i_1_n_0
    SLICE_X54Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016    -0.223 r  cntr_inst[30].count_reg[30][32]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.223    cntr_inst[30].count_reg[30][32]_i_1_n_0
    SLICE_X54Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016    -0.207 r  cntr_inst[30].count_reg[30][40]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.207    cntr_inst[30].count_reg[30][40]_i_1_n_0
    SLICE_X54Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.034    -0.173 r  cntr_inst[30].count_reg[30][48]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.163    cntr_inst[30].count_reg[30][48]_i_1_n_15
    SLICE_X54Y121        FDCE                                         r  cntr_inst[30].count_reg[30][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.071    -0.501    clk100
    SLICE_X54Y121        FDCE                                         r  cntr_inst[30].count_reg[30][48]/C
                         clock pessimism              0.263    -0.238    
    SLICE_X54Y121        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.182    cntr_inst[30].count_reg[30][48]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cntr_inst[54].count_reg[54][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[54].count_reg[54][40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.158ns (70.536%)  route 0.066ns (29.464%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.913ns (routing 0.278ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.309ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.913    -0.365    clk100
    SLICE_X58Y177        FDCE                                         r  cntr_inst[54].count_reg[54][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y177        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.317 r  cntr_inst[54].count_reg[54][23]/Q
                         net (fo=2, routed)           0.056    -0.261    cntr_inst[54].count_reg[54][23]
    SLICE_X58Y177        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.044    -0.217 r  cntr_inst[54].count_reg[54][16]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.217    cntr_inst[54].count_reg[54][16]_i_1_n_0
    SLICE_X58Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.201 r  cntr_inst[54].count_reg[54][24]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.201    cntr_inst[54].count_reg[54][24]_i_1_n_0
    SLICE_X58Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.185 r  cntr_inst[54].count_reg[54][32]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.185    cntr_inst[54].count_reg[54][32]_i_1_n_0
    SLICE_X58Y180        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.151 r  cntr_inst[54].count_reg[54][40]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.141    cntr_inst[54].count_reg[54][40]_i_1_n_15
    SLICE_X58Y180        FDCE                                         r  cntr_inst[54].count_reg[54][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.093    -0.479    clk100
    SLICE_X58Y180        FDCE                                         r  cntr_inst[54].count_reg[54][40]/C
                         clock pessimism              0.263    -0.216    
    SLICE_X58Y180        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.160    cntr_inst[54].count_reg[54][40]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cntr_inst[55].count_reg[55][32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[55].count_reg[55][42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.176ns (73.640%)  route 0.063ns (26.360%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.902ns (routing 0.278ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.309ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.902    -0.376    clk100
    SLICE_X55Y179        FDCE                                         r  cntr_inst[55].count_reg[55][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y179        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.327 r  cntr_inst[55].count_reg[55][32]/Q
                         net (fo=2, routed)           0.049    -0.278    cntr_inst[55].count_reg[55][32]
    SLICE_X55Y179        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.089    -0.189 r  cntr_inst[55].count_reg[55][32]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.189    cntr_inst[55].count_reg[55][32]_i_1_n_0
    SLICE_X55Y180        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.038    -0.151 r  cntr_inst[55].count_reg[55][40]_i_1/O[2]
                         net (fo=1, routed)           0.014    -0.137    cntr_inst[55].count_reg[55][40]_i_1_n_13
    SLICE_X55Y180        FDCE                                         r  cntr_inst[55].count_reg[55][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.091    -0.481    clk100
    SLICE_X55Y180        FDCE                                         r  cntr_inst[55].count_reg[55][42]/C
                         clock pessimism              0.263    -0.218    
    SLICE_X55Y180        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.162    cntr_inst[55].count_reg[55][42]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cntr_inst[17].count_reg[17][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[17].PISO_inst/tmp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.088ns (49.438%)  route 0.090ns (50.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.886ns (routing 0.278ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.309ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.886    -0.392    clk100
    SLICE_X54Y164        FDCE                                         r  cntr_inst[17].count_reg[17][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y164        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048    -0.344 r  cntr_inst[17].count_reg[17][30]/Q
                         net (fo=2, routed)           0.078    -0.266    cntr_inst[17].PISO_inst/cntr_inst[17].count_reg[17][30]
    SLICE_X55Y164        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.040    -0.226 r  cntr_inst[17].PISO_inst/tmp[30]_i_1/O
                         net (fo=1, routed)           0.012    -0.214    cntr_inst[17].PISO_inst/p_0_in[30]
    SLICE_X55Y164        FDRE                                         r  cntr_inst[17].PISO_inst/tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.070    -0.502    cntr_inst[17].PISO_inst/clk_out1
    SLICE_X55Y164        FDRE                                         r  cntr_inst[17].PISO_inst/tmp_reg[30]/C
                         clock pessimism              0.206    -0.296    
    SLICE_X55Y164        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056    -0.240    cntr_inst[17].PISO_inst/tmp_reg[30]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 cntr_inst[56].count_reg[56][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[56].count_reg[56][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.176ns (73.640%)  route 0.063ns (26.360%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.890ns (routing 0.278ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.309ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.890    -0.388    clk100
    SLICE_X50Y179        FDCE                                         r  cntr_inst[56].count_reg[56][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y179        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.339 r  cntr_inst[56].count_reg[56][16]/Q
                         net (fo=2, routed)           0.049    -0.290    cntr_inst[56].count_reg[56][16]
    SLICE_X50Y179        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.089    -0.201 r  cntr_inst[56].count_reg[56][16]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.201    cntr_inst[56].count_reg[56][16]_i_1_n_0
    SLICE_X50Y180        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.038    -0.163 r  cntr_inst[56].count_reg[56][24]_i_1/O[2]
                         net (fo=1, routed)           0.014    -0.149    cntr_inst[56].count_reg[56][24]_i_1_n_13
    SLICE_X50Y180        FDCE                                         r  cntr_inst[56].count_reg[56][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.078    -0.494    clk100
    SLICE_X50Y180        FDCE                                         r  cntr_inst[56].count_reg[56][26]/C
                         clock pessimism              0.263    -0.231    
    SLICE_X50Y180        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.175    cntr_inst[56].count_reg[56][26]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cntr_inst[30].count_reg[30][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[30].count_reg[30][42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.177ns (73.140%)  route 0.065ns (26.860%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.865ns (routing 0.278ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.309ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.865    -0.413    clk100
    SLICE_X54Y117        FDCE                                         r  cntr_inst[30].count_reg[30][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.364 r  cntr_inst[30].count_reg[30][20]/Q
                         net (fo=2, routed)           0.051    -0.313    cntr_inst[30].count_reg[30][20]
    SLICE_X54Y117        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.058    -0.255 r  cntr_inst[30].count_reg[30][16]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.255    cntr_inst[30].count_reg[30][16]_i_1_n_0
    SLICE_X54Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016    -0.239 r  cntr_inst[30].count_reg[30][24]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.239    cntr_inst[30].count_reg[30][24]_i_1_n_0
    SLICE_X54Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016    -0.223 r  cntr_inst[30].count_reg[30][32]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.223    cntr_inst[30].count_reg[30][32]_i_1_n_0
    SLICE_X54Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.038    -0.185 r  cntr_inst[30].count_reg[30][40]_i_1/O[2]
                         net (fo=1, routed)           0.014    -0.171    cntr_inst[30].count_reg[30][40]_i_1_n_13
    SLICE_X54Y120        FDCE                                         r  cntr_inst[30].count_reg[30][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.055    -0.517    clk100
    SLICE_X54Y120        FDCE                                         r  cntr_inst[30].count_reg[30][42]/C
                         clock pessimism              0.263    -0.254    
    SLICE_X54Y120        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.198    cntr_inst[30].count_reg[30][42]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cntr_inst[30].count_reg[30][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[30].count_reg[30][50]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.193ns (74.806%)  route 0.065ns (25.194%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.865ns (routing 0.278ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.309ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.865    -0.413    clk100
    SLICE_X54Y117        FDCE                                         r  cntr_inst[30].count_reg[30][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.364 r  cntr_inst[30].count_reg[30][20]/Q
                         net (fo=2, routed)           0.051    -0.313    cntr_inst[30].count_reg[30][20]
    SLICE_X54Y117        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.058    -0.255 r  cntr_inst[30].count_reg[30][16]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.255    cntr_inst[30].count_reg[30][16]_i_1_n_0
    SLICE_X54Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016    -0.239 r  cntr_inst[30].count_reg[30][24]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.239    cntr_inst[30].count_reg[30][24]_i_1_n_0
    SLICE_X54Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016    -0.223 r  cntr_inst[30].count_reg[30][32]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.223    cntr_inst[30].count_reg[30][32]_i_1_n_0
    SLICE_X54Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016    -0.207 r  cntr_inst[30].count_reg[30][40]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.207    cntr_inst[30].count_reg[30][40]_i_1_n_0
    SLICE_X54Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.038    -0.169 r  cntr_inst[30].count_reg[30][48]_i_1/O[2]
                         net (fo=1, routed)           0.014    -0.155    cntr_inst[30].count_reg[30][48]_i_1_n_13
    SLICE_X54Y121        FDCE                                         r  cntr_inst[30].count_reg[30][50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.071    -0.501    clk100
    SLICE_X54Y121        FDCE                                         r  cntr_inst[30].count_reg[30][50]/C
                         clock pessimism              0.263    -0.238    
    SLICE_X54Y121        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.182    cntr_inst[30].count_reg[30][50]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_clocks
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X1Y0      mmcm_clocks_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X55Y148    cntr_inst[0].count_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X55Y149    cntr_inst[0].count_reg[0][10]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X55Y149    cntr_inst[0].count_reg[0][11]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X55Y149    cntr_inst[0].count_reg[0][12]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X55Y149    cntr_inst[0].count_reg[0][13]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X55Y149    cntr_inst[0].count_reg[0][14]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X55Y149    cntr_inst[0].count_reg[0][15]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X55Y150    cntr_inst[0].count_reg[0][16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y148    cntr_inst[0].count_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y148    cntr_inst[0].count_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y148    cntr_inst[0].count_reg[0][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y148    cntr_inst[0].count_reg[0][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X55Y149    cntr_inst[0].count_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_clocks
  To Clock:  clkfbout_mmcm_clocks

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_clocks
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X1Y1      mmcm_clocks_inst/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKFBIN



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mmcm_clocks
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_so_inst[29].count_so_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.633ns  (logic 1.369ns (29.550%)  route 3.264ns (70.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.144ns (routing 0.649ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.144    -0.414    clk100
    SLICE_X66Y147        FDCE                                         r  count_so_inst[29].count_so_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y147        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.300 r  count_so_inst[29].count_so_reg[29]/Q
                         net (fo=1, routed)           3.264     2.964    count_so_OBUF[29]
    K23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.255     4.219 r  count_so_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.219    count_so[29]
    K23                                                               r  count_so[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[6].count_so_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.529ns  (logic 1.325ns (29.263%)  route 3.204ns (70.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.156ns (routing 0.649ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.156    -0.402    clk100
    SLICE_X66Y163        FDCE                                         r  count_so_inst[6].count_so_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y163        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.288 r  count_so_inst[6].count_so_reg[6]/Q
                         net (fo=1, routed)           3.204     2.916    count_so_OBUF[6]
    R21                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     4.127 r  count_so_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.127    count_so[6]
    R21                                                               r  count_so[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[51].count_so_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.469ns  (logic 1.344ns (30.079%)  route 3.125ns (69.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.144ns (routing 0.649ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.144    -0.414    clk100
    SLICE_X64Y145        FDCE                                         r  count_so_inst[51].count_so_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y145        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.300 r  count_so_inst[51].count_so_reg[51]/Q
                         net (fo=1, routed)           3.125     2.825    count_so_OBUF[51]
    H23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.230     4.055 r  count_so_OBUF[51]_inst/O
                         net (fo=0)                   0.000     4.055    count_so[51]
    H23                                                               r  count_so[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[35].count_so_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.462ns  (logic 1.348ns (30.214%)  route 3.114ns (69.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.141ns (routing 0.649ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.141    -0.417    clk100
    SLICE_X58Y142        FDCE                                         r  count_so_inst[35].count_so_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.302 r  count_so_inst[35].count_so_reg[35]/Q
                         net (fo=1, routed)           3.114     2.812    count_so_OBUF[35]
    L27                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.233     4.045 r  count_so_OBUF[35]_inst/O
                         net (fo=0)                   0.000     4.045    count_so[35]
    L27                                                               r  count_so[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[34].count_so_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.384ns  (logic 1.351ns (30.815%)  route 3.033ns (69.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.132ns (routing 0.649ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.132    -0.426    clk100
    SLICE_X55Y146        FDCE                                         r  count_so_inst[34].count_so_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.312 r  count_so_inst[34].count_so_reg[34]/Q
                         net (fo=1, routed)           3.033     2.721    count_so_OBUF[34]
    M27                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.237     3.958 r  count_so_OBUF[34]_inst/O
                         net (fo=0)                   0.000     3.958    count_so[34]
    M27                                                               r  count_so[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[24].count_so_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.330ns  (logic 1.348ns (31.129%)  route 2.982ns (68.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.121ns (routing 0.649ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.121    -0.437    clk100
    SLICE_X57Y138        FDCE                                         r  count_so_inst[24].count_so_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y138        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.323 r  count_so_inst[24].count_so_reg[24]/Q
                         net (fo=1, routed)           2.982     2.659    count_so_OBUF[24]
    N24                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.234     3.893 r  count_so_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.893    count_so[24]
    N24                                                               r  count_so[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[33].count_so_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.180ns  (logic 1.364ns (32.631%)  route 2.816ns (67.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.100ns (routing 0.649ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.100    -0.458    clk100
    SLICE_X49Y123        FDCE                                         r  count_so_inst[33].count_so_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116    -0.342 r  count_so_inst[33].count_so_reg[33]/Q
                         net (fo=1, routed)           2.816     2.474    count_so_OBUF[33]
    L24                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.248     3.722 r  count_so_OBUF[33]_inst/O
                         net (fo=0)                   0.000     3.722    count_so[33]
    L24                                                               r  count_so[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[47].count_so_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.008ns  (logic 1.371ns (34.209%)  route 2.637ns (65.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.156ns (routing 0.649ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.156    -0.402    clk100
    SLICE_X67Y140        FDCE                                         r  count_so_inst[47].count_so_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y140        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.288 r  count_so_inst[47].count_so_reg[47]/Q
                         net (fo=1, routed)           2.637     2.349    count_so_OBUF[47]
    G27                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.257     3.606 r  count_so_OBUF[47]_inst/O
                         net (fo=0)                   0.000     3.606    count_so[47]
    G27                                                               r  count_so[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[37].count_so_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.981ns  (logic 1.364ns (34.263%)  route 2.617ns (65.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.168ns (routing 0.649ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.168    -0.390    clk100
    SLICE_X67Y150        FDCE                                         r  count_so_inst[37].count_so_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y150        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.276 r  count_so_inst[37].count_so_reg[37]/Q
                         net (fo=1, routed)           2.617     2.341    count_so_OBUF[37]
    H24                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.250     3.591 r  count_so_OBUF[37]_inst/O
                         net (fo=0)                   0.000     3.591    count_so[37]
    H24                                                               r  count_so[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[44].count_so_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.916ns  (logic 1.366ns (34.889%)  route 2.550ns (65.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.151ns (routing 0.649ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        2.151    -0.407    clk100
    SLICE_X65Y135        FDCE                                         r  count_so_inst[44].count_so_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.293 r  count_so_inst[44].count_so_reg[44]/Q
                         net (fo=1, routed)           2.550     2.257    count_so_OBUF[44]
    G25                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.252     3.509 r  count_so_OBUF[44]_inst/O
                         net (fo=0)                   0.000     3.509    count_so[44]
    G25                                                               r  count_so[44] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_so_inst[10].count_so_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.302ns  (logic 0.615ns (47.236%)  route 0.687ns (52.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.879ns (routing 0.278ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.879    -0.399    clk100
    SLICE_X49Y129        FDCE                                         r  count_so_inst[10].count_so_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.350 r  count_so_inst[10].count_so_reg[10]/Q
                         net (fo=1, routed)           0.687     0.337    count_so_OBUF[10]
    N22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.566     0.903 r  count_so_OBUF[10]_inst/O
                         net (fo=0)                   0.000     0.903    count_so[10]
    N22                                                               r  count_so[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[20].count_so_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.336ns  (logic 0.648ns (48.494%)  route 0.688ns (51.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.852ns (routing 0.278ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.852    -0.426    clk100
    SLICE_X49Y117        FDCE                                         r  count_so_inst[20].count_so_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.377 r  count_so_inst[20].count_so_reg[20]/Q
                         net (fo=1, routed)           0.688     0.311    count_so_OBUF[20]
    P24                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.599     0.909 r  count_so_OBUF[20]_inst/O
                         net (fo=0)                   0.000     0.909    count_so[20]
    P24                                                               r  count_so[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[52].count_so_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.343ns  (logic 0.452ns (33.671%)  route 0.891ns (66.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.885ns (routing 0.278ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.885    -0.393    clk100
    SLICE_X52Y179        FDCE                                         r  count_so_inst[52].count_so_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y179        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.344 r  count_so_inst[52].count_so_reg[52]/Q
                         net (fo=1, routed)           0.891     0.547    count_so_OBUF[52]
    H21                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.403     0.950 r  count_so_OBUF[52]_inst/O
                         net (fo=0)                   0.000     0.950    count_so[52]
    H21                                                               r  count_so[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[0].count_so_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.376ns  (logic 0.636ns (46.228%)  route 0.740ns (53.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.865ns (routing 0.278ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.865    -0.413    clk100
    SLICE_X49Y155        FDCE                                         r  count_so_inst[0].count_so_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.364 r  count_so_inst[0].count_so_reg[0]/Q
                         net (fo=1, routed)           0.740     0.376    count_so_OBUF[0]
    K20                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.587     0.963 r  count_so_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.963    count_so[0]
    K20                                                               r  count_so[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[56].count_so_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.361ns  (logic 0.451ns (33.160%)  route 0.910ns (66.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.897ns (routing 0.278ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.897    -0.381    clk100
    SLICE_X49Y183        FDCE                                         r  count_so_inst[56].count_so_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y183        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.332 r  count_so_inst[56].count_so_reg[56]/Q
                         net (fo=1, routed)           0.910     0.578    count_so_OBUF[56]
    G20                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.402     0.980 r  count_so_OBUF[56]_inst/O
                         net (fo=0)                   0.000     0.980    count_so[56]
    G20                                                               r  count_so[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[55].count_so_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.373ns  (logic 0.455ns (33.136%)  route 0.918ns (66.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.909ns (routing 0.278ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.909    -0.369    clk100
    SLICE_X53Y184        FDCE                                         r  count_so_inst[55].count_so_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y184        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.320 r  count_so_inst[55].count_so_reg[55]/Q
                         net (fo=1, routed)           0.918     0.598    count_so_OBUF[55]
    F22                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.406     1.004 r  count_so_OBUF[55]_inst/O
                         net (fo=0)                   0.000     1.004    count_so[55]
    F22                                                               r  count_so[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[26].count_so_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.447ns  (logic 0.632ns (43.679%)  route 0.815ns (56.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.879ns (routing 0.278ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.879    -0.399    clk100
    SLICE_X50Y126        FDCE                                         r  count_so_inst[26].count_so_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.350 r  count_so_inst[26].count_so_reg[26]/Q
                         net (fo=1, routed)           0.815     0.465    count_so_OBUF[26]
    M25                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.583     1.048 r  count_so_OBUF[26]_inst/O
                         net (fo=0)                   0.000     1.048    count_so[26]
    M25                                                               r  count_so[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[18].count_so_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.443ns  (logic 0.651ns (45.118%)  route 0.792ns (54.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.883ns (routing 0.278ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.883    -0.395    clk100
    SLICE_X52Y137        FDCE                                         r  count_so_inst[18].count_so_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.346 r  count_so_inst[18].count_so_reg[18]/Q
                         net (fo=1, routed)           0.792     0.446    count_so_OBUF[18]
    T27                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     1.048 r  count_so_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.048    count_so[18]
    T27                                                               r  count_so[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[59].count_so_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 0.467ns (33.191%)  route 0.940ns (66.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.921ns (routing 0.278ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.921    -0.357    clk100
    SLICE_X59Y183        FDCE                                         r  count_so_inst[59].count_so_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y183        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.308 r  count_so_inst[59].count_so_reg[59]/Q
                         net (fo=1, routed)           0.940     0.632    count_so_OBUF[59]
    F24                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.418     1.050 r  count_so_OBUF[59]_inst/O
                         net (fo=0)                   0.000     1.050    count_so[59]
    F24                                                               r  count_so[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[54].count_so_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.413ns  (logic 0.454ns (32.113%)  route 0.959ns (67.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.918ns (routing 0.278ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        0.918    -0.360    clk100
    SLICE_X56Y182        FDCE                                         r  count_so_inst[54].count_so_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y182        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.311 r  count_so_inst[54].count_so_reg[54]/Q
                         net (fo=1, routed)           0.959     0.648    count_so_OBUF[54]
    G22                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.405     1.052 r  count_so_OBUF[54]_inst/O
                         net (fo=0)                   0.000     1.052    count_so[54]
    G22                                                               r  count_so[54] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mmcm_clocks

Max Delay          4225 Endpoints
Min Delay          4225 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SysRst_L
                            (input port)
  Destination:            cntr_inst[2].count_reg[2][10]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.114ns  (logic 0.969ns (10.627%)  route 8.145ns (89.373%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.915ns (routing 0.597ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  SysRst_L (IN)
                         net (fo=0)                   0.000     0.000    SysRst_L_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.794     0.794 r  SysRst_L_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.886    SysRst_L_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.929 r  SysRst_L_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.290     2.219    SysRst_L_IBUF
    SLICE_X49Y63         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     2.351 f  async_reset_L_inferred_i_1/O
                         net (fo=4160, routed)        6.763     9.114    async_reset_L
    SLICE_X60Y164        FDCE                                         f  cntr_inst[2].count_reg[2][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.915    -0.695    clk100
    SLICE_X60Y164        FDCE                                         r  cntr_inst[2].count_reg[2][10]/C

Slack:                    inf
  Source:                 SysRst_L
                            (input port)
  Destination:            cntr_inst[2].count_reg[2][11]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.114ns  (logic 0.969ns (10.627%)  route 8.145ns (89.373%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.915ns (routing 0.597ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  SysRst_L (IN)
                         net (fo=0)                   0.000     0.000    SysRst_L_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.794     0.794 r  SysRst_L_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.886    SysRst_L_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.929 r  SysRst_L_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.290     2.219    SysRst_L_IBUF
    SLICE_X49Y63         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     2.351 f  async_reset_L_inferred_i_1/O
                         net (fo=4160, routed)        6.763     9.114    async_reset_L
    SLICE_X60Y164        FDCE                                         f  cntr_inst[2].count_reg[2][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.915    -0.695    clk100
    SLICE_X60Y164        FDCE                                         r  cntr_inst[2].count_reg[2][11]/C

Slack:                    inf
  Source:                 SysRst_L
                            (input port)
  Destination:            cntr_inst[2].count_reg[2][8]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.114ns  (logic 0.969ns (10.627%)  route 8.145ns (89.373%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.915ns (routing 0.597ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  SysRst_L (IN)
                         net (fo=0)                   0.000     0.000    SysRst_L_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.794     0.794 r  SysRst_L_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.886    SysRst_L_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.929 r  SysRst_L_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.290     2.219    SysRst_L_IBUF
    SLICE_X49Y63         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     2.351 f  async_reset_L_inferred_i_1/O
                         net (fo=4160, routed)        6.763     9.114    async_reset_L
    SLICE_X60Y164        FDCE                                         f  cntr_inst[2].count_reg[2][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.915    -0.695    clk100
    SLICE_X60Y164        FDCE                                         r  cntr_inst[2].count_reg[2][8]/C

Slack:                    inf
  Source:                 SysRst_L
                            (input port)
  Destination:            cntr_inst[2].count_reg[2][9]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.114ns  (logic 0.969ns (10.627%)  route 8.145ns (89.373%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.915ns (routing 0.597ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  SysRst_L (IN)
                         net (fo=0)                   0.000     0.000    SysRst_L_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.794     0.794 r  SysRst_L_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.886    SysRst_L_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.929 r  SysRst_L_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.290     2.219    SysRst_L_IBUF
    SLICE_X49Y63         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     2.351 f  async_reset_L_inferred_i_1/O
                         net (fo=4160, routed)        6.763     9.114    async_reset_L
    SLICE_X60Y164        FDCE                                         f  cntr_inst[2].count_reg[2][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.915    -0.695    clk100
    SLICE_X60Y164        FDCE                                         r  cntr_inst[2].count_reg[2][9]/C

Slack:                    inf
  Source:                 SysRst_L
                            (input port)
  Destination:            cntr_inst[2].count_reg[2][12]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.104ns  (logic 0.969ns (10.639%)  route 8.135ns (89.361%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.913ns (routing 0.597ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  SysRst_L (IN)
                         net (fo=0)                   0.000     0.000    SysRst_L_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.794     0.794 r  SysRst_L_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.886    SysRst_L_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.929 r  SysRst_L_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.290     2.219    SysRst_L_IBUF
    SLICE_X49Y63         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     2.351 f  async_reset_L_inferred_i_1/O
                         net (fo=4160, routed)        6.753     9.104    async_reset_L
    SLICE_X60Y164        FDCE                                         f  cntr_inst[2].count_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.913    -0.697    clk100
    SLICE_X60Y164        FDCE                                         r  cntr_inst[2].count_reg[2][12]/C

Slack:                    inf
  Source:                 SysRst_L
                            (input port)
  Destination:            cntr_inst[2].count_reg[2][13]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.104ns  (logic 0.969ns (10.639%)  route 8.135ns (89.361%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.913ns (routing 0.597ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  SysRst_L (IN)
                         net (fo=0)                   0.000     0.000    SysRst_L_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.794     0.794 r  SysRst_L_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.886    SysRst_L_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.929 r  SysRst_L_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.290     2.219    SysRst_L_IBUF
    SLICE_X49Y63         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     2.351 f  async_reset_L_inferred_i_1/O
                         net (fo=4160, routed)        6.753     9.104    async_reset_L
    SLICE_X60Y164        FDCE                                         f  cntr_inst[2].count_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.913    -0.697    clk100
    SLICE_X60Y164        FDCE                                         r  cntr_inst[2].count_reg[2][13]/C

Slack:                    inf
  Source:                 SysRst_L
                            (input port)
  Destination:            cntr_inst[2].count_reg[2][14]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.104ns  (logic 0.969ns (10.639%)  route 8.135ns (89.361%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.913ns (routing 0.597ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  SysRst_L (IN)
                         net (fo=0)                   0.000     0.000    SysRst_L_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.794     0.794 r  SysRst_L_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.886    SysRst_L_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.929 r  SysRst_L_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.290     2.219    SysRst_L_IBUF
    SLICE_X49Y63         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     2.351 f  async_reset_L_inferred_i_1/O
                         net (fo=4160, routed)        6.753     9.104    async_reset_L
    SLICE_X60Y164        FDCE                                         f  cntr_inst[2].count_reg[2][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.913    -0.697    clk100
    SLICE_X60Y164        FDCE                                         r  cntr_inst[2].count_reg[2][14]/C

Slack:                    inf
  Source:                 SysRst_L
                            (input port)
  Destination:            cntr_inst[2].count_reg[2][15]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.104ns  (logic 0.969ns (10.639%)  route 8.135ns (89.361%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.913ns (routing 0.597ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  SysRst_L (IN)
                         net (fo=0)                   0.000     0.000    SysRst_L_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.794     0.794 r  SysRst_L_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.886    SysRst_L_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.929 r  SysRst_L_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.290     2.219    SysRst_L_IBUF
    SLICE_X49Y63         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     2.351 f  async_reset_L_inferred_i_1/O
                         net (fo=4160, routed)        6.753     9.104    async_reset_L
    SLICE_X60Y164        FDCE                                         f  cntr_inst[2].count_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.913    -0.697    clk100
    SLICE_X60Y164        FDCE                                         r  cntr_inst[2].count_reg[2][15]/C

Slack:                    inf
  Source:                 SysRst_L
                            (input port)
  Destination:            cntr_inst[53].count_reg[53][0]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.045ns  (logic 0.969ns (10.708%)  route 8.076ns (89.292%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        -0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.897ns (routing 0.597ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  SysRst_L (IN)
                         net (fo=0)                   0.000     0.000    SysRst_L_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.794     0.794 r  SysRst_L_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.886    SysRst_L_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.929 r  SysRst_L_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.290     2.219    SysRst_L_IBUF
    SLICE_X49Y63         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     2.351 f  async_reset_L_inferred_i_1/O
                         net (fo=4160, routed)        6.694     9.045    async_reset_L
    SLICE_X57Y166        FDCE                                         f  cntr_inst[53].count_reg[53][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.897    -0.713    clk100
    SLICE_X57Y166        FDCE                                         r  cntr_inst[53].count_reg[53][0]/C

Slack:                    inf
  Source:                 SysRst_L
                            (input port)
  Destination:            cntr_inst[53].count_reg[53][1]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.045ns  (logic 0.969ns (10.708%)  route 8.076ns (89.292%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        -0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.897ns (routing 0.597ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK8                                               0.000     0.000 r  SysRst_L (IN)
                         net (fo=0)                   0.000     0.000    SysRst_L_IBUF_inst/I
    AK8                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.794     0.794 r  SysRst_L_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.886    SysRst_L_IBUF_inst/OUT
    AK8                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.929 r  SysRst_L_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.290     2.219    SysRst_L_IBUF
    SLICE_X49Y63         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     2.351 f  async_reset_L_inferred_i_1/O
                         net (fo=4160, routed)        6.694     9.045    async_reset_L
    SLICE_X57Y166        FDCE                                         f  cntr_inst[53].count_reg[53][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.897    -0.713    clk100
    SLICE_X57Y166        FDCE                                         r  cntr_inst[53].count_reg[53][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hold[19]
                            (input port)
  Destination:            hold_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.157ns (22.467%)  route 0.543ns (77.533%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.038ns (routing 0.309ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J11                                               0.000     0.000 r  hold[19] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[19]_inst/I
    J11                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.157     0.157 r  hold_IBUF[19]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.184    hold_IBUF[19]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.184 r  hold_IBUF[19]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.516     0.700    hold_IBUF[19]
    SLICE_X52Y157        FDRE                                         r  hold_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.038    -0.534    clk100
    SLICE_X52Y157        FDRE                                         r  hold_in_reg[19]/C

Slack:                    inf
  Source:                 hold[31]
                            (input port)
  Destination:            hold_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.195ns (27.187%)  route 0.522ns (72.813%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.022ns (routing 0.309ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 r  hold[31] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[31]_inst/I
    H8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.195     0.195 r  hold_IBUF[31]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.222    hold_IBUF[31]_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.222 r  hold_IBUF[31]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.495     0.717    hold_IBUF[31]
    SLICE_X49Y142        FDRE                                         r  hold_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.022    -0.550    clk100
    SLICE_X49Y142        FDRE                                         r  hold_in_reg[31]/C

Slack:                    inf
  Source:                 hold[15]
                            (input port)
  Destination:            hold_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.152ns (20.790%)  route 0.578ns (79.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.049ns (routing 0.309ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K12                                               0.000     0.000 r  hold[15] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[15]_inst/I
    K12                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.152     0.152 r  hold_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.179    hold_IBUF[15]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.179 r  hold_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.551     0.730    hold_IBUF[15]
    SLICE_X50Y164        FDRE                                         r  hold_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.049    -0.523    clk100
    SLICE_X50Y164        FDRE                                         r  hold_in_reg[15]/C

Slack:                    inf
  Source:                 hold[1]
                            (input port)
  Destination:            hold_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.189ns (25.322%)  route 0.556ns (74.678%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.035ns (routing 0.309ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  hold[1] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[1]_inst/I
    C13                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.189     0.189 r  hold_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.216    hold_IBUF[1]_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.216 r  hold_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.529     0.745    hold_IBUF[1]
    SLICE_X49Y179        FDRE                                         r  hold_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.035    -0.537    clk100
    SLICE_X49Y179        FDRE                                         r  hold_in_reg[1]/C

Slack:                    inf
  Source:                 hold[16]
                            (input port)
  Destination:            hold_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.152ns (20.011%)  route 0.608ns (79.989%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.054ns (routing 0.309ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  hold[16] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[16]_inst/I
    L13                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.152     0.152 r  hold_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.179    hold_IBUF[16]_inst/OUT
    L13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.179 r  hold_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.581     0.760    hold_IBUF[16]
    SLICE_X56Y158        FDRE                                         r  hold_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.054    -0.518    clk100
    SLICE_X56Y158        FDRE                                         r  hold_in_reg[16]/C

Slack:                    inf
  Source:                 hold[14]
                            (input port)
  Destination:            hold_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.155ns (19.722%)  route 0.629ns (80.278%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.053ns (routing 0.309ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L12                                               0.000     0.000 r  hold[14] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[14]_inst/I
    L12                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.155     0.155 r  hold_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.182    hold_IBUF[14]_inst/OUT
    L12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.182 r  hold_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.602     0.784    hold_IBUF[14]
    SLICE_X59Y155        FDRE                                         r  hold_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.053    -0.519    clk100
    SLICE_X59Y155        FDRE                                         r  hold_in_reg[14]/C

Slack:                    inf
  Source:                 hold[17]
                            (input port)
  Destination:            hold_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.151ns (18.950%)  route 0.647ns (81.050%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.309ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K13                                               0.000     0.000 r  hold[17] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[17]_inst/I
    K13                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.151     0.151 r  hold_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.178    hold_IBUF[17]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.178 r  hold_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.620     0.798    hold_IBUF[17]
    SLICE_X55Y164        FDRE                                         r  hold_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.070    -0.502    clk100
    SLICE_X55Y164        FDRE                                         r  hold_in_reg[17]/C

Slack:                    inf
  Source:                 hold[33]
                            (input port)
  Destination:            hold_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.114%)  route 0.620ns (76.886%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.063ns (routing 0.309ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  hold[33] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[33]_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.186     0.186 r  hold_IBUF[33]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.213    hold_IBUF[33]_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.213 r  hold_IBUF[33]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.593     0.806    hold_IBUF[33]
    SLICE_X54Y135        FDRE                                         r  hold_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.063    -0.509    clk100
    SLICE_X54Y135        FDRE                                         r  hold_in_reg[33]/C

Slack:                    inf
  Source:                 hold[22]
                            (input port)
  Destination:            hold_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.172ns (20.625%)  route 0.661ns (79.375%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.035ns (routing 0.309ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  hold[22] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[22]_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.172     0.172 r  hold_IBUF[22]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.199    hold_IBUF[22]_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.199 r  hold_IBUF[22]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.634     0.833    hold_IBUF[22]
    SLICE_X53Y147        FDRE                                         r  hold_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.035    -0.537    clk100
    SLICE_X53Y147        FDRE                                         r  hold_in_reg[22]/C

Slack:                    inf
  Source:                 hold[28]
                            (input port)
  Destination:            hold_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.180ns (21.586%)  route 0.654ns (78.414%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.035ns (routing 0.309ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K10                                               0.000     0.000 r  hold[28] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[28]_inst/I
    K10                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.180     0.180 r  hold_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    hold_IBUF[28]_inst/OUT
    K10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.207 r  hold_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.627     0.834    hold_IBUF[28]
    SLICE_X53Y147        FDRE                                         r  hold_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8321, routed)        1.035    -0.537    clk100
    SLICE_X53Y147        FDRE                                         r  hold_in_reg[28]/C





