<<<<<<< HEAD
Analysis & Synthesis Status : Successful - Sun Apr 26 18:48:09 2015
=======
<<<<<<< HEAD
Analysis & Synthesis Status : Successful - Thu Apr 23 23:55:08 2015
=======
Analysis & Synthesis Status : Successful - Thu Apr 23 21:17:00 2015
>>>>>>> c7d94a5f663b794fe608b74bcaf4a159bf8f82d1
>>>>>>> f2abc42cb201c5af00e9161273343572e22a8e6a
Quartus II 64-Bit Version : 14.0.0 Build 200 06/17/2014 SJ Full Version
Revision Name : DE1_SoC
Top-level Entity Name : DE1_SoC
Family : Cyclone V
<<<<<<< HEAD
Logic utilization (in ALMs) : N/A until Partition Merge
Total registers : N/A until Partition Merge
Total pins : N/A until Partition Merge
Total virtual pins : N/A until Partition Merge
Total block memory bits : N/A until Partition Merge
Total DSP Blocks : N/A until Partition Merge
Total HSSI RX PCSs : N/A until Partition Merge
Total HSSI PMA RX Deserializers : N/A until Partition Merge
Total HSSI TX PCSs : N/A until Partition Merge
Total HSSI PMA TX Serializers : N/A until Partition Merge
Total PLLs : N/A until Partition Merge
Total DLLs : N/A until Partition Merge
=======
Logic utilization (in ALMs) : N/A
Total registers : 47
Total pins : 67
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
>>>>>>> f2abc42cb201c5af00e9161273343572e22a8e6a
