# ASIC-Acceleration-for-Graph-Convolutional-Networks-GCNs-
 Designed and implemented an ASIC GCN accelerator in Verilog, synthesized in Synopsys DC and APR in Cadence  Innovus, with clean timing/DRC signoff. 
