verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module riscv_core_top /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_08-57-02/01-verilator-lint/_deps.vlt /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/runs/RUN_2025-05-27_08-57-02/tmp/e397bdfa13ba4370a5d4b7669d6bfdd3.bb.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_main_decoder_top.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_memory.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_controller.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mux_2to1.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_controller.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_top.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_memory.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/mem_shifter.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_64bit_adder.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_ldextend.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mux4x1.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_top_tb.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_top.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div_ctrl.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_compressed_decoder.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_hazard_unit.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_branch_unit.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_main_decoder.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_out.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mux3x1.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_top.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_control_signals.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/data_mem_top.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_axi4lite.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_in.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_rf.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mux2x1.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_amo_alu.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_pcsrc.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_pipe.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_non_restoring.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_alu.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/main_mem.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_out.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_booth.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_immextend.v /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_alu_decoder.v --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_sky130A +define+SCL_sky130_fd_sc_hd +define+__openlane__ +define+__pnr__ +define+USE_POWER_PINS
