ARM GAS  /tmp/ccugXBt2.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB69:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "stm32f1xx_hal_gpio.h"
  22:Core/Src/main.c **** #include <assert.h>
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccugXBt2.s 			page 2


  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/main.c **** void SystemClock_Config(void);
  50:Core/Src/main.c **** static void MX_GPIO_Init(void);
  51:Core/Src/main.c **** void HAL_GPIO_EXTI_IRQHandler1(uint16_t GPIO_Pin);
  52:Core/Src/main.c **** void Delay_ms_f(uint32_t count);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Configure the system clock */
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Initialize all configured peripherals */
  89:Core/Src/main.c ****   MX_GPIO_Init();
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  /tmp/ccugXBt2.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Infinite loop */
  95:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  96:Core/Src/main.c ****   while (1)
  97:Core/Src/main.c ****   {
  98:Core/Src/main.c ****     /* USER CODE END WHILE */
  99:Core/Src/main.c ****     HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_6);
 100:Core/Src/main.c ****     Delay_ms_f(5000000);
 101:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 102:Core/Src/main.c ****   }
 103:Core/Src/main.c ****   /* USER CODE END 3 */
 104:Core/Src/main.c **** }
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** void Delay_ms_f(uint32_t count){ 
 107:Core/Src/main.c ****   assert(count > 0);
 108:Core/Src/main.c ****   uint64_t count_v = count;
 109:Core/Src/main.c ****   do{
 110:Core/Src/main.c ****    count_v--;
 111:Core/Src/main.c ****   }while(count_v>0);
 112:Core/Src/main.c ****   }
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** void HAL_GPIO_EXTI_IRQHandler1(uint16_t GPIO_Pin){
 115:Core/Src/main.c ****   if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 116:Core/Src/main.c ****   {
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 119:Core/Src/main.c ****     Delay_ms_f(5000000); 
 120:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 121:Core/Src/main.c ****     Delay_ms_f(5000000);
 122:Core/Src/main.c ****     __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 123:Core/Src/main.c ****     HAL_GPIO_EXTI_Callback(GPIO_Pin);
 124:Core/Src/main.c ****   }
 125:Core/Src/main.c **** }
 126:Core/Src/main.c **** /**
 127:Core/Src/main.c ****   * @brief System Clock Configuration
 128:Core/Src/main.c ****   * @retval None
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c **** void SystemClock_Config(void)
 131:Core/Src/main.c **** {
 132:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 133:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 136:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 145:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 146:Core/Src/main.c ****   {
 147:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccugXBt2.s 			page 4


 148:Core/Src/main.c ****   }
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 153:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 160:Core/Src/main.c ****   {
 161:Core/Src/main.c ****     Error_Handler();
 162:Core/Src/main.c ****   }
 163:Core/Src/main.c **** }
 164:Core/Src/main.c **** 
 165:Core/Src/main.c **** /**
 166:Core/Src/main.c ****   * @brief GPIO Initialization Function
 167:Core/Src/main.c ****   * @param None
 168:Core/Src/main.c ****   * @retval None
 169:Core/Src/main.c ****   */
 170:Core/Src/main.c **** static void MX_GPIO_Init(void)
 171:Core/Src/main.c **** {
  26              		.loc 1 171 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 88B0     		sub	sp, sp, #32
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 172:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 172 3 view .LVU1
  41              		.loc 1 172 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0494     		str	r4, [sp, #16]
  44 0008 0594     		str	r4, [sp, #20]
  45 000a 0694     		str	r4, [sp, #24]
  46 000c 0794     		str	r4, [sp, #28]
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 175:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  47              		.loc 1 175 3 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 175 3 view .LVU4
  50              		.loc 1 175 3 view .LVU5
  51 000e 204B     		ldr	r3, .L3
  52 0010 9A69     		ldr	r2, [r3, #24]
  53 0012 42F01002 		orr	r2, r2, #16
  54 0016 9A61     		str	r2, [r3, #24]
ARM GAS  /tmp/ccugXBt2.s 			page 5


  55              		.loc 1 175 3 view .LVU6
  56 0018 9A69     		ldr	r2, [r3, #24]
  57 001a 02F01002 		and	r2, r2, #16
  58 001e 0192     		str	r2, [sp, #4]
  59              		.loc 1 175 3 view .LVU7
  60 0020 019A     		ldr	r2, [sp, #4]
  61              	.LBE4:
  62              		.loc 1 175 3 view .LVU8
 176:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  63              		.loc 1 176 3 view .LVU9
  64              	.LBB5:
  65              		.loc 1 176 3 view .LVU10
  66              		.loc 1 176 3 view .LVU11
  67 0022 9A69     		ldr	r2, [r3, #24]
  68 0024 42F02002 		orr	r2, r2, #32
  69 0028 9A61     		str	r2, [r3, #24]
  70              		.loc 1 176 3 view .LVU12
  71 002a 9A69     		ldr	r2, [r3, #24]
  72 002c 02F02002 		and	r2, r2, #32
  73 0030 0292     		str	r2, [sp, #8]
  74              		.loc 1 176 3 view .LVU13
  75 0032 029A     		ldr	r2, [sp, #8]
  76              	.LBE5:
  77              		.loc 1 176 3 view .LVU14
 177:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  78              		.loc 1 177 3 view .LVU15
  79              	.LBB6:
  80              		.loc 1 177 3 view .LVU16
  81              		.loc 1 177 3 view .LVU17
  82 0034 9A69     		ldr	r2, [r3, #24]
  83 0036 42F00402 		orr	r2, r2, #4
  84 003a 9A61     		str	r2, [r3, #24]
  85              		.loc 1 177 3 view .LVU18
  86 003c 9B69     		ldr	r3, [r3, #24]
  87 003e 03F00403 		and	r3, r3, #4
  88 0042 0393     		str	r3, [sp, #12]
  89              		.loc 1 177 3 view .LVU19
  90 0044 039B     		ldr	r3, [sp, #12]
  91              	.LBE6:
  92              		.loc 1 177 3 view .LVU20
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 180:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
  93              		.loc 1 180 3 view .LVU21
  94 0046 134D     		ldr	r5, .L3+4
  95 0048 2246     		mov	r2, r4
  96 004a E021     		movs	r1, #224
  97 004c 2846     		mov	r0, r5
  98 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
  99              	.LVL0:
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 183:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 100              		.loc 1 183 3 view .LVU22
 101              		.loc 1 183 23 is_stmt 0 view .LVU23
 102 0052 4FF40053 		mov	r3, #8192
 103 0056 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccugXBt2.s 			page 6


 184:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 104              		.loc 1 184 3 is_stmt 1 view .LVU24
 105              		.loc 1 184 24 is_stmt 0 view .LVU25
 106 0058 0F4B     		ldr	r3, .L3+8
 107 005a 0593     		str	r3, [sp, #20]
 185:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 108              		.loc 1 185 3 is_stmt 1 view .LVU26
 109              		.loc 1 185 24 is_stmt 0 view .LVU27
 110 005c 0226     		movs	r6, #2
 111 005e 0696     		str	r6, [sp, #24]
 186:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 112              		.loc 1 186 3 is_stmt 1 view .LVU28
 113 0060 04A9     		add	r1, sp, #16
 114 0062 0E48     		ldr	r0, .L3+12
 115 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 116              	.LVL1:
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /*Configure GPIO pins : PA5 PA6 PA7 */
 189:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 117              		.loc 1 189 3 view .LVU29
 118              		.loc 1 189 23 is_stmt 0 view .LVU30
 119 0068 E023     		movs	r3, #224
 120 006a 0493     		str	r3, [sp, #16]
 190:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 121              		.loc 1 190 3 is_stmt 1 view .LVU31
 122              		.loc 1 190 24 is_stmt 0 view .LVU32
 123 006c 0123     		movs	r3, #1
 124 006e 0593     		str	r3, [sp, #20]
 191:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 125              		.loc 1 191 3 is_stmt 1 view .LVU33
 126              		.loc 1 191 24 is_stmt 0 view .LVU34
 127 0070 0694     		str	r4, [sp, #24]
 192:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 128              		.loc 1 192 3 is_stmt 1 view .LVU35
 129              		.loc 1 192 25 is_stmt 0 view .LVU36
 130 0072 0796     		str	r6, [sp, #28]
 193:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 131              		.loc 1 193 3 is_stmt 1 view .LVU37
 132 0074 04A9     		add	r1, sp, #16
 133 0076 2846     		mov	r0, r5
 134 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL2:
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* EXTI interrupt init*/
 196:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 136              		.loc 1 196 3 view .LVU38
 137 007c 2246     		mov	r2, r4
 138 007e 2146     		mov	r1, r4
 139 0080 2820     		movs	r0, #40
 140 0082 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 141              	.LVL3:
 197:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 142              		.loc 1 197 3 view .LVU39
 143 0086 2820     		movs	r0, #40
 144 0088 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 145              	.LVL4:
 198:Core/Src/main.c **** 
ARM GAS  /tmp/ccugXBt2.s 			page 7


 199:Core/Src/main.c **** }
 146              		.loc 1 199 1 is_stmt 0 view .LVU40
 147 008c 08B0     		add	sp, sp, #32
 148              	.LCFI2:
 149              		.cfi_def_cfa_offset 16
 150              		@ sp needed
 151 008e 70BD     		pop	{r4, r5, r6, pc}
 152              	.L4:
 153              		.align	2
 154              	.L3:
 155 0090 00100240 		.word	1073876992
 156 0094 00080140 		.word	1073809408
 157 0098 00001110 		.word	269549568
 158 009c 00100140 		.word	1073811456
 159              		.cfi_endproc
 160              	.LFE69:
 162              		.section	.rodata.Delay_ms_f.str1.4,"aMS",%progbits,1
 163              		.align	2
 164              	.LC0:
 165 0000 636F756E 		.ascii	"count > 0\000"
 165      74203E20 
 165      3000
 166 000a 0000     		.align	2
 167              	.LC1:
 168 000c 436F7265 		.ascii	"Core/Src/main.c\000"
 168      2F537263 
 168      2F6D6169 
 168      6E2E6300 
 169              		.section	.text.Delay_ms_f,"ax",%progbits
 170              		.align	1
 171              		.global	Delay_ms_f
 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 175              		.fpu softvfp
 177              	Delay_ms_f:
 178              	.LVL5:
 179              	.LFB66:
 106:Core/Src/main.c ****   assert(count > 0);
 180              		.loc 1 106 32 is_stmt 1 view -0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 106:Core/Src/main.c ****   assert(count > 0);
 184              		.loc 1 106 32 is_stmt 0 view .LVU42
 185 0000 08B5     		push	{r3, lr}
 186              	.LCFI3:
 187              		.cfi_def_cfa_offset 8
 188              		.cfi_offset 3, -8
 189              		.cfi_offset 14, -4
 107:Core/Src/main.c ****   uint64_t count_v = count;
 190              		.loc 1 107 3 is_stmt 1 view .LVU43
 191 0002 48B1     		cbz	r0, .L9
 192 0004 0346     		mov	r3, r0
 108:Core/Src/main.c ****   do{
 193              		.loc 1 108 3 view .LVU44
 108:Core/Src/main.c ****   do{
ARM GAS  /tmp/ccugXBt2.s 			page 8


 194              		.loc 1 108 12 is_stmt 0 view .LVU45
 195 0006 0020     		movs	r0, #0
 196              	.LVL6:
 197              	.L7:
 109:Core/Src/main.c ****    count_v--;
 198              		.loc 1 109 3 is_stmt 1 discriminator 1 view .LVU46
 110:Core/Src/main.c ****   }while(count_v>0);
 199              		.loc 1 110 4 discriminator 1 view .LVU47
 110:Core/Src/main.c ****   }while(count_v>0);
 200              		.loc 1 110 11 is_stmt 0 discriminator 1 view .LVU48
 201 0008 591E     		subs	r1, r3, #1
 202 000a 40F1FF32 		adc	r2, r0, #-1
 203 000e 0B46     		mov	r3, r1
 204              	.LVL7:
 110:Core/Src/main.c ****   }while(count_v>0);
 205              		.loc 1 110 11 discriminator 1 view .LVU49
 206 0010 1046     		mov	r0, r2
 207              	.LVL8:
 111:Core/Src/main.c ****   }
 208              		.loc 1 111 9 is_stmt 1 discriminator 1 view .LVU50
 111:Core/Src/main.c ****   }
 209              		.loc 1 111 3 is_stmt 0 discriminator 1 view .LVU51
 210 0012 0A43     		orrs	r2, r1, r2
 211 0014 F8D1     		bne	.L7
 112:Core/Src/main.c **** 
 212              		.loc 1 112 3 view .LVU52
 213 0016 08BD     		pop	{r3, pc}
 214              	.LVL9:
 215              	.L9:
 107:Core/Src/main.c ****   uint64_t count_v = count;
 216              		.loc 1 107 3 discriminator 1 view .LVU53
 217 0018 024B     		ldr	r3, .L10
 218 001a 034A     		ldr	r2, .L10+4
 219 001c 6B21     		movs	r1, #107
 220 001e 0348     		ldr	r0, .L10+8
 221              	.LVL10:
 107:Core/Src/main.c ****   uint64_t count_v = count;
 222              		.loc 1 107 3 discriminator 1 view .LVU54
 223 0020 FFF7FEFF 		bl	__assert_func
 224              	.LVL11:
 225              	.L11:
 226              		.align	2
 227              	.L10:
 228 0024 00000000 		.word	.LC0
 229 0028 00000000 		.word	.LANCHOR0
 230 002c 0C000000 		.word	.LC1
 231              		.cfi_endproc
 232              	.LFE66:
 234              		.section	.text.HAL_GPIO_EXTI_IRQHandler1,"ax",%progbits
 235              		.align	1
 236              		.global	HAL_GPIO_EXTI_IRQHandler1
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 240              		.fpu softvfp
 242              	HAL_GPIO_EXTI_IRQHandler1:
 243              	.LVL12:
ARM GAS  /tmp/ccugXBt2.s 			page 9


 244              	.LFB67:
 114:Core/Src/main.c ****   if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 245              		.loc 1 114 50 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 115:Core/Src/main.c ****   {
 249              		.loc 1 115 3 view .LVU56
 115:Core/Src/main.c ****   {
 250              		.loc 1 115 7 is_stmt 0 view .LVU57
 251 0000 0F4B     		ldr	r3, .L19
 252 0002 5B69     		ldr	r3, [r3, #20]
 115:Core/Src/main.c ****   {
 253              		.loc 1 115 6 view .LVU58
 254 0004 0342     		tst	r3, r0
 255 0006 00D1     		bne	.L18
 256 0008 7047     		bx	lr
 257              	.L18:
 114:Core/Src/main.c ****   if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 258              		.loc 1 114 50 view .LVU59
 259 000a 70B5     		push	{r4, r5, r6, lr}
 260              	.LCFI4:
 261              		.cfi_def_cfa_offset 16
 262              		.cfi_offset 4, -16
 263              		.cfi_offset 5, -12
 264              		.cfi_offset 6, -8
 265              		.cfi_offset 14, -4
 266 000c 0446     		mov	r4, r0
 118:Core/Src/main.c ****     Delay_ms_f(5000000); 
 267              		.loc 1 118 5 is_stmt 1 view .LVU60
 268 000e 0D4E     		ldr	r6, .L19+4
 269 0010 0122     		movs	r2, #1
 270 0012 2021     		movs	r1, #32
 271 0014 3046     		mov	r0, r6
 272              	.LVL13:
 118:Core/Src/main.c ****     Delay_ms_f(5000000); 
 273              		.loc 1 118 5 is_stmt 0 view .LVU61
 274 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 275              	.LVL14:
 119:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 276              		.loc 1 119 5 is_stmt 1 view .LVU62
 277 001a 0B4D     		ldr	r5, .L19+8
 278 001c 2846     		mov	r0, r5
 279 001e FFF7FEFF 		bl	Delay_ms_f
 280              	.LVL15:
 120:Core/Src/main.c ****     Delay_ms_f(5000000);
 281              		.loc 1 120 5 view .LVU63
 282 0022 0022     		movs	r2, #0
 283 0024 2021     		movs	r1, #32
 284 0026 3046     		mov	r0, r6
 285 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 286              	.LVL16:
 121:Core/Src/main.c ****     __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 287              		.loc 1 121 5 view .LVU64
 288 002c 2846     		mov	r0, r5
 289 002e FFF7FEFF 		bl	Delay_ms_f
 290              	.LVL17:
ARM GAS  /tmp/ccugXBt2.s 			page 10


 122:Core/Src/main.c ****     HAL_GPIO_EXTI_Callback(GPIO_Pin);
 291              		.loc 1 122 5 view .LVU65
 292 0032 034B     		ldr	r3, .L19
 293 0034 5C61     		str	r4, [r3, #20]
 123:Core/Src/main.c ****   }
 294              		.loc 1 123 5 view .LVU66
 295 0036 2046     		mov	r0, r4
 296 0038 FFF7FEFF 		bl	HAL_GPIO_EXTI_Callback
 297              	.LVL18:
 125:Core/Src/main.c **** /**
 298              		.loc 1 125 1 is_stmt 0 view .LVU67
 299 003c 70BD     		pop	{r4, r5, r6, pc}
 300              	.L20:
 301 003e 00BF     		.align	2
 302              	.L19:
 303 0040 00040140 		.word	1073808384
 304 0044 00080140 		.word	1073809408
 305 0048 404B4C00 		.word	5000000
 306              		.cfi_endproc
 307              	.LFE67:
 309              		.section	.text.Error_Handler,"ax",%progbits
 310              		.align	1
 311              		.global	Error_Handler
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 315              		.fpu softvfp
 317              	Error_Handler:
 318              	.LFB70:
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 202:Core/Src/main.c **** 
 203:Core/Src/main.c **** /* USER CODE END 4 */
 204:Core/Src/main.c **** 
 205:Core/Src/main.c **** /**
 206:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 207:Core/Src/main.c ****   * @retval None
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c **** void Error_Handler(void)
 210:Core/Src/main.c **** {
 319              		.loc 1 210 1 is_stmt 1 view -0
 320              		.cfi_startproc
 321              		@ Volatile: function does not return.
 322              		@ args = 0, pretend = 0, frame = 0
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324              		@ link register save eliminated.
 211:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 212:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 213:Core/Src/main.c ****   __disable_irq();
 325              		.loc 1 213 3 view .LVU69
 326              	.LBB7:
 327              	.LBI7:
 328              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
ARM GAS  /tmp/ccugXBt2.s 			page 11


   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
ARM GAS  /tmp/ccugXBt2.s 			page 12


  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
ARM GAS  /tmp/ccugXBt2.s 			page 13


 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 329              		.loc 2 140 27 view .LVU70
 330              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 331              		.loc 2 142 3 view .LVU71
 332              		.syntax unified
 333              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 334 0000 72B6     		cpsid i
 335              	@ 0 "" 2
 336              		.thumb
 337              		.syntax unified
 338              	.L22:
 339              	.LBE8:
 340              	.LBE7:
 214:Core/Src/main.c ****   while (1)
 341              		.loc 1 214 3 discriminator 1 view .LVU72
 215:Core/Src/main.c ****   {
 216:Core/Src/main.c ****   }
 342              		.loc 1 216 3 discriminator 1 view .LVU73
 214:Core/Src/main.c ****   while (1)
 343              		.loc 1 214 9 discriminator 1 view .LVU74
 344 0002 FEE7     		b	.L22
 345              		.cfi_endproc
 346              	.LFE70:
 348              		.section	.text.SystemClock_Config,"ax",%progbits
 349              		.align	1
 350              		.global	SystemClock_Config
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 354              		.fpu softvfp
 356              	SystemClock_Config:
 357              	.LFB68:
 131:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 358              		.loc 1 131 1 view -0
ARM GAS  /tmp/ccugXBt2.s 			page 14


 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 64
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362 0000 00B5     		push	{lr}
 363              	.LCFI5:
 364              		.cfi_def_cfa_offset 4
 365              		.cfi_offset 14, -4
 366 0002 91B0     		sub	sp, sp, #68
 367              	.LCFI6:
 368              		.cfi_def_cfa_offset 72
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 369              		.loc 1 132 3 view .LVU76
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 370              		.loc 1 132 22 is_stmt 0 view .LVU77
 371 0004 2822     		movs	r2, #40
 372 0006 0021     		movs	r1, #0
 373 0008 06A8     		add	r0, sp, #24
 374 000a FFF7FEFF 		bl	memset
 375              	.LVL19:
 133:Core/Src/main.c **** 
 376              		.loc 1 133 3 is_stmt 1 view .LVU78
 133:Core/Src/main.c **** 
 377              		.loc 1 133 22 is_stmt 0 view .LVU79
 378 000e 0023     		movs	r3, #0
 379 0010 0193     		str	r3, [sp, #4]
 380 0012 0293     		str	r3, [sp, #8]
 381 0014 0393     		str	r3, [sp, #12]
 382 0016 0493     		str	r3, [sp, #16]
 383 0018 0593     		str	r3, [sp, #20]
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 384              		.loc 1 138 3 is_stmt 1 view .LVU80
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 385              		.loc 1 138 36 is_stmt 0 view .LVU81
 386 001a 0122     		movs	r2, #1
 387 001c 0692     		str	r2, [sp, #24]
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 388              		.loc 1 139 3 is_stmt 1 view .LVU82
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 389              		.loc 1 139 30 is_stmt 0 view .LVU83
 390 001e 4FF48033 		mov	r3, #65536
 391 0022 0793     		str	r3, [sp, #28]
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 392              		.loc 1 140 3 is_stmt 1 view .LVU84
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 393              		.loc 1 141 3 view .LVU85
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 394              		.loc 1 141 30 is_stmt 0 view .LVU86
 395 0024 0A92     		str	r2, [sp, #40]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 396              		.loc 1 142 3 is_stmt 1 view .LVU87
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 397              		.loc 1 142 34 is_stmt 0 view .LVU88
 398 0026 0222     		movs	r2, #2
 399 0028 0D92     		str	r2, [sp, #52]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 400              		.loc 1 143 3 is_stmt 1 view .LVU89
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
ARM GAS  /tmp/ccugXBt2.s 			page 15


 401              		.loc 1 143 35 is_stmt 0 view .LVU90
 402 002a 0E93     		str	r3, [sp, #56]
 144:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 403              		.loc 1 144 3 is_stmt 1 view .LVU91
 144:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 404              		.loc 1 144 32 is_stmt 0 view .LVU92
 405 002c 4FF4E013 		mov	r3, #1835008
 406 0030 0F93     		str	r3, [sp, #60]
 145:Core/Src/main.c ****   {
 407              		.loc 1 145 3 is_stmt 1 view .LVU93
 145:Core/Src/main.c ****   {
 408              		.loc 1 145 7 is_stmt 0 view .LVU94
 409 0032 06A8     		add	r0, sp, #24
 410 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 411              	.LVL20:
 145:Core/Src/main.c ****   {
 412              		.loc 1 145 6 view .LVU95
 413 0038 80B9     		cbnz	r0, .L27
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 414              		.loc 1 152 3 is_stmt 1 view .LVU96
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 415              		.loc 1 152 31 is_stmt 0 view .LVU97
 416 003a 0F23     		movs	r3, #15
 417 003c 0193     		str	r3, [sp, #4]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 418              		.loc 1 154 3 is_stmt 1 view .LVU98
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 419              		.loc 1 154 34 is_stmt 0 view .LVU99
 420 003e 0221     		movs	r1, #2
 421 0040 0291     		str	r1, [sp, #8]
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 422              		.loc 1 155 3 is_stmt 1 view .LVU100
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 423              		.loc 1 155 35 is_stmt 0 view .LVU101
 424 0042 0023     		movs	r3, #0
 425 0044 0393     		str	r3, [sp, #12]
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 426              		.loc 1 156 3 is_stmt 1 view .LVU102
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 427              		.loc 1 156 36 is_stmt 0 view .LVU103
 428 0046 4FF48062 		mov	r2, #1024
 429 004a 0492     		str	r2, [sp, #16]
 157:Core/Src/main.c **** 
 430              		.loc 1 157 3 is_stmt 1 view .LVU104
 157:Core/Src/main.c **** 
 431              		.loc 1 157 36 is_stmt 0 view .LVU105
 432 004c 0593     		str	r3, [sp, #20]
 159:Core/Src/main.c ****   {
 433              		.loc 1 159 3 is_stmt 1 view .LVU106
 159:Core/Src/main.c ****   {
 434              		.loc 1 159 7 is_stmt 0 view .LVU107
 435 004e 01A8     		add	r0, sp, #4
 436 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 437              	.LVL21:
 159:Core/Src/main.c ****   {
 438              		.loc 1 159 6 view .LVU108
 439 0054 20B9     		cbnz	r0, .L28
ARM GAS  /tmp/ccugXBt2.s 			page 16


 163:Core/Src/main.c **** 
 440              		.loc 1 163 1 view .LVU109
 441 0056 11B0     		add	sp, sp, #68
 442              	.LCFI7:
 443              		.cfi_remember_state
 444              		.cfi_def_cfa_offset 4
 445              		@ sp needed
 446 0058 5DF804FB 		ldr	pc, [sp], #4
 447              	.L27:
 448              	.LCFI8:
 449              		.cfi_restore_state
 147:Core/Src/main.c ****   }
 450              		.loc 1 147 5 is_stmt 1 view .LVU110
 451 005c FFF7FEFF 		bl	Error_Handler
 452              	.LVL22:
 453              	.L28:
 161:Core/Src/main.c ****   }
 454              		.loc 1 161 5 view .LVU111
 455 0060 FFF7FEFF 		bl	Error_Handler
 456              	.LVL23:
 457              		.cfi_endproc
 458              	.LFE68:
 460              		.section	.text.main,"ax",%progbits
 461              		.align	1
 462              		.global	main
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 466              		.fpu softvfp
 468              	main:
 469              	.LFB65:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 470              		.loc 1 67 1 view -0
 471              		.cfi_startproc
 472              		@ Volatile: function does not return.
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475 0000 08B5     		push	{r3, lr}
 476              	.LCFI9:
 477              		.cfi_def_cfa_offset 8
 478              		.cfi_offset 3, -8
 479              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
 480              		.loc 1 75 3 view .LVU113
 481 0002 FFF7FEFF 		bl	HAL_Init
 482              	.LVL24:
  82:Core/Src/main.c **** 
 483              		.loc 1 82 3 view .LVU114
 484 0006 FFF7FEFF 		bl	SystemClock_Config
 485              	.LVL25:
  89:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 486              		.loc 1 89 3 view .LVU115
 487 000a FFF7FEFF 		bl	MX_GPIO_Init
 488              	.LVL26:
 489              	.L30:
  96:Core/Src/main.c ****   {
 490              		.loc 1 96 3 discriminator 1 view .LVU116
ARM GAS  /tmp/ccugXBt2.s 			page 17


  99:Core/Src/main.c ****     Delay_ms_f(5000000);
 491              		.loc 1 99 5 discriminator 1 view .LVU117
 492 000e 4021     		movs	r1, #64
 493 0010 0348     		ldr	r0, .L32
 494 0012 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 495              	.LVL27:
 100:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 496              		.loc 1 100 5 discriminator 1 view .LVU118
 497 0016 0348     		ldr	r0, .L32+4
 498 0018 FFF7FEFF 		bl	Delay_ms_f
 499              	.LVL28:
  96:Core/Src/main.c ****   {
 500              		.loc 1 96 9 discriminator 1 view .LVU119
 501 001c F7E7     		b	.L30
 502              	.L33:
 503 001e 00BF     		.align	2
 504              	.L32:
 505 0020 00080140 		.word	1073809408
 506 0024 404B4C00 		.word	5000000
 507              		.cfi_endproc
 508              	.LFE65:
 510              		.section	.rodata.__func__.0,"a"
 511              		.align	2
 512              		.set	.LANCHOR0,. + 0
 515              	__func__.0:
 516 0000 44656C61 		.ascii	"Delay_ms_f\000"
 516      795F6D73 
 516      5F6600
 517              		.text
 518              	.Letext0:
 519              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 520              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 521              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 522              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 523              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 524              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 525              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 526              		.file 10 "/usr/include/newlib/assert.h"
 527              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 528              		.file 12 "<built-in>"
ARM GAS  /tmp/ccugXBt2.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccugXBt2.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccugXBt2.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccugXBt2.s:155    .text.MX_GPIO_Init:0000000000000090 $d
     /tmp/ccugXBt2.s:163    .rodata.Delay_ms_f.str1.4:0000000000000000 $d
     /tmp/ccugXBt2.s:170    .text.Delay_ms_f:0000000000000000 $t
     /tmp/ccugXBt2.s:177    .text.Delay_ms_f:0000000000000000 Delay_ms_f
     /tmp/ccugXBt2.s:228    .text.Delay_ms_f:0000000000000024 $d
     /tmp/ccugXBt2.s:235    .text.HAL_GPIO_EXTI_IRQHandler1:0000000000000000 $t
     /tmp/ccugXBt2.s:242    .text.HAL_GPIO_EXTI_IRQHandler1:0000000000000000 HAL_GPIO_EXTI_IRQHandler1
     /tmp/ccugXBt2.s:303    .text.HAL_GPIO_EXTI_IRQHandler1:0000000000000040 $d
     /tmp/ccugXBt2.s:310    .text.Error_Handler:0000000000000000 $t
     /tmp/ccugXBt2.s:317    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccugXBt2.s:349    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccugXBt2.s:356    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccugXBt2.s:461    .text.main:0000000000000000 $t
     /tmp/ccugXBt2.s:468    .text.main:0000000000000000 main
     /tmp/ccugXBt2.s:505    .text.main:0000000000000020 $d
     /tmp/ccugXBt2.s:511    .rodata.__func__.0:0000000000000000 $d
     /tmp/ccugXBt2.s:515    .rodata.__func__.0:0000000000000000 __func__.0

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
__assert_func
HAL_GPIO_EXTI_Callback
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
