This project implements and verifies a synchronous FIFO (First-In-First-Out) memory buffer using SystemVerilog with a constrained-random testbench and mailbox-based communication
