INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_10/project_10.srcs/sources_1/new/two_bit_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module two_bit_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_10/project_10.srcs/sim_2/new/tb_two_bit_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_two_bit_multiplier
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/project_10/project_10.srcs/sim_2/new/tb_two_bit_multiplier.v:19]
