Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_complete_tb_behav xil_defaultlib.cpu_complete_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.Mux2to1(WIDTH=5)
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.cpu_complete
Compiling module xil_defaultlib.cpu_complete_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_complete_tb_behav
