#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 11 11:50:25 2025
# Process ID: 43024
# Current directory: D:/fpga/shakelite2_save/shakelite2_save.runs/cpu_sha3_1003_tIP1_0_0_synth_1
# Command line: vivado.exe -log cpu_sha3_1003_tIP1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_sha3_1003_tIP1_0_0.tcl
# Log file: D:/fpga/shakelite2_save/shakelite2_save.runs/cpu_sha3_1003_tIP1_0_0_synth_1/cpu_sha3_1003_tIP1_0_0.vds
# Journal file: D:/fpga/shakelite2_save/shakelite2_save.runs/cpu_sha3_1003_tIP1_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_sha3_1003_tIP1_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/Embedded_Vitis/customip/ip_repo/sha3_1003_tIP1_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ruanjian/Vivado/Vivado/2019.2/data/ip'.
Command: synth_design -top cpu_sha3_1003_tIP1_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.250 ; gain = 235.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_sha3_1003_tIP1_0_0' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_sha3_1003_tIP1_0_0/synth/cpu_sha3_1003_tIP1_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'sha3_1003_tIP1_v1_0' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/hdl/sha3_1003_tIP1_v1_0.v:4]
	Parameter C_S0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha3_1003_tIP1_v1_0_S0_AXI' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/hdl/sha3_1003_tIP1_v1_0_S0_AXI.v:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shake_top' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/src/shake_top.v:2]
	Parameter MODE_SHAKE128 bound to: 3'b000 
	Parameter MODE_SHAKE256 bound to: 3'b001 
	Parameter MODE_SHA3_256 bound to: 3'b010 
	Parameter MODE_SHA3_512 bound to: 3'b011 
	Parameter MODE_SHA3_224 bound to: 3'b100 
	Parameter MODE_SHA3_384 bound to: 3'b101 
	Parameter DELIMITER_SHAKE bound to: 8'b00011111 
	Parameter DELIMITER_SHA3 bound to: 8'b00000110 
	Parameter RATE_SHAKE128 bound to: 168 - type: integer 
	Parameter RATE_SHAKE256 bound to: 136 - type: integer 
	Parameter RATE_SHA3_256 bound to: 136 - type: integer 
	Parameter RATE_SHA3_512 bound to: 72 - type: integer 
	Parameter RATE_SHA3_224 bound to: 144 - type: integer 
	Parameter RATE_SHA3_384 bound to: 104 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_ABSORB bound to: 3'b001 
	Parameter S_FULL bound to: 3'b010 
	Parameter S_APPEND bound to: 3'b011 
	Parameter S_LAST_FULL bound to: 3'b100 
	Parameter S_SQUEEZE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/src/shake_top.v:193]
INFO: [Synth 8-6157] synthesizing module 'keccak_top' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/src/keccak_top.v:1]
	Parameter N bound to: 64 - type: integer 
	Parameter IN_BUF_SIZE bound to: 200 - type: integer 
	Parameter OUT_BUF_SIZE bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'keccak_round' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/src/keccak_round.v:1]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'keccak_round' (1#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/src/keccak_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'keccak_round_constants_gen' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/src/keccak_round_constants_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'keccak_round_constants_gen' (2#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/src/keccak_round_constants_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top' (3#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/src/keccak_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shake_top' (4#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/src/shake_top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sha3_1003_tIP1_v1_0_S0_AXI' (5#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/hdl/sha3_1003_tIP1_v1_0_S0_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sha3_1003_tIP1_v1_0' (6#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/hdl/sha3_1003_tIP1_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cpu_sha3_1003_tIP1_0_0' (7#1) [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ip/cpu_sha3_1003_tIP1_0_0/synth/cpu_sha3_1003_tIP1_0_0.v:57]
WARNING: [Synth 8-3331] design sha3_1003_tIP1_v1_0_S0_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha3_1003_tIP1_v1_0_S0_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha3_1003_tIP1_v1_0_S0_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha3_1003_tIP1_v1_0_S0_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha3_1003_tIP1_v1_0_S0_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha3_1003_tIP1_v1_0_S0_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1197.258 ; gain = 432.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1197.258 ; gain = 432.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1197.258 ; gain = 432.742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.574 . Memory (MB): peak = 1197.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1326.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.636 . Memory (MB): peak = 1328.945 ; gain = 2.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1328.945 ; gain = 564.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1328.945 ; gain = 564.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1328.945 ; gain = 564.430
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'first_output_captured_reg' into 'result_ready_flag_reg' [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/hdl/sha3_1003_tIP1_v1_0_S0_AXI.v:401]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:33 ; elapsed = 00:01:43 . Memory (MB): peak = 1328.945 ; gain = 564.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register data_buf_reg [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/src/shake_top.v:189]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input   1344 Bit         XORs := 1     
	   2 Input   1152 Bit         XORs := 1     
	   2 Input   1088 Bit         XORs := 1     
	   2 Input    832 Bit         XORs := 1     
	   2 Input    576 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 320   
	   3 Input      1 Bit         XORs := 1600  
	   2 Input      1 Bit         XORs := 1665  
+---Registers : 
	             1344 Bit    Registers := 1     
	               32 Bit    Registers := 48    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 1     
	   2 Input   1344 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register data_buf_reg [d:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/ipshared/43a3/src/shake_top.v:189]
Hierarchical RTL Component report 
Module keccak_round 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 320   
	   3 Input      1 Bit         XORs := 1600  
	   2 Input      1 Bit         XORs := 1664  
Module keccak_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module shake_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input   1344 Bit         XORs := 1     
	   2 Input   1152 Bit         XORs := 1     
	   2 Input   1088 Bit         XORs := 1     
	   2 Input    832 Bit         XORs := 1     
	   2 Input    576 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             1344 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   1344 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
Module sha3_1003_tIP1_v1_0_S0_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 48    
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design sha3_1003_tIP1_v1_0_S0_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha3_1003_tIP1_v1_0_S0_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha3_1003_tIP1_v1_0_S0_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha3_1003_tIP1_v1_0_S0_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha3_1003_tIP1_v1_0_S0_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha3_1003_tIP1_v1_0_S0_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top /byte_cnt_next0_inferred/\byte_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top /byte_cnt_next0_inferred/\byte_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top /byte_cnt_next0_inferred/\byte_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/current_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg4_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:08 ; elapsed = 00:03:23 . Memory (MB): peak = 1522.867 ; gain = 758.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:31 ; elapsed = 00:03:48 . Memory (MB): peak = 1522.867 ; gain = 758.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:38 ; elapsed = 00:03:55 . Memory (MB): peak = 1522.867 ; gain = 758.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:57 ; elapsed = 00:04:16 . Memory (MB): peak = 1652.188 ; gain = 887.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:18 ; elapsed = 00:04:38 . Memory (MB): peak = 1652.188 ; gain = 887.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:18 ; elapsed = 00:04:38 . Memory (MB): peak = 1652.188 ; gain = 887.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:20 ; elapsed = 00:04:40 . Memory (MB): peak = 1652.188 ; gain = 887.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:20 ; elapsed = 00:04:40 . Memory (MB): peak = 1652.188 ; gain = 887.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:23 ; elapsed = 00:04:43 . Memory (MB): peak = 1652.188 ; gain = 887.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:23 ; elapsed = 00:04:43 . Memory (MB): peak = 1652.188 ; gain = 887.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     1|
|2     |LUT1   |     2|
|3     |LUT2   |    14|
|4     |LUT3   |   649|
|5     |LUT4   |   575|
|6     |LUT5   |  1191|
|7     |LUT6   |  4684|
|8     |MUXF7  |  1142|
|9     |FDCE   |  1605|
|10    |FDPE   |     1|
|11    |FDRE   |  2920|
|12    |FDSE   |    17|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           | 12801|
|2     |  inst                              |sha3_1003_tIP1_v1_0        | 12800|
|3     |    sha3_1003_tIP1_v1_0_S0_AXI_inst |sha3_1003_tIP1_v1_0_S0_AXI | 12796|
|4     |      u_shake_top                   |shake_top                  | 10649|
|5     |        keccak_top                  |keccak_top                 |  9173|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:23 ; elapsed = 00:04:43 . Memory (MB): peak = 1652.188 ; gain = 887.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:35 ; elapsed = 00:04:31 . Memory (MB): peak = 1652.188 ; gain = 755.984
Synthesis Optimization Complete : Time (s): cpu = 00:04:23 ; elapsed = 00:04:44 . Memory (MB): peak = 1652.188 ; gain = 887.672
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.311 . Memory (MB): peak = 1652.188 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1652.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:42 ; elapsed = 00:05:07 . Memory (MB): peak = 1652.188 ; gain = 1182.297
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1652.188 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/fpga/shakelite2_save/shakelite2_save.runs/cpu_sha3_1003_tIP1_0_0_synth_1/cpu_sha3_1003_tIP1_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1652.188 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1652.188 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cpu_sha3_1003_tIP1_0_0, cache-ID = 1cd729f7dbe03acd
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1652.188 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/fpga/shakelite2_save/shakelite2_save.runs/cpu_sha3_1003_tIP1_0_0_synth_1/cpu_sha3_1003_tIP1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_sha3_1003_tIP1_0_0_utilization_synth.rpt -pb cpu_sha3_1003_tIP1_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1652.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 11 11:56:05 2025...
