Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr 28 19:46:42 2019
| Host         : DESKTOP-RTRUIMN running 64-bit major release  (build 9200)
| Command      : report_methodology -file divux16_wrapper_methodology_drc_routed.rpt -pb divux16_wrapper_methodology_drc_routed.pb -rpx divux16_wrapper_methodology_drc_routed.rpx
| Design       : divux16_wrapper
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 56
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 39         |
| TIMING-18 | Warning  | Missing input or output delay | 17         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.807 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[14]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -10.444 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[11]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -13.702 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[10]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -16.645 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[9]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -19.232 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[8]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -21.983 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[7]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -24.420 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[6]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -27.483 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[5]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -30.229 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[4]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -33.345 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[3]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -36.600 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[2]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -39.317 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[1]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -4.796 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[13]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -42.050 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[0]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -42.083 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[22]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -42.091 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[6]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -42.091 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[8]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -42.095 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[20]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -42.098 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[11]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -42.110 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[13]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -42.152 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[14]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -42.156 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[23]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -42.203 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[15]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -42.268 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[12]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -42.269 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[16]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -42.274 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[21]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -42.280 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[18]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -42.380 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[10]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -42.387 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[5]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -42.389 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[17]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -42.417 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[19]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -42.417 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[4]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -42.418 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[1]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -42.422 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[9]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -42.423 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[2]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -42.434 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[7]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -42.544 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[0]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -42.547 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Remainder_reg[3]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -7.471 ns between divux16_i/divu_0/inst/busy_reg/C (clocked by clk_out1_divux16_clk_wiz_0_0) and divux16_i/divu_0/inst/Quotient_reg[12]/D (clocked by clk_out1_divux16_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on busy relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on q[0] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on q[10] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on q[11] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on q[12] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on q[13] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on q[14] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on q[15] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on q[1] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on q[2] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on q[3] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on q[4] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on q[5] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on q[6] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on q[7] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on q[8] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on q[9] relative to clock(s) clk_in1
Related violations: <none>


