# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CSC340Lab5.srcs/sources_1/new/adder8bit.v" \
"../../../../CSC340Lab5.srcs/sources_1/new/fulladder.v" \
"../../../../CSC340Lab5.srcs/sim_1/new/adder8bitTEST.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
