
*** Running vivado
    with args -log design_1_i2cSlave_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_i2cSlave_1_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_i2cSlave_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1840.383 ; gain = 89.984 ; free physical = 14200 ; free virtual = 15927
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_i2cSlave_1_0
Command: synth_design -top design_1_i2cSlave_1_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9487
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'addr_cnt_w', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:294]
INFO: [Synth 8-11241] undeclared symbol 'wren_w', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:295]
INFO: [Synth 8-11241] undeclared symbol 'data_in_w', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:296]
INFO: [Synth 8-11241] undeclared symbol 'data_valid_w', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:297]
INFO: [Synth 8-11241] undeclared symbol 'r0', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:298]
INFO: [Synth 8-11241] undeclared symbol 'r1', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:299]
INFO: [Synth 8-11241] undeclared symbol 'r2', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:300]
INFO: [Synth 8-11241] undeclared symbol 'r3', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:301]
INFO: [Synth 8-11241] undeclared symbol 'r4', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:302]
INFO: [Synth 8-11241] undeclared symbol 'r5', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:303]
INFO: [Synth 8-11241] undeclared symbol 'r6', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:304]
INFO: [Synth 8-11241] undeclared symbol 'r7', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:305]
INFO: [Synth 8-11241] undeclared symbol 'reset_reg_w', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:306]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3057.684 ; gain = 236.754 ; free physical = 11323 ; free virtual = 13113
Synthesis current peak Physical Memory [PSS] (MB): peak = 2264.230; parent = 2121.668; children = 142.562
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4081.488; parent = 3063.625; children = 1017.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_i2cSlave_1_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2cSlave_1_0/synth/design_1_i2cSlave_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'i2cSlave' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:48]
INFO: [Synth 8-6157] synthesizing module 'registerInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/registerInterface.v:50]
INFO: [Synth 8-6155] done synthesizing module 'registerInterface' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/registerInterface.v:50]
WARNING: [Synth 8-689] width (1) of port connection 'addr_cnt_w' does not match port width (8) of module 'registerInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:294]
WARNING: [Synth 8-689] width (1) of port connection 'wren_w' does not match port width (2) of module 'registerInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:295]
WARNING: [Synth 8-689] width (1) of port connection 'data_in_w' does not match port width (8) of module 'registerInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:296]
WARNING: [Synth 8-689] width (1) of port connection 'r0' does not match port width (8) of module 'registerInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:298]
WARNING: [Synth 8-689] width (1) of port connection 'r1' does not match port width (8) of module 'registerInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:299]
WARNING: [Synth 8-689] width (1) of port connection 'r2' does not match port width (8) of module 'registerInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:300]
WARNING: [Synth 8-689] width (1) of port connection 'r3' does not match port width (8) of module 'registerInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:301]
WARNING: [Synth 8-689] width (1) of port connection 'r4' does not match port width (8) of module 'registerInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:302]
WARNING: [Synth 8-689] width (1) of port connection 'r5' does not match port width (8) of module 'registerInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:303]
WARNING: [Synth 8-689] width (1) of port connection 'r6' does not match port width (8) of module 'registerInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:304]
WARNING: [Synth 8-689] width (1) of port connection 'r7' does not match port width (8) of module 'registerInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:305]
INFO: [Synth 8-6157] synthesizing module 'serialInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/serialInterface.v:58]
WARNING: [Synth 8-567] referenced signal 'i2c_addr_crate' should be on the sensitivity list [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/serialInterface.v:142]
INFO: [Synth 8-6155] done synthesizing module 'serialInterface' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/serialInterface.v:58]
WARNING: [Synth 8-7071] port 'addr_detected' of module 'serialInterface' is unconnected for instance 'u_serialInterface' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:309]
WARNING: [Synth 8-7023] instance 'u_serialInterface' of module 'serialInterface' has 16 connections declared, but only 15 given [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:309]
INFO: [Synth 8-6155] done synthesizing module 'i2cSlave' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:48]
INFO: [Synth 8-6155] done synthesizing module 'design_1_i2cSlave_1_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_i2cSlave_1_0/synth/design_1_i2cSlave_1_0.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_registerInterface'. This will prevent further optimization [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/i2cSlave.v:282]
WARNING: [Synth 8-3848] Net addr_detected in module/entity serialInterface does not have driver. [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/serialInterface.v:88]
WARNING: [Synth 8-7129] Port addr_detected in module serialInterface is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[31] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[30] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[29] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[28] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[27] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[26] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[25] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[24] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[23] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[22] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[21] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[20] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[19] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[18] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[17] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[16] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[15] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[14] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[13] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[12] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[11] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[10] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[9] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[8] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[7] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[6] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[5] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[4] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[3] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[2] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[1] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[0] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[12] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[11] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[10] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[9] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[8] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[1] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[0] in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_clk in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_rst in module i2cSlave is either unconnected or has no load
WARNING: [Synth 8-7129] Port hardware_address[7] in module i2cSlave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3147.684 ; gain = 326.754 ; free physical = 11280 ; free virtual = 13064
Synthesis current peak Physical Memory [PSS] (MB): peak = 2264.230; parent = 2121.668; children = 142.845
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4165.551; parent = 3147.688; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3165.496 ; gain = 344.566 ; free physical = 11240 ; free virtual = 13025
Synthesis current peak Physical Memory [PSS] (MB): peak = 2264.230; parent = 2121.668; children = 142.845
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4183.363; parent = 3165.500; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3165.496 ; gain = 344.566 ; free physical = 11246 ; free virtual = 13031
Synthesis current peak Physical Memory [PSS] (MB): peak = 2264.230; parent = 2121.668; children = 142.845
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4183.363; parent = 3165.500; children = 1017.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3171.434 ; gain = 0.000 ; free physical = 11090 ; free virtual = 12893
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3238.434 ; gain = 0.000 ; free physical = 10717 ; free virtual = 12513
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3261.246 ; gain = 22.812 ; free physical = 10700 ; free virtual = 12497
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3261.246 ; gain = 440.316 ; free physical = 13296 ; free virtual = 15080
Synthesis current peak Physical Memory [PSS] (MB): peak = 2264.230; parent = 2121.668; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.098; parent = 3229.234; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3261.246 ; gain = 440.316 ; free physical = 13309 ; free virtual = 15092
Synthesis current peak Physical Memory [PSS] (MB): peak = 2264.230; parent = 2121.668; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.098; parent = 3229.234; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3261.246 ; gain = 440.316 ; free physical = 13292 ; free virtual = 15076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2264.230; parent = 2121.668; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.098; parent = 3229.234; children = 1017.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_SISt_reg' in module 'serialInterface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0000 |                             0000
                 iSTATE6 |                             0001 |                             0001
                 iSTATE2 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                  iSTATE |                             0100 |                             0100
                iSTATE14 |                             0101 |                             0101
                iSTATE10 |                             0110 |                             0110
                iSTATE11 |                             0111 |                             1000
                 iSTATE9 |                             1000 |                             0111
                iSTATE12 |                             1001 |                             1111
                 iSTATE3 |                             1010 |                             1011
                 iSTATE5 |                             1011 |                             1010
                 iSTATE8 |                             1100 |                             1001
                iSTATE13 |                             1101 |                             1110
                 iSTATE1 |                             1110 |                             1101
                 iSTATE4 |                             1111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_SISt_reg' using encoding 'sequential' in module 'serialInterface'
WARNING: [Synth 8-327] inferring latch for variable 'i2c_addr_received_reg' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.srcs/sources_1/imports/bd_rtl/i2c_slave/serialInterface.v:296]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3261.246 ; gain = 440.316 ; free physical = 13056 ; free virtual = 14840
Synthesis current peak Physical Memory [PSS] (MB): peak = 2264.230; parent = 2121.668; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.098; parent = 3229.234; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 4     
	  64 Input  512 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 3     
	  16 Input    8 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 2     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	  16 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 24    
	   6 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port rx_scl_o driven by constant 1
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port rx_scl_t driven by constant 1
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_i2cSlave_1_0 has port bram_rddata[8] driven by constant 0
WARNING: [Synth 8-7129] Port bram_wrdata[31] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[30] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[29] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[28] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[27] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[26] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[25] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[24] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[23] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[22] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[21] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[20] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[19] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[18] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[17] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[16] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[15] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[14] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[13] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[12] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[11] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[10] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[9] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[8] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[7] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[6] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[5] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[4] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[3] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[2] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[1] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_wrdata[0] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[12] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[11] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[10] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[9] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[8] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[1] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_addr[0] in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_clk in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_rst in module design_1_i2cSlave_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hardware_address[7] in module design_1_i2cSlave_1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3261.246 ; gain = 440.316 ; free physical = 12106 ; free virtual = 13900
Synthesis current peak Physical Memory [PSS] (MB): peak = 2264.230; parent = 2121.668; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.098; parent = 3229.234; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3695.465 ; gain = 874.535 ; free physical = 10770 ; free virtual = 12599
Synthesis current peak Physical Memory [PSS] (MB): peak = 2820.006; parent = 2679.688; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4713.332; parent = 3695.469; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3696.465 ; gain = 875.535 ; free physical = 10760 ; free virtual = 12589
Synthesis current peak Physical Memory [PSS] (MB): peak = 2820.194; parent = 2680.107; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4714.332; parent = 3696.469; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3725.520 ; gain = 904.590 ; free physical = 10729 ; free virtual = 12572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.040; parent = 2682.011; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4743.387; parent = 3725.523; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 3725.520 ; gain = 904.590 ; free physical = 9933 ; free virtual = 11762
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.040; parent = 2682.011; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4743.387; parent = 3725.523; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 3725.520 ; gain = 904.590 ; free physical = 9949 ; free virtual = 11778
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.040; parent = 2682.011; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4743.387; parent = 3725.523; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 3725.520 ; gain = 904.590 ; free physical = 9933 ; free virtual = 11762
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.040; parent = 2682.011; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4743.387; parent = 3725.523; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 3725.520 ; gain = 904.590 ; free physical = 9916 ; free virtual = 11745
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.040; parent = 2682.011; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4743.387; parent = 3725.523; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3725.520 ; gain = 904.590 ; free physical = 9906 ; free virtual = 11735
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.040; parent = 2682.011; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4743.387; parent = 3725.523; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3725.520 ; gain = 904.590 ; free physical = 9864 ; free virtual = 11693
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.040; parent = 2682.011; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4743.387; parent = 3725.523; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|registerInterface     | reset_r_reg[7]          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_i2cSlave_1_0 | inst/sclDelayed_reg[19] | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|design_1_i2cSlave_1_0 | inst/sdaDelayed_reg[6]  | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY8  |     3|
|2     |LUT1    |     4|
|3     |LUT2    |    27|
|4     |LUT3    |    17|
|5     |LUT4    |    89|
|6     |LUT5    |    31|
|7     |LUT6    |   240|
|8     |MUXF7   |    64|
|9     |MUXF8   |    32|
|10    |SRL16E  |     2|
|11    |SRLC32E |     1|
|12    |FDRE    |   601|
|13    |FDSE    |    65|
|14    |LD      |     7|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3725.520 ; gain = 904.590 ; free physical = 9868 ; free virtual = 11697
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.040; parent = 2682.011; children = 144.347
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4743.387; parent = 3725.523; children = 1017.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3725.520 ; gain = 808.840 ; free physical = 9894 ; free virtual = 11723
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3725.527 ; gain = 904.590 ; free physical = 9879 ; free virtual = 11708
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3725.527 ; gain = 0.000 ; free physical = 9920 ; free virtual = 11749
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3777.281 ; gain = 0.000 ; free physical = 9986 ; free virtual = 11815
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

Synth Design complete, checksum: 31bd7d77
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3777.281 ; gain = 1869.695 ; free physical = 10175 ; free virtual = 12005
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_i2cSlave_1_0_synth_1/design_1_i2cSlave_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_i2cSlave_1_0, cache-ID = d4c3227996f66a51
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_i2cSlave_1_0_synth_1/design_1_i2cSlave_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_i2cSlave_1_0_utilization_synth.rpt -pb design_1_i2cSlave_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 18:45:16 2023...
