// Seed: 329787968
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  integer [-1 : 1] id_13 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd97,
    parameter id_8  = 32'd0
) (
    input supply1 id_0,
    output uwire id_1,
    input tri id_2,
    output wor id_3
    , _id_8,
    input tri0 id_4,
    input wand id_5,
    output uwire id_6
);
  logic id_9;
  logic [7:0][-1 : 1] id_10;
  assign {id_0 - id_4, -1, id_2, -1'b0} = 1;
  wire id_11;
  wire _id_12;
  assign id_9[id_8] = 1;
  wire [id_12 : -1] id_13;
  module_0 modCall_1 (
      id_11,
      id_13,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_13,
      id_11,
      id_13,
      id_11
  );
  assign id_10[-1] = id_8;
endmodule
