INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/traffic light control/traffic light control.srcs/sources_1/new/tlc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/traffic light control/traffic light control.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
