#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011ECD30 .scope module, "SHIFTLEFT2" "SHIFTLEFT2" 2 151;
 .timescale -9 -12;
v011E4320_0 .net *"_s1", 29 0, L_0122E260; 1 drivers
v011E3FB0_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v01225368_0 .net "in", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01225680_0 .net "out", 31 0, L_0122E2B8; 1 drivers
L_0122E260 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 30;
L_0122E2B8 .concat [ 2 30 0 0], C4<00>, L_0122E260;
S_011ECFD8 .scope module, "tb_verify_forwarding" "tb_verify_forwarding" 3 3;
 .timescale -9 -12;
L_01235F30 .functor BUFZ 32, v0122BA10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0122E158_0 .var "clk", 0 0;
v0122E6D8_0 .var/i "cycle", 31 0;
v0122E730_0 .var/i "errors", 31 0;
v0122E418_0 .net "id_inst", 31 0, L_01235F30; 1 drivers
v0122E788_0 .var "inst_mnemonic", 48 1;
v0122E208_0 .var "reset", 0 0;
E_011DF148 .event edge, v0122E418_0;
S_011DD1C0 .scope task, "write_imem" "write_imem" 3 21, 3 21, S_011ECFD8;
 .timescale -9 -12;
v0122E7E0_0 .var/i "addr", 31 0;
v0122E680_0 .var "val", 31 0;
TD_tb_verify_forwarding.write_imem ;
    %load/v 8, v0122E680_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %load/vp0/s 16, v0122E7E0_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0122C180, 8, 8;
t_0 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.0, 4;
    %load/x1p 8, v0122E680_0, 8;
    %jmp T_0.1;
T_0.0 ;
    %mov 8, 2, 8;
T_0.1 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0/s 16, v0122E7E0_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0122C180, 8, 8;
t_1 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.2, 4;
    %load/x1p 8, v0122E680_0, 8;
    %jmp T_0.3;
T_0.2 ;
    %mov 8, 2, 8;
T_0.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0/s 16, v0122E7E0_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0122C180, 8, 8;
t_2 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %load/x1p 8, v0122E680_0, 8;
    %jmp T_0.5;
T_0.4 ;
    %mov 8, 2, 8;
T_0.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0/s 16, v0122E7E0_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0122C180, 8, 8;
t_3 ;
    %end;
S_011ED1F8 .scope module, "dut" "TOP_MODULE" 3 6, 4 1, S_011ECFD8;
 .timescale -9 -12;
L_012305B8 .functor OR 1, v01228EF0_0, v01228FA0_0, C4<0>, C4<0>;
L_011F0F88 .functor OR 1, v01228C30_0, v01228AD0_0, C4<0>, C4<0>;
L_011F1340 .functor OR 1, v01228E98_0, v01228BD8_0, C4<0>, C4<0>;
L_01233180 .functor AND 1, v01229D50_0, L_0122F138, C4<1>, C4<1>;
L_012331B8 .functor OR 1, v01229AE8_0, L_01233180, C4<0>, C4<0>;
v0122C7B0_0 .net "clk", 0 0, v0122E158_0; 1 drivers
v0122C808_0 .net "reset", 0 0, v0122E208_0; 1 drivers
v0122C5F8_0 .net "w_alu_op_cu", 2 0, v0122A430_0; 1 drivers
v0122C910_0 .net "w_alu_op_ex", 2 0, v01227B28_0; 1 drivers
v0122C6A8_0 .net "w_alu_op_hz", 2 0, L_0122F5B0; 1 drivers
v0122C700_0 .net "w_alu_result", 31 0, v01226630_0; 1 drivers
v0122C860_0 .net "w_alu_result_mem", 31 0, v01226738_0; 1 drivers
v0122C968_0 .net "w_alu_result_wb", 31 0, v01225730_0; 1 drivers
v0122C9C0_0 .net "w_alu_src_cu", 0 0, v0122A4E0_0; 1 drivers
v0122CA18_0 .net "w_alu_src_ex", 0 0, v01227FF8_0; 1 drivers
v0122C758_0 .net "w_alu_src_hz", 0 0, L_0122EE20; 1 drivers
v0122CA70_0 .net "w_branch_cu", 0 0, v01229D50_0; 1 drivers
v0122CFD0_0 .net "w_branch_taken", 0 0, L_01233180; 1 drivers
v0122CC60_0 .net "w_equal", 0 0, L_0122F138; 1 drivers
v0122D0D8_0 .net "w_flush", 0 0, L_01230468; 1 drivers
v0122D238_0 .net "w_forwardA", 1 0, v01227528_0; 1 drivers
v0122D448_0 .net "w_forwardB", 1 0, v01227580_0; 1 drivers
v0122CB00_0 .net "w_forwardC", 1 0, v012272C0_0; 1 drivers
v0122CBB0_0 .net "w_forwardD", 1 0, v012277E8_0; 1 drivers
v0122CB58_0 .net "w_ifid_stall", 0 0, L_011F0F88; 1 drivers
v0122D398_0 .net "w_ifid_stall_ctrl", 0 0, v01228AD0_0; 1 drivers
v0122CC08_0 .net "w_ifid_stall_data", 0 0, v01228C30_0; 1 drivers
v0122D1E0_0 .net "w_imm16", 15 0, L_0122E520; 1 drivers
v0122CCB8_0 .net "w_imm32", 31 0, L_0122F4A8; 1 drivers
v0122D188_0 .net "w_imm32_ex", 31 0, v012281B0_0; 1 drivers
v0122CE18_0 .net "w_instr_id", 31 0, v0122BA10_0; 1 drivers
v0122CE70_0 .net "w_instr_if", 31 0, L_0122EF28; 1 drivers
v0122CD10_0 .net "w_jump_cu", 0 0, v01229AE8_0; 1 drivers
v0122D4A0_0 .net "w_mem_read_cu", 0 0, v01229E00_0; 1 drivers
v0122CEC8_0 .net "w_mem_read_data", 31 0, L_012343B0; 1 drivers
v0122D550_0 .net "w_mem_read_ex", 0 0, v01227AD0_0; 1 drivers
v0122D3F0_0 .net "w_mem_read_hz", 0 0, L_0122EB08; 1 drivers
v0122D5A8_0 .net "w_mem_read_mem", 0 0, v012269F8_0; 1 drivers
v0122D290_0 .net "w_mem_to_reg_cu", 0 0, v01229EB0_0; 1 drivers
v0122D130_0 .net "w_mem_to_reg_ex", 0 0, v01227F48_0; 1 drivers
v0122D2E8_0 .net "w_mem_to_reg_hz", 0 0, L_0122F8C8; 1 drivers
v0122CD68_0 .net "w_mem_to_reg_mem", 0 0, v01226478_0; 1 drivers
v0122D4F8_0 .net "w_mem_to_reg_wb", 0 0, v01225D60_0; 1 drivers
v0122CDC0_0 .net "w_mem_write_cu", 0 0, v01229F08_0; 1 drivers
v0122CF20_0 .net "w_mem_write_ex", 0 0, v01228158_0; 1 drivers
v0122D340_0 .net "w_mem_write_hz", 0 0, L_0122F9D0; 1 drivers
v0122CF78_0 .net "w_mem_write_mem", 0 0, v01226840_0; 1 drivers
v0122D028_0 .net "w_mux_control_hazard", 0 0, L_011F1340; 1 drivers
v0122D080_0 .net "w_mux_hz_ctrl", 0 0, v01228BD8_0; 1 drivers
v0122D600_0 .net "w_mux_hz_data", 0 0, v01228E98_0; 1 drivers
v0122D918_0 .net "w_opcode", 5 0, L_0122EA48; 1 drivers
v0122D9C8_0 .net "w_pc_cur", 31 0, v0122C1D8_0; 1 drivers
v0122DE40_0 .net "w_pc_decode", 31 0, L_0122EC10; 1 drivers
v0122D708_0 .net "w_pc_in", 31 0, L_0122E9F0; 1 drivers
v0122D6B0_0 .net "w_pc_next_id", 31 0, v0122B5F0_0; 1 drivers
v0122DA78_0 .net "w_pc_next_if", 31 0, v0122BD08_0; 1 drivers
v0122E0A8_0 .net "w_pc_src", 0 0, L_012331B8; 1 drivers
v0122DC30_0 .net "w_pc_stall", 0 0, L_012305B8; 1 drivers
v0122DE98_0 .net "w_pc_stall_ctrl", 0 0, v01228FA0_0; 1 drivers
v0122E050_0 .net "w_pc_stall_data", 0 0, v01228EF0_0; 1 drivers
v0122DA20_0 .net "w_rd", 4 0, L_0122E890; 1 drivers
v0122DB28_0 .net "w_rd1", 31 0, L_0122ED18; 1 drivers
v0122D658_0 .net "w_rd1_ex", 31 0, v01228310_0; 1 drivers
v0122DD38_0 .net "w_rd2", 31 0, L_0122EE78; 1 drivers
v0122D760_0 .net "w_rd2_ex", 31 0, v01227C88_0; 1 drivers
v0122DC88_0 .net "w_rd_ex", 4 0, v012282B8_0; 1 drivers
v0122D7B8_0 .net "w_read_data_wb", 31 0, v01225C00_0; 1 drivers
v0122D810_0 .net "w_reg_dst_cu", 0 0, v0122AE08_0; 1 drivers
v0122DAD0_0 .net "w_reg_dst_ex", 0 0, v01227DE8_0; 1 drivers
v0122DEF0_0 .net "w_reg_dst_hz", 0 0, L_0122F500; 1 drivers
v0122DB80_0 .net "w_reg_write_cu", 0 0, v0122AAF0_0; 1 drivers
v0122D8C0_0 .net "w_reg_write_ex", 0 0, v01227E98_0; 1 drivers
v0122DBD8_0 .net "w_reg_write_hz", 0 0, L_0122FA80; 1 drivers
v0122D868_0 .net "w_reg_write_mem", 0 0, v01226790_0; 1 drivers
v0122D970_0 .net "w_reg_write_wb", 0 0, v012252B8_0; 1 drivers
v0122DCE0_0 .net "w_rs", 4 0, L_0122E838; 1 drivers
v0122DD90_0 .net "w_rs_ex", 4 0, v01228050_0; 1 drivers
v0122DDE8_0 .net "w_rt", 4 0, L_0122E310; 1 drivers
v0122DF48_0 .net "w_rt_ex", 4 0, v012284C8_0; 1 drivers
v0122DFA0_0 .net "w_wb_write_data", 31 0, L_01234250; 1 drivers
v0122DFF8_0 .net "w_write_data_ex", 31 0, L_01232DC8; 1 drivers
v0122E628_0 .net "w_write_data_mem", 31 0, v01226D68_0; 1 drivers
v0122E1B0_0 .net "w_write_reg_ex", 4 0, L_0122F7C0; 1 drivers
v0122E5D0_0 .net "w_write_reg_mem", 4 0, v01226C08_0; 1 drivers
v0122E578_0 .net "w_write_reg_wb", 4 0, v012259F0_0; 1 drivers
L_0122EA48 .part v0122BA10_0, 26, 6;
L_0122E838 .part v0122BA10_0, 21, 5;
L_0122E310 .part v0122BA10_0, 16, 5;
L_0122E890 .part v0122BA10_0, 11, 5;
L_0122E520 .part v0122BA10_0, 0, 16;
S_011DD0B0 .scope module, "mux_pc_unit" "MUX_PC" 4 122, 5 1, S_011ED1F8;
 .timescale -9 -12;
v0122C2E0_0 .alias "pc", 31 0, v0122D708_0;
v0122C338_0 .alias "pc_decode", 31 0, v0122DE40_0;
v0122C8B8_0 .alias "pc_next", 31 0, v0122DA78_0;
v0122C650_0 .alias "pc_src", 0 0, v0122E0A8_0;
L_0122E9F0 .functor MUXZ 32, v0122BD08_0, L_0122EC10, L_012331B8, C4<>;
S_011DCE90 .scope module, "pc_unit" "PC" 4 132, 5 11, S_011ED1F8;
 .timescale -9 -12;
v0122C1D8_0 .var "PC_pc", 31 0;
v0122BD60_0 .alias "clk", 0 0, v0122C7B0_0;
v0122C230_0 .alias "pc", 31 0, v0122D708_0;
v0122BE68_0 .alias "reset", 0 0, v0122C808_0;
v0122BFC8_0 .alias "stall", 0 0, v0122DC30_0;
S_011DCC70 .scope module, "pc_add_4" "PC_Add_4" 4 143, 5 51, S_011ED1F8;
 .timescale -9 -12;
v0122BF70_0 .alias "PC_pc", 31 0, v0122D9C8_0;
v0122BD08_0 .var "pc_next", 31 0;
E_011DFB88 .event edge, v0122C498_0;
S_011DD8A8 .scope module, "instr_mem" "INSTRUCTION_MEMORY" 4 151, 5 33, S_011ED1F8;
 .timescale -9 -12;
P_011DF84C .param/l "MEM_SIZE" 5 38, +C4<010000000000>;
v0122C498_0 .alias "PC_pc", 31 0, v0122D9C8_0;
v0122C288_0 .net *"_s0", 7 0, L_0122E8E8; 1 drivers
v0122C5A0_0 .net *"_s10", 7 0, L_0122E368; 1 drivers
v0122C128_0 .net *"_s12", 2 0, C4<010>; 1 drivers
v0122BBA8_0 .net *"_s16", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0122BC00_0 .net *"_s17", 31 0, L_0122E3C0; 1 drivers
v0122C4F0_0 .net *"_s18", 31 0, L_0122E100; 1 drivers
v0122C548_0 .net *"_s2", 2 0, C4<011>; 1 drivers
v0122C390_0 .net *"_s20", 7 0, L_0122E470; 1 drivers
v0122BB50_0 .net *"_s22", 1 0, C4<01>; 1 drivers
v0122BCB0_0 .net *"_s26", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0122BC58_0 .net *"_s27", 31 0, L_0122E4C8; 1 drivers
v0122BDB8_0 .net *"_s28", 31 0, L_0122EFD8; 1 drivers
v0122BE10_0 .net *"_s30", 7 0, L_0122EC68; 1 drivers
v0122BF18_0 .net *"_s6", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0122BEC0_0 .net *"_s7", 31 0, L_0122E940; 1 drivers
v0122C440_0 .net *"_s8", 31 0, L_0122E998; 1 drivers
v0122BAF8_0 .alias "instruction", 31 0, v0122CE70_0;
v0122C180 .array "memory", 1023 0, 7 0;
L_0122E8E8 .array/port v0122C180, L_0122E998;
L_0122E940 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_0122E998 .arith/sum 32, v0122C1D8_0, L_0122E940;
L_0122E368 .array/port v0122C180, L_0122E100;
L_0122E3C0 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_0122E100 .arith/sum 32, v0122C1D8_0, L_0122E3C0;
L_0122E470 .array/port v0122C180, L_0122EFD8;
L_0122E4C8 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_0122EFD8 .arith/sum 32, v0122C1D8_0, L_0122E4C8;
L_0122EC68 .array/port v0122C180, v0122C1D8_0;
L_0122EF28 .concat [ 8 8 8 8], L_0122EC68, L_0122E470, L_0122E368, L_0122E8E8;
S_011DD710 .scope module, "if_id_reg" "IF_ID_REGISTER" 4 159, 6 13, S_011ED1F8;
 .timescale -9 -12;
v0122B9B8_0 .alias "clk", 0 0, v0122C7B0_0;
v0122B800_0 .alias "flush", 0 0, v0122D0D8_0;
v0122BA10_0 .var "instruction", 31 0;
v0122BA68_0 .alias "instruction_in", 31 0, v0122CE70_0;
v0122B5F0_0 .var "pc_next", 31 0;
v0122C0D0_0 .alias "pc_next_in", 31 0, v0122DA78_0;
v0122C020_0 .alias "reset", 0 0, v0122C808_0;
v0122C3E8_0 .alias "stall", 0 0, v0122CB58_0;
S_011DDB50 .scope module, "big_register" "BIG_REGISTER" 4 173, 2 67, S_011ED1F8;
 .timescale -9 -12;
v0122AE60_0 .alias "EX_MEM_value", 31 0, v0122C860_0;
v0122B120_0 .alias "MEM_WB_value", 31 0, v0122DFA0_0;
v0122B178_0 .net *"_s0", 1 0, C4<10>; 1 drivers
v0122AD00_0 .net *"_s12", 1 0, C4<10>; 1 drivers
v0122B330_0 .net *"_s14", 0 0, L_0122F2F0; 1 drivers
v0122AEB8_0 .net *"_s16", 1 0, C4<01>; 1 drivers
v0122AD58_0 .net *"_s18", 0 0, L_0122F1E8; 1 drivers
v0122B280_0 .net *"_s2", 0 0, L_0122F030; 1 drivers
v0122AFC0_0 .net *"_s20", 31 0, L_0122EB60; 1 drivers
v0122B388_0 .net *"_s4", 1 0, C4<01>; 1 drivers
v0122B3E0_0 .net *"_s6", 0 0, L_0122F088; 1 drivers
v0122AF68_0 .net *"_s8", 31 0, L_0122EBB8; 1 drivers
v0122B540_0 .alias "clk", 0 0, v0122C7B0_0;
v0122ADB0_0 .alias "equal_after_forward", 0 0, v0122CC60_0;
v0122AF10_0 .alias "forwardC", 1 0, v0122CB00_0;
v0122B4E8_0 .alias "forwardD", 1 0, v0122CBB0_0;
v0122B490_0 .alias "id_op_a", 31 0, v0122DB28_0;
v0122B598_0 .alias "id_op_b", 31 0, v0122DD38_0;
v0122B6A0_0 .alias "reg_write_in", 0 0, v0122D970_0;
v0122B750_0 .alias "reset", 0 0, v0122C808_0;
v0122B858_0 .net "rf_equal", 0 0, L_0122F0E0; 1 drivers
v0122B8B0_0 .net "rf_rd1", 31 0, v0122ABA0_0; 1 drivers
v0122B908_0 .net "rf_rd2", 31 0, v0122ABF8_0; 1 drivers
v0122B960_0 .alias "rs_addr", 4 0, v0122DCE0_0;
v0122B6F8_0 .alias "rt_addr", 4 0, v0122DDE8_0;
v0122B7A8_0 .alias "write_addr", 4 0, v0122E578_0;
v0122B648_0 .alias "write_data", 31 0, v0122DFA0_0;
L_0122F030 .cmp/eq 2, v012272C0_0, C4<10>;
L_0122F088 .cmp/eq 2, v012272C0_0, C4<01>;
L_0122EBB8 .functor MUXZ 32, v0122ABA0_0, L_01234250, L_0122F088, C4<>;
L_0122ED18 .functor MUXZ 32, L_0122EBB8, v01226738_0, L_0122F030, C4<>;
L_0122F2F0 .cmp/eq 2, v012277E8_0, C4<10>;
L_0122F1E8 .cmp/eq 2, v012277E8_0, C4<01>;
L_0122EB60 .functor MUXZ 32, v0122ABF8_0, L_01234250, L_0122F1E8, C4<>;
L_0122EE78 .functor MUXZ 32, L_0122EB60, v01226738_0, L_0122F2F0, C4<>;
L_0122F138 .cmp/eq 32, L_0122ED18, L_0122EE78;
S_011DD688 .scope module, "u_rf" "REGISTER_FILE" 2 101, 2 9, S_011DDB50;
 .timescale -9 -12;
v0122B228_0 .alias "clk", 0 0, v0122C7B0_0;
v0122B438_0 .alias "equal", 0 0, v0122B858_0;
v0122AB48_0 .var/i "i", 31 0;
v0122ABA0_0 .var "read_data_1", 31 0;
v0122ABF8_0 .var "read_data_2", 31 0;
v0122B070_0 .alias "reg_write_in", 0 0, v0122D970_0;
v0122B018 .array "regs", 31 0, 31 0;
v0122B2D8_0 .alias "reset", 0 0, v0122C808_0;
v0122B0C8_0 .alias "rs_addr", 4 0, v0122DCE0_0;
v0122AC50_0 .alias "rt_addr", 4 0, v0122DDE8_0;
v0122ACA8_0 .alias "write_addr", 4 0, v0122E578_0;
v0122B1D0_0 .alias "write_data", 31 0, v0122DFA0_0;
E_011DFB48 .event posedge, v01225520_0;
L_0122F0E0 .cmp/eq 32, v0122ABA0_0, v0122ABF8_0;
S_011DCBE8 .scope module, "control_unit" "CONTROL_UNIT" 4 202, 7 1, S_011ED1F8;
 .timescale -9 -12;
P_01151C8C .param/l "R_Type" 7 21, C4<000000>;
P_01151CA0 .param/l "addi" 7 24, C4<001000>;
P_01151CB4 .param/l "andi" 7 26, C4<001100>;
P_01151CC8 .param/l "beq" 7 23, C4<000100>;
P_01151CDC .param/l "j" 7 22, C4<000010>;
P_01151CF0 .param/l "lui" 7 29, C4<001111>;
P_01151D04 .param/l "lw" 7 30, C4<100011>;
P_01151D18 .param/l "ori" 7 27, C4<001101>;
P_01151D2C .param/l "slti" 7 25, C4<001010>;
P_01151D40 .param/l "sw" 7 31, C4<101011>;
P_01151D54 .param/l "xori" 7 28, C4<001110>;
v0122A430_0 .var "alu_op", 2 0;
v0122A4E0_0 .var "alu_src", 0 0;
v01229D50_0 .var "branch", 0 0;
v01229AE8_0 .var "jump", 0 0;
v01229E00_0 .var "mem_read", 0 0;
v01229EB0_0 .var "mem_to_reg", 0 0;
v01229F08_0 .var "mem_write", 0 0;
v01229FB8_0 .alias "opcode", 5 0, v0122D918_0;
v0122A010_0 .var "pc_src", 0 0;
v0122AE08_0 .var "reg_dst", 0 0;
v0122AAF0_0 .var "reg_write", 0 0;
E_011DF908 .event edge, v01229FB8_0;
S_011DD820 .scope module, "flush_control" "FLUSHCONTROL" 4 218, 6 1, S_011ED1F8;
 .timescale -9 -12;
L_01230938 .functor AND 1, L_0122F138, v01229D50_0, C4<1>, C4<1>;
L_01230468 .functor OR 1, v01229AE8_0, L_01230938, C4<0>, C4<0>;
v0122A590_0 .net *"_s0", 0 0, L_01230938; 1 drivers
v0122A2D0_0 .alias "branch_flag", 0 0, v0122CA70_0;
v0122A220_0 .alias "flush", 0 0, v0122D0D8_0;
v0122A328_0 .alias "jump", 0 0, v0122CD10_0;
v01229F60_0 .alias "reg_equal_flag", 0 0, v0122CC60_0;
S_011DD2D0 .scope module, "top_decode_addr" "TOP_DECODE_ADDR" 4 228, 8 64, S_011ED1F8;
 .timescale -9 -12;
v01229E58_0 .alias "branch", 0 0, v0122CA70_0;
v0122A170_0 .net "branch_addr", 31 0, L_0122F3A0; 1 drivers
v01229CA0_0 .alias "instruction", 31 0, v0122CE18_0;
v0122A278_0 .alias "jump", 0 0, v0122CD10_0;
v0122A488_0 .net "jump_addr", 31 0, L_0122F450; 1 drivers
v01229CF8_0 .alias "pc_decode", 31 0, v0122DE40_0;
v0122A538_0 .alias "pc_next", 31 0, v0122D6B0_0;
L_0122EED0 .part v0122BA10_0, 0, 16;
L_0122ECC0 .part v0122BA10_0, 0, 26;
S_011DD468 .scope module, "u_branch_addr" "BRANCH_ADDR" 8 78, 8 6, S_011DD2D0;
 .timescale -9 -12;
v0122A3D8_0 .net *"_s1", 0 0, L_0122F240; 1 drivers
v01229C48_0 .net *"_s10", 1 0, C4<00>; 1 drivers
v0122A0C0_0 .net *"_s2", 15 0, L_0122F190; 1 drivers
v0122A068_0 .net *"_s6", 31 0, L_0122F348; 1 drivers
v0122A380_0 .net *"_s8", 29 0, L_0122F558; 1 drivers
v01229B40_0 .net "address", 15 0, L_0122EED0; 1 drivers
v01229BF0_0 .alias "branch_addr", 31 0, v0122A170_0;
v0122A118_0 .alias "pc_next", 31 0, v0122D6B0_0;
v0122A1C8_0 .net "signext_imm", 31 0, L_0122F298; 1 drivers
L_0122F240 .part L_0122EED0, 15, 1;
LS_0122F190_0_0 .concat [ 1 1 1 1], L_0122F240, L_0122F240, L_0122F240, L_0122F240;
LS_0122F190_0_4 .concat [ 1 1 1 1], L_0122F240, L_0122F240, L_0122F240, L_0122F240;
LS_0122F190_0_8 .concat [ 1 1 1 1], L_0122F240, L_0122F240, L_0122F240, L_0122F240;
LS_0122F190_0_12 .concat [ 1 1 1 1], L_0122F240, L_0122F240, L_0122F240, L_0122F240;
L_0122F190 .concat [ 4 4 4 4], LS_0122F190_0_0, LS_0122F190_0_4, LS_0122F190_0_8, LS_0122F190_0_12;
L_0122F298 .concat [ 16 16 0 0], L_0122EED0, L_0122F190;
L_0122F558 .part L_0122F298, 0, 30;
L_0122F348 .concat [ 2 30 0 0], C4<00>, L_0122F558;
L_0122F3A0 .arith/sum 32, v0122B5F0_0, L_0122F348;
S_011DCE08 .scope module, "u_jump_addr" "JUMP_ADDR" 8 85, 8 23, S_011DD2D0;
 .timescale -9 -12;
v0122A7F8_0 .net *"_s1", 3 0, L_0122F3F8; 1 drivers
v0122A958_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0122A9B0_0 .net "address", 25 0, L_0122ECC0; 1 drivers
v01229DA8_0 .alias "jump_addr", 31 0, v0122A488_0;
v01229B98_0 .alias "pc_next", 31 0, v0122D6B0_0;
L_0122F3F8 .part v0122B5F0_0, 28, 4;
L_0122F450 .concat [ 2 26 4 0], C4<00>, L_0122ECC0, L_0122F3F8;
S_011DDC60 .scope module, "u_mux_pc_decode" "MUX_PC_DECODE" 8 92, 8 38, S_011DD2D0;
 .timescale -9 -12;
v0122A8A8_0 .net *"_s0", 31 0, L_0122EF80; 1 drivers
v0122AA08_0 .alias "branch", 0 0, v0122CA70_0;
v0122A640_0 .alias "branch_addr", 31 0, v0122A170_0;
v0122A900_0 .alias "jump", 0 0, v0122CD10_0;
v0122A6F0_0 .alias "jump_addr", 31 0, v0122A488_0;
v0122A748_0 .alias "pc_decode", 31 0, v0122DE40_0;
v0122A7A0_0 .alias "pc_next", 31 0, v0122D6B0_0;
L_0122EF80 .functor MUXZ 32, v0122B5F0_0, L_0122F3A0, v01229D50_0, C4<>;
L_0122EC10 .functor MUXZ 32, L_0122EF80, L_0122F450, v01229AE8_0, C4<>;
S_011DE700 .scope module, "signextend" "SIGNEXTEND" 4 239, 2 141, S_011ED1F8;
 .timescale -9 -12;
v0122A850_0 .net *"_s1", 0 0, L_0122ED70; 1 drivers
v0122A5E8_0 .net *"_s2", 15 0, L_0122EDC8; 1 drivers
v0122AA60_0 .alias "in", 15 0, v0122D1E0_0;
v0122A698_0 .alias "out", 31 0, v0122CCB8_0;
L_0122ED70 .part L_0122E520, 15, 1;
LS_0122EDC8_0_0 .concat [ 1 1 1 1], L_0122ED70, L_0122ED70, L_0122ED70, L_0122ED70;
LS_0122EDC8_0_4 .concat [ 1 1 1 1], L_0122ED70, L_0122ED70, L_0122ED70, L_0122ED70;
LS_0122EDC8_0_8 .concat [ 1 1 1 1], L_0122ED70, L_0122ED70, L_0122ED70, L_0122ED70;
LS_0122EDC8_0_12 .concat [ 1 1 1 1], L_0122ED70, L_0122ED70, L_0122ED70, L_0122ED70;
L_0122EDC8 .concat [ 4 4 4 4], LS_0122EDC8_0_0, LS_0122EDC8_0_4, LS_0122EDC8_0_8, LS_0122EDC8_0_12;
L_0122F4A8 .concat [ 16 16 0 0], L_0122E520, L_0122EDC8;
S_011DE568 .scope module, "data_hazard_detection_unit" "DATA_HAZARD_DETECTION_UNIT" 4 247, 9 1, S_011ED1F8;
 .timescale -9 -12;
v01228DE8_0 .alias "ID_EX_mem_read", 0 0, v0122D550_0;
v01228E40_0 .net "ID_EX_rd", 4 0, C4<zzzzz>; 0 drivers
v01229208_0 .alias "ID_EX_rt", 4 0, v0122DF48_0;
v01228B28_0 .alias "IF_ID_rs", 4 0, v0122DCE0_0;
v01228B80_0 .alias "IF_ID_rt", 4 0, v0122DDE8_0;
v01228C30_0 .var "IF_ID_stall", 0 0;
v01228CE0_0 .net "branch", 0 0, C4<z>; 0 drivers
v01228E98_0 .var "mux_control_hazard", 0 0;
v01228EF0_0 .var "pc_stall", 0 0;
v01228F48_0 .net "reg_write", 0 0, C4<z>; 0 drivers
E_011DF688/0 .event edge, v01226528_0, v012262C0_0, v01227318_0, v01227688_0;
E_011DF688/1 .event edge, v01228CE0_0, v01228F48_0, v01228E40_0;
E_011DF688 .event/or E_011DF688/0, E_011DF688/1;
S_011DE128 .scope module, "control_hazard_detection_unit" "CONTROL_HAZARD_DETECTION_UNIT" 4 257, 9 47, S_011ED1F8;
 .timescale -9 -12;
v012290A8_0 .alias "ID_EX_rd", 4 0, v0122E1B0_0;
v01229100_0 .alias "IF_ID_rs", 4 0, v0122DCE0_0;
v012291B0_0 .alias "IF_ID_rt", 4 0, v0122DDE8_0;
v01228AD0_0 .var "IF_ID_stall", 0 0;
v01228FF8_0 .alias "branch", 0 0, v0122CA70_0;
v01228BD8_0 .var "mux_control_hazard", 0 0;
v01228FA0_0 .var "pc_stall", 0 0;
v01228D38_0 .alias "reg_write", 0 0, v0122D8C0_0;
E_011DFA28/0 .event edge, v01228FF8_0, v01226420_0, v012267E8_0, v01227318_0;
E_011DFA28/1 .event edge, v01227688_0;
E_011DFA28 .event/or E_011DFA28/0, E_011DFA28/1;
S_011DE0A0 .scope module, "mux_hazard_control" "MUX_HAZARD_CONTROL" 4 273, 10 1, S_011ED1F8;
 .timescale -9 -12;
v01227BD8_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v01227C30_0 .net *"_s12", 0 0, C4<0>; 1 drivers
v01227CE0_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v01227E40_0 .net *"_s20", 0 0, C4<0>; 1 drivers
v012285D0_0 .net *"_s24", 0 0, C4<0>; 1 drivers
v012289F0_0 .net *"_s4", 0 0, C4<0>; 1 drivers
v01228628_0 .net *"_s8", 2 0, C4<000>; 1 drivers
v01228940_0 .alias "alu_op", 2 0, v0122C6A8_0;
v012286D8_0 .alias "alu_op_in", 2 0, v0122C5F8_0;
v01228998_0 .alias "alu_src", 0 0, v0122C758_0;
v01228788_0 .alias "alu_src_in", 0 0, v0122C9C0_0;
v012287E0_0 .alias "mem_read", 0 0, v0122D3F0_0;
v01228838_0 .alias "mem_read_in", 0 0, v0122D4A0_0;
v01228890_0 .alias "mem_to_reg", 0 0, v0122D2E8_0;
v01228A48_0 .alias "mem_to_reg_in", 0 0, v0122D290_0;
v01228680_0 .alias "mem_write", 0 0, v0122D340_0;
v01228730_0 .alias "mem_write_in", 0 0, v0122CDC0_0;
v012288E8_0 .alias "reg_dst", 0 0, v0122DEF0_0;
v01228C88_0 .alias "reg_dst_in", 0 0, v0122D810_0;
v01228D90_0 .alias "reg_write", 0 0, v0122DBD8_0;
v01229050_0 .alias "reg_write_in", 0 0, v0122DB80_0;
v01229158_0 .alias "stall", 0 0, v0122D028_0;
L_0122F500 .functor MUXZ 1, v0122AE08_0, C4<0>, L_011F1340, C4<>;
L_0122EE20 .functor MUXZ 1, v0122A4E0_0, C4<0>, L_011F1340, C4<>;
L_0122F5B0 .functor MUXZ 3, v0122A430_0, C4<000>, L_011F1340, C4<>;
L_0122EB08 .functor MUXZ 1, v01229E00_0, C4<0>, L_011F1340, C4<>;
L_0122F9D0 .functor MUXZ 1, v01229F08_0, C4<0>, L_011F1340, C4<>;
L_0122FA80 .functor MUXZ 1, v0122AAF0_0, C4<0>, L_011F1340, C4<>;
L_0122F8C8 .functor MUXZ 1, v01229EB0_0, C4<0>, L_011F1340, C4<>;
S_011DDF08 .scope module, "id_ex_reg" "ID_EX_REGISTER" 4 296, 11 1, S_011ED1F8;
 .timescale -9 -12;
v01227B28_0 .var "alu_op", 2 0;
v01227D38_0 .alias "alu_op_in", 2 0, v0122C6A8_0;
v01227FF8_0 .var "alu_src", 0 0;
v01228208_0 .alias "alu_src_in", 0 0, v0122C758_0;
v01227EF0_0 .alias "clk", 0 0, v0122C7B0_0;
v012281B0_0 .var "ins_15_0", 31 0;
v012280A8_0 .alias "ins_15_0_in", 31 0, v0122CCB8_0;
v01227AD0_0 .var "mem_read", 0 0;
v01227B80_0 .alias "mem_read_in", 0 0, v0122D3F0_0;
v01227F48_0 .var "mem_to_reg", 0 0;
v01228100_0 .alias "mem_to_reg_in", 0 0, v0122D2E8_0;
v01228158_0 .var "mem_write", 0 0;
v01228260_0 .alias "mem_write_in", 0 0, v0122D340_0;
v012282B8_0 .var "rd", 4 0;
v01227D90_0 .alias "rd_in", 4 0, v0122DA20_0;
v01228310_0 .var "read_data_1", 31 0;
v01228368_0 .alias "read_data_1_in", 31 0, v0122DB28_0;
v01227C88_0 .var "read_data_2", 31 0;
v01228470_0 .alias "read_data_2_in", 31 0, v0122DD38_0;
v01227DE8_0 .var "reg_dst", 0 0;
v012283C0_0 .alias "reg_dst_in", 0 0, v0122DEF0_0;
v01227E98_0 .var "reg_write", 0 0;
v01227FA0_0 .alias "reg_write_in", 0 0, v0122DBD8_0;
v01228418_0 .alias "reset", 0 0, v0122C808_0;
v01228050_0 .var "rs", 4 0;
v01228578_0 .alias "rs_in", 4 0, v0122DCE0_0;
v012284C8_0 .var "rt", 4 0;
v01228520_0 .alias "rt_in", 4 0, v0122DDE8_0;
S_011DDCE8 .scope module, "forwarding_unit_data_hazard" "FORWARDING_UNIT_DATA_HAZARD" 4 332, 12 1, S_011ED1F8;
 .timescale -9 -12;
v01227898_0 .alias "EX_MEM_rd", 4 0, v0122E5D0_0;
v012278F0_0 .alias "EX_MEM_reg_write", 0 0, v0122D868_0;
v012279A0_0 .alias "ID_EX_rs", 4 0, v0122DD90_0;
v01227948_0 .alias "ID_EX_rt", 4 0, v0122DF48_0;
v01227478_0 .alias "MEM_WB_rd", 4 0, v0122E578_0;
v012274D0_0 .alias "MEM_WB_reg_write", 0 0, v0122D970_0;
v01227528_0 .var "forwardA", 1 0;
v01227580_0 .var "forwardB", 1 0;
E_011DF568/0 .event edge, v012255D0_0, v01225C58_0, v012279A0_0, v012252B8_0;
E_011DF568/1 .event edge, v012259F0_0, v012262C0_0;
E_011DF568 .event/or E_011DF568/0, E_011DF568/1;
S_011DE4E0 .scope module, "forwarding_unit_control_hazard" "FORWARDING_UNIT_CONTROL_HAZARD" 4 348, 12 49, S_011ED1F8;
 .timescale -9 -12;
v01227420_0 .alias "EX_MEM_rd", 4 0, v0122E5D0_0;
v012276E0_0 .alias "EX_MEM_reg_write", 0 0, v0122D868_0;
v01227318_0 .alias "IF_ID_rs", 4 0, v0122DCE0_0;
v01227688_0 .alias "IF_ID_rt", 4 0, v0122DDE8_0;
v01227370_0 .alias "MEM_WB_rd", 4 0, v0122E578_0;
v01227790_0 .alias "MEM_WB_reg_write", 0 0, v0122D970_0;
v012272C0_0 .var "forwardC", 1 0;
v012277E8_0 .var "forwardD", 1 0;
E_011DF5E8/0 .event edge, v012255D0_0, v01225C58_0, v01227318_0, v012252B8_0;
E_011DF5E8/1 .event edge, v012259F0_0, v01227688_0;
E_011DF5E8 .event/or E_011DF5E8/0, E_011DF5E8/1;
S_011EE2F8 .scope module, "alu_big_module" "ALU_BIG_MODULE" 4 368, 13 5, S_011ED1F8;
 .timescale -9 -12;
L_01232DC8 .functor BUFZ 32, L_0122F660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v01226CB8_0 .alias "EX_MEM_alu_result", 31 0, v0122C860_0;
v01226AA8_0 .alias "ForwardA", 1 0, v0122D238_0;
v01226B58_0 .alias "ForwardB", 1 0, v0122D448_0;
v01226BB0_0 .alias "MEM_WB_read_data", 31 0, v0122DFA0_0;
v01226D10_0 .net *"_s0", 1 0, C4<10>; 1 drivers
v01226FD0_0 .net *"_s12", 1 0, C4<10>; 1 drivers
v01227130_0 .net *"_s14", 0 0, L_0122F818; 1 drivers
v01227028_0 .net *"_s16", 1 0, C4<01>; 1 drivers
v01226E18_0 .net *"_s18", 0 0, L_0122F978; 1 drivers
v01226F78_0 .net *"_s2", 0 0, L_0122F870; 1 drivers
v01226E70_0 .net *"_s20", 31 0, L_0122FA28; 1 drivers
v01226EC8_0 .net *"_s4", 1 0, C4<01>; 1 drivers
v012271E0_0 .net *"_s6", 0 0, L_0122F920; 1 drivers
v01227238_0 .net *"_s8", 31 0, L_0122F710; 1 drivers
v01227080_0 .net "alu_in_a", 31 0, L_0122F608; 1 drivers
v01226DC0_0 .net "alu_in_b", 31 0, L_0122F6B8; 1 drivers
v01227188_0 .alias "alu_op", 2 0, v0122C910_0;
v01226F20_0 .alias "alu_result", 31 0, v0122C700_0;
v012270D8_0 .net "alu_sel_internal", 2 0, v01226948_0; 1 drivers
v01227840_0 .alias "alu_src", 0 0, v0122CA18_0;
v012273C8_0 .net "forward_b_out", 31 0, L_0122F660; 1 drivers
v012279F8_0 .alias "ins_15_0", 31 0, v0122D188_0;
v012275D8_0 .alias "read_data_1", 31 0, v0122D658_0;
v01227630_0 .alias "read_data_2", 31 0, v0122D760_0;
v01227738_0 .alias "write_data", 31 0, v0122DFF8_0;
L_0122F870 .cmp/eq 2, v01227528_0, C4<10>;
L_0122F920 .cmp/eq 2, v01227528_0, C4<01>;
L_0122F710 .functor MUXZ 32, v01228310_0, L_01234250, L_0122F920, C4<>;
L_0122F608 .functor MUXZ 32, L_0122F710, v01226738_0, L_0122F870, C4<>;
L_0122F818 .cmp/eq 2, v01227580_0, C4<10>;
L_0122F978 .cmp/eq 2, v01227580_0, C4<01>;
L_0122FA28 .functor MUXZ 32, v01227C88_0, L_01234250, L_0122F978, C4<>;
L_0122F660 .functor MUXZ 32, L_0122FA28, v01226738_0, L_0122F818, C4<>;
L_0122F6B8 .functor MUXZ 32, L_0122F660, v012281B0_0, v01227FF8_0, C4<>;
L_0122F768 .part v012281B0_0, 0, 6;
S_011DE458 .scope module, "u_alu_ctrl" "ALU_CONTROL" 13 57, 13 79, S_011EE2F8;
 .timescale -9 -12;
P_011DA224 .param/l "ADD" 13 85, C4<000>;
P_011DA238 .param/l "ALU_ADD" 13 91, C4<000>;
P_011DA24C .param/l "ALU_AND" 13 93, C4<010>;
P_011DA260 .param/l "ALU_OR" 13 94, C4<011>;
P_011DA274 .param/l "ALU_SUB" 13 92, C4<001>;
P_011DA288 .param/l "ALU_XOR" 13 95, C4<100>;
P_011DA29C .param/l "I_TYPE" 13 88, C4<011>;
P_011DA2B0 .param/l "R_TYPE" 13 87, C4<010>;
P_011DA2C4 .param/l "SUB" 13 86, C4<001>;
v01226B00_0 .alias "ALU_Op", 2 0, v0122C910_0;
v01226948_0 .var "ALU_Sel", 2 0;
v012269A0_0 .net "Funct", 5 0, L_0122F768; 1 drivers
E_011DF7A8 .event edge, v01226B00_0, v012269A0_0;
S_011DE810 .scope module, "u_alu" "ALU" 13 66, 13 137, S_011EE2F8;
 .timescale -9 -12;
P_0119F774 .param/l "ALU_ADD" 13 144, C4<000>;
P_0119F788 .param/l "ALU_AND" 13 146, C4<010>;
P_0119F79C .param/l "ALU_OR" 13 147, C4<011>;
P_0119F7B0 .param/l "ALU_SUB" 13 145, C4<001>;
P_0119F7C4 .param/l "ALU_XOR" 13 148, C4<100>;
v012264D0_0 .alias "ALU_In_0", 31 0, v01227080_0;
v012265D8_0 .alias "ALU_In_1", 31 0, v01226DC0_0;
v01226630_0 .var "ALU_Out", 31 0;
v012266E0_0 .alias "ALU_Sel", 2 0, v012270D8_0;
E_011DF448 .event edge, v012266E0_0, v012264D0_0, v012265D8_0;
S_011EE270 .scope module, "mux_reg_dst" "MUX_REG_DST" 4 386, 14 1, S_011ED1F8;
 .timescale -9 -12;
v012268F0_0 .alias "final_write_reg", 4 0, v0122E1B0_0;
v01226C60_0 .alias "rd", 4 0, v0122DC88_0;
v01226A50_0 .alias "reg_dst", 0 0, v0122DAD0_0;
v012262C0_0 .alias "rt", 4 0, v0122DF48_0;
L_0122F7C0 .functor MUXZ 5, v012284C8_0, v012282B8_0, v01227DE8_0, C4<>;
S_011EDF40 .scope module, "ex_mem_register" "EX_MEM_REGISTER" 4 396, 15 1, S_011ED1F8;
 .timescale -9 -12;
v01226738_0 .var "alu_result", 31 0;
v01226688_0 .alias "alu_result_in", 31 0, v0122C700_0;
v01226370_0 .alias "clk", 0 0, v0122C7B0_0;
v012269F8_0 .var "mem_read", 0 0;
v01226528_0 .alias "mem_read_in", 0 0, v0122D550_0;
v01226478_0 .var "mem_to_reg", 0 0;
v01226898_0 .alias "mem_to_reg_in", 0 0, v0122D130_0;
v01226840_0 .var "mem_write", 0 0;
v012263C8_0 .alias "mem_write_in", 0 0, v0122CF20_0;
v01226790_0 .var "reg_write", 0 0;
v01226420_0 .alias "reg_write_in", 0 0, v0122D8C0_0;
v01226580_0 .alias "reset", 0 0, v0122C808_0;
v01226D68_0 .var "write_data", 31 0;
v01226318_0 .alias "write_data_in", 31 0, v0122DFF8_0;
v01226C08_0 .var "write_reg_addr", 4 0;
v012267E8_0 .alias "write_reg_addr_in", 4 0, v0122E1B0_0;
S_011ED7D0 .scope module, "data_memory" "DATA_MEMORY" 4 420, 16 1, S_011ED1F8;
 .timescale -9 -12;
L_01232E38 .functor OR 1, v0122E208_0, L_012342A8, C4<0>, C4<0>;
v01225AA0_0 .net *"_s1", 0 0, L_012342A8; 1 drivers
v01225BA8_0 .net *"_s12", 28 0, C4<00000000000000000000000000000>; 1 drivers
v01225418_0 .net *"_s13", 31 0, L_01234670; 1 drivers
v01225890_0 .net *"_s14", 31 0, L_012341F8; 1 drivers
v01225838_0 .net *"_s16", 7 0, L_01234460; 1 drivers
v01225B50_0 .net *"_s18", 2 0, C4<010>; 1 drivers
v012254C8_0 .net *"_s2", 0 0, L_01232E38; 1 drivers
v012256D8_0 .net *"_s22", 28 0, C4<00000000000000000000000000000>; 1 drivers
v01225940_0 .net *"_s23", 31 0, L_012344B8; 1 drivers
v01225998_0 .net *"_s24", 31 0, L_01233E88; 1 drivers
v012257E0_0 .net *"_s26", 7 0, L_01234358; 1 drivers
v01225A48_0 .net *"_s28", 1 0, C4<01>; 1 drivers
v01225CB0_0 .net *"_s32", 29 0, C4<000000000000000000000000000000>; 1 drivers
v01225D08_0 .net *"_s33", 31 0, L_012347D0; 1 drivers
v012261D8_0 .net *"_s34", 31 0, L_01234828; 1 drivers
v01225E68_0 .net *"_s36", 7 0, L_012348D8; 1 drivers
v01226230_0 .net *"_s38", 31 0, L_012345C0; 1 drivers
v01225DB8_0 .net *"_s4", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v01225E10_0 .net *"_s6", 7 0, L_01234300; 1 drivers
v01225F18_0 .net *"_s8", 2 0, C4<011>; 1 drivers
v01225F70_0 .alias "address", 31 0, v0122C860_0;
v012260D0_0 .alias "clk", 0 0, v0122C7B0_0;
v01225EC0 .array "mem", 1023 0, 7 0;
v01225FC8_0 .alias "mem_read", 0 0, v0122D5A8_0;
v01226020_0 .alias "mem_write", 0 0, v0122CF78_0;
v01226078_0 .alias "read_data", 31 0, v0122CEC8_0;
v01226128_0 .alias "reset", 0 0, v0122C808_0;
v01226180_0 .alias "write_data", 31 0, v0122E628_0;
E_011DF468 .event negedge, v01225520_0;
L_012342A8 .reduce/nor v012269F8_0;
L_01234300 .array/port v01225EC0, L_012341F8;
L_01234670 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_012341F8 .arith/sum 32, v01226738_0, L_01234670;
L_01234460 .array/port v01225EC0, L_01233E88;
L_012344B8 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_01233E88 .arith/sum 32, v01226738_0, L_012344B8;
L_01234358 .array/port v01225EC0, L_01234828;
L_012347D0 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_01234828 .arith/sum 32, v01226738_0, L_012347D0;
L_012348D8 .array/port v01225EC0, v01226738_0;
L_012345C0 .concat [ 8 8 8 8], L_012348D8, L_01234358, L_01234460, L_01234300;
L_012343B0 .functor MUXZ 32, L_012345C0, C4<00000000000000000000000000000000>, L_01232E38, C4<>;
S_011ED638 .scope module, "mem_wb_register" "MEM_WB_REGISTER" 4 434, 17 1, S_011ED1F8;
 .timescale -9 -12;
v01225730_0 .var "alu_result", 31 0;
v012253C0_0 .alias "alu_result_in", 31 0, v0122C860_0;
v01225520_0 .alias "clk", 0 0, v0122C7B0_0;
v01225D60_0 .var "mem_to_reg", 0 0;
v01225310_0 .alias "mem_to_reg_in", 0 0, v0122CD68_0;
v01225C00_0 .var "read_data", 31 0;
v01225788_0 .alias "read_data_in", 31 0, v0122CEC8_0;
v012252B8_0 .var "reg_write", 0 0;
v012255D0_0 .alias "reg_write_in", 0 0, v0122D868_0;
v01225AF8_0 .alias "reset", 0 0, v0122C808_0;
v012259F0_0 .var "write_reg_addr", 4 0;
v01225C58_0 .alias "write_reg_addr_in", 4 0, v0122E5D0_0;
E_011DF2A8 .event posedge, v01225AF8_0, v01225520_0;
S_011ED390 .scope module, "mux_wb" "MUX_WB" 4 454, 18 1, S_011ED1F8;
 .timescale -9 -12;
v012258E8_0 .alias "alu_result", 31 0, v0122C968_0;
v01225628_0 .alias "final_write_data", 31 0, v0122DFA0_0;
v01225470_0 .alias "mem_to_reg", 0 0, v0122D4F8_0;
v01225578_0 .alias "read_data", 31 0, v0122D7B8_0;
L_01234250 .functor MUXZ 32, v01225730_0, v01225C00_0, v01225D60_0, C4<>;
    .scope S_011DCE90;
T_1 ;
    %wait E_011DF2A8;
    %load/v 8, v0122BE68_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0122C1D8_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0122BFC8_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0122C1D8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0122C1D8_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v0122C230_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0122C1D8_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_011DCC70;
T_2 ;
    %wait E_011DFB88;
    %load/v 8, v0122BF70_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %set/v v0122BD08_0, 8, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_011DD710;
T_3 ;
    %wait E_011DF2A8;
    %load/v 8, v0122C020_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0122B5F0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0122BA10_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0122C3E8_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0122B5F0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0122B5F0_0, 0, 8;
    %load/v 8, v0122BA10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0122BA10_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0122B800_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0122B5F0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0122BA10_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v0122C0D0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0122B5F0_0, 0, 8;
    %load/v 8, v0122BA68_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0122BA10_0, 0, 8;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_011DD688;
T_4 ;
    %wait E_011DFB48;
    %load/v 8, v0122B2D8_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0122AB48_0, 0, 32;
T_4.2 ;
    %load/v 8, v0122AB48_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_4.3, 5;
    %ix/getv/s 3, v0122AB48_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0122B018, 0, 0;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0122AB48_0, 32;
    %set/v v0122AB48_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0122B070_0, 1;
    %load/v 9, v0122ACA8_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v0122B1D0_0, 32;
    %ix/getv 3, v0122ACA8_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0122B018, 0, 8;
t_5 ;
T_4.4 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0122B018, 0, 0;
t_6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_011DD688;
T_5 ;
    %wait E_011DF468;
    %load/v 8, v0122B2D8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0122ABA0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0122ABF8_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %ix/getv 3, v0122B0C8_0;
    %load/av 8, v0122B018, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0122ABA0_0, 0, 8;
    %ix/getv 3, v0122AC50_0;
    %load/av 8, v0122B018, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0122ABF8_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_011DCBE8;
T_6 ;
    %wait E_011DF908;
    %set/v v0122AE08_0, 0, 1;
    %set/v v0122A4E0_0, 0, 1;
    %set/v v01229EB0_0, 0, 1;
    %set/v v0122AAF0_0, 0, 1;
    %set/v v01229E00_0, 0, 1;
    %set/v v01229F08_0, 0, 1;
    %set/v v01229D50_0, 0, 1;
    %set/v v01229AE8_0, 0, 1;
    %set/v v0122A430_0, 0, 3;
    %load/v 8, v01229FB8_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_6.10, 6;
    %jmp T_6.12;
T_6.0 ;
    %set/v v0122AE08_0, 1, 1;
    %set/v v0122AAF0_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0122A430_0, 8, 3;
    %jmp T_6.12;
T_6.1 ;
    %set/v v0122A4E0_0, 1, 1;
    %set/v v01229EB0_0, 1, 1;
    %set/v v0122AAF0_0, 1, 1;
    %set/v v01229E00_0, 1, 1;
    %set/v v0122A430_0, 0, 3;
    %jmp T_6.12;
T_6.2 ;
    %set/v v0122A4E0_0, 1, 1;
    %set/v v01229F08_0, 1, 1;
    %set/v v0122A430_0, 0, 3;
    %jmp T_6.12;
T_6.3 ;
    %set/v v01229D50_0, 1, 1;
    %jmp T_6.12;
T_6.4 ;
    %set/v v01229AE8_0, 1, 1;
    %jmp T_6.12;
T_6.5 ;
    %set/v v0122A4E0_0, 1, 1;
    %set/v v0122AAF0_0, 1, 1;
    %set/v v0122A430_0, 0, 3;
    %jmp T_6.12;
T_6.6 ;
    %set/v v0122A4E0_0, 1, 1;
    %set/v v0122AAF0_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0122A430_0, 8, 3;
    %jmp T_6.12;
T_6.7 ;
    %set/v v0122A4E0_0, 1, 1;
    %set/v v0122AAF0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0122A430_0, 8, 3;
    %jmp T_6.12;
T_6.8 ;
    %set/v v0122A4E0_0, 1, 1;
    %set/v v0122AAF0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0122A430_0, 8, 3;
    %jmp T_6.12;
T_6.9 ;
    %set/v v0122A4E0_0, 1, 1;
    %set/v v0122AAF0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0122A430_0, 8, 3;
    %jmp T_6.12;
T_6.10 ;
    %set/v v0122A4E0_0, 1, 1;
    %set/v v0122AAF0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0122A430_0, 8, 3;
    %jmp T_6.12;
T_6.12 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_011DE568;
T_7 ;
    %wait E_011DF688;
    %set/v v01228EF0_0, 0, 1;
    %set/v v01228C30_0, 0, 1;
    %set/v v01228E98_0, 0, 1;
    %load/v 8, v01228DE8_0, 1;
    %load/v 9, v01229208_0, 5;
    %load/v 14, v01228B28_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v01229208_0, 5;
    %load/v 15, v01228B80_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v01228EF0_0, 1, 1;
    %set/v v01228C30_0, 1, 1;
    %set/v v01228E98_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v01228CE0_0, 1;
    %load/v 9, v01228F48_0, 1;
    %and 8, 9, 1;
    %load/v 9, v01228E40_0, 5;
    %load/v 14, v01228B28_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v01228E40_0, 5;
    %load/v 15, v01228B80_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v01228EF0_0, 1, 1;
    %set/v v01228C30_0, 1, 1;
    %set/v v01228E98_0, 1, 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_011DE128;
T_8 ;
    %wait E_011DFA28;
    %set/v v01228FA0_0, 0, 1;
    %set/v v01228AD0_0, 0, 1;
    %set/v v01228BD8_0, 0, 1;
    %load/v 8, v01228FF8_0, 1;
    %load/v 9, v01228D38_0, 1;
    %and 8, 9, 1;
    %load/v 9, v012290A8_0, 5;
    %load/v 14, v01229100_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v012290A8_0, 5;
    %load/v 15, v012291B0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v01228FA0_0, 1, 1;
    %set/v v01228AD0_0, 1, 1;
    %set/v v01228BD8_0, 0, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_011DDF08;
T_9 ;
    %wait E_011DF2A8;
    %load/v 8, v01228418_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01227DE8_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v01227B28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01227FF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01227AD0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01228158_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01227E98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01227F48_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01228310_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01227C88_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v012281B0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01228050_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v012284C8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v012282B8_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v012283C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01227DE8_0, 0, 8;
    %load/v 8, v01227D38_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v01227B28_0, 0, 8;
    %load/v 8, v01228208_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01227FF8_0, 0, 8;
    %load/v 8, v01227B80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01227AD0_0, 0, 8;
    %load/v 8, v01228260_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01228158_0, 0, 8;
    %load/v 8, v01227FA0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01227E98_0, 0, 8;
    %load/v 8, v01228100_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01227F48_0, 0, 8;
    %load/v 8, v01228368_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01228310_0, 0, 8;
    %load/v 8, v01228470_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01227C88_0, 0, 8;
    %load/v 8, v012280A8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012281B0_0, 0, 8;
    %load/v 8, v01228578_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01228050_0, 0, 8;
    %load/v 8, v01228520_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v012284C8_0, 0, 8;
    %load/v 8, v01227D90_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v012282B8_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_011DDCE8;
T_10 ;
    %wait E_011DF568;
    %set/v v01227528_0, 0, 2;
    %load/v 8, v012278F0_0, 1;
    %load/v 9, v01227898_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01227898_0, 5;
    %load/v 14, v012279A0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %movi 8, 2, 2;
    %set/v v01227528_0, 8, 2;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v012274D0_0, 1;
    %load/v 9, v01227478_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01227478_0, 5;
    %load/v 14, v012279A0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %movi 8, 1, 2;
    %set/v v01227528_0, 8, 2;
T_10.2 ;
T_10.1 ;
    %set/v v01227580_0, 0, 2;
    %load/v 8, v012278F0_0, 1;
    %load/v 9, v01227898_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01227898_0, 5;
    %load/v 14, v01227948_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %movi 8, 2, 2;
    %set/v v01227580_0, 8, 2;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v012274D0_0, 1;
    %load/v 9, v01227478_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01227478_0, 5;
    %load/v 14, v01227948_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.6, 8;
    %movi 8, 1, 2;
    %set/v v01227580_0, 8, 2;
T_10.6 ;
T_10.5 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_011DE4E0;
T_11 ;
    %wait E_011DF5E8;
    %set/v v012272C0_0, 0, 2;
    %load/v 8, v012276E0_0, 1;
    %load/v 9, v01227420_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01227420_0, 5;
    %load/v 14, v01227318_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %movi 8, 2, 2;
    %set/v v012272C0_0, 8, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v01227790_0, 1;
    %load/v 9, v01227370_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01227370_0, 5;
    %load/v 14, v01227318_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %movi 8, 1, 2;
    %set/v v012272C0_0, 8, 2;
T_11.2 ;
T_11.1 ;
    %set/v v012277E8_0, 0, 2;
    %load/v 8, v012276E0_0, 1;
    %load/v 9, v01227420_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01227420_0, 5;
    %load/v 14, v01227688_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %movi 8, 2, 2;
    %set/v v012277E8_0, 8, 2;
    %jmp T_11.5;
T_11.4 ;
    %load/v 8, v01227790_0, 1;
    %load/v 9, v01227370_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v01227370_0, 5;
    %load/v 14, v01227688_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.6, 8;
    %movi 8, 1, 2;
    %set/v v012277E8_0, 8, 2;
T_11.6 ;
T_11.5 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_011DE458;
T_12 ;
    %wait E_011DF7A8;
    %load/v 8, v01226B00_0, 3;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_12.1, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_12.3, 6;
    %set/v v01226948_0, 0, 3;
    %jmp T_12.5;
T_12.0 ;
    %load/v 8, v012269A0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_12.6, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_12.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_12.8, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_12.9, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_12.10, 6;
    %set/v v01226948_0, 0, 3;
    %jmp T_12.12;
T_12.6 ;
    %set/v v01226948_0, 0, 3;
    %jmp T_12.12;
T_12.7 ;
    %movi 8, 1, 3;
    %set/v v01226948_0, 8, 3;
    %jmp T_12.12;
T_12.8 ;
    %movi 8, 2, 3;
    %set/v v01226948_0, 8, 3;
    %jmp T_12.12;
T_12.9 ;
    %movi 8, 3, 3;
    %set/v v01226948_0, 8, 3;
    %jmp T_12.12;
T_12.10 ;
    %movi 8, 4, 3;
    %set/v v01226948_0, 8, 3;
    %jmp T_12.12;
T_12.12 ;
    %jmp T_12.5;
T_12.1 ;
    %set/v v01226948_0, 0, 3;
    %jmp T_12.5;
T_12.2 ;
    %movi 8, 1, 3;
    %set/v v01226948_0, 8, 3;
    %jmp T_12.5;
T_12.3 ;
    %set/v v01226948_0, 0, 3;
    %jmp T_12.5;
T_12.5 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_011DE810;
T_13 ;
    %wait E_011DF448;
    %load/v 8, v012266E0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_13.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_13.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_13.4, 6;
    %set/v v01226630_0, 0, 32;
    %jmp T_13.6;
T_13.0 ;
    %load/v 8, v012264D0_0, 32;
    %load/v 40, v012265D8_0, 32;
    %add 8, 40, 32;
    %set/v v01226630_0, 8, 32;
    %jmp T_13.6;
T_13.1 ;
    %load/v 8, v012264D0_0, 32;
    %load/v 40, v012265D8_0, 32;
    %sub 8, 40, 32;
    %set/v v01226630_0, 8, 32;
    %jmp T_13.6;
T_13.2 ;
    %load/v 8, v012264D0_0, 32;
    %load/v 40, v012265D8_0, 32;
    %and 8, 40, 32;
    %set/v v01226630_0, 8, 32;
    %jmp T_13.6;
T_13.3 ;
    %load/v 8, v012264D0_0, 32;
    %load/v 40, v012265D8_0, 32;
    %or 8, 40, 32;
    %set/v v01226630_0, 8, 32;
    %jmp T_13.6;
T_13.4 ;
    %load/v 8, v012264D0_0, 32;
    %load/v 40, v012265D8_0, 32;
    %xor 8, 40, 32;
    %set/v v01226630_0, 8, 32;
    %jmp T_13.6;
T_13.6 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_011EDF40;
T_14 ;
    %wait E_011DF2A8;
    %load/v 8, v01226580_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012269F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01226840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01226790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01226478_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01226738_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01226D68_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01226C08_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v01226528_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012269F8_0, 0, 8;
    %load/v 8, v012263C8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01226840_0, 0, 8;
    %load/v 8, v01226420_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01226790_0, 0, 8;
    %load/v 8, v01226898_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01226478_0, 0, 8;
    %load/v 8, v01226688_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01226738_0, 0, 8;
    %load/v 8, v01226318_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01226D68_0, 0, 8;
    %load/v 8, v012267E8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01226C08_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_011ED7D0;
T_15 ;
    %wait E_011DF468;
    %load/v 8, v01226128_0, 1;
    %inv 8, 1;
    %load/v 9, v01226020_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %load/v 8, v01226180_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v01225F70_0;
    %jmp/1 t_7, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01225EC0, 0, 8;
t_7 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.2, 4;
    %load/x1p 8, v01226180_0, 8;
    %jmp T_15.3;
T_15.2 ;
    %mov 8, 2, 8;
T_15.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v01225F70_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_8, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01225EC0, 0, 8;
t_8 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.4, 4;
    %load/x1p 8, v01226180_0, 8;
    %jmp T_15.5;
T_15.4 ;
    %mov 8, 2, 8;
T_15.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v01225F70_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_9, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01225EC0, 0, 8;
t_9 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.6, 4;
    %load/x1p 8, v01226180_0, 8;
    %jmp T_15.7;
T_15.6 ;
    %mov 8, 2, 8;
T_15.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v01225F70_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_10, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01225EC0, 0, 8;
t_10 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_011ED638;
T_16 ;
    %wait E_011DF2A8;
    %load/v 8, v01225AF8_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v012252B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01225D60_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01225C00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01225730_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v012259F0_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v012255D0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012252B8_0, 0, 8;
    %load/v 8, v01225310_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01225D60_0, 0, 8;
    %load/v 8, v01225788_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01225C00_0, 0, 8;
    %load/v 8, v012253C0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01225730_0, 0, 8;
    %load/v 8, v01225C58_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v012259F0_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_011ECFD8;
T_17 ;
    %wait E_011DF148;
    %load/v 8, v0122E418_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %movi 8, 1344282656, 32;
    %movi 40, 20047, 16;
    %set/v v0122E788_0, 8, 48;
    %jmp T_17.1;
T_17.0 ;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.2, 4;
    %load/x1p 8, v0122E418_0, 6;
    %jmp T_17.3;
T_17.2 ;
    %mov 8, 2, 6;
T_17.3 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %jmp/1 T_17.4, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_17.5, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_17.6, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_17.7, 6;
    %movi 8, 1260396576, 32;
    %movi 40, 21838, 16;
    %set/v v0122E788_0, 8, 48;
    %jmp T_17.9;
T_17.4 ;
    %load/v 8, v0122E418_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 32, 6;
    %jmp/1 T_17.10, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_17.11, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_17.12, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_17.13, 6;
    %movi 8, 1415139397, 32;
    %movi 40, 21037, 16;
    %set/v v0122E788_0, 8, 48;
    %jmp T_17.15;
T_17.10 ;
    %movi 8, 1142956064, 32;
    %movi 40, 16708, 16;
    %set/v v0122E788_0, 8, 48;
    %jmp T_17.15;
T_17.11 ;
    %movi 8, 1109401632, 32;
    %movi 40, 21333, 16;
    %set/v v0122E788_0, 8, 48;
    %jmp T_17.15;
T_17.12 ;
    %movi 8, 1142956064, 32;
    %movi 40, 16718, 16;
    %set/v v0122E788_0, 8, 48;
    %jmp T_17.15;
T_17.13 ;
    %movi 8, 538976288, 32;
    %movi 40, 20306, 16;
    %set/v v0122E788_0, 8, 48;
    %jmp T_17.15;
T_17.15 ;
    %jmp T_17.9;
T_17.5 ;
    %movi 8, 1145643040, 32;
    %movi 40, 16708, 16;
    %set/v v0122E788_0, 8, 48;
    %jmp T_17.9;
T_17.6 ;
    %movi 8, 1361059872, 32;
    %movi 40, 16965, 16;
    %set/v v0122E788_0, 8, 48;
    %jmp T_17.9;
T_17.7 ;
    %movi 8, 538976288, 32;
    %movi 40, 18976, 16;
    %set/v v0122E788_0, 8, 48;
    %jmp T_17.9;
T_17.9 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_011ECFD8;
T_18 ;
    %vpi_call 3 58 "$dumpfile", "verify_forwarding.vcd";
    %vpi_call 3 59 "$dumpvars", 1'sb0, S_011ECFD8;
    %set/v v0122E158_0, 0, 1;
    %set/v v0122E208_0, 1, 1;
    %set/v v0122E6D8_0, 0, 32;
    %set/v v0122E730_0, 0, 32;
    %set/v v0122E7E0_0, 0, 32;
    %movi 8, 538050580, 32;
    %set/v v0122E680_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_011DD1C0;
    %join;
    %movi 8, 4, 32;
    %set/v v0122E7E0_0, 8, 32;
    %movi 8, 537919498, 32;
    %set/v v0122E680_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_011DD1C0;
    %join;
    %movi 8, 8, 32;
    %set/v v0122E7E0_0, 8, 32;
    %movi 8, 34637856, 32;
    %set/v v0122E680_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_011DD1C0;
    %join;
    %movi 8, 12, 32;
    %set/v v0122E7E0_0, 8, 32;
    %movi 8, 305266690, 32;
    %set/v v0122E680_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_011DD1C0;
    %join;
    %movi 8, 16, 32;
    %set/v v0122E7E0_0, 8, 32;
    %movi 8, 537396199, 32;
    %set/v v0122E680_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_011DD1C0;
    %join;
    %movi 8, 20, 32;
    %set/v v0122E7E0_0, 8, 32;
    %movi 8, 537396199, 32;
    %set/v v0122E680_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_011DD1C0;
    %join;
    %movi 8, 24, 32;
    %set/v v0122E7E0_0, 8, 32;
    %movi 8, 538379017, 32;
    %set/v v0122E680_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_011DD1C0;
    %join;
    %delay 10000, 0;
    %set/v v0122E208_0, 0, 1;
    %vpi_call 3 105 "$display", "==================================================================================";
    %vpi_call 3 106 "$display", "| Cyc | Inst (ID) | Status Log                                       | Stall | Br |";
    %vpi_call 3 107 "$display", "==================================================================================";
T_18.0 ;
    %delay 5000, 0;
    %load/v 8, v0122E158_0, 1;
    %inv 8, 1;
    %set/v v0122E158_0, 8, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_011ECFD8;
T_19 ;
    %wait E_011DF468;
    %load/v 8, v0122E208_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0122E6D8_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0122E6D8_0, 8, 32;
    %delay 1000, 0;
    %vpi_call 3 121 "$write", "| %3d | %s    | ", v0122E6D8_0, v0122E788_0;
    %load/v 8, v0122E788_0, 48;
    %movi 56, 1361059872, 32;
    %movi 88, 16965, 16;
    %cmp/u 8, 56, 48;
    %jmp/0xz  T_19.2, 4;
    %load/v 8, v0122DC30_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.4, 4;
    %vpi_call 3 132 "$write", "\033[1;32m[OK] No Stall detected (Aggressive Fwd)\033[0m  ";
    %jmp T_19.5;
T_19.4 ;
    %vpi_call 3 134 "$write", "\033[1;31m[WARNING] Stall detected (Standard Fwd)\033[0m  ";
T_19.5 ;
    %load/v 8, v0122CA70_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.6, 4;
    %vpi_call 3 138 "$write", "\033[1;32m[OK] Branch TAKEN (Comparison Correct)\033[0m";
    %jmp T_19.7;
T_19.6 ;
    %vpi_call 3 140 "$write", "\033[1;31m[FAIL] Branch NOT TAKEN (Comparison Wrong)\033[0m";
    %load/v 8, v0122E730_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0122E730_0, 8, 32;
T_19.7 ;
    %jmp T_19.3;
T_19.2 ;
    %movi 8, 6, 32;
    %load/v 40, v0122E6D8_0, 32;
    %cmp/s 8, 40, 32;
    %mov 8, 5, 1;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 9, v0122B018, 32;
    %cmpi/u 9, 777, 32;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.8, 8;
    %vpi_call 3 147 "$write", "\033[1;32m[SUCCESS] Reached Target. Data flow valid.\033[0m     ";
    %vpi_call 3 148 "$display", "\012==================================================================================";
    %vpi_call 3 149 "$finish";
    %jmp T_19.9;
T_19.8 ;
    %vpi_call 3 152 "$write", "Normal execution...                              ";
T_19.9 ;
T_19.3 ;
    %vpi_call 3 156 "$display", "|   %b   |  %b |", v0122DC30_0, v0122CA70_0;
    %movi 8, 12, 32;
    %load/v 40, v0122E6D8_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_19.10, 5;
    %vpi_call 3 159 "$display", "\012[TIMEOUT] Simulation stopped. Target not reached.";
    %vpi_call 3 160 "$finish";
T_19.10 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "REGISTER_FILE.v";
    "tb_top_module.v";
    "TOP_MODULE.v";
    "PC.v";
    "IF_ID.v";
    "CONTROL_UNIT.v";
    "ADDR_CALCULATE.v";
    "HAZARD_DETECTION.v";
    "MUX_HAZARD_CONTROL.v";
    "ID_EX.v";
    "FORWARD_UNIT.v";
    "ALU_BIG_MODULE.v";
    "MUX_REG_DST.v";
    "EX_MEM.v";
    "DATA_MEMORY.v";
    "MEM_WB.v";
    "MUX_WB.v";
