(S (NP (PRP We)) (VP (VBP demonstrate) (PP (IN for) (NP (DT the) (JJ first) (NN time))) (NP (NP (NP (JJ full-scale) (NN integration)) (PP (IN of) (NP (JJ top-pinned) (JJ perpendicular) (NNP MTJ))) (PP (IN on) (NP (CD 300) (NN mm) (NN wafer)))) (S (VP (VBG using) (NP (NP (JJ CMOS-compatible) (NNS processes)) (PP (IN for) (NP (NN spin-orbit) (NN torque) (PRN (-LRB- -LRB-) (NNP SOT) (-RRB- -RRB-)) (NN -MRAM) (NNS architectures)))))))) (. .))
(S (NP (PRP We)) (VP (VBP show) (SBAR (IN that) (S (NP (NP (ADJP (CD 62) (JJ nm)) (NNS devices)) (PP (IN with) (NP (DT a) (JJ W-based) (NNP SOT) (NN underlayer)))) (VP (VBP have) (X (NP (NP (NP (ADJP (RB very) (JJ large)) (NN endurance)) (PRN (-LRB- -LRB-) (NP (QP (JJ >) (CD 5x10^10))) (-RRB- -RRB-))) (, ,) (NP (NP (JJ sub-ns) (NN switching) (NN time)) (PP (IN of) (NP (CD 210) (NN ps)))))) (, ,) (CC and) (VP (NN operate) (PP (IN with) (NP (NP (NN power)) (ADJP (ADJP (RB as) (JJ low)) (PP (IN as) (NP (CD 300) (NN pJ))))))))))) (. .))
