// Seed: 1248454650
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_7 = 0;
  assign id_5 = id_11;
  assign id_3 = id_11;
  wire  id_12 = id_1;
  logic id_13 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd50,
    parameter id_7 = 32'd84
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout supply0 id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wand id_13;
  input wire id_12;
  output wire id_11;
  inout logic [7:0] id_10;
  output wire id_9;
  inout wire id_8;
  input wire _id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire _id_2;
  input wire id_1;
  logic id_19;
  localparam id_20 = 1;
  always @(negedge (-1) - -1) begin : LABEL_0
    disable id_21;
  end
  assign id_10[-1^1==id_2] = 1;
  wire id_22 = (id_20 && id_10);
  assign id_17 = -1;
  wire id_23;
  wire id_24 = id_10;
  supply0 id_25 = 1'b0;
  module_0 modCall_1 (
      id_22,
      id_11,
      id_22,
      id_20,
      id_23,
      id_20,
      id_3,
      id_13,
      id_18,
      id_14,
      id_17
  );
  logic [-1 'b0 : id_7] id_26;
  assign id_13 = 1;
endmodule
