--------------------------------------------------------------------------------
Running performance on file test\p30_accum_sun_far.ps
-------------------- NV40 --------------------
Target: GeForce 6800 Ultra (NV40) :: Unified Compiler: v65.04
IPU0 ------ Simplified schedule: --------

Pass |  Unit  |  uOp |  PC:  Op
-----+--------+------+-------------------------
   1 |   SCT0 |  div |   0:  TEXr r2, f[TEX0], TEX0;
     |    TEX |  tex |   0:  TEXr r2, f[TEX0], TEX0;
     | SCB0/1 |  mad |   1:  MADr r3, r2.xyzx, const.xxxy, const.yyyx;
     |        |      |
   2 |   SCT1 |  mov |   3:  NRMh h4.xyz, r2;
     |    SRB |  nrm |   3:  NRMh h4.xyz, r2;
     |   SCB0 |  dp4 |   4:  DP4r r0.x, const, r3;
     |   SCB1 |  nop |   4:  DP4r r0.x, const, r3;
     |        |      |
   3 |   SCT1 |  div |   6:  RCPr r1.z, r0;
     |   SCB0 |  dp4 |   7:  DP4r r0.z, const, r3;
     |   SCB1 |  nop |   7:  DP4r r0.z, const, r3;
     |        |      |
   4 |   SCB0 |  dp4 |   9:  DP4r r0.w, const, r3;
     |   SCB1 |  nop |   9:  DP4r r0.w, const, r3;
     |        |      |
   5 |   SCB0 |  mad |  11:  MADr r0.xy, r0.zw--, r1.zz--, const.xy--;
     |   SCB1 |  mad |  13:  MADr r4.zw, r0, r1.--zz, const.--xx;
     |        |      |
   6 |   SCT0 |  mov |  15:  TEXr r0.x, r0, TEX2;
     |    TEX |  tex |  15:  TEXr r0.x, r0, TEX2;
     |   SCB0 |  mad |  16:  MADr r1.xy, r0.zw--, r1.zz--, const.xy--;
     |        |      |
   7 |   SCT0 |  mov |  18:  TEXr r1.x, r1, TEX2;
     |    TEX |  tex |  18:  TEXr r1.x, r1, TEX2;
     |   SCB0 |  dp4 |  19:  DP4r r0.y, const, r3;
     |   SCB1 |  nop |  19:  DP4r r0.y, const, r3;
     |        |      |
   8 |   SCB0 |  mad |  21:  MADr r4.xy, r0.zw--, r1.zz--, const.xx--;
     |   SCB1 |  add |  23:  ADDr h2.z, r0.--y-,-r0.--x-;
     |        |      |
   9 |   SCT0 |  div |  24:  TEXh h1.xyz, f[TEX0], TEX1;
     |    TEX |  tex |  24:  TEXh h1.xyz, f[TEX0], TEX1;
     |   SCB0 |  dp4 |  25:  DP4r r1.z, const, r3;
     |   SCB1 |  nop |  25:  DP4r r1.z, const, r3;
     |        |      |
  10 |   SCT0 |  mov |  27:  TEXr r0.x, r4.zwzz, TEX2;
     |    TEX |  tex |  27:  TEXr r0.x, r4.zwzz, TEX2;
     |   SCB0 |  dp4 |  28:  DP4r r1.w, const, r3;
     |   SCB1 |  nop |  28:  DP4r r1.w, const, r3;
     |        |      |
  11 |   SCT1 |  mov |  30:  MOVr r3.z, r2.--w-;
     |   SCB0 |  dp3 |  32:  DP3h r3.x,-const, h1;
     |   SCB1 |  add |  31:  ADDr h2.w, r0.---y,-r0.---x;
     |        |      |
  12 |   SCT0 |  mov |  34:  TEXr r0.x, r4, TEX2;
     |    TEX |  tex |  34:  TEXr r0.x, r4, TEX2;
     |   SCB0 |  dp3 |  35:  DP3h*2 h1.w, h4, h1;
     |        |      |
  13 |   SCB0 |  mad |  36:  MADh h1.xyz, h1,-h1.www-, h4;
     |        |      |
  14 |   SCB0 |  dp3 |  37:  DP3h r3.y,-const, h1;
     |        |      |
  15 |   SCT1 |  mul |  39:  MULr r0.zw, r4.--xy, const.--xx;
     |   SCB0 |  add |  41:  ADDr h2.y,-r1.-x--, r0;
     |        |      |
  16 |   SCT0 |  mov |  42:  TEXh h3.w, r1.zwzz, TEX3;
     |    TEX |  tex |  42:  TEXh h3.w, r1.zwzz, TEX3;
     |   SCB0 |  add |  44:  ADDr h2.x, r0.y---,-r0;
     |   SCB1 |  frc |  43:  FRCr h7.zw, r0;
     |        |      |
  17 |   SCT0 |  mov |  45:  TEXh h1, r3, TEX4;
     |    TEX |  tex |  45:  TEXh h1, r3, TEX4;
     |   SCB0 |  add |  46:  ADDh h6.xy,-h7.zw--, const.xx--;
     |        |      |
  18 | SCT0/1 |  mul |  48:  MOVrc0 hc,-h2;
     | SCB0/1 |  mul |  49:  MOVh h0, const.xxxx;
     |        |      |
  19 |   SCT0 |  mul |  52:  MULh h2.yz, h7.-wz-, h6.-xy-;
     |   SCT1 |  mul |  51:  MULh h2.w, h7, h7.---z;
     | SCB0/1 |  mul |  53:  MOVh h0(LT0.xyzw), const.xxxx;
     |        |      |
  20 |   SCT0 |  mul |  55:  MULh h2.x, h6.y---, h6;
     |   SCB0 |  dp4 |  56:  DP4h h2.x, h0, h2;
     |   SCB1 |  nop |  56:  DP4h h2.x, h0, h2;
     |        |      |
  21 |   SCT0 |  div |  58:  TEXh h0, f[TEX0], TEX5;
     |   SCT1 |  mul |  57:  MULh h2.w, h2.---x, h3;
     |    TEX |  tex |  58:  TEXh h0, f[TEX0], TEX5;
     | SCB0/1 |  mul |  59:  MULh h1, h1, const;
     |        |      |
  22 | SCB0/1 |  mad |  61:  MADh h0, h1, h2.wwww, h0;

Pass   SCT  TEX  SCB
   1:  50% 100% 100%
   2:   0%   0% 100%
   3:  25%   0% 100%
   4:   0%   0% 100%
   5:   0%   0% 100%
   6:   0% 100%  50%
   7:   0% 100% 100%
   8:   0%   0%  75%
   9:  50% 100% 100%
  10:   0% 100% 100%
  11:  25%   0%  75%
  12:   0% 100%  75%
  13:   0%   0%  75%
  14:   0%   0%  75%
  15:  50%   0%  25%
  16:   0% 100%  75%
  17:   0% 100%  50%
  18: 100%   0% 100%
  19:  75%   0% 100%
  20:  25%   0% 100%
  21:  75% 100% 100%
  22:   0%   0% 100%

MEAN:  21%  40%  85%

Pass   SCT0  SCT1   TEX  SCB0  SCB1
   1:  100%    0%  100%  100%  100%
   2:    0%    0%    0%  100%  100%
   3:    0%  100%    0%  100%  100%
   4:    0%    0%    0%  100%  100%
   5:    0%    0%    0%  100%  100%
   6:    0%    0%  100%  100%    0%
   7:    0%    0%  100%  100%  100%
   8:    0%    0%    0%  100%  100%
   9:  100%    0%  100%  100%  100%
  10:    0%    0%  100%  100%  100%
  11:    0%  100%    0%  100%    0%
  12:    0%    0%  100%  100%    0%
  13:    0%    0%    0%  100%    0%
  14:    0%    0%    0%  100%    0%
  15:    0%  100%    0%  100%    0%
  16:    0%    0%  100%  100%  100%
  17:    0%    0%  100%  100%    0%
  18:  100%  100%    0%  100%  100%
  19:  100%  100%    0%  100%  100%
  20:  100%    0%    0%  100%  100%
  21:  100%  100%  100%  100%  100%
  22:    0%    0%    0%  100%  100%

MEAN:   27%   27%   40%  100%   68%
Cycles: 24.25 :: R Regs Used: 5 :: R Regs Max Index (0 based): 4
--------------------------------------------------------------------------------
Running performance on file test\p30_accum_sun_far.ps
-------------------- NV40 --------------------
Target: GeForce 6800 Ultra (NV40) :: Unified Compiler: v81.95
Cycles: 22.25 :: R Regs Used: 5 :: R Regs Max Index (0 based): 4
Pixel throughput (assuming 1 cycle texture lookup) 290.91 MP/s
--------------------------------------------------------------------------------
Running performance on file test\p30_accum_sun_far.ps
-------------------- G70 --------------------
Target: GeForce 7800 GT (G70) :: Unified Compiler: v81.95
Cycles: 20.25 :: R Regs Used: 5 :: R Regs Max Index (0 based): 4
Pixel throughput (assuming 1 cycle texture lookup) 480.00 MP/s
