IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.37        Core1: 43.70        
Core2: 27.97        Core3: 34.08        
Core4: 26.92        Core5: 43.99        
Core6: 25.43        Core7: 33.52        
Core8: 25.54        Core9: 32.54        
Core10: 26.52        Core11: 46.75        
Core12: 27.55        Core13: 43.92        
Core14: 24.92        Core15: 45.62        
Core16: 26.43        Core17: 38.20        
Core18: 26.85        Core19: 34.65        
Core20: 25.97        Core21: 36.09        
Core22: 26.14        Core23: 36.22        
Core24: 28.47        Core25: 37.92        
Core26: 27.62        Core27: 15.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.63
Socket1: 38.65
DDR read Latency(ns)
Socket0: 77980.23
Socket1: 205.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.81        Core1: 42.72        
Core2: 27.01        Core3: 31.96        
Core4: 26.36        Core5: 43.42        
Core6: 26.01        Core7: 32.18        
Core8: 26.32        Core9: 30.18        
Core10: 25.25        Core11: 38.44        
Core12: 26.43        Core13: 45.46        
Core14: 25.02        Core15: 30.71        
Core16: 28.44        Core17: 36.88        
Core18: 26.29        Core19: 32.59        
Core20: 23.52        Core21: 34.12        
Core22: 24.47        Core23: 34.70        
Core24: 27.11        Core25: 36.91        
Core26: 27.51        Core27: 15.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.47
Socket1: 35.97
DDR read Latency(ns)
Socket0: 85534.19
Socket1: 216.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.49        Core1: 43.92        
Core2: 28.11        Core3: 34.62        
Core4: 30.63        Core5: 44.51        
Core6: 25.67        Core7: 33.71        
Core8: 28.80        Core9: 32.89        
Core10: 26.21        Core11: 45.97        
Core12: 19.28        Core13: 43.77        
Core14: 25.89        Core15: 46.51        
Core16: 22.08        Core17: 37.70        
Core18: 44.52        Core19: 34.52        
Core20: 20.05        Core21: 35.90        
Core22: 23.09        Core23: 36.33        
Core24: 22.96        Core25: 38.31        
Core26: 26.44        Core27: 15.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.82
Socket1: 38.77
DDR read Latency(ns)
Socket0: 74672.31
Socket1: 206.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.12        Core1: 42.63        
Core2: 25.42        Core3: 30.81        
Core4: 27.23        Core5: 42.66        
Core6: 25.28        Core7: 32.18        
Core8: 28.03        Core9: 31.21        
Core10: 26.58        Core11: 44.05        
Core12: 25.69        Core13: 41.47        
Core14: 26.72        Core15: 44.86        
Core16: 25.71        Core17: 37.02        
Core18: 24.79        Core19: 33.53        
Core20: 23.98        Core21: 34.08        
Core22: 26.87        Core23: 36.12        
Core24: 26.33        Core25: 37.34        
Core26: 26.93        Core27: 14.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.64
Socket1: 36.91
DDR read Latency(ns)
Socket0: 80917.75
Socket1: 212.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.29        Core1: 43.52        
Core2: 28.91        Core3: 34.99        
Core4: 27.96        Core5: 43.85        
Core6: 26.26        Core7: 33.31        
Core8: 27.38        Core9: 33.02        
Core10: 26.98        Core11: 46.91        
Core12: 27.28        Core13: 46.48        
Core14: 26.53        Core15: 46.31        
Core16: 25.09        Core17: 37.44        
Core18: 25.49        Core19: 34.13        
Core20: 25.30        Core21: 36.16        
Core22: 26.58        Core23: 36.66        
Core24: 25.39        Core25: 37.54        
Core26: 26.65        Core27: 15.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.96
Socket1: 39.03
DDR read Latency(ns)
Socket0: 79977.88
Socket1: 204.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 40.48        
Core2: 27.57        Core3: 31.63        
Core4: 28.46        Core5: 41.24        
Core6: 25.16        Core7: 30.98        
Core8: 26.16        Core9: 30.84        
Core10: 24.78        Core11: 44.12        
Core12: 24.85        Core13: 31.33        
Core14: 24.92        Core15: 40.77        
Core16: 26.97        Core17: 36.05        
Core18: 24.29        Core19: 32.48        
Core20: 24.00        Core21: 33.27        
Core22: 25.82        Core23: 35.10        
Core24: 27.70        Core25: 36.37        
Core26: 26.77        Core27: 15.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.33
Socket1: 35.07
DDR read Latency(ns)
Socket0: 81308.51
Socket1: 222.35
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.77        Core1: 40.79        
Core2: 28.48        Core3: 34.99        
Core4: 26.75        Core5: 45.78        
Core6: 26.35        Core7: 35.18        
Core8: 28.88        Core9: 35.88        
Core10: 26.10        Core11: 48.97        
Core12: 27.18        Core13: 46.80        
Core14: 24.68        Core15: 49.32        
Core16: 26.98        Core17: 38.68        
Core18: 27.44        Core19: 35.93        
Core20: 28.09        Core21: 37.85        
Core22: 28.23        Core23: 37.07        
Core24: 27.84        Core25: 39.54        
Core26: 27.74        Core27: 52.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.59
Socket1: 42.41
DDR read Latency(ns)
Socket0: 80899.91
Socket1: 190.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.07        Core1: 40.41        
Core2: 27.71        Core3: 35.31        
Core4: 25.80        Core5: 45.47        
Core6: 26.55        Core7: 35.74        
Core8: 26.44        Core9: 34.85        
Core10: 27.10        Core11: 49.11        
Core12: 26.33        Core13: 46.72        
Core14: 25.90        Core15: 49.17        
Core16: 26.11        Core17: 38.25        
Core18: 25.67        Core19: 36.01        
Core20: 26.47        Core21: 37.69        
Core22: 26.70        Core23: 36.85        
Core24: 27.51        Core25: 39.32        
Core26: 28.61        Core27: 52.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 42.35
DDR read Latency(ns)
Socket0: 80887.24
Socket1: 191.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.54        Core1: 40.71        
Core2: 27.03        Core3: 35.67        
Core4: 27.30        Core5: 45.04        
Core6: 20.93        Core7: 35.58        
Core8: 21.65        Core9: 35.18        
Core10: 24.21        Core11: 48.94        
Core12: 20.12        Core13: 46.60        
Core14: 21.36        Core15: 49.17        
Core16: 24.14        Core17: 38.09        
Core18: 26.86        Core19: 35.80        
Core20: 27.17        Core21: 37.13        
Core22: 26.60        Core23: 36.79        
Core24: 25.21        Core25: 39.58        
Core26: 27.70        Core27: 52.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.45
Socket1: 42.28
DDR read Latency(ns)
Socket0: 76391.74
Socket1: 191.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 40.61        
Core2: 27.31        Core3: 35.03        
Core4: 25.62        Core5: 44.67        
Core6: 29.68        Core7: 35.10        
Core8: 28.62        Core9: 35.09        
Core10: 27.48        Core11: 48.63        
Core12: 27.56        Core13: 43.56        
Core14: 26.28        Core15: 49.00        
Core16: 25.98        Core17: 38.50        
Core18: 25.36        Core19: 34.93        
Core20: 25.45        Core21: 37.16        
Core22: 27.31        Core23: 36.54        
Core24: 25.91        Core25: 39.24        
Core26: 30.08        Core27: 52.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.19
Socket1: 41.57
DDR read Latency(ns)
Socket0: 82858.28
Socket1: 194.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.45        Core1: 40.76        
Core2: 25.91        Core3: 35.80        
Core4: 24.97        Core5: 45.15        
Core6: 26.99        Core7: 35.66        
Core8: 28.01        Core9: 35.02        
Core10: 26.86        Core11: 49.01        
Core12: 26.30        Core13: 46.26        
Core14: 25.77        Core15: 49.16        
Core16: 26.74        Core17: 38.75        
Core18: 27.02        Core19: 35.17        
Core20: 25.57        Core21: 37.63        
Core22: 25.70        Core23: 36.61        
Core24: 25.60        Core25: 39.58        
Core26: 28.10        Core27: 52.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.13
Socket1: 42.29
DDR read Latency(ns)
Socket0: 82258.83
Socket1: 191.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.12        Core1: 40.04        
Core2: 26.50        Core3: 35.42        
Core4: 25.21        Core5: 44.71        
Core6: 26.09        Core7: 35.42        
Core8: 26.06        Core9: 34.61        
Core10: 26.44        Core11: 48.58        
Core12: 25.30        Core13: 46.03        
Core14: 26.38        Core15: 48.92        
Core16: 24.42        Core17: 37.68        
Core18: 24.42        Core19: 35.48        
Core20: 23.83        Core21: 37.94        
Core22: 24.36        Core23: 36.89        
Core24: 23.73        Core25: 39.60        
Core26: 25.78        Core27: 52.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 42.00
DDR read Latency(ns)
Socket0: 81843.64
Socket1: 193.23
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.83        Core1: 42.95        
Core2: 27.10        Core3: 38.68        
Core4: 25.89        Core5: 38.37        
Core6: 26.14        Core7: 31.42        
Core8: 27.36        Core9: 28.15        
Core10: 23.71        Core11: 29.22        
Core12: 24.02        Core13: 40.42        
Core14: 24.38        Core15: 18.01        
Core16: 25.60        Core17: 30.20        
Core18: 24.71        Core19: 31.73        
Core20: 26.43        Core21: 34.32        
Core22: 26.45        Core23: 31.93        
Core24: 27.54        Core25: 36.57        
Core26: 27.45        Core27: 26.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.89
Socket1: 34.20
DDR read Latency(ns)
Socket0: 81278.98
Socket1: 219.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.65        Core1: 44.52        
Core2: 25.65        Core3: 41.14        
Core4: 27.10        Core5: 42.38        
Core6: 25.63        Core7: 33.84        
Core8: 26.24        Core9: 31.63        
Core10: 24.79        Core11: 38.79        
Core12: 26.00        Core13: 41.65        
Core14: 23.91        Core15: 32.22        
Core16: 25.88        Core17: 31.42        
Core18: 25.85        Core19: 34.29        
Core20: 26.61        Core21: 37.07        
Core22: 28.34        Core23: 34.66        
Core24: 26.88        Core25: 38.37        
Core26: 27.10        Core27: 40.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.04
Socket1: 38.86
DDR read Latency(ns)
Socket0: 82151.44
Socket1: 204.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.40        Core1: 44.86        
Core2: 26.22        Core3: 42.27        
Core4: 26.55        Core5: 43.68        
Core6: 25.73        Core7: 33.58        
Core8: 26.06        Core9: 33.11        
Core10: 25.15        Core11: 41.50        
Core12: 25.36        Core13: 42.78        
Core14: 25.03        Core15: 32.00        
Core16: 26.48        Core17: 31.33        
Core18: 19.17        Core19: 34.35        
Core20: 23.20        Core21: 36.84        
Core22: 20.52        Core23: 34.83        
Core24: 20.96        Core25: 38.65        
Core26: 21.43        Core27: 40.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.68
Socket1: 39.48
DDR read Latency(ns)
Socket0: 76270.50
Socket1: 200.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.11        Core1: 44.59        
Core2: 25.43        Core3: 40.12        
Core4: 26.27        Core5: 41.89        
Core6: 24.39        Core7: 33.68        
Core8: 24.66        Core9: 30.91        
Core10: 22.31        Core11: 37.46        
Core12: 25.03        Core13: 42.43        
Core14: 24.43        Core15: 31.33        
Core16: 25.66        Core17: 32.26        
Core18: 27.17        Core19: 34.81        
Core20: 24.78        Core21: 37.06        
Core22: 26.28        Core23: 34.90        
Core24: 25.55        Core25: 38.18        
Core26: 26.75        Core27: 43.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.54
Socket1: 38.92
DDR read Latency(ns)
Socket0: 80888.80
Socket1: 203.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.20        Core1: 45.29        
Core2: 27.34        Core3: 42.97        
Core4: 26.34        Core5: 43.85        
Core6: 24.82        Core7: 34.23        
Core8: 23.32        Core9: 34.21        
Core10: 24.21        Core11: 41.80        
Core12: 23.90        Core13: 43.23        
Core14: 23.17        Core15: 35.22        
Core16: 23.46        Core17: 31.98        
Core18: 24.31        Core19: 35.00        
Core20: 24.76        Core21: 37.76        
Core22: 26.40        Core23: 35.17        
Core24: 26.22        Core25: 38.78        
Core26: 25.21        Core27: 40.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.43
Socket1: 40.15
DDR read Latency(ns)
Socket0: 81639.46
Socket1: 199.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.77        Core1: 44.97        
Core2: 25.16        Core3: 42.10        
Core4: 26.03        Core5: 44.35        
Core6: 25.37        Core7: 33.69        
Core8: 24.31        Core9: 35.06        
Core10: 24.72        Core11: 39.75        
Core12: 23.86        Core13: 42.82        
Core14: 22.85        Core15: 34.07        
Core16: 24.86        Core17: 31.64        
Core18: 24.08        Core19: 34.63        
Core20: 24.97        Core21: 37.19        
Core22: 25.97        Core23: 34.53        
Core24: 26.78        Core25: 38.48        
Core26: 27.64        Core27: 36.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.26
Socket1: 39.27
DDR read Latency(ns)
Socket0: 80503.91
Socket1: 201.47
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.31        Core1: 46.25        
Core2: 26.07        Core3: 45.69        
Core4: 25.53        Core5: 46.14        
Core6: 27.87        Core7: 37.19        
Core8: 26.84        Core9: 37.56        
Core10: 26.02        Core11: 51.21        
Core12: 24.58        Core13: 49.29        
Core14: 24.44        Core15: 51.87        
Core16: 26.05        Core17: 39.88        
Core18: 25.88        Core19: 36.09        
Core20: 27.50        Core21: 39.13        
Core22: 26.39        Core23: 37.15        
Core24: 25.75        Core25: 39.29        
Core26: 26.75        Core27: 47.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.24
Socket1: 44.95
DDR read Latency(ns)
Socket0: 74489.79
Socket1: 187.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.85        Core1: 45.12        
Core2: 27.17        Core3: 45.61        
Core4: 27.19        Core5: 46.66        
Core6: 26.65        Core7: 37.46        
Core8: 25.81        Core9: 36.00        
Core10: 27.00        Core11: 52.13        
Core12: 24.08        Core13: 48.75        
Core14: 25.88        Core15: 51.68        
Core16: 25.13        Core17: 38.93        
Core18: 24.76        Core19: 36.04        
Core20: 24.73        Core21: 39.08        
Core22: 28.09        Core23: 37.57        
Core24: 26.23        Core25: 39.48        
Core26: 26.36        Core27: 51.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.55
Socket1: 45.21
DDR read Latency(ns)
Socket0: 76480.16
Socket1: 187.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.41        Core1: 45.59        
Core2: 21.99        Core3: 45.85        
Core4: 27.00        Core5: 46.43        
Core6: 20.91        Core7: 37.54        
Core8: 18.18        Core9: 36.40        
Core10: 27.74        Core11: 51.71        
Core12: 24.09        Core13: 49.18        
Core14: 25.68        Core15: 51.58        
Core16: 27.27        Core17: 38.62        
Core18: 28.91        Core19: 36.55        
Core20: 21.12        Core21: 39.07        
Core22: 23.14        Core23: 36.97        
Core24: 26.77        Core25: 39.43        
Core26: 25.77        Core27: 50.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.33
Socket1: 45.19
DDR read Latency(ns)
Socket0: 72718.52
Socket1: 187.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.37        Core1: 45.66        
Core2: 28.09        Core3: 45.94        
Core4: 23.69        Core5: 46.31        
Core6: 26.66        Core7: 37.72        
Core8: 28.31        Core9: 36.78        
Core10: 26.20        Core11: 51.99        
Core12: 23.56        Core13: 49.50        
Core14: 24.79        Core15: 51.89        
Core16: 27.05        Core17: 39.29        
Core18: 25.39        Core19: 36.32        
Core20: 26.90        Core21: 38.68        
Core22: 27.07        Core23: 37.26        
Core24: 26.33        Core25: 39.86        
Core26: 26.81        Core27: 52.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.87
Socket1: 45.44
DDR read Latency(ns)
Socket0: 75248.60
Socket1: 186.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.63        Core1: 45.83        
Core2: 27.23        Core3: 45.90        
Core4: 25.61        Core5: 46.18        
Core6: 28.91        Core7: 37.12        
Core8: 28.07        Core9: 36.53        
Core10: 26.36        Core11: 52.16        
Core12: 25.28        Core13: 48.31        
Core14: 26.89        Core15: 51.43        
Core16: 27.27        Core17: 39.59        
Core18: 25.44        Core19: 35.99        
Core20: 26.46        Core21: 38.81        
Core22: 27.67        Core23: 37.12        
Core24: 28.19        Core25: 39.02        
Core26: 26.30        Core27: 52.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.32
Socket1: 45.18
DDR read Latency(ns)
Socket0: 76135.24
Socket1: 187.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.80        Core1: 46.22        
Core2: 24.97        Core3: 46.00        
Core4: 24.57        Core5: 46.74        
Core6: 26.94        Core7: 37.87        
Core8: 27.21        Core9: 37.16        
Core10: 24.73        Core11: 52.32        
Core12: 23.67        Core13: 50.26        
Core14: 25.24        Core15: 52.09        
Core16: 25.88        Core17: 38.86        
Core18: 25.39        Core19: 36.56        
Core20: 25.01        Core21: 39.48        
Core22: 26.68        Core23: 37.48        
Core24: 25.68        Core25: 39.87        
Core26: 26.88        Core27: 52.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.65
Socket1: 45.74
DDR read Latency(ns)
Socket0: 75848.54
Socket1: 186.73
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.62        Core1: 43.53        
Core2: 26.17        Core3: 44.12        
Core4: 26.27        Core5: 45.20        
Core6: 27.21        Core7: 36.10        
Core8: 25.78        Core9: 32.46        
Core10: 24.47        Core11: 49.23        
Core12: 24.39        Core13: 44.88        
Core14: 24.80        Core15: 49.41        
Core16: 25.22        Core17: 39.41        
Core18: 24.91        Core19: 34.82        
Core20: 23.22        Core21: 38.42        
Core22: 26.33        Core23: 36.71        
Core24: 27.52        Core25: 39.14        
Core26: 27.25        Core27: 49.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.63
Socket1: 43.41
DDR read Latency(ns)
Socket0: 71250.10
Socket1: 194.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.36        Core1: 43.32        
Core2: 26.01        Core3: 43.19        
Core4: 25.80        Core5: 42.67        
Core6: 27.75        Core7: 34.62        
Core8: 27.29        Core9: 31.17        
Core10: 23.62        Core11: 43.70        
Core12: 25.60        Core13: 35.32        
Core14: 26.74        Core15: 47.20        
Core16: 27.87        Core17: 38.85        
Core18: 25.40        Core19: 33.88        
Core20: 24.39        Core21: 37.69        
Core22: 26.94        Core23: 35.47        
Core24: 26.26        Core25: 38.33        
Core26: 27.69        Core27: 47.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.84
Socket1: 40.82
DDR read Latency(ns)
Socket0: 74248.08
Socket1: 202.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.01        Core1: 42.09        
Core2: 26.87        Core3: 41.73        
Core4: 25.37        Core5: 41.81        
Core6: 28.88        Core7: 33.48        
Core8: 26.46        Core9: 26.39        
Core10: 25.70        Core11: 45.17        
Core12: 24.81        Core13: 35.97        
Core14: 22.32        Core15: 36.72        
Core16: 19.05        Core17: 38.59        
Core18: 19.75        Core19: 33.42        
Core20: 22.20        Core21: 36.54        
Core22: 23.83        Core23: 35.00        
Core24: 21.14        Core25: 38.00        
Core26: 28.00        Core27: 48.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.77
Socket1: 39.49
DDR read Latency(ns)
Socket0: 70647.26
Socket1: 205.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.13        Core1: 41.27        
Core2: 27.04        Core3: 41.36        
Core4: 27.00        Core5: 40.32        
Core6: 27.74        Core7: 32.93        
Core8: 25.67        Core9: 29.24        
Core10: 24.88        Core11: 47.57        
Core12: 25.04        Core13: 28.45        
Core14: 25.64        Core15: 43.65        
Core16: 25.86        Core17: 37.49        
Core18: 24.45        Core19: 33.27        
Core20: 24.66        Core21: 36.69        
Core22: 25.47        Core23: 35.31        
Core24: 25.94        Core25: 37.34        
Core26: 27.91        Core27: 46.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.68
Socket1: 38.85
DDR read Latency(ns)
Socket0: 75841.63
Socket1: 208.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.59        Core1: 41.43        
Core2: 25.43        Core3: 39.49        
Core4: 26.38        Core5: 42.10        
Core6: 26.86        Core7: 33.82        
Core8: 25.89        Core9: 28.50        
Core10: 25.17        Core11: 45.11        
Core12: 23.99        Core13: 33.87        
Core14: 25.39        Core15: 41.14        
Core16: 26.17        Core17: 38.03        
Core18: 25.99        Core19: 33.94        
Core20: 24.00        Core21: 36.92        
Core22: 24.57        Core23: 34.64        
Core24: 26.46        Core25: 37.90        
Core26: 25.28        Core27: 43.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.08
Socket1: 39.09
DDR read Latency(ns)
Socket0: 79919.86
Socket1: 208.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.67        Core1: 44.79        
Core2: 26.82        Core3: 43.43        
Core4: 26.33        Core5: 43.55        
Core6: 27.02        Core7: 35.04        
Core8: 24.85        Core9: 30.56        
Core10: 24.35        Core11: 43.05        
Core12: 24.56        Core13: 40.15        
Core14: 25.63        Core15: 44.49        
Core16: 25.90        Core17: 39.22        
Core18: 24.84        Core19: 34.22        
Core20: 24.60        Core21: 37.78        
Core22: 25.68        Core23: 35.54        
Core24: 27.13        Core25: 38.54        
Core26: 27.39        Core27: 45.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 41.27
DDR read Latency(ns)
Socket0: 77963.46
Socket1: 200.93
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.70        Core1: 42.78        
Core2: 28.77        Core3: 42.46        
Core4: 26.45        Core5: 43.22        
Core6: 27.32        Core7: 33.00        
Core8: 26.31        Core9: 31.58        
Core10: 25.82        Core11: 15.50        
Core12: 24.72        Core13: 39.62        
Core14: 27.59        Core15: 44.84        
Core16: 25.96        Core17: 36.12        
Core18: 26.54        Core19: 34.13        
Core20: 26.24        Core21: 35.82        
Core22: 27.48        Core23: 33.67        
Core24: 29.50        Core25: 38.14        
Core26: 28.32        Core27: 37.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.97
Socket1: 37.38
DDR read Latency(ns)
Socket0: 87494.37
Socket1: 209.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.57        Core1: 43.41        
Core2: 27.20        Core3: 43.03        
Core4: 28.93        Core5: 43.61        
Core6: 28.33        Core7: 33.54        
Core8: 27.81        Core9: 32.45        
Core10: 25.94        Core11: 16.47        
Core12: 25.95        Core13: 46.77        
Core14: 26.90        Core15: 45.63        
Core16: 25.93        Core17: 37.47        
Core18: 25.20        Core19: 34.28        
Core20: 23.90        Core21: 36.63        
Core22: 25.66        Core23: 33.59        
Core24: 27.01        Core25: 38.38        
Core26: 29.23        Core27: 37.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.60
Socket1: 38.51
DDR read Latency(ns)
Socket0: 87732.95
Socket1: 206.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.75        Core1: 40.25        
Core2: 29.81        Core3: 40.18        
Core4: 22.00        Core5: 41.54        
Core6: 14.22        Core7: 30.95        
Core8: 20.05        Core9: 29.20        
Core10: 17.79        Core11: 14.99        
Core12: 17.96        Core13: 31.13        
Core14: 18.33        Core15: 43.43        
Core16: 24.82        Core17: 35.42        
Core18: 24.50        Core19: 32.77        
Core20: 24.98        Core21: 34.84        
Core22: 26.86        Core23: 31.53        
Core24: 26.43        Core25: 36.95        
Core26: 27.52        Core27: 24.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.42
Socket1: 34.10
DDR read Latency(ns)
Socket0: 86313.96
Socket1: 223.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.07        Core1: 42.71        
Core2: 28.86        Core3: 42.24        
Core4: 25.73        Core5: 43.35        
Core6: 28.48        Core7: 33.19        
Core8: 29.47        Core9: 31.52        
Core10: 26.91        Core11: 16.27        
Core12: 26.46        Core13: 46.75        
Core14: 27.91        Core15: 45.13        
Core16: 26.64        Core17: 37.32        
Core18: 26.23        Core19: 33.92        
Core20: 25.74        Core21: 36.17        
Core22: 25.78        Core23: 33.01        
Core24: 28.24        Core25: 37.85        
Core26: 27.69        Core27: 31.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.18
Socket1: 37.61
DDR read Latency(ns)
Socket0: 88901.00
Socket1: 209.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.28        Core1: 41.39        
Core2: 25.88        Core3: 40.39        
Core4: 26.35        Core5: 42.28        
Core6: 29.29        Core7: 31.39        
Core8: 26.57        Core9: 29.80        
Core10: 27.23        Core11: 14.58        
Core12: 27.49        Core13: 38.84        
Core14: 26.69        Core15: 44.09        
Core16: 25.23        Core17: 34.97        
Core18: 24.92        Core19: 33.10        
Core20: 26.89        Core21: 35.51        
Core22: 27.27        Core23: 31.72        
Core24: 26.41        Core25: 37.21        
Core26: 26.36        Core27: 18.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.41
Socket1: 34.69
DDR read Latency(ns)
Socket0: 90451.18
Socket1: 220.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.89        Core1: 41.39        
Core2: 27.04        Core3: 41.97        
Core4: 25.13        Core5: 42.13        
Core6: 27.01        Core7: 31.95        
Core8: 26.04        Core9: 30.29        
Core10: 25.59        Core11: 15.39        
Core12: 25.78        Core13: 32.51        
Core14: 26.67        Core15: 44.44        
Core16: 25.91        Core17: 36.02        
Core18: 25.50        Core19: 33.40        
Core20: 28.07        Core21: 35.67        
Core22: 28.09        Core23: 32.89        
Core24: 28.51        Core25: 37.51        
Core26: 27.39        Core27: 35.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.29
Socket1: 35.92
DDR read Latency(ns)
Socket0: 87560.91
Socket1: 216.66
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.98        Core1: 43.48        
Core2: 25.94        Core3: 40.62        
Core4: 25.92        Core5: 43.54        
Core6: 25.83        Core7: 34.46        
Core8: 26.34        Core9: 31.91        
Core10: 23.89        Core11: 43.34        
Core12: 26.56        Core13: 44.60        
Core14: 25.42        Core15: 31.32        
Core16: 26.25        Core17: 37.67        
Core18: 26.84        Core19: 33.63        
Core20: 26.88        Core21: 36.97        
Core22: 26.21        Core23: 34.55        
Core24: 27.63        Core25: 37.75        
Core26: 28.12        Core27: 26.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.14
Socket1: 38.76
DDR read Latency(ns)
Socket0: 74140.69
Socket1: 205.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.36        Core1: 43.76        
Core2: 24.99        Core3: 37.66        
Core4: 24.98        Core5: 42.64        
Core6: 26.19        Core7: 33.35        
Core8: 27.87        Core9: 32.30        
Core10: 24.96        Core11: 44.83        
Core12: 26.09        Core13: 39.17        
Core14: 26.26        Core15: 30.86        
Core16: 25.30        Core17: 37.50        
Core18: 25.42        Core19: 33.60        
Core20: 26.08        Core21: 36.82        
Core22: 25.42        Core23: 34.13        
Core24: 27.82        Core25: 37.36        
Core26: 27.02        Core27: 24.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 37.48
DDR read Latency(ns)
Socket0: 75447.64
Socket1: 211.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.56        Core1: 44.78        
Core2: 22.20        Core3: 41.29        
Core4: 31.76        Core5: 43.91        
Core6: 16.82        Core7: 35.15        
Core8: 21.88        Core9: 33.84        
Core10: 26.17        Core11: 45.60        
Core12: 27.59        Core13: 47.70        
Core14: 26.83        Core15: 35.99        
Core16: 26.70        Core17: 38.59        
Core18: 26.81        Core19: 34.83        
Core20: 26.63        Core21: 37.79        
Core22: 26.54        Core23: 35.11        
Core24: 27.51        Core25: 38.00        
Core26: 26.06        Core27: 33.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 40.55
DDR read Latency(ns)
Socket0: 69708.69
Socket1: 199.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.71        Core1: 43.01        
Core2: 26.14        Core3: 38.56        
Core4: 24.63        Core5: 43.29        
Core6: 25.41        Core7: 33.87        
Core8: 27.38        Core9: 32.67        
Core10: 25.57        Core11: 34.08        
Core12: 27.06        Core13: 44.96        
Core14: 27.46        Core15: 36.53        
Core16: 23.63        Core17: 37.48        
Core18: 30.10        Core19: 33.10        
Core20: 27.66        Core21: 36.94        
Core22: 26.58        Core23: 35.03        
Core24: 26.60        Core25: 36.55        
Core26: 29.45        Core27: 33.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.39
Socket1: 38.36
DDR read Latency(ns)
Socket0: 75000.31
Socket1: 208.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.16        Core1: 43.27        
Core2: 26.36        Core3: 37.74        
Core4: 25.57        Core5: 42.79        
Core6: 28.00        Core7: 34.57        
Core8: 28.32        Core9: 31.89        
Core10: 26.49        Core11: 40.08        
Core12: 26.17        Core13: 37.14        
Core14: 25.90        Core15: 41.32        
Core16: 25.50        Core17: 37.38        
Core18: 26.84        Core19: 34.02        
Core20: 25.21        Core21: 36.81        
Core22: 25.46        Core23: 35.17        
Core24: 27.17        Core25: 37.40        
Core26: 27.03        Core27: 32.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.32
Socket1: 38.34
DDR read Latency(ns)
Socket0: 75489.20
Socket1: 208.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.09        Core1: 43.17        
Core2: 25.03        Core3: 39.15        
Core4: 25.44        Core5: 42.81        
Core6: 24.41        Core7: 34.55        
Core8: 24.99        Core9: 32.18        
Core10: 24.80        Core11: 42.18        
Core12: 24.27        Core13: 37.18        
Core14: 26.15        Core15: 35.30        
Core16: 24.80        Core17: 38.06        
Core18: 26.23        Core19: 33.27        
Core20: 25.25        Core21: 35.62        
Core22: 27.23        Core23: 34.85        
Core24: 26.60        Core25: 37.61        
Core26: 26.77        Core27: 29.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.16
Socket1: 38.00
DDR read Latency(ns)
Socket0: 74925.34
Socket1: 209.04
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.20        Core1: 43.95        
Core2: 26.34        Core3: 42.09        
Core4: 25.63        Core5: 42.73        
Core6: 28.43        Core7: 34.19        
Core8: 27.35        Core9: 30.77        
Core10: 25.40        Core11: 38.44        
Core12: 25.21        Core13: 46.95        
Core14: 24.77        Core15: 35.66        
Core16: 24.76        Core17: 36.84        
Core18: 25.58        Core19: 32.08        
Core20: 24.72        Core21: 37.55        
Core22: 26.76        Core23: 33.90        
Core24: 25.47        Core25: 36.69        
Core26: 26.59        Core27: 31.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.60
Socket1: 39.16
DDR read Latency(ns)
Socket0: 78352.58
Socket1: 207.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.30        Core1: 44.87        
Core2: 26.40        Core3: 42.46        
Core4: 26.59        Core5: 43.81        
Core6: 26.29        Core7: 34.94        
Core8: 27.71        Core9: 30.60        
Core10: 26.06        Core11: 44.25        
Core12: 26.54        Core13: 48.78        
Core14: 26.59        Core15: 33.72        
Core16: 25.83        Core17: 37.67        
Core18: 27.67        Core19: 32.81        
Core20: 27.47        Core21: 37.95        
Core22: 27.81        Core23: 34.54        
Core24: 27.63        Core25: 37.45        
Core26: 27.00        Core27: 38.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.21
Socket1: 40.66
DDR read Latency(ns)
Socket0: 78975.59
Socket1: 203.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.24        Core1: 44.67        
Core2: 14.58        Core3: 43.15        
Core4: 26.07        Core5: 44.52        
Core6: 20.76        Core7: 35.81        
Core8: 18.51        Core9: 30.90        
Core10: 19.83        Core11: 47.19        
Core12: 22.77        Core13: 45.00        
Core14: 24.99        Core15: 39.77        
Core16: 26.02        Core17: 37.77        
Core18: 24.73        Core19: 32.94        
Core20: 25.88        Core21: 37.79        
Core22: 25.16        Core23: 35.66        
Core24: 29.15        Core25: 37.16        
Core26: 28.93        Core27: 36.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.17
Socket1: 41.05
DDR read Latency(ns)
Socket0: 76344.26
Socket1: 202.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.76        Core1: 45.60        
Core2: 27.24        Core3: 44.03        
Core4: 24.73        Core5: 44.76        
Core6: 26.11        Core7: 36.17        
Core8: 25.52        Core9: 31.65        
Core10: 25.50        Core11: 44.80        
Core12: 24.46        Core13: 49.56        
Core14: 26.38        Core15: 40.73        
Core16: 26.18        Core17: 38.48        
Core18: 25.28        Core19: 33.65        
Core20: 27.67        Core21: 39.27        
Core22: 26.77        Core23: 35.72        
Core24: 26.81        Core25: 38.20        
Core26: 27.30        Core27: 40.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.17
Socket1: 42.21
DDR read Latency(ns)
Socket0: 80149.28
Socket1: 199.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.97        Core1: 46.09        
Core2: 28.32        Core3: 44.78        
Core4: 25.61        Core5: 45.09        
Core6: 26.79        Core7: 37.18        
Core8: 23.99        Core9: 30.94        
Core10: 24.04        Core11: 50.85        
Core12: 25.15        Core13: 50.20        
Core14: 25.34        Core15: 45.17        
Core16: 26.60        Core17: 38.90        
Core18: 25.73        Core19: 34.39        
Core20: 27.41        Core21: 39.63        
Core22: 28.73        Core23: 36.55        
Core24: 28.37        Core25: 38.29        
Core26: 28.14        Core27: 45.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.47
Socket1: 43.77
DDR read Latency(ns)
Socket0: 78978.85
Socket1: 194.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.73        Core1: 44.94        
Core2: 25.30        Core3: 43.41        
Core4: 26.56        Core5: 44.39        
Core6: 25.10        Core7: 35.71        
Core8: 26.64        Core9: 33.46        
Core10: 25.68        Core11: 48.10        
Core12: 24.27        Core13: 45.81        
Core14: 23.64        Core15: 39.07        
Core16: 24.66        Core17: 37.81        
Core18: 26.73        Core19: 32.83        
Core20: 26.49        Core21: 38.47        
Core22: 28.24        Core23: 35.12        
Core24: 26.11        Core25: 37.57        
Core26: 26.82        Core27: 38.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.03
Socket1: 41.33
DDR read Latency(ns)
Socket0: 80083.51
Socket1: 202.44
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.98        Core1: 45.10        
Core2: 25.21        Core3: 43.89        
Core4: 24.59        Core5: 44.92        
Core6: 26.07        Core7: 36.99        
Core8: 27.08        Core9: 38.16        
Core10: 25.81        Core11: 50.68        
Core12: 25.44        Core13: 49.16        
Core14: 25.00        Core15: 46.99        
Core16: 29.45        Core17: 39.17        
Core18: 28.01        Core19: 37.20        
Core20: 26.99        Core21: 41.54        
Core22: 25.95        Core23: 36.00        
Core24: 24.91        Core25: 39.36        
Core26: 28.00        Core27: 52.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.45
Socket1: 44.56
DDR read Latency(ns)
Socket0: 69015.56
Socket1: 189.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.37        Core1: 45.47        
Core2: 27.49        Core3: 45.10        
Core4: 23.70        Core5: 45.37        
Core6: 26.28        Core7: 36.96        
Core8: 27.26        Core9: 41.73        
Core10: 25.30        Core11: 51.69        
Core12: 24.98        Core13: 48.90        
Core14: 27.01        Core15: 51.49        
Core16: 26.23        Core17: 38.75        
Core18: 25.97        Core19: 37.52        
Core20: 28.31        Core21: 40.75        
Core22: 26.73        Core23: 36.34        
Core24: 27.47        Core25: 39.19        
Core26: 25.74        Core27: 52.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.80
Socket1: 45.21
DDR read Latency(ns)
Socket0: 69994.37
Socket1: 188.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.45        Core1: 45.42        
Core2: 23.57        Core3: 44.95        
Core4: 29.11        Core5: 44.80        
Core6: 27.51        Core7: 37.16        
Core8: 27.29        Core9: 41.15        
Core10: 25.08        Core11: 51.78        
Core12: 26.18        Core13: 49.97        
Core14: 25.65        Core15: 51.30        
Core16: 26.64        Core17: 38.62        
Core18: 25.97        Core19: 37.19        
Core20: 25.98        Core21: 41.03        
Core22: 26.26        Core23: 36.50        
Core24: 24.20        Core25: 38.97        
Core26: 20.06        Core27: 52.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.28
Socket1: 45.25
DDR read Latency(ns)
Socket0: 68071.31
Socket1: 188.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.63        Core1: 44.44        
Core2: 26.14        Core3: 44.39        
Core4: 25.73        Core5: 44.73        
Core6: 27.59        Core7: 37.16        
Core8: 28.57        Core9: 36.01        
Core10: 26.28        Core11: 51.46        
Core12: 25.99        Core13: 49.16        
Core14: 27.97        Core15: 49.92        
Core16: 25.88        Core17: 38.39        
Core18: 27.62        Core19: 36.98        
Core20: 28.43        Core21: 40.43        
Core22: 24.95        Core23: 36.51        
Core24: 26.15        Core25: 39.34        
Core26: 27.33        Core27: 52.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.66
Socket1: 44.76
DDR read Latency(ns)
Socket0: 69055.30
Socket1: 188.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.21        Core1: 45.71        
Core2: 25.55        Core3: 44.88        
Core4: 24.43        Core5: 44.88        
Core6: 25.56        Core7: 36.87        
Core8: 27.99        Core9: 40.51        
Core10: 25.43        Core11: 51.53        
Core12: 26.81        Core13: 49.76        
Core14: 26.36        Core15: 49.38        
Core16: 26.00        Core17: 38.83        
Core18: 26.61        Core19: 37.36        
Core20: 26.78        Core21: 40.30        
Core22: 27.74        Core23: 36.79        
Core24: 28.41        Core25: 39.14        
Core26: 27.92        Core27: 52.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.47
Socket1: 45.04
DDR read Latency(ns)
Socket0: 71035.96
Socket1: 188.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.52        Core1: 45.53        
Core2: 25.99        Core3: 45.36        
Core4: 25.29        Core5: 45.18        
Core6: 26.37        Core7: 37.15        
Core8: 27.91        Core9: 40.91        
Core10: 24.35        Core11: 51.18        
Core12: 26.01        Core13: 49.76        
Core14: 24.25        Core15: 50.20        
Core16: 26.25        Core17: 38.69        
Core18: 26.41        Core19: 37.34        
Core20: 26.07        Core21: 40.21        
Core22: 25.44        Core23: 36.25        
Core24: 26.05        Core25: 38.98        
Core26: 25.63        Core27: 52.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.71
Socket1: 45.12
DDR read Latency(ns)
Socket0: 70244.66
Socket1: 188.34
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.29        Core1: 42.16        
Core2: 27.44        Core3: 42.56        
Core4: 25.97        Core5: 43.57        
Core6: 29.19        Core7: 34.09        
Core8: 27.92        Core9: 31.17        
Core10: 24.42        Core11: 32.91        
Core12: 26.05        Core13: 45.89        
Core14: 26.12        Core15: 30.35        
Core16: 26.34        Core17: 36.36        
Core18: 26.68        Core19: 33.38        
Core20: 29.09        Core21: 37.83        
Core22: 27.23        Core23: 35.75        
Core24: 30.21        Core25: 37.78        
Core26: 27.04        Core27: 26.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.87
Socket1: 38.09
DDR read Latency(ns)
Socket0: 75349.34
Socket1: 201.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.09        Core1: 42.34        
Core2: 25.81        Core3: 41.80        
Core4: 26.00        Core5: 43.51        
Core6: 26.98        Core7: 34.31        
Core8: 27.94        Core9: 31.93        
Core10: 26.94        Core11: 36.20        
Core12: 24.32        Core13: 46.21        
Core14: 24.90        Core15: 32.00        
Core16: 23.67        Core17: 36.80        
Core18: 25.97        Core19: 33.65        
Core20: 25.31        Core21: 38.05        
Core22: 27.79        Core23: 36.05        
Core24: 29.42        Core25: 37.77        
Core26: 26.48        Core27: 30.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.97
Socket1: 38.82
DDR read Latency(ns)
Socket0: 78364.14
Socket1: 202.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 42.12        
Core2: 27.41        Core3: 42.46        
Core4: 27.25        Core5: 43.43        
Core6: 28.36        Core7: 34.07        
Core8: 27.40        Core9: 32.27        
Core10: 26.77        Core11: 29.20        
Core12: 27.30        Core13: 45.74        
Core14: 26.62        Core15: 33.52        
Core16: 24.04        Core17: 36.60        
Core18: 21.27        Core19: 33.10        
Core20: 13.80        Core21: 37.96        
Core22: 21.23        Core23: 36.26        
Core24: 27.02        Core25: 37.83        
Core26: 21.23        Core27: 31.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.32
Socket1: 38.29
DDR read Latency(ns)
Socket0: 79008.71
Socket1: 204.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.68        Core1: 42.61        
Core2: 25.72        Core3: 42.06        
Core4: 26.10        Core5: 44.51        
Core6: 27.24        Core7: 34.59        
Core8: 25.81        Core9: 32.29        
Core10: 25.93        Core11: 34.44        
Core12: 24.36        Core13: 46.37        
Core14: 25.58        Core15: 34.45        
Core16: 24.57        Core17: 37.13        
Core18: 24.80        Core19: 34.01        
Core20: 27.83        Core21: 38.35        
Core22: 26.18        Core23: 36.17        
Core24: 30.40        Core25: 38.30        
Core26: 27.24        Core27: 30.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.12
Socket1: 39.11
DDR read Latency(ns)
Socket0: 80472.08
Socket1: 201.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.69        Core1: 42.89        
Core2: 28.95        Core3: 42.12        
Core4: 27.10        Core5: 44.78        
Core6: 28.13        Core7: 35.26        
Core8: 27.16        Core9: 32.94        
Core10: 25.76        Core11: 38.56        
Core12: 25.28        Core13: 46.82        
Core14: 24.24        Core15: 35.01        
Core16: 26.60        Core17: 37.05        
Core18: 27.27        Core19: 34.62        
Core20: 26.79        Core21: 38.13        
Core22: 26.57        Core23: 36.88        
Core24: 28.76        Core25: 38.48        
Core26: 28.35        Core27: 35.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.53
Socket1: 40.21
DDR read Latency(ns)
Socket0: 80629.07
Socket1: 198.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.86        Core1: 42.83        
Core2: 25.98        Core3: 43.01        
Core4: 26.46        Core5: 44.20        
Core6: 28.75        Core7: 35.16        
Core8: 25.90        Core9: 32.05        
Core10: 25.76        Core11: 35.24        
Core12: 25.47        Core13: 46.96        
Core14: 26.03        Core15: 37.72        
Core16: 26.34        Core17: 37.65        
Core18: 25.41        Core19: 34.09        
Core20: 26.07        Core21: 38.41        
Core22: 25.43        Core23: 36.84        
Core24: 29.25        Core25: 38.69        
Core26: 26.28        Core27: 36.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.68
Socket1: 40.18
DDR read Latency(ns)
Socket0: 78268.57
Socket1: 198.41
