Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Tue Sep 22 23:29:59 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file partA_wrapper_timing_summary_routed.rpt -rpx partA_wrapper_timing_summary_routed.rpx
| Design       : partA_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1147 register/latch pins with no clock driven by root clock pin: cur_state_reg[0]_rep/C (HIGH)

 There are 1149 register/latch pins with no clock driven by root clock pin: cur_state_reg[1]_rep/C (HIGH)

 There are 1148 register/latch pins with no clock driven by root clock pin: cur_state_reg[2]/C (HIGH)

 There are 1149 register/latch pins with no clock driven by root clock pin: cur_state_reg[3]_rep/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: delayRamReadCnt_reg[0]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: delayRamReadCnt_reg[1]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: delayRamReadCnt_reg[2]/G (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.709        0.000                      0                 3222        0.036        0.000                      0                 3222        4.020        0.000                       0                  1890  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.709        0.000                      0                 3222        0.036        0.000                      0                 3222        4.020        0.000                       0                  1890  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 1.658ns (21.363%)  route 6.103ns (78.637%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.667     2.961    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X45Y41         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDSE (Prop_fdse_C_Q)         0.419     3.380 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/Q
                         net (fo=34, routed)          1.244     4.624    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[21]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.923 f  partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25/O
                         net (fo=8, routed)           1.150     6.073    partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.197 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16/O
                         net (fo=1, routed)           0.305     6.502    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.626 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9/O
                         net (fo=3, routed)           0.565     7.191    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.118     7.309 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.587     7.896    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.326     8.222 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.804     9.025    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.149 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.639     9.788    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.912 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.810    10.722    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X51Y43         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.482    12.661    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X51Y43         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[9]/C
                         clock pessimism              0.129    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X51Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.431    partA_i/OLED_ip_0/inst/Init/after_state_reg[9]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 1.658ns (21.295%)  route 6.128ns (78.705%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.667     2.961    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X45Y41         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDSE (Prop_fdse_C_Q)         0.419     3.380 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/Q
                         net (fo=34, routed)          1.244     4.624    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[21]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.923 f  partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25/O
                         net (fo=8, routed)           1.150     6.073    partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.197 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16/O
                         net (fo=1, routed)           0.305     6.502    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.626 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9/O
                         net (fo=3, routed)           0.565     7.191    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.118     7.309 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.587     7.896    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.326     8.222 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.804     9.025    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.149 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.639     9.788    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.912 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.835    10.747    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X50Y42         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.481    12.660    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X50Y42         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[43]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X50Y42         FDRE (Setup_fdre_C_CE)      -0.169    12.466    partA_i/OLED_ip_0/inst/Init/after_state_reg[43]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 1.658ns (21.516%)  route 6.048ns (78.484%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.667     2.961    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X45Y41         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDSE (Prop_fdse_C_Q)         0.419     3.380 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/Q
                         net (fo=34, routed)          1.244     4.624    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[21]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.923 f  partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25/O
                         net (fo=8, routed)           1.150     6.073    partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.197 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16/O
                         net (fo=1, routed)           0.305     6.502    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.626 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9/O
                         net (fo=3, routed)           0.565     7.191    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.118     7.309 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.587     7.896    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.326     8.222 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.804     9.025    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.149 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.639     9.788    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.912 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.755    10.667    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X51Y40         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.480    12.660    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X51Y40         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[69]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X51Y40         FDRE (Setup_fdre_C_CE)      -0.205    12.429    partA_i/OLED_ip_0/inst/Init/after_state_reg[69]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 1.658ns (21.362%)  route 6.103ns (78.637%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.667     2.961    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X45Y41         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDSE (Prop_fdse_C_Q)         0.419     3.380 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/Q
                         net (fo=34, routed)          1.244     4.624    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[21]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.923 f  partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25/O
                         net (fo=8, routed)           1.150     6.073    partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.197 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16/O
                         net (fo=1, routed)           0.305     6.502    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.626 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9/O
                         net (fo=3, routed)           0.565     7.191    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.118     7.309 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.587     7.896    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.326     8.222 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.804     9.025    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.149 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.639     9.788    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.912 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.810    10.722    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.493    12.672    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X48Y44         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[64]/C
                         clock pessimism              0.229    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X48Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.543    partA_i/OLED_ip_0/inst/Init/after_state_reg[64]
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.762ns  (logic 1.658ns (21.361%)  route 6.104ns (78.639%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.667     2.961    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X45Y41         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDSE (Prop_fdse_C_Q)         0.419     3.380 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/Q
                         net (fo=34, routed)          1.244     4.624    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[21]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.923 f  partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25/O
                         net (fo=8, routed)           1.150     6.073    partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.197 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16/O
                         net (fo=1, routed)           0.305     6.502    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.626 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9/O
                         net (fo=3, routed)           0.565     7.191    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.118     7.309 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.587     7.896    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.326     8.222 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.804     9.025    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.149 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.639     9.788    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.912 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.810    10.723    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X39Y43         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.495    12.675    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X39Y43         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[53]/C
                         clock pessimism              0.229    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X39Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.545    partA_i/OLED_ip_0/inst/Init/after_state_reg[53]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 1.658ns (21.436%)  route 6.077ns (78.564%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.667     2.961    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X45Y41         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDSE (Prop_fdse_C_Q)         0.419     3.380 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/Q
                         net (fo=34, routed)          1.244     4.624    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[21]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.923 f  partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25/O
                         net (fo=8, routed)           1.150     6.073    partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.197 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16/O
                         net (fo=1, routed)           0.305     6.502    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.626 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9/O
                         net (fo=3, routed)           0.565     7.191    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.118     7.309 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.587     7.896    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.326     8.222 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.804     9.025    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.149 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.639     9.788    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.912 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.783    10.696    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.494    12.674    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X40Y42         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[13]/C
                         clock pessimism              0.229    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X40Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.544    partA_i/OLED_ip_0/inst/Init/after_state_reg[13]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 1.658ns (21.436%)  route 6.077ns (78.564%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.667     2.961    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X45Y41         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDSE (Prop_fdse_C_Q)         0.419     3.380 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/Q
                         net (fo=34, routed)          1.244     4.624    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[21]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.923 f  partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25/O
                         net (fo=8, routed)           1.150     6.073    partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.197 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16/O
                         net (fo=1, routed)           0.305     6.502    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.626 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9/O
                         net (fo=3, routed)           0.565     7.191    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.118     7.309 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.587     7.896    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.326     8.222 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.804     9.025    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.149 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.639     9.788    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.912 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.783    10.696    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X40Y42         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.494    12.674    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X40Y42         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[16]/C
                         clock pessimism              0.229    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X40Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.544    partA_i/OLED_ip_0/inst/Init/after_state_reg[16]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 1.658ns (21.436%)  route 6.077ns (78.564%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.667     2.961    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X45Y41         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDSE (Prop_fdse_C_Q)         0.419     3.380 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/Q
                         net (fo=34, routed)          1.244     4.624    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[21]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.923 f  partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25/O
                         net (fo=8, routed)           1.150     6.073    partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.197 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16/O
                         net (fo=1, routed)           0.305     6.502    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.626 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9/O
                         net (fo=3, routed)           0.565     7.191    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.118     7.309 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.587     7.896    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.326     8.222 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.804     9.025    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.149 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.639     9.788    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.912 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.783    10.696    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.494    12.674    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X41Y42         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[26]/C
                         clock pessimism              0.229    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X41Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.544    partA_i/OLED_ip_0/inst/Init/after_state_reg[26]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 1.658ns (21.355%)  route 6.106ns (78.645%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.667     2.961    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X45Y41         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDSE (Prop_fdse_C_Q)         0.419     3.380 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/Q
                         net (fo=34, routed)          1.244     4.624    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[21]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.923 f  partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25/O
                         net (fo=8, routed)           1.150     6.073    partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.197 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16/O
                         net (fo=1, routed)           0.305     6.502    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.626 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9/O
                         net (fo=3, routed)           0.565     7.191    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.118     7.309 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.587     7.896    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.326     8.222 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.804     9.025    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.149 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.639     9.788    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.912 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.813    10.725    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X44Y44         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.494    12.674    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y44         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[59]/C
                         clock pessimism              0.264    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X44Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.578    partA_i/OLED_ip_0/inst/Init/after_state_reg[59]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 1.658ns (21.355%)  route 6.106ns (78.645%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.667     2.961    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X45Y41         FDSE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDSE (Prop_fdse_C_Q)         0.419     3.380 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[21]/Q
                         net (fo=34, routed)          1.244     4.624    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[21]
    SLICE_X35Y39         LUT2 (Prop_lut2_I0_O)        0.299     4.923 f  partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25/O
                         net (fo=8, routed)           1.150     6.073    partA_i/OLED_ip_0/inst/Init/current_state[26]_i_25_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.197 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16/O
                         net (fo=1, routed)           0.305     6.502    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_16_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.626 f  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9/O
                         net (fo=3, routed)           0.565     7.191    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_9_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.118     7.309 r  partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=3, routed)           0.587     7.896    partA_i/OLED_ip_0/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.326     8.222 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8/O
                         net (fo=4, routed)           0.804     9.025    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_8_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124     9.149 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=1, routed)           0.639     9.788    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.912 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.813    10.725    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X44Y44         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        1.494    12.674    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X44Y44         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[60]/C
                         clock pessimism              0.264    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X44Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.578    partA_i/OLED_ip_0/inst/Init/after_state_reg[60]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                  1.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.322%)  route 0.184ns (56.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.659     0.995    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.184     1.320    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X30Y99         SRL16E                                       r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.845     1.211    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.479%)  route 0.183ns (56.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.659     0.995    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.183     1.319    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X30Y99         SRL16E                                       r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.845     1.211    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 partA_i/OLED_ip_0/inst/Example/temp_spi_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.799%)  route 0.220ns (54.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.552     0.888    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X52Y54         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/temp_spi_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  partA_i/OLED_ip_0/inst/Example/temp_spi_data_reg[1]/Q
                         net (fo=1, routed)           0.220     1.249    partA_i/OLED_ip_0/inst/Example/SPI_COMP/temp_spi_data_reg[5][1]
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.045     1.294 r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register[1]_i_1/O
                         net (fo=1, routed)           0.000     1.294    partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register[1]_i_1_n_0
    SLICE_X47Y51         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.825     1.191    partA_i/OLED_ip_0/inst/Example/SPI_COMP/CLK
    SLICE_X47Y51         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.092     1.248    partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 partA_i/OLED_ip_0/inst/Example/temp_spi_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.380%)  route 0.198ns (48.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.552     0.888    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X50Y54         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/temp_spi_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  partA_i/OLED_ip_0/inst/Example/temp_spi_data_reg[6]/Q
                         net (fo=1, routed)           0.198     1.249    partA_i/OLED_ip_0/inst/Example/SPI_COMP/temp_spi_data_reg[6]
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.045     1.294 r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register[6]_i_1/O
                         net (fo=1, routed)           0.000     1.294    partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register[6]_i_1_n_0
    SLICE_X47Y51         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.825     1.191    partA_i/OLED_ip_0/inst/Example/SPI_COMP/CLK
    SLICE_X47Y51         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register_reg[6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.091     1.247    partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.721%)  route 0.174ns (55.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.656     0.992    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.174     1.307    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][27]
    SLICE_X28Y99         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.845     1.211    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.071     1.247    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.558     0.894    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y95         FDRE                                         r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/Q
                         net (fo=1, routed)           0.056     1.090    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X32Y95         SRLC32E                                      r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.825     1.191    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 partA_i/OLED_ip_0/inst/Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.484%)  route 0.148ns (47.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.575     0.911    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X54Y59         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  partA_i/OLED_ip_0/inst/Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.148     1.223    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X3Y22         RAMB18E1                                     r  partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.886     1.252    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y22         RAMB18E1                                     r  partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.283     0.969    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.152    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 partA_i/OLED_ip_0/inst/Example/temp_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.484%)  route 0.148ns (47.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.575     0.911    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X54Y57         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/temp_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  partA_i/OLED_ip_0/inst/Example/temp_addr_reg[2]/Q
                         net (fo=1, routed)           0.148     1.223    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y22         RAMB18E1                                     r  partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.886     1.252    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y22         RAMB18E1                                     r  partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.283     0.969    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.152    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 partA_i/OLED_ip_0/inst/Example/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.484%)  route 0.148ns (47.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.575     0.911    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X54Y57         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  partA_i/OLED_ip_0/inst/Example/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.148     1.223    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X3Y22         RAMB18E1                                     r  partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.886     1.252    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y22         RAMB18E1                                     r  partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.283     0.969    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.152    partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/SPI_COMP/temp_sdo_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.028%)  route 0.273ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.557     0.893    partA_i/OLED_ip_0/inst/Example/SPI_COMP/CLK
    SLICE_X47Y51         FDRE                                         r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register_reg[7]/Q
                         net (fo=1, routed)           0.273     1.307    partA_i/OLED_ip_0/inst/Example/SPI_COMP/shift_register[7]
    SLICE_X40Y48         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/temp_sdo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1890, routed)        0.830     1.196    partA_i/OLED_ip_0/inst/Example/SPI_COMP/CLK
    SLICE_X40Y48         FDSE                                         r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/temp_sdo_reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X40Y48         FDSE (Hold_fdse_C_D)         0.070     1.236    partA_i/OLED_ip_0/inst/Example/SPI_COMP/temp_sdo_reg
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y22   partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y22   partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y14   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12   partA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y68   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y68   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y68   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y68   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98   partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK



