$date
	Mon Jun 20 17:35:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! RES [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ sel $end
$scope module my_mux_21_4b $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 1 $ sel $end
$var wire 4 ' RES [3:0] $end
$scope module mux_21_1b_0[0] $end
$var wire 1 ( a $end
$var wire 1 ) a_out $end
$var wire 1 * b $end
$var wire 1 + b_out $end
$var wire 1 , not_sel $end
$var wire 1 - res $end
$var wire 1 $ sel $end
$upscope $end
$scope module mux_21_1b_0[1] $end
$var wire 1 . a $end
$var wire 1 / a_out $end
$var wire 1 0 b $end
$var wire 1 1 b_out $end
$var wire 1 2 not_sel $end
$var wire 1 3 res $end
$var wire 1 $ sel $end
$upscope $end
$scope module mux_21_1b_0[2] $end
$var wire 1 4 a $end
$var wire 1 5 a_out $end
$var wire 1 6 b $end
$var wire 1 7 b_out $end
$var wire 1 8 not_sel $end
$var wire 1 9 res $end
$var wire 1 $ sel $end
$upscope $end
$scope module mux_21_1b_0[3] $end
$var wire 1 : a $end
$var wire 1 ; a_out $end
$var wire 1 < b $end
$var wire 1 = b_out $end
$var wire 1 > not_sel $end
$var wire 1 ? res $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x?
x>
x=
0<
x;
x:
x9
x8
x7
06
x5
x4
x3
x2
x1
00
x/
x.
x-
x,
x+
0*
x)
x(
bx '
b0 &
bx %
1$
b0 #
bx "
bx !
$end
#1
0,
02
08
0>
#3
0+
01
07
0=
#4
0)
0/
05
0;
#7
0-
03
09
b0 !
b0 '
0?
