
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005780  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  00005780  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000358  20000070  000057f0  00020070  2**2
                  ALLOC
  3 .stack        00002000  200003c8  00005b48  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   000335a7  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000055bb  00000000  00000000  00053698  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00009d8d  00000000  00000000  00058c53  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000008b8  00000000  00000000  000629e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000d00  00000000  00000000  00063298  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000268c8  00000000  00000000  00063f98  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001b049  00000000  00000000  0008a860  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000a295f  00000000  00000000  000a58a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000019fc  00000000  00000000  00148208  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200023c8 	.word	0x200023c8
       4:	0000456d 	.word	0x0000456d
       8:	00004569 	.word	0x00004569
       c:	00004569 	.word	0x00004569
	...
      2c:	00004569 	.word	0x00004569
	...
      38:	00004569 	.word	0x00004569
      3c:	00004569 	.word	0x00004569
      40:	00004569 	.word	0x00004569
      44:	00004569 	.word	0x00004569
      48:	00004569 	.word	0x00004569
      4c:	0000282d 	.word	0x0000282d
      50:	00004569 	.word	0x00004569
      54:	00004569 	.word	0x00004569
      58:	00004569 	.word	0x00004569
      5c:	00004569 	.word	0x00004569
      60:	00004569 	.word	0x00004569
      64:	0000319d 	.word	0x0000319d
      68:	000031ad 	.word	0x000031ad
      6c:	000031bd 	.word	0x000031bd
      70:	000031cd 	.word	0x000031cd
      74:	000031dd 	.word	0x000031dd
      78:	000031ed 	.word	0x000031ed
      7c:	00004569 	.word	0x00004569
      80:	00004569 	.word	0x00004569
      84:	00004569 	.word	0x00004569
      88:	00004569 	.word	0x00004569
      8c:	00004569 	.word	0x00004569
      90:	00004569 	.word	0x00004569
      94:	00004569 	.word	0x00004569
      98:	00004569 	.word	0x00004569
      9c:	00004569 	.word	0x00004569
      a0:	00004569 	.word	0x00004569
      a4:	00004569 	.word	0x00004569
      a8:	00004569 	.word	0x00004569
      ac:	00004569 	.word	0x00004569
      b0:	00004569 	.word	0x00004569
      b4:	00004569 	.word	0x00004569
      b8:	00004569 	.word	0x00004569

000000bc <__do_global_dtors_aux>:
      bc:	b510      	push	{r4, lr}
      be:	4c06      	ldr	r4, [pc, #24]	; (d8 <__do_global_dtors_aux+0x1c>)
      c0:	7823      	ldrb	r3, [r4, #0]
      c2:	2b00      	cmp	r3, #0
      c4:	d107      	bne.n	d6 <__do_global_dtors_aux+0x1a>
      c6:	4b05      	ldr	r3, [pc, #20]	; (dc <__do_global_dtors_aux+0x20>)
      c8:	2b00      	cmp	r3, #0
      ca:	d002      	beq.n	d2 <__do_global_dtors_aux+0x16>
      cc:	4804      	ldr	r0, [pc, #16]	; (e0 <__do_global_dtors_aux+0x24>)
      ce:	e000      	b.n	d2 <__do_global_dtors_aux+0x16>
      d0:	bf00      	nop
      d2:	2301      	movs	r3, #1
      d4:	7023      	strb	r3, [r4, #0]
      d6:	bd10      	pop	{r4, pc}
      d8:	20000070 	.word	0x20000070
      dc:	00000000 	.word	0x00000000
      e0:	00005780 	.word	0x00005780

000000e4 <frame_dummy>:
      e4:	4b08      	ldr	r3, [pc, #32]	; (108 <frame_dummy+0x24>)
      e6:	b510      	push	{r4, lr}
      e8:	2b00      	cmp	r3, #0
      ea:	d003      	beq.n	f4 <frame_dummy+0x10>
      ec:	4907      	ldr	r1, [pc, #28]	; (10c <frame_dummy+0x28>)
      ee:	4808      	ldr	r0, [pc, #32]	; (110 <frame_dummy+0x2c>)
      f0:	e000      	b.n	f4 <frame_dummy+0x10>
      f2:	bf00      	nop
      f4:	4807      	ldr	r0, [pc, #28]	; (114 <frame_dummy+0x30>)
      f6:	6803      	ldr	r3, [r0, #0]
      f8:	2b00      	cmp	r3, #0
      fa:	d100      	bne.n	fe <frame_dummy+0x1a>
      fc:	bd10      	pop	{r4, pc}
      fe:	4b06      	ldr	r3, [pc, #24]	; (118 <frame_dummy+0x34>)
     100:	2b00      	cmp	r3, #0
     102:	d0fb      	beq.n	fc <frame_dummy+0x18>
     104:	4798      	blx	r3
     106:	e7f9      	b.n	fc <frame_dummy+0x18>
     108:	00000000 	.word	0x00000000
     10c:	20000074 	.word	0x20000074
     110:	00005780 	.word	0x00005780
     114:	00005780 	.word	0x00005780
     118:	00000000 	.word	0x00000000

0000011c <vAPI_IndexNtcTemp>:
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
     11c:	4b09      	ldr	r3, [pc, #36]	; (144 <vAPI_IndexNtcTemp+0x28>)
     11e:	4298      	cmp	r0, r3
     120:	d80b      	bhi.n	13a <vAPI_IndexNtcTemp+0x1e>
     122:	4a09      	ldr	r2, [pc, #36]	; (148 <vAPI_IndexNtcTemp+0x2c>)
     124:	3202      	adds	r2, #2
		{
            break;
        } 
		else 
		{
            low++;
     126:	2301      	movs	r3, #1
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
     128:	8811      	ldrh	r1, [r2, #0]
     12a:	4281      	cmp	r1, r0
     12c:	d906      	bls.n	13c <vAPI_IndexNtcTemp+0x20>
		{
            break;
        } 
		else 
		{
            low++;
     12e:	3301      	adds	r3, #1
     130:	b2db      	uxtb	r3, r3
     132:	3202      	adds	r2, #2
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
     134:	2b8d      	cmp	r3, #141	; 0x8d
     136:	d1f7      	bne.n	128 <vAPI_IndexNtcTemp+0xc>
     138:	e000      	b.n	13c <vAPI_IndexNtcTemp+0x20>
UPDATE			:
DATE			: 14/10/21
 *****************************************************************************/
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
     13a:	2300      	movs	r3, #0
		else 
		{
            low++;
        }
    }
    return TEMP_TABLE[low];
     13c:	4a03      	ldr	r2, [pc, #12]	; (14c <vAPI_IndexNtcTemp+0x30>)
     13e:	56d0      	ldrsb	r0, [r2, r3]
}
     140:	4770      	bx	lr
     142:	46c0      	nop			; (mov r8, r8)
     144:	00003b98 	.word	0x00003b98
     148:	00005228 	.word	0x00005228
     14c:	00005344 	.word	0x00005344

00000150 <vAPI_ADC_Read_Data_bal_1>:
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_1(void) 
{
     150:	b570      	push	{r4, r5, r6, lr}
//        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
     152:	4c25      	ldr	r4, [pc, #148]	; (1e8 <vAPI_ADC_Read_Data_bal_1+0x98>)
     154:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     156:	5ce0      	ldrb	r0, [r4, r3]
     158:	0200      	lsls	r0, r0, #8
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
     15a:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     15c:	5ce3      	ldrb	r3, [r4, r3]
     15e:	1818      	adds	r0, r3, r0
     160:	b280      	uxth	r0, r0
     162:	4d22      	ldr	r5, [pc, #136]	; (1ec <vAPI_ADC_Read_Data_bal_1+0x9c>)
     164:	47a8      	blx	r5
     166:	4b22      	ldr	r3, [pc, #136]	; (1f0 <vAPI_ADC_Read_Data_bal_1+0xa0>)
     168:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
     16a:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     16c:	5ce0      	ldrb	r0, [r4, r3]
     16e:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
     170:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     172:	5ce3      	ldrb	r3, [r4, r3]
     174:	1818      	adds	r0, r3, r0
     176:	b280      	uxth	r0, r0
     178:	47a8      	blx	r5
     17a:	4b1e      	ldr	r3, [pc, #120]	; (1f4 <vAPI_ADC_Read_Data_bal_1+0xa4>)
     17c:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
     17e:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     180:	5ce0      	ldrb	r0, [r4, r3]
     182:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
     184:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     186:	5ce3      	ldrb	r3, [r4, r3]
     188:	1818      	adds	r0, r3, r0
     18a:	b280      	uxth	r0, r0
     18c:	47a8      	blx	r5
     18e:	4b1a      	ldr	r3, [pc, #104]	; (1f8 <vAPI_ADC_Read_Data_bal_1+0xa8>)
     190:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
     192:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     194:	5ce0      	ldrb	r0, [r4, r3]
     196:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
     198:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     19a:	5ce3      	ldrb	r3, [r4, r3]
     19c:	1818      	adds	r0, r3, r0
     19e:	b280      	uxth	r0, r0
     1a0:	47a8      	blx	r5
     1a2:	4b16      	ldr	r3, [pc, #88]	; (1fc <vAPI_ADC_Read_Data_bal_1+0xac>)
     1a4:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
     1a6:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     1a8:	5ce0      	ldrb	r0, [r4, r3]
     1aa:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
     1ac:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     1ae:	5ce3      	ldrb	r3, [r4, r3]
     1b0:	1818      	adds	r0, r3, r0
     1b2:	b280      	uxth	r0, r0
     1b4:	47a8      	blx	r5
     1b6:	4b12      	ldr	r3, [pc, #72]	; (200 <vAPI_ADC_Read_Data_bal_1+0xb0>)
     1b8:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
     1ba:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
     1bc:	5ce3      	ldrb	r3, [r4, r3]
     1be:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
     1c0:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
     1c2:	5ca2      	ldrb	r2, [r4, r2]
     1c4:	18d3      	adds	r3, r2, r3
     1c6:	4a0f      	ldr	r2, [pc, #60]	; (204 <vAPI_ADC_Read_Data_bal_1+0xb4>)
     1c8:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     1ca:	2386      	movs	r3, #134	; 0x86
     1cc:	5ce3      	ldrb	r3, [r4, r3]
     1ce:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
     1d0:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     1d2:	5ca2      	ldrb	r2, [r4, r2]
     1d4:	18d3      	adds	r3, r2, r3
     1d6:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
     1d8:	4a0b      	ldr	r2, [pc, #44]	; (208 <vAPI_ADC_Read_Data_bal_1+0xb8>)
     1da:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
     1dc:	4a0b      	ldr	r2, [pc, #44]	; (20c <vAPI_ADC_Read_Data_bal_1+0xbc>)
     1de:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
     1e0:	4a0b      	ldr	r2, [pc, #44]	; (210 <vAPI_ADC_Read_Data_bal_1+0xc0>)
     1e2:	8013      	strh	r3, [r2, #0]
//    vAPI_CalcCell();      //第二部分使用
//    vAPI_CalcTempture();
//    vAPI_Uart_Load();
//    His_Data_Save();
    //	vAPI_CalcFetTh();
}
     1e4:	bd70      	pop	{r4, r5, r6, pc}
     1e6:	46c0      	nop			; (mov r8, r8)
     1e8:	20000260 	.word	0x20000260
     1ec:	0000011d 	.word	0x0000011d
     1f0:	20000128 	.word	0x20000128
     1f4:	2000012b 	.word	0x2000012b
     1f8:	2000012c 	.word	0x2000012c
     1fc:	2000012a 	.word	0x2000012a
     200:	20000129 	.word	0x20000129
     204:	20000352 	.word	0x20000352
     208:	20000094 	.word	0x20000094
     20c:	20000092 	.word	0x20000092
     210:	2000008c 	.word	0x2000008c

00000214 <vAPI_CalcCell>:
UPDATE			:
DATE			: 14/09/11
 *****************************************************************************/

void vAPI_CalcCell(void) 
{
     214:	b5f0      	push	{r4, r5, r6, r7, lr}
     216:	b089      	sub	sp, #36	; 0x24
    uint8_t i, j;
    uint16_t temp;
    uint16_t Cell_Volt_temp[16];
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
     218:	4b4d      	ldr	r3, [pc, #308]	; (350 <vAPI_CalcCell+0x13c>)
     21a:	781b      	ldrb	r3, [r3, #0]
     21c:	2b00      	cmp	r3, #0
     21e:	d116      	bne.n	24e <vAPI_CalcCell+0x3a>
	{
        cell_first_read = 1;
     220:	2201      	movs	r2, #1
     222:	4b4b      	ldr	r3, [pc, #300]	; (350 <vAPI_CalcCell+0x13c>)
     224:	701a      	strb	r2, [r3, #0]
     226:	4a4b      	ldr	r2, [pc, #300]	; (354 <vAPI_CalcCell+0x140>)
     228:	494b      	ldr	r1, [pc, #300]	; (358 <vAPI_CalcCell+0x144>)
     22a:	0008      	movs	r0, r1
     22c:	3040      	adds	r0, #64	; 0x40
     22e:	0015      	movs	r5, r2
     230:	3520      	adds	r5, #32
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
            }
            nADC_Cell_Value[i] = 0;
     232:	2400      	movs	r4, #0
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
     234:	8813      	ldrh	r3, [r2, #0]
     236:	089b      	lsrs	r3, r3, #2
     238:	800b      	strh	r3, [r1, #0]
     23a:	840b      	strh	r3, [r1, #32]
     23c:	8003      	strh	r3, [r0, #0]
     23e:	8403      	strh	r3, [r0, #32]
            }
            nADC_Cell_Value[i] = 0;
     240:	8014      	strh	r4, [r2, #0]
     242:	3202      	adds	r2, #2
     244:	3102      	adds	r1, #2
     246:	3002      	adds	r0, #2
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
	{
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
     248:	42aa      	cmp	r2, r5
     24a:	d1f3      	bne.n	234 <vAPI_CalcCell+0x20>
     24c:	e00f      	b.n	26e <vAPI_CalcCell+0x5a>
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     24e:	4b43      	ldr	r3, [pc, #268]	; (35c <vAPI_CalcCell+0x148>)
     250:	7818      	ldrb	r0, [r3, #0]
     252:	0140      	lsls	r0, r0, #5
     254:	4b40      	ldr	r3, [pc, #256]	; (358 <vAPI_CalcCell+0x144>)
     256:	18c0      	adds	r0, r0, r3
     258:	2300      	movs	r3, #0
     25a:	4d3e      	ldr	r5, [pc, #248]	; (354 <vAPI_CalcCell+0x140>)
            nADC_Cell_Value[i] = 0;
     25c:	2400      	movs	r4, #0
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     25e:	1959      	adds	r1, r3, r5
     260:	880a      	ldrh	r2, [r1, #0]
     262:	0892      	lsrs	r2, r2, #2
     264:	52c2      	strh	r2, [r0, r3]
            nADC_Cell_Value[i] = 0;
     266:	800c      	strh	r4, [r1, #0]
     268:	3302      	adds	r3, #2
            nADC_Cell_Value[i] = 0;
        }
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
     26a:	2b20      	cmp	r3, #32
     26c:	d1f7      	bne.n	25e <vAPI_CalcCell+0x4a>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
     26e:	4b3b      	ldr	r3, [pc, #236]	; (35c <vAPI_CalcCell+0x148>)
     270:	781b      	ldrb	r3, [r3, #0]
     272:	3301      	adds	r3, #1
     274:	b2db      	uxtb	r3, r3
    if (cell_index > 3) 
     276:	2b03      	cmp	r3, #3
     278:	d802      	bhi.n	280 <vAPI_CalcCell+0x6c>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
     27a:	4a38      	ldr	r2, [pc, #224]	; (35c <vAPI_CalcCell+0x148>)
     27c:	7013      	strb	r3, [r2, #0]
     27e:	e002      	b.n	286 <vAPI_CalcCell+0x72>
    if (cell_index > 3) 
	{
        cell_index = 0;
     280:	2200      	movs	r2, #0
     282:	4b36      	ldr	r3, [pc, #216]	; (35c <vAPI_CalcCell+0x148>)
     284:	701a      	strb	r2, [r3, #0]
     286:	4834      	ldr	r0, [pc, #208]	; (358 <vAPI_CalcCell+0x144>)
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
     288:	2100      	movs	r1, #0
     28a:	0007      	movs	r7, r0
     28c:	4e31      	ldr	r6, [pc, #196]	; (354 <vAPI_CalcCell+0x140>)
     28e:	19ca      	adds	r2, r1, r7

    for (i = 0; i < 16; i++) 
	{
        for (j = 0; j < 4; j++) 
		{
            nADC_Cell_Value[i] += Cell_Value[j][i];
     290:	8c04      	ldrh	r4, [r0, #32]
     292:	8803      	ldrh	r3, [r0, #0]
     294:	18e3      	adds	r3, r4, r3
     296:	198d      	adds	r5, r1, r6
     298:	882c      	ldrh	r4, [r5, #0]
     29a:	191b      	adds	r3, r3, r4
     29c:	0014      	movs	r4, r2
     29e:	3440      	adds	r4, #64	; 0x40
     2a0:	8824      	ldrh	r4, [r4, #0]
     2a2:	191b      	adds	r3, r3, r4
     2a4:	3260      	adds	r2, #96	; 0x60
     2a6:	8812      	ldrh	r2, [r2, #0]
     2a8:	189b      	adds	r3, r3, r2
     2aa:	b29b      	uxth	r3, r3
     2ac:	802b      	strh	r3, [r5, #0]
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
     2ae:	466a      	mov	r2, sp
     2b0:	528b      	strh	r3, [r1, r2]
     2b2:	3102      	adds	r1, #2
     2b4:	3002      	adds	r0, #2
    if (cell_index > 3) 
	{
        cell_index = 0;
    }

    for (i = 0; i < 16; i++) 
     2b6:	2920      	cmp	r1, #32
     2b8:	d1e9      	bne.n	28e <vAPI_CalcCell+0x7a>
     2ba:	270f      	movs	r7, #15
     2bc:	e014      	b.n	2e8 <vAPI_CalcCell+0xd4>
    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
		{
            if (Cell_Volt_temp[j] > Cell_Volt_temp[j + 1]) 
     2be:	0051      	lsls	r1, r2, #1
     2c0:	4668      	mov	r0, sp
     2c2:	5a08      	ldrh	r0, [r1, r0]
     2c4:	1c51      	adds	r1, r2, #1
     2c6:	004d      	lsls	r5, r1, #1
     2c8:	466c      	mov	r4, sp
     2ca:	5b2d      	ldrh	r5, [r5, r4]
     2cc:	42a8      	cmp	r0, r5
     2ce:	d903      	bls.n	2d8 <vAPI_CalcCell+0xc4>
			{
                temp = Cell_Volt_temp[j];
                Cell_Volt_temp[j] = Cell_Volt_temp[j + 1];
     2d0:	0052      	lsls	r2, r2, #1
     2d2:	5315      	strh	r5, [r2, r4]
                Cell_Volt_temp[j + 1] = temp;
     2d4:	0049      	lsls	r1, r1, #1
     2d6:	5308      	strh	r0, [r1, r4]
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
     2d8:	3301      	adds	r3, #1
     2da:	b2db      	uxtb	r3, r3
     2dc:	1e1a      	subs	r2, r3, #0
     2de:	42b2      	cmp	r2, r6
     2e0:	dbed      	blt.n	2be <vAPI_CalcCell+0xaa>
     2e2:	3f01      	subs	r7, #1
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
     2e4:	2f00      	cmp	r7, #0
     2e6:	d005      	beq.n	2f4 <vAPI_CalcCell+0xe0>
    {
        for (j = 0; j < 15 - i; j++) 
     2e8:	003e      	movs	r6, r7
     2ea:	2200      	movs	r2, #0
     2ec:	2300      	movs	r3, #0
     2ee:	2f00      	cmp	r7, #0
     2f0:	dce5      	bgt.n	2be <vAPI_CalcCell+0xaa>
     2f2:	e7f6      	b.n	2e2 <vAPI_CalcCell+0xce>
     2f4:	466b      	mov	r3, sp
     2f6:	3306      	adds	r3, #6
     2f8:	a908      	add	r1, sp, #32
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
     2fa:	2000      	movs	r0, #0
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    {
        total_volt += Cell_Volt_temp[i];
     2fc:	881a      	ldrh	r2, [r3, #0]
     2fe:	1880      	adds	r0, r0, r2
     300:	3302      	adds	r3, #2
                Cell_Volt_temp[j + 1] = temp;
            }
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
     302:	4299      	cmp	r1, r3
     304:	d1fa      	bne.n	2fc <vAPI_CalcCell+0xe8>
    {
        total_volt += Cell_Volt_temp[i];
    }
    Total_VBAT = total_volt / 13; //zzy20161020 
     306:	210d      	movs	r1, #13
     308:	4b15      	ldr	r3, [pc, #84]	; (360 <vAPI_CalcCell+0x14c>)
     30a:	4798      	blx	r3
     30c:	4b15      	ldr	r3, [pc, #84]	; (364 <vAPI_CalcCell+0x150>)
     30e:	8018      	strh	r0, [r3, #0]
    nADC_CELL_MAX = Cell_Volt_temp[15]; // max cell voltage
     310:	466b      	mov	r3, sp
     312:	8bda      	ldrh	r2, [r3, #30]
     314:	4b14      	ldr	r3, [pc, #80]	; (368 <vAPI_CalcCell+0x154>)
     316:	801a      	strh	r2, [r3, #0]
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
     318:	466b      	mov	r3, sp
     31a:	88da      	ldrh	r2, [r3, #6]
     31c:	4b13      	ldr	r3, [pc, #76]	; (36c <vAPI_CalcCell+0x158>)
     31e:	801a      	strh	r2, [r3, #0]

    // 平均电流
    if (nADC_CURRENT < 0) 
     320:	4b13      	ldr	r3, [pc, #76]	; (370 <vAPI_CalcCell+0x15c>)
     322:	2200      	movs	r2, #0
     324:	5e9b      	ldrsh	r3, [r3, r2]
     326:	2b00      	cmp	r3, #0
     328:	da10      	bge.n	34c <vAPI_CalcCell+0x138>
	{
        ave_cnt++;
     32a:	4a12      	ldr	r2, [pc, #72]	; (374 <vAPI_CalcCell+0x160>)
     32c:	7812      	ldrb	r2, [r2, #0]
     32e:	3201      	adds	r2, #1
     330:	b2d2      	uxtb	r2, r2
        if (ave_cnt > 3) 
     332:	2a03      	cmp	r2, #3
     334:	d802      	bhi.n	33c <vAPI_CalcCell+0x128>
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9

    // 平均电流
    if (nADC_CURRENT < 0) 
	{
        ave_cnt++;
     336:	490f      	ldr	r1, [pc, #60]	; (374 <vAPI_CalcCell+0x160>)
     338:	700a      	strb	r2, [r1, #0]
     33a:	e002      	b.n	342 <vAPI_CalcCell+0x12e>
        if (ave_cnt > 3) 
		{
            ave_cnt = 0;
     33c:	2100      	movs	r1, #0
     33e:	4a0d      	ldr	r2, [pc, #52]	; (374 <vAPI_CalcCell+0x160>)
     340:	7011      	strb	r1, [r2, #0]
        }
        AVE_CURRENT[ave_cnt] = nADC_CURRENT;
     342:	4a0c      	ldr	r2, [pc, #48]	; (374 <vAPI_CalcCell+0x160>)
     344:	7812      	ldrb	r2, [r2, #0]
     346:	0052      	lsls	r2, r2, #1
     348:	490b      	ldr	r1, [pc, #44]	; (378 <vAPI_CalcCell+0x164>)
     34a:	5253      	strh	r3, [r2, r1]
    }
}
     34c:	b009      	add	sp, #36	; 0x24
     34e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     350:	2000008f 	.word	0x2000008f
     354:	200003a4 	.word	0x200003a4
     358:	20000130 	.word	0x20000130
     35c:	20000090 	.word	0x20000090
     360:	000046e1 	.word	0x000046e1
     364:	20000310 	.word	0x20000310
     368:	20000340 	.word	0x20000340
     36c:	20000312 	.word	0x20000312
     370:	20000352 	.word	0x20000352
     374:	2000008e 	.word	0x2000008e
     378:	20000358 	.word	0x20000358

0000037c <vAPI_CalcTempture>:
DATE			: 14/10/21
#endif
 *****************************************************************************/
void vAPI_CalcTempture(void) 
{
    if (TEMP_1_PCB > TEMP_2_PCB) 
     37c:	4b2f      	ldr	r3, [pc, #188]	; (43c <vAPI_CalcTempture+0xc0>)
     37e:	2200      	movs	r2, #0
     380:	569a      	ldrsb	r2, [r3, r2]
     382:	4b2f      	ldr	r3, [pc, #188]	; (440 <vAPI_CalcTempture+0xc4>)
     384:	781b      	ldrb	r3, [r3, #0]
     386:	b25b      	sxtb	r3, r3
     388:	429a      	cmp	r2, r3
     38a:	dd02      	ble.n	392 <vAPI_CalcTempture+0x16>
	{
        nADC_TMONI_PCB_MAX = TEMP_1_PCB;
     38c:	4b2d      	ldr	r3, [pc, #180]	; (444 <vAPI_CalcTempture+0xc8>)
     38e:	801a      	strh	r2, [r3, #0]
     390:	e001      	b.n	396 <vAPI_CalcTempture+0x1a>
        //nADC_TMONI_PCB_MIN = TEMP_2_PCB;
    } else 
	{
        nADC_TMONI_PCB_MAX = TEMP_2_PCB;
     392:	4a2c      	ldr	r2, [pc, #176]	; (444 <vAPI_CalcTempture+0xc8>)
     394:	8013      	strh	r3, [r2, #0]
        //nADC_TMONI_PCB_MIN = TEMP_1_PCB;
    }
    if (TEMP_3_BAT > TEMP_4_BAT) 
     396:	4b2c      	ldr	r3, [pc, #176]	; (448 <vAPI_CalcTempture+0xcc>)
     398:	2200      	movs	r2, #0
     39a:	569a      	ldrsb	r2, [r3, r2]
     39c:	4b2b      	ldr	r3, [pc, #172]	; (44c <vAPI_CalcTempture+0xd0>)
     39e:	781b      	ldrb	r3, [r3, #0]
     3a0:	b25b      	sxtb	r3, r3
     3a2:	429a      	cmp	r2, r3
     3a4:	dd0a      	ble.n	3bc <vAPI_CalcTempture+0x40>
	{
        if (TEMP_3_BAT > TEMP_5_BAT) 
     3a6:	492a      	ldr	r1, [pc, #168]	; (450 <vAPI_CalcTempture+0xd4>)
     3a8:	7809      	ldrb	r1, [r1, #0]
     3aa:	b249      	sxtb	r1, r1
     3ac:	428a      	cmp	r2, r1
     3ae:	dd02      	ble.n	3b6 <vAPI_CalcTempture+0x3a>
		{
            nADC_TMONI_BAT_MAX = TEMP_3_BAT;
     3b0:	4928      	ldr	r1, [pc, #160]	; (454 <vAPI_CalcTempture+0xd8>)
     3b2:	800a      	strh	r2, [r1, #0]
     3b4:	e00c      	b.n	3d0 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
     3b6:	4827      	ldr	r0, [pc, #156]	; (454 <vAPI_CalcTempture+0xd8>)
     3b8:	8001      	strh	r1, [r0, #0]
     3ba:	e009      	b.n	3d0 <vAPI_CalcTempture+0x54>
        }
    } 
	else 
	{
        if (TEMP_4_BAT > TEMP_5_BAT) 
     3bc:	4924      	ldr	r1, [pc, #144]	; (450 <vAPI_CalcTempture+0xd4>)
     3be:	7809      	ldrb	r1, [r1, #0]
     3c0:	b249      	sxtb	r1, r1
     3c2:	428b      	cmp	r3, r1
     3c4:	dd02      	ble.n	3cc <vAPI_CalcTempture+0x50>
		{
            nADC_TMONI_BAT_MAX = TEMP_4_BAT;
     3c6:	4923      	ldr	r1, [pc, #140]	; (454 <vAPI_CalcTempture+0xd8>)
     3c8:	800b      	strh	r3, [r1, #0]
     3ca:	e001      	b.n	3d0 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
     3cc:	4821      	ldr	r0, [pc, #132]	; (454 <vAPI_CalcTempture+0xd8>)
     3ce:	8001      	strh	r1, [r0, #0]
        }
    }
    if (TEMP_3_BAT <-28) 
     3d0:	321c      	adds	r2, #28
     3d2:	da01      	bge.n	3d8 <vAPI_CalcTempture+0x5c>
	{
        TEMP_3_BAT = TEMP_4_BAT;
     3d4:	4a1c      	ldr	r2, [pc, #112]	; (448 <vAPI_CalcTempture+0xcc>)
     3d6:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_4_BAT <-28) 
     3d8:	331c      	adds	r3, #28
     3da:	da03      	bge.n	3e4 <vAPI_CalcTempture+0x68>
	{
        TEMP_4_BAT = TEMP_5_BAT;
     3dc:	4b1c      	ldr	r3, [pc, #112]	; (450 <vAPI_CalcTempture+0xd4>)
     3de:	781a      	ldrb	r2, [r3, #0]
     3e0:	4b1a      	ldr	r3, [pc, #104]	; (44c <vAPI_CalcTempture+0xd0>)
     3e2:	701a      	strb	r2, [r3, #0]
    }
    if (TEMP_5_BAT <-28) 
     3e4:	4b1a      	ldr	r3, [pc, #104]	; (450 <vAPI_CalcTempture+0xd4>)
     3e6:	781b      	ldrb	r3, [r3, #0]
     3e8:	b25b      	sxtb	r3, r3
     3ea:	001a      	movs	r2, r3
     3ec:	321c      	adds	r2, #28
     3ee:	da0a      	bge.n	406 <vAPI_CalcTempture+0x8a>
	{
        TEMP_5_BAT = TEMP_4_BAT;
     3f0:	4b16      	ldr	r3, [pc, #88]	; (44c <vAPI_CalcTempture+0xd0>)
     3f2:	781b      	ldrb	r3, [r3, #0]
     3f4:	b25b      	sxtb	r3, r3
     3f6:	4a16      	ldr	r2, [pc, #88]	; (450 <vAPI_CalcTempture+0xd4>)
     3f8:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_3_BAT < TEMP_4_BAT) 
     3fa:	4a13      	ldr	r2, [pc, #76]	; (448 <vAPI_CalcTempture+0xcc>)
     3fc:	7812      	ldrb	r2, [r2, #0]
     3fe:	b252      	sxtb	r2, r2
     400:	4293      	cmp	r3, r2
     402:	dc0d      	bgt.n	420 <vAPI_CalcTempture+0xa4>
     404:	e017      	b.n	436 <vAPI_CalcTempture+0xba>
     406:	4a10      	ldr	r2, [pc, #64]	; (448 <vAPI_CalcTempture+0xcc>)
     408:	7812      	ldrb	r2, [r2, #0]
     40a:	b252      	sxtb	r2, r2
     40c:	490f      	ldr	r1, [pc, #60]	; (44c <vAPI_CalcTempture+0xd0>)
     40e:	7809      	ldrb	r1, [r1, #0]
     410:	b249      	sxtb	r1, r1
     412:	428a      	cmp	r2, r1
     414:	da0a      	bge.n	42c <vAPI_CalcTempture+0xb0>
	{
        if (TEMP_3_BAT < TEMP_5_BAT) 
     416:	4b0e      	ldr	r3, [pc, #56]	; (450 <vAPI_CalcTempture+0xd4>)
     418:	781b      	ldrb	r3, [r3, #0]
     41a:	b25b      	sxtb	r3, r3
     41c:	429a      	cmp	r2, r3
     41e:	da02      	bge.n	426 <vAPI_CalcTempture+0xaa>
		{
            nADC_TMONI_BAT_MIN = TEMP_3_BAT;
     420:	4b0d      	ldr	r3, [pc, #52]	; (458 <vAPI_CalcTempture+0xdc>)
     422:	801a      	strh	r2, [r3, #0]
     424:	e009      	b.n	43a <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
     426:	4a0c      	ldr	r2, [pc, #48]	; (458 <vAPI_CalcTempture+0xdc>)
     428:	8013      	strh	r3, [r2, #0]
     42a:	e006      	b.n	43a <vAPI_CalcTempture+0xbe>
        }
    } 
	else 
	{
        if (TEMP_4_BAT < TEMP_5_BAT) 
     42c:	428b      	cmp	r3, r1
     42e:	dd02      	ble.n	436 <vAPI_CalcTempture+0xba>
		{
            nADC_TMONI_BAT_MIN = TEMP_4_BAT;
     430:	4b09      	ldr	r3, [pc, #36]	; (458 <vAPI_CalcTempture+0xdc>)
     432:	8019      	strh	r1, [r3, #0]
     434:	e001      	b.n	43a <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
     436:	4a08      	ldr	r2, [pc, #32]	; (458 <vAPI_CalcTempture+0xdc>)
     438:	8013      	strh	r3, [r2, #0]
        }
    }
}
     43a:	4770      	bx	lr
     43c:	20000128 	.word	0x20000128
     440:	2000012b 	.word	0x2000012b
     444:	20000380 	.word	0x20000380
     448:	2000012c 	.word	0x2000012c
     44c:	2000012a 	.word	0x2000012a
     450:	20000129 	.word	0x20000129
     454:	20000374 	.word	0x20000374
     458:	2000025c 	.word	0x2000025c

0000045c <vAPI_ADC_Read_Data_bal_2>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_2(void) 
{
     45c:	b510      	push	{r4, lr}
     45e:	4a0a      	ldr	r2, [pc, #40]	; (488 <vAPI_ADC_Read_Data_bal_2+0x2c>)
     460:	490a      	ldr	r1, [pc, #40]	; (48c <vAPI_ADC_Read_Data_bal_2+0x30>)
     462:	0014      	movs	r4, r2
     464:	3420      	adds	r4, #32
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
	{
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
     466:	7813      	ldrb	r3, [r2, #0]
     468:	021b      	lsls	r3, r3, #8
     46a:	7850      	ldrb	r0, [r2, #1]
     46c:	18c3      	adds	r3, r0, r3
     46e:	800b      	strh	r3, [r1, #0]
     470:	3202      	adds	r2, #2
     472:	3102      	adds	r1, #2
{
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
     474:	42a2      	cmp	r2, r4
     476:	d1f6      	bne.n	466 <vAPI_ADC_Read_Data_bal_2+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    
    vAPI_CalcCell();
     478:	4b05      	ldr	r3, [pc, #20]	; (490 <vAPI_ADC_Read_Data_bal_2+0x34>)
     47a:	4798      	blx	r3
    vAPI_CalcTempture();
     47c:	4b05      	ldr	r3, [pc, #20]	; (494 <vAPI_ADC_Read_Data_bal_2+0x38>)
     47e:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
     480:	4b05      	ldr	r3, [pc, #20]	; (498 <vAPI_ADC_Read_Data_bal_2+0x3c>)
     482:	4798      	blx	r3
}
     484:	bd10      	pop	{r4, pc}
     486:	46c0      	nop			; (mov r8, r8)
     488:	200002c6 	.word	0x200002c6
     48c:	200003a4 	.word	0x200003a4
     490:	00000215 	.word	0x00000215
     494:	0000037d 	.word	0x0000037d
     498:	00001019 	.word	0x00001019

0000049c <vAPI_ADC_Read_Data>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data(void) {
     49c:	b570      	push	{r4, r5, r6, lr}
     49e:	4a2e      	ldr	r2, [pc, #184]	; (558 <vAPI_ADC_Read_Data+0xbc>)
     4a0:	492e      	ldr	r1, [pc, #184]	; (55c <vAPI_ADC_Read_Data+0xc0>)
     4a2:	0014      	movs	r4, r2
     4a4:	3420      	adds	r4, #32

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
     4a6:	7813      	ldrb	r3, [r2, #0]
     4a8:	021b      	lsls	r3, r3, #8
     4aa:	7850      	ldrb	r0, [r2, #1]
     4ac:	18c3      	adds	r3, r0, r3
     4ae:	800b      	strh	r3, [r1, #0]
     4b0:	3202      	adds	r2, #2
     4b2:	3102      	adds	r1, #2
void vAPI_ADC_Read_Data(void) {
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
     4b4:	42a2      	cmp	r2, r4
     4b6:	d1f6      	bne.n	4a6 <vAPI_ADC_Read_Data+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
     4b8:	4c29      	ldr	r4, [pc, #164]	; (560 <vAPI_ADC_Read_Data+0xc4>)
     4ba:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     4bc:	5ce0      	ldrb	r0, [r4, r3]
     4be:	0200      	lsls	r0, r0, #8
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
     4c0:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
     4c2:	5ce3      	ldrb	r3, [r4, r3]
     4c4:	1818      	adds	r0, r3, r0
     4c6:	b280      	uxth	r0, r0
     4c8:	4d26      	ldr	r5, [pc, #152]	; (564 <vAPI_ADC_Read_Data+0xc8>)
     4ca:	47a8      	blx	r5
     4cc:	4b26      	ldr	r3, [pc, #152]	; (568 <vAPI_ADC_Read_Data+0xcc>)
     4ce:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
     4d0:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     4d2:	5ce0      	ldrb	r0, [r4, r3]
     4d4:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
     4d6:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
     4d8:	5ce3      	ldrb	r3, [r4, r3]
     4da:	1818      	adds	r0, r3, r0
     4dc:	b280      	uxth	r0, r0
     4de:	47a8      	blx	r5
     4e0:	4b22      	ldr	r3, [pc, #136]	; (56c <vAPI_ADC_Read_Data+0xd0>)
     4e2:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
     4e4:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     4e6:	5ce0      	ldrb	r0, [r4, r3]
     4e8:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
     4ea:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
     4ec:	5ce3      	ldrb	r3, [r4, r3]
     4ee:	1818      	adds	r0, r3, r0
     4f0:	b280      	uxth	r0, r0
     4f2:	47a8      	blx	r5
     4f4:	4b1e      	ldr	r3, [pc, #120]	; (570 <vAPI_ADC_Read_Data+0xd4>)
     4f6:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
     4f8:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     4fa:	5ce0      	ldrb	r0, [r4, r3]
     4fc:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
     4fe:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
     500:	5ce3      	ldrb	r3, [r4, r3]
     502:	1818      	adds	r0, r3, r0
     504:	b280      	uxth	r0, r0
     506:	47a8      	blx	r5
     508:	4b1a      	ldr	r3, [pc, #104]	; (574 <vAPI_ADC_Read_Data+0xd8>)
     50a:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
     50c:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     50e:	5ce0      	ldrb	r0, [r4, r3]
     510:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
     512:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
     514:	5ce3      	ldrb	r3, [r4, r3]
     516:	1818      	adds	r0, r3, r0
     518:	b280      	uxth	r0, r0
     51a:	47a8      	blx	r5
     51c:	4b16      	ldr	r3, [pc, #88]	; (578 <vAPI_ADC_Read_Data+0xdc>)
     51e:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
     520:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
     522:	5ce3      	ldrb	r3, [r4, r3]
     524:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
     526:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
     528:	5ca2      	ldrb	r2, [r4, r2]
     52a:	18d3      	adds	r3, r2, r3
     52c:	4a13      	ldr	r2, [pc, #76]	; (57c <vAPI_ADC_Read_Data+0xe0>)
     52e:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     530:	2386      	movs	r3, #134	; 0x86
     532:	5ce3      	ldrb	r3, [r4, r3]
     534:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
     536:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
     538:	5ca2      	ldrb	r2, [r4, r2]
     53a:	18d3      	adds	r3, r2, r3
     53c:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
     53e:	4a10      	ldr	r2, [pc, #64]	; (580 <vAPI_ADC_Read_Data+0xe4>)
     540:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
     542:	4a10      	ldr	r2, [pc, #64]	; (584 <vAPI_ADC_Read_Data+0xe8>)
     544:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
     546:	4a10      	ldr	r2, [pc, #64]	; (588 <vAPI_ADC_Read_Data+0xec>)
     548:	8013      	strh	r3, [r2, #0]
    vAPI_CalcCell();
     54a:	4b10      	ldr	r3, [pc, #64]	; (58c <vAPI_ADC_Read_Data+0xf0>)
     54c:	4798      	blx	r3
    vAPI_CalcTempture();
     54e:	4b10      	ldr	r3, [pc, #64]	; (590 <vAPI_ADC_Read_Data+0xf4>)
     550:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
     552:	4b10      	ldr	r3, [pc, #64]	; (594 <vAPI_ADC_Read_Data+0xf8>)
     554:	4798      	blx	r3
    //	vAPI_CalcFetTh();
}
     556:	bd70      	pop	{r4, r5, r6, pc}
     558:	200002c6 	.word	0x200002c6
     55c:	200003a4 	.word	0x200003a4
     560:	20000260 	.word	0x20000260
     564:	0000011d 	.word	0x0000011d
     568:	20000128 	.word	0x20000128
     56c:	2000012b 	.word	0x2000012b
     570:	2000012c 	.word	0x2000012c
     574:	2000012a 	.word	0x2000012a
     578:	20000129 	.word	0x20000129
     57c:	20000352 	.word	0x20000352
     580:	20000094 	.word	0x20000094
     584:	20000092 	.word	0x20000092
     588:	2000008c 	.word	0x2000008c
     58c:	00000215 	.word	0x00000215
     590:	0000037d 	.word	0x0000037d
     594:	00001019 	.word	0x00001019

00000598 <AFE_HardwareProtection_Write>:
OUTPUT			: 完成标志,0为完成
NOTICE			: 仅操作一次以免出现某次操作异常,需要写入后读取校对
DATE			: 2016/06/24
*****************************************************************************/
uint8_t AFE_HardwareProtection_Write(void)
{
     598:	b570      	push	{r4, r5, r6, lr}
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     59a:	4a42      	ldr	r2, [pc, #264]	; (6a4 <AFE_HardwareProtection_Write+0x10c>)
     59c:	210b      	movs	r1, #11
     59e:	20e0      	movs	r0, #224	; 0xe0
     5a0:	4c41      	ldr	r4, [pc, #260]	; (6a8 <AFE_HardwareProtection_Write+0x110>)
     5a2:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL1_ADDR,AFE_HARDWARE_ALARM_EN);   // en SCD OCD OCC CP  假如BIT15 = 1,那么只针对短路告警
     5a4:	220f      	movs	r2, #15
     5a6:	2111      	movs	r1, #17
     5a8:	20e0      	movs	r0, #224	; 0xe0
     5aa:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_AMARM2_EN);   //enable GPIO5 ADIR&GPIO6 ALARM2
     5ac:	4a3f      	ldr	r2, [pc, #252]	; (6ac <AFE_HardwareProtection_Write+0x114>)
     5ae:	2117      	movs	r1, #23
     5b0:	20e0      	movs	r0, #224	; 0xe0
     5b2:	47a0      	blx	r4
	
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL2_ADDR,AFE_200A_75A_40A);   //zzy20161026 50mV/DIV 50A SCD/短路  25mV/DIV 25A OCD/过流 10A OCC/充电过流  10mV/DIV   默认值，不设置
     5b4:	4a3e      	ldr	r2, [pc, #248]	; (6b0 <AFE_HardwareProtection_Write+0x118>)
     5b6:	2112      	movs	r1, #18
     5b8:	20e0      	movs	r0, #224	; 0xe0
     5ba:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL3_ADDR,AFE_50us_1ms_1ms);   //保护时间  544  00000 50us SCD   0000 1ms OCD  0000 1ms  OCC                 默认值，不设置
     5bc:	22f0      	movs	r2, #240	; 0xf0
     5be:	32ff      	adds	r2, #255	; 0xff
     5c0:	2113      	movs	r1, #19
     5c2:	20e0      	movs	r0, #224	; 0xe0
     5c4:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_H420V_L275V);   //  10110 50mV/DIV 4.2V  10110 2.7V
     5c6:	4a3b      	ldr	r2, [pc, #236]	; (6b4 <AFE_HardwareProtection_Write+0x11c>)
     5c8:	2106      	movs	r1, #6
     5ca:	20e0      	movs	r0, #224	; 0xe0
     5cc:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_UV_350mV_1S);   //  延迟和解除值  默认100mV 1S
     5ce:	22c0      	movs	r2, #192	; 0xc0
     5d0:	0092      	lsls	r2, r2, #2
     5d2:	2107      	movs	r1, #7
     5d4:	20e0      	movs	r0, #224	; 0xe0
     5d6:	47a0      	blx	r4
	//15S --
	ucSPI_Write(MAC_SPI_DEV,CVSEL_ADDR,AFE_CELL13S);   //  15S       zzy20161020
     5d8:	4a37      	ldr	r2, [pc, #220]	; (6b8 <AFE_HardwareProtection_Write+0x120>)
     5da:	2104      	movs	r1, #4
     5dc:	20e0      	movs	r0, #224	; 0xe0
     5de:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
     5e0:	25e0      	movs	r5, #224	; 0xe0
     5e2:	006d      	lsls	r5, r5, #1
     5e4:	002a      	movs	r2, r5
     5e6:	2108      	movs	r1, #8
     5e8:	20e0      	movs	r0, #224	; 0xe0
     5ea:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
     5ec:	002a      	movs	r2, r5
     5ee:	2109      	movs	r1, #9
     5f0:	20e0      	movs	r0, #224	; 0xe0
     5f2:	47a0      	blx	r4
	//15S END
	//FET CONTROL
	ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //  硬件保护开启
     5f4:	2280      	movs	r2, #128	; 0x80
     5f6:	0212      	lsls	r2, r2, #8
     5f8:	2103      	movs	r1, #3
     5fa:	20e0      	movs	r0, #224	; 0xe0
     5fc:	47a0      	blx	r4
	
	ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value);
     5fe:	4d2f      	ldr	r5, [pc, #188]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     600:	002a      	movs	r2, r5
     602:	2101      	movs	r1, #1
     604:	20e0      	movs	r0, #224	; 0xe0
     606:	4e2e      	ldr	r6, [pc, #184]	; (6c0 <AFE_HardwareProtection_Write+0x128>)
     608:	47b0      	blx	r6
	PWR_VALUE = spi_read_value[0]|AFE_ADC_EN_CONT;
     60a:	882b      	ldrh	r3, [r5, #0]
     60c:	22d2      	movs	r2, #210	; 0xd2
     60e:	0092      	lsls	r2, r2, #2
     610:	431a      	orrs	r2, r3
     612:	4b2c      	ldr	r3, [pc, #176]	; (6c4 <AFE_HardwareProtection_Write+0x12c>)
     614:	801a      	strh	r2, [r3, #0]
	ucSPI_Write(MAC_SPI_DEV,PWR_CTRL_ADDR,PWR_VALUE);   //enable AD conti
     616:	2101      	movs	r1, #1
     618:	20e0      	movs	r0, #224	; 0xe0
     61a:	47a0      	blx	r4
	
	
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     61c:	2200      	movs	r2, #0
     61e:	210b      	movs	r1, #11
     620:	20e0      	movs	r0, #224	; 0xe0
     622:	47a0      	blx	r4
	
	delay_us(100);
     624:	2064      	movs	r0, #100	; 0x64
     626:	4b28      	ldr	r3, [pc, #160]	; (6c8 <AFE_HardwareProtection_Write+0x130>)
     628:	4798      	blx	r3
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
     62a:	002a      	movs	r2, r5
     62c:	2103      	movs	r1, #3
     62e:	20e0      	movs	r0, #224	; 0xe0
     630:	47b0      	blx	r6
     632:	2800      	cmp	r0, #0
     634:	d105      	bne.n	642 <AFE_HardwareProtection_Write+0xaa>
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
     636:	4b21      	ldr	r3, [pc, #132]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     638:	2200      	movs	r2, #0
     63a:	5e9b      	ldrsh	r3, [r3, r2]
		{
			return 1;
     63c:	3001      	adds	r0, #1
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
	
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
     63e:	2b00      	cmp	r3, #0
     640:	da2e      	bge.n	6a0 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
     642:	4a1e      	ldr	r2, [pc, #120]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     644:	2111      	movs	r1, #17
     646:	20e0      	movs	r0, #224	; 0xe0
     648:	4b1d      	ldr	r3, [pc, #116]	; (6c0 <AFE_HardwareProtection_Write+0x128>)
     64a:	4798      	blx	r3
     64c:	2800      	cmp	r0, #0
     64e:	d104      	bne.n	65a <AFE_HardwareProtection_Write+0xc2>
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
     650:	4b1a      	ldr	r3, [pc, #104]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     652:	881b      	ldrh	r3, [r3, #0]
		{
			return 1;
     654:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
     656:	071b      	lsls	r3, r3, #28
     658:	d022      	beq.n	6a0 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
     65a:	4a18      	ldr	r2, [pc, #96]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     65c:	2101      	movs	r1, #1
     65e:	20e0      	movs	r0, #224	; 0xe0
     660:	4b17      	ldr	r3, [pc, #92]	; (6c0 <AFE_HardwareProtection_Write+0x128>)
     662:	4798      	blx	r3
     664:	2800      	cmp	r0, #0
     666:	d106      	bne.n	676 <AFE_HardwareProtection_Write+0xde>
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
     668:	4b14      	ldr	r3, [pc, #80]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     66a:	881a      	ldrh	r2, [r3, #0]
		{
			return 1;
     66c:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
     66e:	23d2      	movs	r3, #210	; 0xd2
     670:	009b      	lsls	r3, r3, #2
     672:	421a      	tst	r2, r3
     674:	d014      	beq.n	6a0 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
     676:	22d2      	movs	r2, #210	; 0xd2
     678:	0092      	lsls	r2, r2, #2
     67a:	4b12      	ldr	r3, [pc, #72]	; (6c4 <AFE_HardwareProtection_Write+0x12c>)
     67c:	801a      	strh	r2, [r3, #0]
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
     67e:	4a0f      	ldr	r2, [pc, #60]	; (6bc <AFE_HardwareProtection_Write+0x124>)
     680:	2106      	movs	r1, #6
     682:	20e0      	movs	r0, #224	; 0xe0
     684:	4b0e      	ldr	r3, [pc, #56]	; (6c0 <AFE_HardwareProtection_Write+0x128>)
     686:	4798      	blx	r3
     688:	0003      	movs	r3, r0
		else
		{
			return 1;
		}
	}
	return 1;
     68a:	2001      	movs	r0, #1
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
     68c:	2b00      	cmp	r3, #0
     68e:	d107      	bne.n	6a0 <AFE_HardwareProtection_Write+0x108>
	{
		if(spi_read_value[0] == AFE_H420V_L275V)
     690:	4b0a      	ldr	r3, [pc, #40]	; (6bc <AFE_HardwareProtection_Write+0x124>)
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
		{
			return 1;
     692:	8818      	ldrh	r0, [r3, #0]
     694:	4b0d      	ldr	r3, [pc, #52]	; (6cc <AFE_HardwareProtection_Write+0x134>)
     696:	469c      	mov	ip, r3
     698:	4460      	add	r0, ip
     69a:	1e43      	subs	r3, r0, #1
     69c:	4198      	sbcs	r0, r3
     69e:	b2c0      	uxtb	r0, r0
		{
			return 1;
		}
	}
	return 1;
     6a0:	bd70      	pop	{r4, r5, r6, pc}
     6a2:	46c0      	nop			; (mov r8, r8)
     6a4:	0000e3b5 	.word	0x0000e3b5
     6a8:	0000243d 	.word	0x0000243d
     6ac:	00002442 	.word	0x00002442
     6b0:	00000c43 	.word	0x00000c43
     6b4:	00002e2d 	.word	0x00002e2d
     6b8:	0000fe3f 	.word	0x0000fe3f
     6bc:	2000034c 	.word	0x2000034c
     6c0:	00002519 	.word	0x00002519
     6c4:	2000037e 	.word	0x2000037e
     6c8:	00002789 	.word	0x00002789
     6cc:	ffffd1d3 	.word	0xffffd1d3

000006d0 <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
     6d0:	b510      	push	{r4, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     6d2:	4a0d      	ldr	r2, [pc, #52]	; (708 <AFE_Init+0x38>)
     6d4:	210b      	movs	r1, #11
     6d6:	20e0      	movs	r0, #224	; 0xe0
     6d8:	4c0c      	ldr	r4, [pc, #48]	; (70c <AFE_Init+0x3c>)
     6da:	47a0      	blx	r4
    //上电清AD值
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
     6dc:	22f8      	movs	r2, #248	; 0xf8
     6de:	0152      	lsls	r2, r2, #5
     6e0:	210f      	movs	r1, #15
     6e2:	20e0      	movs	r0, #224	; 0xe0
     6e4:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
     6e6:	4a0a      	ldr	r2, [pc, #40]	; (710 <AFE_Init+0x40>)
     6e8:	2105      	movs	r1, #5
     6ea:	20e0      	movs	r0, #224	; 0xe0
     6ec:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
     6ee:	4a09      	ldr	r2, [pc, #36]	; (714 <AFE_Init+0x44>)
     6f0:	210c      	movs	r1, #12
     6f2:	20e0      	movs	r0, #224	; 0xe0
     6f4:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
     6f6:	4a08      	ldr	r2, [pc, #32]	; (718 <AFE_Init+0x48>)
     6f8:	211a      	movs	r1, #26
     6fa:	20e0      	movs	r0, #224	; 0xe0
     6fc:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     6fe:	2200      	movs	r2, #0
     700:	210b      	movs	r1, #11
     702:	20e0      	movs	r0, #224	; 0xe0
     704:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
     706:	bd10      	pop	{r4, pc}
     708:	0000e3b5 	.word	0x0000e3b5
     70c:	0000243d 	.word	0x0000243d
     710:	00000fff 	.word	0x00000fff
     714:	00000703 	.word	0x00000703
     718:	00001032 	.word	0x00001032

0000071c <Cells_Bal_Close>:
NOTICE			: 设置关闭、取消电池电芯选定、关闭平衡、开启OVUV、设置5VLDO为低功耗
                    设置活动模式还是休眠模式
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Close(void)
{
     71c:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     71e:	4a12      	ldr	r2, [pc, #72]	; (768 <Cells_Bal_Close+0x4c>)
     720:	210b      	movs	r1, #11
     722:	20e0      	movs	r0, #224	; 0xe0
     724:	4c11      	ldr	r4, [pc, #68]	; (76c <Cells_Bal_Close+0x50>)
     726:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH );   //设置关闭             
     728:	4a11      	ldr	r2, [pc, #68]	; (770 <Cells_Bal_Close+0x54>)
     72a:	210a      	movs	r1, #10
     72c:	20e0      	movs	r0, #224	; 0xe0
     72e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,0x0000 );            //取消电池选定  
     730:	2200      	movs	r2, #0
     732:	2115      	movs	r1, #21
     734:	20e0      	movs	r0, #224	; 0xe0
     736:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_Dis );  //关闭均衡       
     738:	2201      	movs	r2, #1
     73a:	2114      	movs	r1, #20
     73c:	20e0      	movs	r0, #224	; 0xe0
     73e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV
     740:	25e0      	movs	r5, #224	; 0xe0
     742:	006d      	lsls	r5, r5, #1
     744:	002a      	movs	r2, r5
     746:	2108      	movs	r1, #8
     748:	20e0      	movs	r0, #224	; 0xe0
     74a:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV        
     74c:	002a      	movs	r2, r5
     74e:	2109      	movs	r1, #9
     750:	20e0      	movs	r0, #224	; 0xe0
     752:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //NM50_EN   AFE_SPI_NM50
     754:	4a07      	ldr	r2, [pc, #28]	; (774 <Cells_Bal_Close+0x58>)
     756:	2118      	movs	r1, #24
     758:	20e0      	movs	r0, #224	; 0xe0
     75a:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     75c:	2200      	movs	r2, #0
     75e:	210b      	movs	r1, #11
     760:	20e0      	movs	r0, #224	; 0xe0
     762:	47a0      	blx	r4
}
     764:	bd70      	pop	{r4, r5, r6, pc}
     766:	46c0      	nop			; (mov r8, r8)
     768:	0000e3b5 	.word	0x0000e3b5
     76c:	0000243d 	.word	0x0000243d
     770:	00004007 	.word	0x00004007
     774:	00000711 	.word	0x00000711

00000778 <AFE_ONE_VPC_ADC>:
OUTPUT			: None
NOTICE			: 读取的AD值为开启预充电150ms以后的AD值（猜测）
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
     778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     77a:	24c8      	movs	r4, #200	; 0xc8
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     77c:	4d12      	ldr	r5, [pc, #72]	; (7c8 <AFE_ONE_VPC_ADC+0x50>)
     77e:	4e13      	ldr	r6, [pc, #76]	; (7cc <AFE_ONE_VPC_ADC+0x54>)
			delay_ms(10);
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
			vpc = spi_read_value[0];
			break;
		}
		delay_ms(1);
     780:	4f13      	ldr	r7, [pc, #76]	; (7d0 <AFE_ONE_VPC_ADC+0x58>)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     782:	002a      	movs	r2, r5
     784:	2130      	movs	r1, #48	; 0x30
     786:	20e0      	movs	r0, #224	; 0xe0
     788:	47b0      	blx	r6
		if(spi_read_value[0]&0x0001)
     78a:	882b      	ldrh	r3, [r5, #0]
     78c:	07db      	lsls	r3, r3, #31
     78e:	d513      	bpl.n	7b8 <AFE_ONE_VPC_ADC+0x40>
		{
			ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,0x0001);   //clear VAD_DONE
     790:	2201      	movs	r2, #1
     792:	2130      	movs	r1, #48	; 0x30
     794:	20e0      	movs	r0, #224	; 0xe0
     796:	4c0f      	ldr	r4, [pc, #60]	; (7d4 <AFE_ONE_VPC_ADC+0x5c>)
     798:	47a0      	blx	r4
			ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,0x4001);   //END AD
     79a:	4a0f      	ldr	r2, [pc, #60]	; (7d8 <AFE_ONE_VPC_ADC+0x60>)
     79c:	210a      	movs	r1, #10
     79e:	20e0      	movs	r0, #224	; 0xe0
     7a0:	47a0      	blx	r4
			delay_ms(10);
     7a2:	200a      	movs	r0, #10
     7a4:	4b0a      	ldr	r3, [pc, #40]	; (7d0 <AFE_ONE_VPC_ADC+0x58>)
     7a6:	4798      	blx	r3
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
     7a8:	4c07      	ldr	r4, [pc, #28]	; (7c8 <AFE_ONE_VPC_ADC+0x50>)
     7aa:	0022      	movs	r2, r4
     7ac:	214a      	movs	r1, #74	; 0x4a
     7ae:	20e0      	movs	r0, #224	; 0xe0
     7b0:	4b06      	ldr	r3, [pc, #24]	; (7cc <AFE_ONE_VPC_ADC+0x54>)
     7b2:	4798      	blx	r3
			vpc = spi_read_value[0];
     7b4:	8820      	ldrh	r0, [r4, #0]
			break;
     7b6:	e006      	b.n	7c6 <AFE_ONE_VPC_ADC+0x4e>
		}
		delay_ms(1);
     7b8:	2001      	movs	r0, #1
     7ba:	47b8      	blx	r7
     7bc:	3c01      	subs	r4, #1
     7be:	b2e4      	uxtb	r4, r4
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
     7c0:	2c00      	cmp	r4, #0
     7c2:	d1de      	bne.n	782 <AFE_ONE_VPC_ADC+0xa>
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
     7c4:	2000      	movs	r0, #0
			break;
		}
		delay_ms(1);
	}
	return vpc;
}
     7c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     7c8:	2000034c 	.word	0x2000034c
     7cc:	00002519 	.word	0x00002519
     7d0:	000027b5 	.word	0x000027b5
     7d4:	0000243d 	.word	0x0000243d
     7d8:	00004001 	.word	0x00004001

000007dc <SPI_AllReg_WR>:
NOTICE			: 收到电流完成标志--退出STB模式--开启通信--读取AD完成标志,清除，判断--读取AD值
DATE			: 2016/06/24
*****************************************************************************/

void SPI_AllReg_WR(void)
{
     7dc:	b570      	push	{r4, r5, r6, lr}
    if(sys_flags.val.afe_adirq2_flag == 1)
     7de:	4b47      	ldr	r3, [pc, #284]	; (8fc <SPI_AllReg_WR+0x120>)
     7e0:	785b      	ldrb	r3, [r3, #1]
     7e2:	07db      	lsls	r3, r3, #31
     7e4:	d400      	bmi.n	7e8 <SPI_AllReg_WR+0xc>
     7e6:	e088      	b.n	8fa <SPI_AllReg_WR+0x11e>
    {
	    sys_flags.val.afe_adirq2_flag =0;
     7e8:	4b44      	ldr	r3, [pc, #272]	; (8fc <SPI_AllReg_WR+0x120>)
     7ea:	785a      	ldrb	r2, [r3, #1]
     7ec:	2101      	movs	r1, #1
     7ee:	438a      	bics	r2, r1
     7f0:	705a      	strb	r2, [r3, #1]
	    sys_flags.val.afe_connect_flag =0;
     7f2:	781a      	ldrb	r2, [r3, #0]
     7f4:	438a      	bics	r2, r1
     7f6:	701a      	strb	r2, [r3, #0]
	    Wdt_Clear(); //应该在AFE响应一次以后喂狗，以防AFE复位导致芯片无法跟AFE契合工作
     7f8:	4b41      	ldr	r3, [pc, #260]	; (900 <SPI_AllReg_WR+0x124>)
     7fa:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     7fc:	2280      	movs	r2, #128	; 0x80
     7fe:	00d2      	lsls	r2, r2, #3
     800:	2382      	movs	r3, #130	; 0x82
     802:	05db      	lsls	r3, r3, #23
     804:	615a      	str	r2, [r3, #20]
		STB_Low();
		SPI_Slave_High();		//开启通信需要延迟2ms以上
     806:	4b3f      	ldr	r3, [pc, #252]	; (904 <SPI_AllReg_WR+0x128>)
     808:	4798      	blx	r3
	    delay_ms(3);
     80a:	2003      	movs	r0, #3
     80c:	4b3e      	ldr	r3, [pc, #248]	; (908 <SPI_AllReg_WR+0x12c>)
     80e:	4798      	blx	r3

	    sleep_delay_cycle++; //休眠延迟,第一次读取不一定是正确值,防止错误进入休眠无法唤醒
     810:	4a3e      	ldr	r2, [pc, #248]	; (90c <SPI_AllReg_WR+0x130>)
     812:	7813      	ldrb	r3, [r2, #0]
     814:	3301      	adds	r3, #1
     816:	b2db      	uxtb	r3, r3
     818:	7013      	strb	r3, [r2, #0]
	    if(afe_flags.val.afe_CellBalance == 1)
     81a:	4b3d      	ldr	r3, [pc, #244]	; (910 <SPI_AllReg_WR+0x134>)
     81c:	785b      	ldrb	r3, [r3, #1]
     81e:	065b      	lsls	r3, r3, #25
     820:	d533      	bpl.n	88a <SPI_AllReg_WR+0xae>
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启
     822:	4a3c      	ldr	r2, [pc, #240]	; (914 <SPI_AllReg_WR+0x138>)
     824:	210a      	movs	r1, #10
     826:	20e0      	movs	r0, #224	; 0xe0
     828:	4d3b      	ldr	r5, [pc, #236]	; (918 <SPI_AllReg_WR+0x13c>)
     82a:	47a8      	blx	r5
		    Cells_Bal_Close();
     82c:	4b3b      	ldr	r3, [pc, #236]	; (91c <SPI_AllReg_WR+0x140>)
     82e:	4798      	blx	r3
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     830:	4c3b      	ldr	r4, [pc, #236]	; (920 <SPI_AllReg_WR+0x144>)
     832:	0022      	movs	r2, r4
     834:	2130      	movs	r1, #48	; 0x30
     836:	20e0      	movs	r0, #224	; 0xe0
     838:	4b3a      	ldr	r3, [pc, #232]	; (924 <SPI_AllReg_WR+0x148>)
     83a:	4798      	blx	r3
		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
     83c:	2207      	movs	r2, #7
     83e:	2130      	movs	r1, #48	; 0x30
     840:	20e0      	movs	r0, #224	; 0xe0
     842:	47a8      	blx	r5
		    delay_us(100);
     844:	2064      	movs	r0, #100	; 0x64
     846:	4b38      	ldr	r3, [pc, #224]	; (928 <SPI_AllReg_WR+0x14c>)
     848:	4798      	blx	r3
		    //确实是AD完成,读取数据
		    if((spi_read_value[0]&0x0005) == 0x0005)
     84a:	8823      	ldrh	r3, [r4, #0]
     84c:	2205      	movs	r2, #5
     84e:	4013      	ands	r3, r2
     850:	2b05      	cmp	r3, #5
     852:	d106      	bne.n	862 <SPI_AllReg_WR+0x86>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     854:	3251      	adds	r2, #81	; 0x51
     856:	2101      	movs	r1, #1
     858:	20e0      	movs	r0, #224	; 0xe0
     85a:	4b34      	ldr	r3, [pc, #208]	; (92c <SPI_AllReg_WR+0x150>)
     85c:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_1();
     85e:	4b34      	ldr	r3, [pc, #208]	; (930 <SPI_AllReg_WR+0x154>)
     860:	4798      	blx	r3
		    }
		    delay_us(200);
     862:	20c8      	movs	r0, #200	; 0xc8
     864:	4b30      	ldr	r3, [pc, #192]	; (928 <SPI_AllReg_WR+0x14c>)
     866:	4798      	blx	r3
		    delay_ms(1);
     868:	2001      	movs	r0, #1
     86a:	4b27      	ldr	r3, [pc, #156]	; (908 <SPI_AllReg_WR+0x12c>)
     86c:	4798      	blx	r3
		    AFE_ONE_VPC_ADC();
     86e:	4b31      	ldr	r3, [pc, #196]	; (934 <SPI_AllReg_WR+0x158>)
     870:	4798      	blx	r3
		    if((spi_read_value[0]&0x0001) == 0x0001)
     872:	4b2b      	ldr	r3, [pc, #172]	; (920 <SPI_AllReg_WR+0x144>)
     874:	881b      	ldrh	r3, [r3, #0]
     876:	07db      	lsls	r3, r3, #31
     878:	d525      	bpl.n	8c6 <SPI_AllReg_WR+0xea>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     87a:	2256      	movs	r2, #86	; 0x56
     87c:	2101      	movs	r1, #1
     87e:	20e0      	movs	r0, #224	; 0xe0
     880:	4b2a      	ldr	r3, [pc, #168]	; (92c <SPI_AllReg_WR+0x150>)
     882:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_2();
     884:	4b2c      	ldr	r3, [pc, #176]	; (938 <SPI_AllReg_WR+0x15c>)
     886:	4798      	blx	r3
     888:	e01d      	b.n	8c6 <SPI_AllReg_WR+0xea>
		    }
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
     88a:	4a2c      	ldr	r2, [pc, #176]	; (93c <SPI_AllReg_WR+0x160>)
     88c:	210a      	movs	r1, #10
     88e:	20e0      	movs	r0, #224	; 0xe0
     890:	4d21      	ldr	r5, [pc, #132]	; (918 <SPI_AllReg_WR+0x13c>)
     892:	47a8      	blx	r5
		    
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
     894:	4c22      	ldr	r4, [pc, #136]	; (920 <SPI_AllReg_WR+0x144>)
     896:	0022      	movs	r2, r4
     898:	2130      	movs	r1, #48	; 0x30
     89a:	20e0      	movs	r0, #224	; 0xe0
     89c:	4b21      	ldr	r3, [pc, #132]	; (924 <SPI_AllReg_WR+0x148>)
     89e:	4798      	blx	r3

		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
     8a0:	2207      	movs	r2, #7
     8a2:	2130      	movs	r1, #48	; 0x30
     8a4:	20e0      	movs	r0, #224	; 0xe0
     8a6:	47a8      	blx	r5
		    delay_us(100);
     8a8:	2064      	movs	r0, #100	; 0x64
     8aa:	4b1f      	ldr	r3, [pc, #124]	; (928 <SPI_AllReg_WR+0x14c>)
     8ac:	4798      	blx	r3
		    //确实是AD完成,读取数据
		    if((spi_read_value[0]&0x0005) == 0x0005)
     8ae:	8823      	ldrh	r3, [r4, #0]
     8b0:	2205      	movs	r2, #5
     8b2:	4013      	ands	r3, r2
     8b4:	2b05      	cmp	r3, #5
     8b6:	d106      	bne.n	8c6 <SPI_AllReg_WR+0xea>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
     8b8:	3251      	adds	r2, #81	; 0x51
     8ba:	2101      	movs	r1, #1
     8bc:	20e0      	movs	r0, #224	; 0xe0
     8be:	4b1b      	ldr	r3, [pc, #108]	; (92c <SPI_AllReg_WR+0x150>)
     8c0:	4798      	blx	r3
			    vAPI_ADC_Read_Data();
     8c2:	4b1f      	ldr	r3, [pc, #124]	; (940 <SPI_AllReg_WR+0x164>)
     8c4:	4798      	blx	r3
		    }
	    }
	    AFE_Init();
     8c6:	4b1f      	ldr	r3, [pc, #124]	; (944 <SPI_AllReg_WR+0x168>)
     8c8:	4798      	blx	r3
	    AFE_Control();
     8ca:	4b1f      	ldr	r3, [pc, #124]	; (948 <SPI_AllReg_WR+0x16c>)
     8cc:	4798      	blx	r3

	    if(afe_flags.val.afe_CellBalance == 1)
     8ce:	4b10      	ldr	r3, [pc, #64]	; (910 <SPI_AllReg_WR+0x134>)
     8d0:	785b      	ldrb	r3, [r3, #1]
     8d2:	065b      	lsls	r3, r3, #25
     8d4:	d505      	bpl.n	8e2 <SPI_AllReg_WR+0x106>
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //LP50_EN   AFE_SPI_LP50  cellzzy
     8d6:	4a1d      	ldr	r2, [pc, #116]	; (94c <SPI_AllReg_WR+0x170>)
     8d8:	2118      	movs	r1, #24
     8da:	20e0      	movs	r0, #224	; 0xe0
     8dc:	4b0e      	ldr	r3, [pc, #56]	; (918 <SPI_AllReg_WR+0x13c>)
     8de:	4798      	blx	r3
     8e0:	e004      	b.n	8ec <SPI_AllReg_WR+0x110>
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //LP50_EN   AFE_SPI_LP50  cellzzy
     8e2:	4a1b      	ldr	r2, [pc, #108]	; (950 <SPI_AllReg_WR+0x174>)
     8e4:	2118      	movs	r1, #24
     8e6:	20e0      	movs	r0, #224	; 0xe0
     8e8:	4b0b      	ldr	r3, [pc, #44]	; (918 <SPI_AllReg_WR+0x13c>)
     8ea:	4798      	blx	r3
	    }
	    SPI_Slave_Low();
     8ec:	4b19      	ldr	r3, [pc, #100]	; (954 <SPI_AllReg_WR+0x178>)
     8ee:	4798      	blx	r3
	    delay_ms(3);
     8f0:	2003      	movs	r0, #3
     8f2:	4b05      	ldr	r3, [pc, #20]	; (908 <SPI_AllReg_WR+0x12c>)
     8f4:	4798      	blx	r3
    
	    NormalCapacityProc();//容量更新
     8f6:	4b18      	ldr	r3, [pc, #96]	; (958 <SPI_AllReg_WR+0x17c>)
     8f8:	4798      	blx	r3
	    //        if(low_power_cnt>8)         //zzy20161101  运行3次（11-8）
	    //            {
	    //                low_power_cnt++;
	    //            }
    }
}
     8fa:	bd70      	pop	{r4, r5, r6, pc}
     8fc:	20000354 	.word	0x20000354
     900:	0000273d 	.word	0x0000273d
     904:	000023c9 	.word	0x000023c9
     908:	000027b5 	.word	0x000027b5
     90c:	20000350 	.word	0x20000350
     910:	2000037c 	.word	0x2000037c
     914:	00004107 	.word	0x00004107
     918:	0000243d 	.word	0x0000243d
     91c:	0000071d 	.word	0x0000071d
     920:	2000034c 	.word	0x2000034c
     924:	00002519 	.word	0x00002519
     928:	00002789 	.word	0x00002789
     92c:	00002611 	.word	0x00002611
     930:	00000151 	.word	0x00000151
     934:	00000779 	.word	0x00000779
     938:	0000045d 	.word	0x0000045d
     93c:	00004007 	.word	0x00004007
     940:	0000049d 	.word	0x0000049d
     944:	000006d1 	.word	0x000006d1
     948:	00001889 	.word	0x00001889
     94c:	00000701 	.word	0x00000701
     950:	00000711 	.word	0x00000711
     954:	00002255 	.word	0x00002255
     958:	000020b5 	.word	0x000020b5

0000095c <AFE_Reg_Read>:
 *                     将SPI读取到的内容处理以及分类和校准
 *                                ↓
 *                           再次回到开头→↑
******************************************************************************/
void AFE_Reg_Read(void)
{
     95c:	b510      	push	{r4, lr}
	SPI_AllReg_WR();        //zzy20161101 除此之外为增加项目
     95e:	4b01      	ldr	r3, [pc, #4]	; (964 <AFE_Reg_Read+0x8>)
     960:	4798      	blx	r3
}
     962:	bd10      	pop	{r4, pc}
     964:	000007dd 	.word	0x000007dd

00000968 <AFE_HardwareProtection_Read>:
NOTICE			: 直接读取STAT寄存器,OV,UV属于电压达到自动解除,所以定期清除标志
*                 SCD,OCD,OCC为硬件保护,软件清除,需要软件锁住放电,再清除标志位,硬件恢复完毕,软件开启放电
DATE			: 2016/06/24
*****************************************************************************/
void AFE_HardwareProtection_Read(void)
{
     968:	b570      	push	{r4, r5, r6, lr}
	uint16_t flag;
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
     96a:	4a7c      	ldr	r2, [pc, #496]	; (b5c <AFE_HardwareProtection_Read+0x1f4>)
     96c:	7853      	ldrb	r3, [r2, #1]
     96e:	2104      	movs	r1, #4
     970:	438b      	bics	r3, r1
     972:	7053      	strb	r3, [r2, #1]
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
     974:	4a7a      	ldr	r2, [pc, #488]	; (b60 <AFE_HardwareProtection_Read+0x1f8>)
     976:	312c      	adds	r1, #44	; 0x2c
     978:	20e0      	movs	r0, #224	; 0xe0
     97a:	4b7a      	ldr	r3, [pc, #488]	; (b64 <AFE_HardwareProtection_Read+0x1fc>)
     97c:	4798      	blx	r3
     97e:	2800      	cmp	r0, #0
     980:	d123      	bne.n	9ca <AFE_HardwareProtection_Read+0x62>
	{
		flag = spi_read_value[0]&ST_PROTECT;
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
     982:	4c76      	ldr	r4, [pc, #472]	; (b5c <AFE_HardwareProtection_Read+0x1f4>)
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
	{
		flag = spi_read_value[0]&ST_PROTECT;
     984:	4b76      	ldr	r3, [pc, #472]	; (b60 <AFE_HardwareProtection_Read+0x1f8>)
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
     986:	8819      	ldrh	r1, [r3, #0]
     988:	23dc      	movs	r3, #220	; 0xdc
     98a:	009b      	lsls	r3, r3, #2
     98c:	4019      	ands	r1, r3
     98e:	8823      	ldrh	r3, [r4, #0]
     990:	4a75      	ldr	r2, [pc, #468]	; (b68 <AFE_HardwareProtection_Read+0x200>)
     992:	4013      	ands	r3, r2
     994:	430b      	orrs	r3, r1
     996:	8023      	strh	r3, [r4, #0]
		//保护恢复
		ucSPI_Write(MAC_SPI_DEV,OVL_STAT_ADDR,0x0000);   //clear OV
     998:	2200      	movs	r2, #0
     99a:	2152      	movs	r1, #82	; 0x52
     99c:	30e0      	adds	r0, #224	; 0xe0
     99e:	4d73      	ldr	r5, [pc, #460]	; (b6c <AFE_HardwareProtection_Read+0x204>)
     9a0:	47a8      	blx	r5
		ucSPI_Write(MAC_SPI_DEV,UVL_STAT_ADDR,0x0000);   //clear UV
     9a2:	2200      	movs	r2, #0
     9a4:	2153      	movs	r1, #83	; 0x53
     9a6:	20e0      	movs	r0, #224	; 0xe0
     9a8:	47a8      	blx	r5
		if((afe_flags.val.afe_ov_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
     9aa:	7863      	ldrb	r3, [r4, #1]
     9ac:	079b      	lsls	r3, r3, #30
     9ae:	d100      	bne.n	9b2 <AFE_HardwareProtection_Read+0x4a>
     9b0:	e0cc      	b.n	b4c <AFE_HardwareProtection_Read+0x1e4>
		{
			sys_flags.val.afe_volt_protect_flag = 1;
     9b2:	4a6f      	ldr	r2, [pc, #444]	; (b70 <AFE_HardwareProtection_Read+0x208>)
     9b4:	7851      	ldrb	r1, [r2, #1]
     9b6:	2308      	movs	r3, #8
     9b8:	430b      	orrs	r3, r1
     9ba:	7053      	strb	r3, [r2, #1]
     9bc:	e00a      	b.n	9d4 <AFE_HardwareProtection_Read+0x6c>
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
			{
				sys_flags.val.afe_volt_protect_flag =0;
     9be:	4a6c      	ldr	r2, [pc, #432]	; (b70 <AFE_HardwareProtection_Read+0x208>)
     9c0:	7853      	ldrb	r3, [r2, #1]
     9c2:	2108      	movs	r1, #8
     9c4:	438b      	bics	r3, r1
     9c6:	7053      	strb	r3, [r2, #1]
     9c8:	e004      	b.n	9d4 <AFE_HardwareProtection_Read+0x6c>
			}
		}
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
     9ca:	4a64      	ldr	r2, [pc, #400]	; (b5c <AFE_HardwareProtection_Read+0x1f4>)
     9cc:	7851      	ldrb	r1, [r2, #1]
     9ce:	2304      	movs	r3, #4
     9d0:	430b      	orrs	r3, r1
     9d2:	7053      	strb	r3, [r2, #1]
	//                }
	//            }
	//        }
	//    }
	
	if(afe_flags.VAL&AFE_SCD_OCD_OCC)
     9d4:	4b61      	ldr	r3, [pc, #388]	; (b5c <AFE_HardwareProtection_Read+0x1f4>)
     9d6:	881b      	ldrh	r3, [r3, #0]
     9d8:	2270      	movs	r2, #112	; 0x70
     9da:	421a      	tst	r2, r3
     9dc:	d100      	bne.n	9e0 <AFE_HardwareProtection_Read+0x78>
     9de:	e080      	b.n	ae2 <AFE_HardwareProtection_Read+0x17a>
	{
		//保护恢复
		if(AFE_OC_DELAY_CNT >40) //250ms * 4 = 1S
     9e0:	4b64      	ldr	r3, [pc, #400]	; (b74 <AFE_HardwareProtection_Read+0x20c>)
     9e2:	781b      	ldrb	r3, [r3, #0]
     9e4:	b2db      	uxtb	r3, r3
     9e6:	2b28      	cmp	r3, #40	; 0x28
     9e8:	d925      	bls.n	a36 <AFE_HardwareProtection_Read+0xce>
		{
			if(AFE_OC_DELAY_CNT_LIMIT <6)
     9ea:	4b63      	ldr	r3, [pc, #396]	; (b78 <AFE_HardwareProtection_Read+0x210>)
     9ec:	781b      	ldrb	r3, [r3, #0]
     9ee:	b2db      	uxtb	r3, r3
     9f0:	2b05      	cmp	r3, #5
     9f2:	d81d      	bhi.n	a30 <AFE_HardwareProtection_Read+0xc8>
			{
				AFE_OC_DELAY_CNT_LIMIT++;
     9f4:	4a60      	ldr	r2, [pc, #384]	; (b78 <AFE_HardwareProtection_Read+0x210>)
     9f6:	7813      	ldrb	r3, [r2, #0]
     9f8:	3301      	adds	r3, #1
     9fa:	b2db      	uxtb	r3, r3
     9fc:	7013      	strb	r3, [r2, #0]
				AFE_OC_DELAY_CNT =0;
     9fe:	2200      	movs	r2, #0
     a00:	4b5c      	ldr	r3, [pc, #368]	; (b74 <AFE_HardwareProtection_Read+0x20c>)
     a02:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     a04:	22a0      	movs	r2, #160	; 0xa0
     a06:	0212      	lsls	r2, r2, #8
     a08:	2103      	movs	r1, #3
     a0a:	20e0      	movs	r0, #224	; 0xe0
     a0c:	4c57      	ldr	r4, [pc, #348]	; (b6c <AFE_HardwareProtection_Read+0x204>)
     a0e:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     a10:	22dc      	movs	r2, #220	; 0xdc
     a12:	0092      	lsls	r2, r2, #2
     a14:	2130      	movs	r1, #48	; 0x30
     a16:	20e0      	movs	r0, #224	; 0xe0
     a18:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     a1a:	2580      	movs	r5, #128	; 0x80
     a1c:	022d      	lsls	r5, r5, #8
     a1e:	002a      	movs	r2, r5
     a20:	2103      	movs	r1, #3
     a22:	20e0      	movs	r0, #224	; 0xe0
     a24:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     a26:	002a      	movs	r2, r5
     a28:	2103      	movs	r1, #3
     a2a:	20e0      	movs	r0, #224	; 0xe0
     a2c:	47a0      	blx	r4
     a2e:	e002      	b.n	a36 <AFE_HardwareProtection_Read+0xce>
			}
			else
			{
				AFE_OC_DELAY_CNT = 41;
     a30:	2229      	movs	r2, #41	; 0x29
     a32:	4b50      	ldr	r3, [pc, #320]	; (b74 <AFE_HardwareProtection_Read+0x20c>)
     a34:	701a      	strb	r2, [r3, #0]
			}

		}
		if(AFE_SCD_DELAY_CNT >80)
     a36:	4b51      	ldr	r3, [pc, #324]	; (b7c <AFE_HardwareProtection_Read+0x214>)
     a38:	781b      	ldrb	r3, [r3, #0]
     a3a:	b2db      	uxtb	r3, r3
     a3c:	2b50      	cmp	r3, #80	; 0x50
     a3e:	d925      	bls.n	a8c <AFE_HardwareProtection_Read+0x124>
		{
			if(AFE_SCD_DELAY_CNT_LIMIT <6)
     a40:	4b4f      	ldr	r3, [pc, #316]	; (b80 <AFE_HardwareProtection_Read+0x218>)
     a42:	781b      	ldrb	r3, [r3, #0]
     a44:	b2db      	uxtb	r3, r3
     a46:	2b05      	cmp	r3, #5
     a48:	d81d      	bhi.n	a86 <AFE_HardwareProtection_Read+0x11e>
			{
				AFE_SCD_DELAY_CNT_LIMIT++;
     a4a:	4a4d      	ldr	r2, [pc, #308]	; (b80 <AFE_HardwareProtection_Read+0x218>)
     a4c:	7813      	ldrb	r3, [r2, #0]
     a4e:	3301      	adds	r3, #1
     a50:	b2db      	uxtb	r3, r3
     a52:	7013      	strb	r3, [r2, #0]
				AFE_SCD_DELAY_CNT =0;
     a54:	2200      	movs	r2, #0
     a56:	4b49      	ldr	r3, [pc, #292]	; (b7c <AFE_HardwareProtection_Read+0x214>)
     a58:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     a5a:	22a0      	movs	r2, #160	; 0xa0
     a5c:	0212      	lsls	r2, r2, #8
     a5e:	2103      	movs	r1, #3
     a60:	20e0      	movs	r0, #224	; 0xe0
     a62:	4c42      	ldr	r4, [pc, #264]	; (b6c <AFE_HardwareProtection_Read+0x204>)
     a64:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     a66:	22dc      	movs	r2, #220	; 0xdc
     a68:	0092      	lsls	r2, r2, #2
     a6a:	2130      	movs	r1, #48	; 0x30
     a6c:	20e0      	movs	r0, #224	; 0xe0
     a6e:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     a70:	2580      	movs	r5, #128	; 0x80
     a72:	022d      	lsls	r5, r5, #8
     a74:	002a      	movs	r2, r5
     a76:	2103      	movs	r1, #3
     a78:	20e0      	movs	r0, #224	; 0xe0
     a7a:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     a7c:	002a      	movs	r2, r5
     a7e:	2103      	movs	r1, #3
     a80:	20e0      	movs	r0, #224	; 0xe0
     a82:	47a0      	blx	r4
     a84:	e002      	b.n	a8c <AFE_HardwareProtection_Read+0x124>
			}
			else
			{
				AFE_SCD_DELAY_CNT = 41;
     a86:	2229      	movs	r2, #41	; 0x29
     a88:	4b3c      	ldr	r3, [pc, #240]	; (b7c <AFE_HardwareProtection_Read+0x214>)
     a8a:	701a      	strb	r2, [r3, #0]
			}
		}
		if(AFE_OCC_DELAY_CNT >40)
     a8c:	4b3d      	ldr	r3, [pc, #244]	; (b84 <AFE_HardwareProtection_Read+0x21c>)
     a8e:	781b      	ldrb	r3, [r3, #0]
     a90:	b2db      	uxtb	r3, r3
     a92:	2b28      	cmp	r3, #40	; 0x28
     a94:	d925      	bls.n	ae2 <AFE_HardwareProtection_Read+0x17a>
		{
			if(AFE_OCC_DELAY_CNT_LIMIT <6)
     a96:	4b3c      	ldr	r3, [pc, #240]	; (b88 <AFE_HardwareProtection_Read+0x220>)
     a98:	781b      	ldrb	r3, [r3, #0]
     a9a:	b2db      	uxtb	r3, r3
     a9c:	2b05      	cmp	r3, #5
     a9e:	d81d      	bhi.n	adc <AFE_HardwareProtection_Read+0x174>
			{
				AFE_OCC_DELAY_CNT_LIMIT++;
     aa0:	4a39      	ldr	r2, [pc, #228]	; (b88 <AFE_HardwareProtection_Read+0x220>)
     aa2:	7813      	ldrb	r3, [r2, #0]
     aa4:	3301      	adds	r3, #1
     aa6:	b2db      	uxtb	r3, r3
     aa8:	7013      	strb	r3, [r2, #0]
				AFE_OCC_DELAY_CNT =0;
     aaa:	2200      	movs	r2, #0
     aac:	4b35      	ldr	r3, [pc, #212]	; (b84 <AFE_HardwareProtection_Read+0x21c>)
     aae:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
     ab0:	22a0      	movs	r2, #160	; 0xa0
     ab2:	0212      	lsls	r2, r2, #8
     ab4:	2103      	movs	r1, #3
     ab6:	20e0      	movs	r0, #224	; 0xe0
     ab8:	4c2c      	ldr	r4, [pc, #176]	; (b6c <AFE_HardwareProtection_Read+0x204>)
     aba:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
     abc:	22dc      	movs	r2, #220	; 0xdc
     abe:	0092      	lsls	r2, r2, #2
     ac0:	2130      	movs	r1, #48	; 0x30
     ac2:	20e0      	movs	r0, #224	; 0xe0
     ac4:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     ac6:	2580      	movs	r5, #128	; 0x80
     ac8:	022d      	lsls	r5, r5, #8
     aca:	002a      	movs	r2, r5
     acc:	2103      	movs	r1, #3
     ace:	20e0      	movs	r0, #224	; 0xe0
     ad0:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR     _LIMIT
     ad2:	002a      	movs	r2, r5
     ad4:	2103      	movs	r1, #3
     ad6:	20e0      	movs	r0, #224	; 0xe0
     ad8:	47a0      	blx	r4
     ada:	e002      	b.n	ae2 <AFE_HardwareProtection_Read+0x17a>
			}
			else
			{
				AFE_OCC_DELAY_CNT = 41;
     adc:	2229      	movs	r2, #41	; 0x29
     ade:	4b29      	ldr	r3, [pc, #164]	; (b84 <AFE_HardwareProtection_Read+0x21c>)
     ae0:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
     ae2:	4a1f      	ldr	r2, [pc, #124]	; (b60 <AFE_HardwareProtection_Read+0x1f8>)
     ae4:	2103      	movs	r1, #3
     ae6:	20e0      	movs	r0, #224	; 0xe0
     ae8:	4b1e      	ldr	r3, [pc, #120]	; (b64 <AFE_HardwareProtection_Read+0x1fc>)
     aea:	4798      	blx	r3
     aec:	2800      	cmp	r0, #0
     aee:	d115      	bne.n	b1c <AFE_HardwareProtection_Read+0x1b4>
	{
		if((spi_read_value[0]&AFE_FET_CLR_BIT) ==0)//xxy zzy
     af0:	4b1b      	ldr	r3, [pc, #108]	; (b60 <AFE_HardwareProtection_Read+0x1f8>)
     af2:	881b      	ldrh	r3, [r3, #0]
     af4:	049b      	lsls	r3, r3, #18
     af6:	d405      	bmi.n	b04 <AFE_HardwareProtection_Read+0x19c>
		{
			
			afe_flags.val.afe_FET_CLR_BIT=0;
     af8:	4a18      	ldr	r2, [pc, #96]	; (b5c <AFE_HardwareProtection_Read+0x1f4>)
     afa:	7853      	ldrb	r3, [r2, #1]
     afc:	217f      	movs	r1, #127	; 0x7f
     afe:	400b      	ands	r3, r1
     b00:	7053      	strb	r3, [r2, #1]
     b02:	e00b      	b.n	b1c <AFE_HardwareProtection_Read+0x1b4>
		}
		else
		{
			afe_flags.val.afe_FET_CLR_BIT=1;
     b04:	4a15      	ldr	r2, [pc, #84]	; (b5c <AFE_HardwareProtection_Read+0x1f4>)
     b06:	7853      	ldrb	r3, [r2, #1]
     b08:	2180      	movs	r1, #128	; 0x80
     b0a:	4249      	negs	r1, r1
     b0c:	430b      	orrs	r3, r1
     b0e:	7053      	strb	r3, [r2, #1]
			ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
     b10:	2280      	movs	r2, #128	; 0x80
     b12:	0212      	lsls	r2, r2, #8
     b14:	3183      	adds	r1, #131	; 0x83
     b16:	20e0      	movs	r0, #224	; 0xe0
     b18:	4b14      	ldr	r3, [pc, #80]	; (b6c <AFE_HardwareProtection_Read+0x204>)
     b1a:	4798      	blx	r3
		}
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
     b1c:	4a10      	ldr	r2, [pc, #64]	; (b60 <AFE_HardwareProtection_Read+0x1f8>)
     b1e:	2155      	movs	r1, #85	; 0x55
     b20:	20e0      	movs	r0, #224	; 0xe0
     b22:	4b10      	ldr	r3, [pc, #64]	; (b64 <AFE_HardwareProtection_Read+0x1fc>)
     b24:	4798      	blx	r3
     b26:	2800      	cmp	r0, #0
     b28:	d10a      	bne.n	b40 <AFE_HardwareProtection_Read+0x1d8>
	{
		flag = spi_read_value[0]&0x000C;
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
     b2a:	490c      	ldr	r1, [pc, #48]	; (b5c <AFE_HardwareProtection_Read+0x1f4>)
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
	{
		flag = spi_read_value[0]&0x000C;
     b2c:	4b0c      	ldr	r3, [pc, #48]	; (b60 <AFE_HardwareProtection_Read+0x1f8>)
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
     b2e:	881b      	ldrh	r3, [r3, #0]
     b30:	071b      	lsls	r3, r3, #28
     b32:	0f9b      	lsrs	r3, r3, #30
     b34:	880a      	ldrh	r2, [r1, #0]
     b36:	3003      	adds	r0, #3
     b38:	4382      	bics	r2, r0
     b3a:	4313      	orrs	r3, r2
     b3c:	800b      	strh	r3, [r1, #0]
     b3e:	e00b      	b.n	b58 <AFE_HardwareProtection_Read+0x1f0>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
     b40:	4a06      	ldr	r2, [pc, #24]	; (b5c <AFE_HardwareProtection_Read+0x1f4>)
     b42:	7851      	ldrb	r1, [r2, #1]
     b44:	2304      	movs	r3, #4
     b46:	430b      	orrs	r3, r1
     b48:	7053      	strb	r3, [r2, #1]
	}
}
     b4a:	e005      	b.n	b58 <AFE_HardwareProtection_Read+0x1f0>
			sys_flags.val.afe_volt_protect_flag = 1;
		}
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
     b4c:	4b08      	ldr	r3, [pc, #32]	; (b70 <AFE_HardwareProtection_Read+0x208>)
     b4e:	785b      	ldrb	r3, [r3, #1]
     b50:	071b      	lsls	r3, r3, #28
     b52:	d500      	bpl.n	b56 <AFE_HardwareProtection_Read+0x1ee>
     b54:	e733      	b.n	9be <AFE_HardwareProtection_Read+0x56>
     b56:	e73d      	b.n	9d4 <AFE_HardwareProtection_Read+0x6c>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
	}
}
     b58:	bd70      	pop	{r4, r5, r6, pc}
     b5a:	46c0      	nop			; (mov r8, r8)
     b5c:	2000037c 	.word	0x2000037c
     b60:	2000034c 	.word	0x2000034c
     b64:	00002519 	.word	0x00002519
     b68:	fffffc8f 	.word	0xfffffc8f
     b6c:	0000243d 	.word	0x0000243d
     b70:	20000354 	.word	0x20000354
     b74:	200003a3 	.word	0x200003a3
     b78:	20000098 	.word	0x20000098
     b7c:	200003a2 	.word	0x200003a2
     b80:	20000097 	.word	0x20000097
     b84:	2000037a 	.word	0x2000037a
     b88:	20000096 	.word	0x20000096

00000b8c <Cells_Bal_Judge>:
 * @Output     :所有需要均衡，满足均衡条件的电芯都开启，在输出前根据时间切换奇数偶数
 * @Notice     ：
 * @Date       ：2016.12.8 20170123 zzyESben
 *********************************************************/
void Cells_Bal_Judge(void) 
{
     b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t i = 0;
//    u16 j = 0;
    uint16_t diff_volt = 0;
    
    diff_volt = nADC_CELL_MAX - nADC_CELL_MIN;
     b8e:	4b28      	ldr	r3, [pc, #160]	; (c30 <Cells_Bal_Judge+0xa4>)
     b90:	8818      	ldrh	r0, [r3, #0]
    
    //g_bal_state.VAL = 0;      //clear the flag
    if (sys_states.val.sys_chg_state == 1) //cell balance in charge mode
     b92:	4b28      	ldr	r3, [pc, #160]	; (c34 <Cells_Bal_Judge+0xa8>)
     b94:	781b      	ldrb	r3, [r3, #0]
     b96:	075a      	lsls	r2, r3, #29
     b98:	d521      	bpl.n	bde <Cells_Bal_Judge+0x52>
     b9a:	4b27      	ldr	r3, [pc, #156]	; (c38 <Cells_Bal_Judge+0xac>)
     b9c:	881e      	ldrh	r6, [r3, #0]
     b9e:	4927      	ldr	r1, [pc, #156]	; (c3c <Cells_Bal_Judge+0xb0>)
     ba0:	2200      	movs	r2, #0
     ba2:	2500      	movs	r5, #0
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     ba4:	2701      	movs	r7, #1
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
                //			for( i = j;i < 16;i += 2 )
            {
                if (nADC_Cell_Value[i] > nADC_CELL_MIN) 
     ba6:	880b      	ldrh	r3, [r1, #0]
     ba8:	4298      	cmp	r0, r3
     baa:	d20f      	bcs.n	bcc <Cells_Bal_Judge+0x40>
                {
                    diff_volt = nADC_Cell_Value[i] - nADC_CELL_MIN; //每节电芯电压与最低电芯电压的压差
     bac:	1a1b      	subs	r3, r3, r0
     bae:	b29b      	uxth	r3, r3
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
     bb0:	2ba4      	cmp	r3, #164	; 0xa4
     bb2:	d905      	bls.n	bc0 <Cells_Bal_Judge+0x34>
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
     bb4:	003b      	movs	r3, r7
     bb6:	4093      	lsls	r3, r2
     bb8:	431e      	orrs	r6, r3
     bba:	b2b6      	uxth	r6, r6
     bbc:	003d      	movs	r5, r7
     bbe:	e005      	b.n	bcc <Cells_Bal_Judge+0x40>
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
     bc0:	2b51      	cmp	r3, #81	; 0x51
     bc2:	d803      	bhi.n	bcc <Cells_Bal_Judge+0x40>
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     bc4:	003b      	movs	r3, r7
     bc6:	4093      	lsls	r3, r2
     bc8:	439e      	bics	r6, r3
     bca:	003d      	movs	r5, r7
     bcc:	3201      	adds	r2, #1
     bce:	3102      	adds	r1, #2
    //g_bal_state.VAL = 0;      //clear the flag
    if (sys_states.val.sys_chg_state == 1) //cell balance in charge mode
    {
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
     bd0:	2a10      	cmp	r2, #16
     bd2:	d1e8      	bne.n	ba6 <Cells_Bal_Judge+0x1a>
     bd4:	2d00      	cmp	r5, #0
     bd6:	d029      	beq.n	c2c <Cells_Bal_Judge+0xa0>
     bd8:	4b17      	ldr	r3, [pc, #92]	; (c38 <Cells_Bal_Judge+0xac>)
     bda:	801e      	strh	r6, [r3, #0]
     bdc:	e026      	b.n	c2c <Cells_Bal_Judge+0xa0>
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
                    }
                }
            }
//        }
    } else if (sys_states.val.sys_dch_state == 0) //cell balance in relax mode
     bde:	071b      	lsls	r3, r3, #28
     be0:	d421      	bmi.n	c26 <Cells_Bal_Judge+0x9a>
     be2:	4b15      	ldr	r3, [pc, #84]	; (c38 <Cells_Bal_Judge+0xac>)
     be4:	881e      	ldrh	r6, [r3, #0]
     be6:	4915      	ldr	r1, [pc, #84]	; (c3c <Cells_Bal_Judge+0xb0>)
     be8:	2200      	movs	r2, #0
     bea:	2500      	movs	r5, #0
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     bec:	2701      	movs	r7, #1
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV 静止状态下可小一点
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
                //			for( i = j;i < 16;i += 2 )
            {
                if (nADC_Cell_Value[i] > nADC_CELL_MIN) 
     bee:	880b      	ldrh	r3, [r1, #0]
     bf0:	4298      	cmp	r0, r3
     bf2:	d20f      	bcs.n	c14 <Cells_Bal_Judge+0x88>
                {
                    diff_volt = nADC_Cell_Value[i] - nADC_CELL_MIN; //每节电芯电压与最低电芯电压的压差
     bf4:	1a1b      	subs	r3, r3, r0
     bf6:	b29b      	uxth	r3, r3
                    if (diff_volt > VCELL_BALANCE_START) //开始值  50mV
     bf8:	2ba4      	cmp	r3, #164	; 0xa4
     bfa:	d905      	bls.n	c08 <Cells_Bal_Judge+0x7c>
                    {
                        g_bal_need.VAL |= (0x01 << i); //将相应的标志位置高
     bfc:	003b      	movs	r3, r7
     bfe:	4093      	lsls	r3, r2
     c00:	431e      	orrs	r6, r3
     c02:	b2b6      	uxth	r6, r6
     c04:	003d      	movs	r5, r7
     c06:	e005      	b.n	c14 <Cells_Bal_Judge+0x88>
                    } else if (diff_volt < VCELL_BALANCE_END) //结束值 电压精度 25？
     c08:	2b51      	cmp	r3, #81	; 0x51
     c0a:	d803      	bhi.n	c14 <Cells_Bal_Judge+0x88>
                    {
                        g_bal_need.VAL &= ~(0x01 << i); //将相应的标志位置低
     c0c:	003b      	movs	r3, r7
     c0e:	4093      	lsls	r3, r2
     c10:	439e      	bics	r6, r3
     c12:	003d      	movs	r5, r7
     c14:	3201      	adds	r2, #1
     c16:	3102      	adds	r1, #2
//        }
    } else if (sys_states.val.sys_dch_state == 0) //cell balance in relax mode
    {
//        if (diff_volt > VCELL_BALANCE_START) // 开始值50mV 静止状态下可小一点
//        {
            for (i = 0; i < 16; i++)//CELLS_NUM  以下需要奇数偶数分开
     c18:	2a10      	cmp	r2, #16
     c1a:	d1e8      	bne.n	bee <Cells_Bal_Judge+0x62>
     c1c:	2d00      	cmp	r5, #0
     c1e:	d005      	beq.n	c2c <Cells_Bal_Judge+0xa0>
     c20:	4b05      	ldr	r3, [pc, #20]	; (c38 <Cells_Bal_Judge+0xac>)
     c22:	801e      	strh	r6, [r3, #0]
     c24:	e002      	b.n	c2c <Cells_Bal_Judge+0xa0>
            }
//        }
    } 
    else if (sys_states.val.sys_dch_state == 1) //if the battery is in discharge mode ,disable all cell balance flag
    {
        g_bal_need.VAL = 0;
     c26:	2200      	movs	r2, #0
     c28:	4b03      	ldr	r3, [pc, #12]	; (c38 <Cells_Bal_Judge+0xac>)
     c2a:	801a      	strh	r2, [r3, #0]
    }
    //g_bal_state.VAL = 0;

}
     c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c2e:	46c0      	nop			; (mov r8, r8)
     c30:	20000312 	.word	0x20000312
     c34:	200003a0 	.word	0x200003a0
     c38:	20000348 	.word	0x20000348
     c3c:	200003a4 	.word	0x200003a4

00000c40 <Cells_Bal_Open>:
NOTICE			: 设置活动模式还是休眠模式、设置5VLDO处于正常模式，关闭OV、UV功能
                    设置标志位开启平衡、设置开启、
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Open(void)
{
     c40:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
     c42:	4a12      	ldr	r2, [pc, #72]	; (c8c <Cells_Bal_Open+0x4c>)
     c44:	210b      	movs	r1, #11
     c46:	20e0      	movs	r0, #224	; 0xe0
     c48:	4c11      	ldr	r4, [pc, #68]	; (c90 <Cells_Bal_Open+0x50>)
     c4a:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //NM50_EN   AFE_SPI_NM50       
     c4c:	4a11      	ldr	r2, [pc, #68]	; (c94 <Cells_Bal_Open+0x54>)
     c4e:	2118      	movs	r1, #24
     c50:	20e0      	movs	r0, #224	; 0xe0
     c52:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,0xFFFF);   //  15S     关闭OVUV?
     c54:	4d10      	ldr	r5, [pc, #64]	; (c98 <Cells_Bal_Open+0x58>)
     c56:	002a      	movs	r2, r5
     c58:	2108      	movs	r1, #8
     c5a:	20e0      	movs	r0, #224	; 0xe0
     c5c:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,0xFFFF);   //  15S     关闭OVUV?        
     c5e:	002a      	movs	r2, r5
     c60:	2109      	movs	r1, #9
     c62:	20e0      	movs	r0, #224	; 0xe0
     c64:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_EN );             //开启均衡
     c66:	2200      	movs	r2, #0
     c68:	2114      	movs	r1, #20
     c6a:	20e0      	movs	r0, #224	; 0xe0
     c6c:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,g_bal_state.VAL );             //选定均衡电池
     c6e:	4b0b      	ldr	r3, [pc, #44]	; (c9c <Cells_Bal_Open+0x5c>)
     c70:	881a      	ldrh	r2, [r3, #0]
     c72:	2115      	movs	r1, #21
     c74:	20e0      	movs	r0, #224	; 0xe0
     c76:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启  
     c78:	4a09      	ldr	r2, [pc, #36]	; (ca0 <Cells_Bal_Open+0x60>)
     c7a:	210a      	movs	r1, #10
     c7c:	20e0      	movs	r0, #224	; 0xe0
     c7e:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
     c80:	2200      	movs	r2, #0
     c82:	210b      	movs	r1, #11
     c84:	20e0      	movs	r0, #224	; 0xe0
     c86:	47a0      	blx	r4
     c88:	bd70      	pop	{r4, r5, r6, pc}
     c8a:	46c0      	nop			; (mov r8, r8)
     c8c:	0000e3b5 	.word	0x0000e3b5
     c90:	0000243d 	.word	0x0000243d
     c94:	00000701 	.word	0x00000701
     c98:	0000ffff 	.word	0x0000ffff
     c9c:	20000344 	.word	0x20000344
     ca0:	00004107 	.word	0x00004107

00000ca4 <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
     ca4:	b500      	push	{lr}
     ca6:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
     ca8:	2300      	movs	r3, #0
     caa:	466a      	mov	r2, sp
     cac:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
     cae:	4a07      	ldr	r2, [pc, #28]	; (ccc <Configure_Flash+0x28>)
     cb0:	6852      	ldr	r2, [r2, #4]
     cb2:	06d2      	lsls	r2, r2, #27
     cb4:	0f12      	lsrs	r2, r2, #28
     cb6:	4669      	mov	r1, sp
     cb8:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
     cba:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
     cbc:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
     cbe:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
     cc0:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
     cc2:	4668      	mov	r0, sp
     cc4:	4b02      	ldr	r3, [pc, #8]	; (cd0 <Configure_Flash+0x2c>)
     cc6:	4798      	blx	r3
}
     cc8:	b003      	add	sp, #12
     cca:	bd00      	pop	{pc}
     ccc:	41004000 	.word	0x41004000
     cd0:	000029f5 	.word	0x000029f5

00000cd4 <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
     cd4:	b570      	push	{r4, r5, r6, lr}
     cd6:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
     cd8:	4c02      	ldr	r4, [pc, #8]	; (ce4 <Bsp_Erase_Row+0x10>)
     cda:	0028      	movs	r0, r5
     cdc:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
     cde:	2805      	cmp	r0, #5
     ce0:	d0fb      	beq.n	cda <Bsp_Erase_Row+0x6>
}
     ce2:	bd70      	pop	{r4, r5, r6, pc}
     ce4:	00002c85 	.word	0x00002c85

00000ce8 <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
     ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     cea:	0006      	movs	r6, r0
     cec:	000d      	movs	r5, r1
     cee:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
     cf0:	4f03      	ldr	r7, [pc, #12]	; (d00 <Bsp_Write_Buffer+0x18>)
     cf2:	0022      	movs	r2, r4
     cf4:	0029      	movs	r1, r5
     cf6:	0030      	movs	r0, r6
     cf8:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
     cfa:	2805      	cmp	r0, #5
     cfc:	d0f9      	beq.n	cf2 <Bsp_Write_Buffer+0xa>
}
     cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d00:	00002b3d 	.word	0x00002b3d

00000d04 <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
     d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d06:	0006      	movs	r6, r0
     d08:	000d      	movs	r5, r1
     d0a:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
     d0c:	4f03      	ldr	r7, [pc, #12]	; (d1c <Bsp_Read_Buffer+0x18>)
     d0e:	0022      	movs	r2, r4
     d10:	0029      	movs	r1, r5
     d12:	0030      	movs	r0, r6
     d14:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
     d16:	2805      	cmp	r0, #5
     d18:	d0f9      	beq.n	d0e <Bsp_Read_Buffer+0xa>
}
     d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d1c:	00002c0d 	.word	0x00002c0d

00000d20 <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
     d20:	4a34      	ldr	r2, [pc, #208]	; (df4 <EEPROM_To_RAM+0xd4>)
     d22:	7851      	ldrb	r1, [r2, #1]
     d24:	4b34      	ldr	r3, [pc, #208]	; (df8 <EEPROM_To_RAM+0xd8>)
     d26:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
     d28:	7c99      	ldrb	r1, [r3, #18]
     d2a:	b2c9      	uxtb	r1, r1
     d2c:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
     d2e:	7c99      	ldrb	r1, [r3, #18]
     d30:	b2c9      	uxtb	r1, r1
     d32:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
     d34:	7911      	ldrb	r1, [r2, #4]
     d36:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
     d38:	8c99      	ldrh	r1, [r3, #36]	; 0x24
     d3a:	0209      	lsls	r1, r1, #8
     d3c:	b289      	uxth	r1, r1
     d3e:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
     d40:	8c98      	ldrh	r0, [r3, #36]	; 0x24
     d42:	7951      	ldrb	r1, [r2, #5]
     d44:	4301      	orrs	r1, r0
     d46:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
     d48:	7991      	ldrb	r1, [r2, #6]
     d4a:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
     d4c:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
     d4e:	0209      	lsls	r1, r1, #8
     d50:	b289      	uxth	r1, r1
     d52:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
     d54:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
     d56:	79d1      	ldrb	r1, [r2, #7]
     d58:	4301      	orrs	r1, r0
     d5a:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
     d5c:	7a11      	ldrb	r1, [r2, #8]
     d5e:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
     d60:	8d19      	ldrh	r1, [r3, #40]	; 0x28
     d62:	0209      	lsls	r1, r1, #8
     d64:	b289      	uxth	r1, r1
     d66:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
     d68:	8d18      	ldrh	r0, [r3, #40]	; 0x28
     d6a:	7a51      	ldrb	r1, [r2, #9]
     d6c:	4301      	orrs	r1, r0
     d6e:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
     d70:	7ad1      	ldrb	r1, [r2, #11]
     d72:	4b22      	ldr	r3, [pc, #136]	; (dfc <EEPROM_To_RAM+0xdc>)
     d74:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
     d76:	7b11      	ldrb	r1, [r2, #12]
     d78:	4b21      	ldr	r3, [pc, #132]	; (e00 <EEPROM_To_RAM+0xe0>)
     d7a:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
     d7c:	8819      	ldrh	r1, [r3, #0]
     d7e:	0209      	lsls	r1, r1, #8
     d80:	b289      	uxth	r1, r1
     d82:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
     d84:	8818      	ldrh	r0, [r3, #0]
     d86:	7b51      	ldrb	r1, [r2, #13]
     d88:	4301      	orrs	r1, r0
     d8a:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
     d8c:	7b91      	ldrb	r1, [r2, #14]
     d8e:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
     d90:	8859      	ldrh	r1, [r3, #2]
     d92:	0209      	lsls	r1, r1, #8
     d94:	b289      	uxth	r1, r1
     d96:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
     d98:	8858      	ldrh	r0, [r3, #2]
     d9a:	7bd1      	ldrb	r1, [r2, #15]
     d9c:	4301      	orrs	r1, r0
     d9e:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
     da0:	2110      	movs	r1, #16
     da2:	5651      	ldrsb	r1, [r2, r1]
     da4:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
     da6:	2111      	movs	r1, #17
     da8:	5651      	ldrsb	r1, [r2, r1]
     daa:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
     dac:	7c91      	ldrb	r1, [r2, #18]
     dae:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
     db0:	88d9      	ldrh	r1, [r3, #6]
     db2:	b249      	sxtb	r1, r1
     db4:	0209      	lsls	r1, r1, #8
     db6:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
     db8:	88d9      	ldrh	r1, [r3, #6]
     dba:	b209      	sxth	r1, r1
     dbc:	7cd0      	ldrb	r0, [r2, #19]
     dbe:	4301      	orrs	r1, r0
     dc0:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
     dc2:	7d11      	ldrb	r1, [r2, #20]
     dc4:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
     dc6:	8919      	ldrh	r1, [r3, #8]
     dc8:	b249      	sxtb	r1, r1
     dca:	0209      	lsls	r1, r1, #8
     dcc:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
     dce:	8919      	ldrh	r1, [r3, #8]
     dd0:	b209      	sxth	r1, r1
     dd2:	7d50      	ldrb	r0, [r2, #21]
     dd4:	4301      	orrs	r1, r0
     dd6:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
     dd8:	7d91      	ldrb	r1, [r2, #22]
     dda:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
     ddc:	8959      	ldrh	r1, [r3, #10]
     dde:	0209      	lsls	r1, r1, #8
     de0:	b289      	uxth	r1, r1
     de2:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
     de4:	8958      	ldrh	r0, [r3, #10]
     de6:	7dd1      	ldrb	r1, [r2, #23]
     de8:	4301      	orrs	r1, r0
     dea:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
     dec:	7e12      	ldrb	r2, [r2, #24]
     dee:	b252      	sxtb	r2, r2
     df0:	731a      	strb	r2, [r3, #12]
}
     df2:	4770      	bx	lr
     df4:	20000384 	.word	0x20000384
     df8:	20000314 	.word	0x20000314
     dfc:	20000370 	.word	0x20000370
     e00:	20000360 	.word	0x20000360

00000e04 <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
     e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
     e06:	4b2e      	ldr	r3, [pc, #184]	; (ec0 <EEPROM_Init+0xbc>)
     e08:	22b3      	movs	r2, #179	; 0xb3
     e0a:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
     e0c:	492d      	ldr	r1, [pc, #180]	; (ec4 <EEPROM_Init+0xc0>)
     e0e:	880a      	ldrh	r2, [r1, #0]
     e10:	0a12      	lsrs	r2, r2, #8
     e12:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
     e14:	880a      	ldrh	r2, [r1, #0]
     e16:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
     e18:	4a2b      	ldr	r2, [pc, #172]	; (ec8 <EEPROM_Init+0xc4>)
     e1a:	8c91      	ldrh	r1, [r2, #36]	; 0x24
     e1c:	0a09      	lsrs	r1, r1, #8
     e1e:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
     e20:	8c91      	ldrh	r1, [r2, #36]	; 0x24
     e22:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
     e24:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
     e26:	0a09      	lsrs	r1, r1, #8
     e28:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
     e2a:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
     e2c:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
     e2e:	8d11      	ldrh	r1, [r2, #40]	; 0x28
     e30:	0a09      	lsrs	r1, r1, #8
     e32:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
     e34:	8d12      	ldrh	r2, [r2, #40]	; 0x28
     e36:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
     e38:	4a24      	ldr	r2, [pc, #144]	; (ecc <EEPROM_Init+0xc8>)
     e3a:	8812      	ldrh	r2, [r2, #0]
     e3c:	0a11      	lsrs	r1, r2, #8
     e3e:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
     e40:	72da      	strb	r2, [r3, #11]
    //20160810新增历史信息
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
     e42:	4a23      	ldr	r2, [pc, #140]	; (ed0 <EEPROM_Init+0xcc>)
     e44:	8811      	ldrh	r1, [r2, #0]
     e46:	0a09      	lsrs	r1, r1, #8
     e48:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
     e4a:	8811      	ldrh	r1, [r2, #0]
     e4c:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
     e4e:	8851      	ldrh	r1, [r2, #2]
     e50:	0a09      	lsrs	r1, r1, #8
     e52:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
     e54:	8851      	ldrh	r1, [r2, #2]
     e56:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
     e58:	7911      	ldrb	r1, [r2, #4]
     e5a:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
     e5c:	7951      	ldrb	r1, [r2, #5]
     e5e:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
     e60:	88d1      	ldrh	r1, [r2, #6]
     e62:	0a09      	lsrs	r1, r1, #8
     e64:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
     e66:	88d1      	ldrh	r1, [r2, #6]
     e68:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
     e6a:	8911      	ldrh	r1, [r2, #8]
     e6c:	0a09      	lsrs	r1, r1, #8
     e6e:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
     e70:	8911      	ldrh	r1, [r2, #8]
     e72:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
     e74:	8951      	ldrh	r1, [r2, #10]
     e76:	0a09      	lsrs	r1, r1, #8
     e78:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
     e7a:	8951      	ldrh	r1, [r2, #10]
     e7c:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
     e7e:	7b12      	ldrb	r2, [r2, #12]
     e80:	b252      	sxtb	r2, r2
     e82:	1212      	asrs	r2, r2, #8
     e84:	761a      	strb	r2, [r3, #24]
     e86:	001a      	movs	r2, r3
     e88:	3319      	adds	r3, #25
     e8a:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
     e8c:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
     e8e:	7810      	ldrb	r0, [r2, #0]
     e90:	181b      	adds	r3, r3, r0
     e92:	b2db      	uxtb	r3, r3
     e94:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
     e96:	428a      	cmp	r2, r1
     e98:	d1f9      	bne.n	e8e <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
     e9a:	4c09      	ldr	r4, [pc, #36]	; (ec0 <EEPROM_Init+0xbc>)
     e9c:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
     e9e:	4d0d      	ldr	r5, [pc, #52]	; (ed4 <EEPROM_Init+0xd0>)
     ea0:	0028      	movs	r0, r5
     ea2:	4f0d      	ldr	r7, [pc, #52]	; (ed8 <EEPROM_Init+0xd4>)
     ea4:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
     ea6:	4e0d      	ldr	r6, [pc, #52]	; (edc <EEPROM_Init+0xd8>)
     ea8:	0030      	movs	r0, r6
     eaa:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     eac:	221a      	movs	r2, #26
     eae:	0021      	movs	r1, r4
     eb0:	0028      	movs	r0, r5
     eb2:	4d0b      	ldr	r5, [pc, #44]	; (ee0 <EEPROM_Init+0xdc>)
     eb4:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     eb6:	221a      	movs	r2, #26
     eb8:	0021      	movs	r1, r4
     eba:	0030      	movs	r0, r6
     ebc:	47a8      	blx	r5

     ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     ec0:	20000384 	.word	0x20000384
     ec4:	20000342 	.word	0x20000342
     ec8:	20000314 	.word	0x20000314
     ecc:	20000370 	.word	0x20000370
     ed0:	20000360 	.word	0x20000360
     ed4:	0003fe00 	.word	0x0003fe00
     ed8:	00000cd5 	.word	0x00000cd5
     edc:	0003ff00 	.word	0x0003ff00
     ee0:	00000ce9 	.word	0x00000ce9

00000ee4 <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
     ee4:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     ee6:	4c10      	ldr	r4, [pc, #64]	; (f28 <EEPROM_BACKUP_READ+0x44>)
     ee8:	221a      	movs	r2, #26
     eea:	0021      	movs	r1, r4
     eec:	480f      	ldr	r0, [pc, #60]	; (f2c <EEPROM_BACKUP_READ+0x48>)
     eee:	4b10      	ldr	r3, [pc, #64]	; (f30 <EEPROM_BACKUP_READ+0x4c>)
     ef0:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
     ef2:	7823      	ldrb	r3, [r4, #0]
     ef4:	2bb3      	cmp	r3, #179	; 0xb3
     ef6:	d113      	bne.n	f20 <EEPROM_BACKUP_READ+0x3c>
     ef8:	4a0b      	ldr	r2, [pc, #44]	; (f28 <EEPROM_BACKUP_READ+0x44>)
     efa:	0010      	movs	r0, r2
     efc:	3019      	adds	r0, #25
     efe:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
     f00:	7811      	ldrb	r1, [r2, #0]
     f02:	185b      	adds	r3, r3, r1
     f04:	b2db      	uxtb	r3, r3
     f06:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
     f08:	4282      	cmp	r2, r0
     f0a:	d1f9      	bne.n	f00 <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
     f0c:	4a06      	ldr	r2, [pc, #24]	; (f28 <EEPROM_BACKUP_READ+0x44>)
     f0e:	7e52      	ldrb	r2, [r2, #25]
     f10:	429a      	cmp	r2, r3
     f12:	d102      	bne.n	f1a <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
     f14:	4b07      	ldr	r3, [pc, #28]	; (f34 <EEPROM_BACKUP_READ+0x50>)
     f16:	4798      	blx	r3
     f18:	e004      	b.n	f24 <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
     f1a:	4b07      	ldr	r3, [pc, #28]	; (f38 <EEPROM_BACKUP_READ+0x54>)
     f1c:	4798      	blx	r3
     f1e:	e001      	b.n	f24 <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
     f20:	4b05      	ldr	r3, [pc, #20]	; (f38 <EEPROM_BACKUP_READ+0x54>)
     f22:	4798      	blx	r3
   }
}
     f24:	bd10      	pop	{r4, pc}
     f26:	46c0      	nop			; (mov r8, r8)
     f28:	20000384 	.word	0x20000384
     f2c:	0003ff00 	.word	0x0003ff00
     f30:	00000d05 	.word	0x00000d05
     f34:	00000d21 	.word	0x00000d21
     f38:	00000e05 	.word	0x00000e05

00000f3c <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
     f3c:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     f3e:	4c10      	ldr	r4, [pc, #64]	; (f80 <SYS_EEPROM_Init+0x44>)
     f40:	221a      	movs	r2, #26
     f42:	0021      	movs	r1, r4
     f44:	480f      	ldr	r0, [pc, #60]	; (f84 <SYS_EEPROM_Init+0x48>)
     f46:	4b10      	ldr	r3, [pc, #64]	; (f88 <SYS_EEPROM_Init+0x4c>)
     f48:	4798      	blx	r3
	//FLASH块读取
	if(flash_ram_buffer[0] == 0xB3)
     f4a:	7823      	ldrb	r3, [r4, #0]
     f4c:	2bb3      	cmp	r3, #179	; 0xb3
     f4e:	d113      	bne.n	f78 <SYS_EEPROM_Init+0x3c>
     f50:	4a0b      	ldr	r2, [pc, #44]	; (f80 <SYS_EEPROM_Init+0x44>)
     f52:	0010      	movs	r0, r2
     f54:	3019      	adds	r0, #25
     f56:	2300      	movs	r3, #0
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
     f58:	7811      	ldrb	r1, [r2, #0]
     f5a:	185b      	adds	r3, r3, r1
     f5c:	b2db      	uxtb	r3, r3
     f5e:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
     f60:	4282      	cmp	r2, r0
     f62:	d1f9      	bne.n	f58 <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
     f64:	4a06      	ldr	r2, [pc, #24]	; (f80 <SYS_EEPROM_Init+0x44>)
     f66:	7e52      	ldrb	r2, [r2, #25]
     f68:	429a      	cmp	r2, r3
     f6a:	d102      	bne.n	f72 <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
     f6c:	4b07      	ldr	r3, [pc, #28]	; (f8c <SYS_EEPROM_Init+0x50>)
     f6e:	4798      	blx	r3
     f70:	e004      	b.n	f7c <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
     f72:	4b07      	ldr	r3, [pc, #28]	; (f90 <SYS_EEPROM_Init+0x54>)
     f74:	4798      	blx	r3
     f76:	e001      	b.n	f7c <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
     f78:	4b05      	ldr	r3, [pc, #20]	; (f90 <SYS_EEPROM_Init+0x54>)
     f7a:	4798      	blx	r3
	}
}
     f7c:	bd10      	pop	{r4, pc}
     f7e:	46c0      	nop			; (mov r8, r8)
     f80:	20000384 	.word	0x20000384
     f84:	0003fe00 	.word	0x0003fe00
     f88:	00000d05 	.word	0x00000d05
     f8c:	00000d21 	.word	0x00000d21
     f90:	00000ee5 	.word	0x00000ee5

00000f94 <EEPROM_Write_DATA>:
NOTICE			:
DATE			: 2016/08/10
*****************************************************************************/

void EEPROM_Write_DATA(uint16_t index,uint16_t val,uint8_t mode)
{
     f94:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,block_crc;
	block_crc = 0;
	if(mode == 1)
     f96:	2a01      	cmp	r2, #1
     f98:	d11b      	bne.n	fd2 <EEPROM_Write_DATA+0x3e>
	{
		flash_ram_buffer[index] = (uint8_t)(val>>8);
     f9a:	4b1a      	ldr	r3, [pc, #104]	; (1004 <EEPROM_Write_DATA+0x70>)
     f9c:	0a0a      	lsrs	r2, r1, #8
     f9e:	541a      	strb	r2, [r3, r0]
		flash_ram_buffer[index+1] = (uint8_t)(val);
     fa0:	1818      	adds	r0, r3, r0
     fa2:	7041      	strb	r1, [r0, #1]
     fa4:	2319      	movs	r3, #25
     fa6:	3b01      	subs	r3, #1
     fa8:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
     faa:	2b00      	cmp	r3, #0
     fac:	d1fb      	bne.n	fa6 <EEPROM_Write_DATA+0x12>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
     fae:	4c16      	ldr	r4, [pc, #88]	; (1008 <EEPROM_Write_DATA+0x74>)
     fb0:	0020      	movs	r0, r4
     fb2:	4e16      	ldr	r6, [pc, #88]	; (100c <EEPROM_Write_DATA+0x78>)
     fb4:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
     fb6:	4d16      	ldr	r5, [pc, #88]	; (1010 <EEPROM_Write_DATA+0x7c>)
     fb8:	0028      	movs	r0, r5
     fba:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     fbc:	4e11      	ldr	r6, [pc, #68]	; (1004 <EEPROM_Write_DATA+0x70>)
     fbe:	221a      	movs	r2, #26
     fc0:	0031      	movs	r1, r6
     fc2:	0020      	movs	r0, r4
     fc4:	4c13      	ldr	r4, [pc, #76]	; (1014 <EEPROM_Write_DATA+0x80>)
     fc6:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     fc8:	221a      	movs	r2, #26
     fca:	0031      	movs	r1, r6
     fcc:	0028      	movs	r0, r5
     fce:	47a0      	blx	r4
     fd0:	e017      	b.n	1002 <EEPROM_Write_DATA+0x6e>
	}
	else
	{
		flash_ram_buffer[index] = (uint8_t)(val);
     fd2:	4b0c      	ldr	r3, [pc, #48]	; (1004 <EEPROM_Write_DATA+0x70>)
     fd4:	5419      	strb	r1, [r3, r0]
     fd6:	2319      	movs	r3, #25
     fd8:	3b01      	subs	r3, #1
     fda:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
     fdc:	2b00      	cmp	r3, #0
     fde:	d1fb      	bne.n	fd8 <EEPROM_Write_DATA+0x44>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
     fe0:	4c09      	ldr	r4, [pc, #36]	; (1008 <EEPROM_Write_DATA+0x74>)
     fe2:	0020      	movs	r0, r4
     fe4:	4e09      	ldr	r6, [pc, #36]	; (100c <EEPROM_Write_DATA+0x78>)
     fe6:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
     fe8:	4d09      	ldr	r5, [pc, #36]	; (1010 <EEPROM_Write_DATA+0x7c>)
     fea:	0028      	movs	r0, r5
     fec:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     fee:	4e05      	ldr	r6, [pc, #20]	; (1004 <EEPROM_Write_DATA+0x70>)
     ff0:	221a      	movs	r2, #26
     ff2:	0031      	movs	r1, r6
     ff4:	0020      	movs	r0, r4
     ff6:	4c07      	ldr	r4, [pc, #28]	; (1014 <EEPROM_Write_DATA+0x80>)
     ff8:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
     ffa:	221a      	movs	r2, #26
     ffc:	0031      	movs	r1, r6
     ffe:	0028      	movs	r0, r5
    1000:	47a0      	blx	r4
	}
    1002:	bd70      	pop	{r4, r5, r6, pc}
    1004:	20000384 	.word	0x20000384
    1008:	0003fe00 	.word	0x0003fe00
    100c:	00000cd5 	.word	0x00000cd5
    1010:	0003ff00 	.word	0x0003ff00
    1014:	00000ce9 	.word	0x00000ce9

00001018 <His_Data_Save>:
OUTPUT			: none
NOTICE			:
DATE			: 2016/08/10
******************************************************************************/
void His_Data_Save(void)
{
    1018:	b510      	push	{r4, lr}
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
    101a:	4b7f      	ldr	r3, [pc, #508]	; (1218 <His_Data_Save+0x200>)
    101c:	881b      	ldrh	r3, [r3, #0]
    101e:	b29b      	uxth	r3, r3
    1020:	4a7e      	ldr	r2, [pc, #504]	; (121c <His_Data_Save+0x204>)
    1022:	8811      	ldrh	r1, [r2, #0]
    1024:	428b      	cmp	r3, r1
    1026:	d910      	bls.n	104a <His_Data_Save+0x32>
	{
		his_vcell_min_delay++;
    1028:	4b7d      	ldr	r3, [pc, #500]	; (1220 <His_Data_Save+0x208>)
    102a:	781b      	ldrb	r3, [r3, #0]
    102c:	3301      	adds	r3, #1
    102e:	b2db      	uxtb	r3, r3
		if(his_vcell_min_delay >10)
    1030:	2b0a      	cmp	r3, #10
    1032:	d802      	bhi.n	103a <His_Data_Save+0x22>
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
	{
		his_vcell_min_delay++;
    1034:	4a7a      	ldr	r2, [pc, #488]	; (1220 <His_Data_Save+0x208>)
    1036:	7013      	strb	r3, [r2, #0]
    1038:	e00a      	b.n	1050 <His_Data_Save+0x38>
		if(his_vcell_min_delay >10)
		{
			his_vcell_min_delay =0;
    103a:	2200      	movs	r2, #0
    103c:	4b78      	ldr	r3, [pc, #480]	; (1220 <His_Data_Save+0x208>)
    103e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMIN,nADC_CELL_MIN,1);
    1040:	3201      	adds	r2, #1
    1042:	200c      	movs	r0, #12
    1044:	4b77      	ldr	r3, [pc, #476]	; (1224 <His_Data_Save+0x20c>)
    1046:	4798      	blx	r3
    1048:	e002      	b.n	1050 <His_Data_Save+0x38>
		}
	}
	else
	{
		his_vcell_min_delay =0;
    104a:	2200      	movs	r2, #0
    104c:	4b74      	ldr	r3, [pc, #464]	; (1220 <His_Data_Save+0x208>)
    104e:	701a      	strb	r2, [r3, #0]
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
    1050:	4b71      	ldr	r3, [pc, #452]	; (1218 <His_Data_Save+0x200>)
    1052:	885b      	ldrh	r3, [r3, #2]
    1054:	b29b      	uxth	r3, r3
    1056:	4a74      	ldr	r2, [pc, #464]	; (1228 <His_Data_Save+0x210>)
    1058:	8811      	ldrh	r1, [r2, #0]
    105a:	428b      	cmp	r3, r1
    105c:	d210      	bcs.n	1080 <His_Data_Save+0x68>
	{
		his_vcell_max_delay++;
    105e:	4b73      	ldr	r3, [pc, #460]	; (122c <His_Data_Save+0x214>)
    1060:	781b      	ldrb	r3, [r3, #0]
    1062:	3301      	adds	r3, #1
    1064:	b2db      	uxtb	r3, r3
		if(his_vcell_max_delay >10)
    1066:	2b0a      	cmp	r3, #10
    1068:	d802      	bhi.n	1070 <His_Data_Save+0x58>
		his_vcell_min_delay =0;
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
	{
		his_vcell_max_delay++;
    106a:	4a70      	ldr	r2, [pc, #448]	; (122c <His_Data_Save+0x214>)
    106c:	7013      	strb	r3, [r2, #0]
    106e:	e00a      	b.n	1086 <His_Data_Save+0x6e>
		if(his_vcell_max_delay >10)
		{
			his_vcell_max_delay =0;
    1070:	2200      	movs	r2, #0
    1072:	4b6e      	ldr	r3, [pc, #440]	; (122c <His_Data_Save+0x214>)
    1074:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMAX,nADC_CELL_MAX,1);
    1076:	3201      	adds	r2, #1
    1078:	200e      	movs	r0, #14
    107a:	4b6a      	ldr	r3, [pc, #424]	; (1224 <His_Data_Save+0x20c>)
    107c:	4798      	blx	r3
    107e:	e002      	b.n	1086 <His_Data_Save+0x6e>
		}
	}
	else
	{
		his_vcell_max_delay =0;
    1080:	2200      	movs	r2, #0
    1082:	4b6a      	ldr	r3, [pc, #424]	; (122c <His_Data_Save+0x214>)
    1084:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
    1086:	4b6a      	ldr	r3, [pc, #424]	; (1230 <His_Data_Save+0x218>)
    1088:	8819      	ldrh	r1, [r3, #0]
    108a:	4b63      	ldr	r3, [pc, #396]	; (1218 <His_Data_Save+0x200>)
    108c:	791b      	ldrb	r3, [r3, #4]
    108e:	b25b      	sxtb	r3, r3
    1090:	4299      	cmp	r1, r3
    1092:	da0f      	bge.n	10b4 <His_Data_Save+0x9c>
	{
		his_bat_temp_min_delay++;
    1094:	4b67      	ldr	r3, [pc, #412]	; (1234 <His_Data_Save+0x21c>)
    1096:	781b      	ldrb	r3, [r3, #0]
    1098:	3301      	adds	r3, #1
    109a:	b2db      	uxtb	r3, r3
		if(his_bat_temp_min_delay >10)
    109c:	2b0a      	cmp	r3, #10
    109e:	d802      	bhi.n	10a6 <His_Data_Save+0x8e>
		his_vcell_max_delay =0;
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
	{
		his_bat_temp_min_delay++;
    10a0:	4a64      	ldr	r2, [pc, #400]	; (1234 <His_Data_Save+0x21c>)
    10a2:	7013      	strb	r3, [r2, #0]
    10a4:	e009      	b.n	10ba <His_Data_Save+0xa2>
		if(his_bat_temp_min_delay >10)
		{
			his_bat_temp_min_delay =0;
    10a6:	2200      	movs	r2, #0
    10a8:	4b62      	ldr	r3, [pc, #392]	; (1234 <His_Data_Save+0x21c>)
    10aa:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMIN,nADC_TMONI_BAT_MIN,0);
    10ac:	2010      	movs	r0, #16
    10ae:	4b5d      	ldr	r3, [pc, #372]	; (1224 <His_Data_Save+0x20c>)
    10b0:	4798      	blx	r3
    10b2:	e002      	b.n	10ba <His_Data_Save+0xa2>
		}
	}
	else
	{
		his_bat_temp_min_delay =0;
    10b4:	2200      	movs	r2, #0
    10b6:	4b5f      	ldr	r3, [pc, #380]	; (1234 <His_Data_Save+0x21c>)
    10b8:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
    10ba:	4b5f      	ldr	r3, [pc, #380]	; (1238 <His_Data_Save+0x220>)
    10bc:	8819      	ldrh	r1, [r3, #0]
    10be:	4b56      	ldr	r3, [pc, #344]	; (1218 <His_Data_Save+0x200>)
    10c0:	795b      	ldrb	r3, [r3, #5]
    10c2:	b25b      	sxtb	r3, r3
    10c4:	4299      	cmp	r1, r3
    10c6:	dd0f      	ble.n	10e8 <His_Data_Save+0xd0>
	{
		his_bat_temp_max_delay++;
    10c8:	4b5c      	ldr	r3, [pc, #368]	; (123c <His_Data_Save+0x224>)
    10ca:	781b      	ldrb	r3, [r3, #0]
    10cc:	3301      	adds	r3, #1
    10ce:	b2db      	uxtb	r3, r3
		if(his_bat_temp_max_delay >10)
    10d0:	2b0a      	cmp	r3, #10
    10d2:	d802      	bhi.n	10da <His_Data_Save+0xc2>
		his_bat_temp_min_delay =0;
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
	{
		his_bat_temp_max_delay++;
    10d4:	4a59      	ldr	r2, [pc, #356]	; (123c <His_Data_Save+0x224>)
    10d6:	7013      	strb	r3, [r2, #0]
    10d8:	e009      	b.n	10ee <His_Data_Save+0xd6>
		if(his_bat_temp_max_delay >10)
		{
			his_bat_temp_max_delay =0;
    10da:	2200      	movs	r2, #0
    10dc:	4b57      	ldr	r3, [pc, #348]	; (123c <His_Data_Save+0x224>)
    10de:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMAX,nADC_TMONI_BAT_MAX,0);
    10e0:	2011      	movs	r0, #17
    10e2:	4b50      	ldr	r3, [pc, #320]	; (1224 <His_Data_Save+0x20c>)
    10e4:	4798      	blx	r3
    10e6:	e002      	b.n	10ee <His_Data_Save+0xd6>
		}
	}
	else
	{
		his_bat_temp_max_delay =0;
    10e8:	2200      	movs	r2, #0
    10ea:	4b54      	ldr	r3, [pc, #336]	; (123c <His_Data_Save+0x224>)
    10ec:	701a      	strb	r2, [r3, #0]
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
    10ee:	4b4a      	ldr	r3, [pc, #296]	; (1218 <His_Data_Save+0x200>)
    10f0:	88db      	ldrh	r3, [r3, #6]
    10f2:	b21b      	sxth	r3, r3
    10f4:	4a52      	ldr	r2, [pc, #328]	; (1240 <His_Data_Save+0x228>)
    10f6:	2100      	movs	r1, #0
    10f8:	5e51      	ldrsh	r1, [r2, r1]
    10fa:	428b      	cmp	r3, r1
    10fc:	dd13      	ble.n	1126 <His_Data_Save+0x10e>
    10fe:	2900      	cmp	r1, #0
    1100:	da11      	bge.n	1126 <His_Data_Save+0x10e>
	{
		his_dch_cur_max_delay++;
    1102:	4b50      	ldr	r3, [pc, #320]	; (1244 <His_Data_Save+0x22c>)
    1104:	781b      	ldrb	r3, [r3, #0]
    1106:	3301      	adds	r3, #1
    1108:	b2db      	uxtb	r3, r3
		if(his_dch_cur_max_delay >10)
    110a:	2b0a      	cmp	r3, #10
    110c:	d802      	bhi.n	1114 <His_Data_Save+0xfc>
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
	{
		his_dch_cur_max_delay++;
    110e:	4a4d      	ldr	r2, [pc, #308]	; (1244 <His_Data_Save+0x22c>)
    1110:	7013      	strb	r3, [r2, #0]
    1112:	e00b      	b.n	112c <His_Data_Save+0x114>
		if(his_dch_cur_max_delay >10)
		{
			his_dch_cur_max_delay =0;
    1114:	2200      	movs	r2, #0
    1116:	4b4b      	ldr	r3, [pc, #300]	; (1244 <His_Data_Save+0x22c>)
    1118:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_DCHCMAX,nADC_CURRENT,1);
    111a:	b289      	uxth	r1, r1
    111c:	3201      	adds	r2, #1
    111e:	2012      	movs	r0, #18
    1120:	4b40      	ldr	r3, [pc, #256]	; (1224 <His_Data_Save+0x20c>)
    1122:	4798      	blx	r3
    1124:	e002      	b.n	112c <His_Data_Save+0x114>
		}
	}
	else
	{
		his_dch_cur_max_delay =0;
    1126:	2200      	movs	r2, #0
    1128:	4b46      	ldr	r3, [pc, #280]	; (1244 <His_Data_Save+0x22c>)
    112a:	701a      	strb	r2, [r3, #0]
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
    112c:	4b3a      	ldr	r3, [pc, #232]	; (1218 <His_Data_Save+0x200>)
    112e:	891b      	ldrh	r3, [r3, #8]
    1130:	b21b      	sxth	r3, r3
    1132:	4a43      	ldr	r2, [pc, #268]	; (1240 <His_Data_Save+0x228>)
    1134:	2100      	movs	r1, #0
    1136:	5e51      	ldrsh	r1, [r2, r1]
    1138:	428b      	cmp	r3, r1
    113a:	da13      	bge.n	1164 <His_Data_Save+0x14c>
    113c:	2900      	cmp	r1, #0
    113e:	dd11      	ble.n	1164 <His_Data_Save+0x14c>
	{
		his_chg_cur_max_delay++;
    1140:	4b41      	ldr	r3, [pc, #260]	; (1248 <His_Data_Save+0x230>)
    1142:	781b      	ldrb	r3, [r3, #0]
    1144:	3301      	adds	r3, #1
    1146:	b2db      	uxtb	r3, r3
		if(his_chg_cur_max_delay >10)
    1148:	2b0a      	cmp	r3, #10
    114a:	d802      	bhi.n	1152 <His_Data_Save+0x13a>
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
	{
		his_chg_cur_max_delay++;
    114c:	4a3e      	ldr	r2, [pc, #248]	; (1248 <His_Data_Save+0x230>)
    114e:	7013      	strb	r3, [r2, #0]
    1150:	e00b      	b.n	116a <His_Data_Save+0x152>
		if(his_chg_cur_max_delay >10)
		{
			his_chg_cur_max_delay =0;
    1152:	2200      	movs	r2, #0
    1154:	4b3c      	ldr	r3, [pc, #240]	; (1248 <His_Data_Save+0x230>)
    1156:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_CHGCMAX,nADC_CURRENT,1);
    1158:	b289      	uxth	r1, r1
    115a:	3201      	adds	r2, #1
    115c:	2014      	movs	r0, #20
    115e:	4b31      	ldr	r3, [pc, #196]	; (1224 <His_Data_Save+0x20c>)
    1160:	4798      	blx	r3
    1162:	e002      	b.n	116a <His_Data_Save+0x152>
		}
	}
	else
	{
		his_chg_cur_max_delay =0;
    1164:	2200      	movs	r2, #0
    1166:	4b38      	ldr	r3, [pc, #224]	; (1248 <His_Data_Save+0x230>)
    1168:	701a      	strb	r2, [r3, #0]
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
    116a:	4b38      	ldr	r3, [pc, #224]	; (124c <His_Data_Save+0x234>)
    116c:	881b      	ldrh	r3, [r3, #0]
    116e:	4a2a      	ldr	r2, [pc, #168]	; (1218 <His_Data_Save+0x200>)
    1170:	8952      	ldrh	r2, [r2, #10]
    1172:	b29b      	uxth	r3, r3
    1174:	4293      	cmp	r3, r2
    1176:	d913      	bls.n	11a0 <His_Data_Save+0x188>
	{
		his_soc_delay++;
    1178:	4b35      	ldr	r3, [pc, #212]	; (1250 <His_Data_Save+0x238>)
    117a:	781b      	ldrb	r3, [r3, #0]
    117c:	3301      	adds	r3, #1
    117e:	b2db      	uxtb	r3, r3
		if(his_soc_delay >10)
    1180:	2b0a      	cmp	r3, #10
    1182:	d802      	bhi.n	118a <His_Data_Save+0x172>
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
	{
		his_soc_delay++;
    1184:	4a32      	ldr	r2, [pc, #200]	; (1250 <His_Data_Save+0x238>)
    1186:	7013      	strb	r3, [r2, #0]
    1188:	e00d      	b.n	11a6 <His_Data_Save+0x18e>
		if(his_soc_delay >10)
		{
			his_soc_delay =0;
    118a:	2200      	movs	r2, #0
    118c:	4b30      	ldr	r3, [pc, #192]	; (1250 <His_Data_Save+0x238>)
    118e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_SOC_MAX,g_sys_cap.val.full_cap,1);
    1190:	4b2e      	ldr	r3, [pc, #184]	; (124c <His_Data_Save+0x234>)
    1192:	8819      	ldrh	r1, [r3, #0]
    1194:	b289      	uxth	r1, r1
    1196:	3201      	adds	r2, #1
    1198:	2016      	movs	r0, #22
    119a:	4b22      	ldr	r3, [pc, #136]	; (1224 <His_Data_Save+0x20c>)
    119c:	4798      	blx	r3
    119e:	e002      	b.n	11a6 <His_Data_Save+0x18e>
		}
	}
	else
	{
		his_soc_delay =0;
    11a0:	2200      	movs	r2, #0
    11a2:	4b2b      	ldr	r3, [pc, #172]	; (1250 <His_Data_Save+0x238>)
    11a4:	701a      	strb	r2, [r3, #0]
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
    11a6:	4b2b      	ldr	r3, [pc, #172]	; (1254 <His_Data_Save+0x23c>)
    11a8:	8819      	ldrh	r1, [r3, #0]
    11aa:	4b1b      	ldr	r3, [pc, #108]	; (1218 <His_Data_Save+0x200>)
    11ac:	7b1b      	ldrb	r3, [r3, #12]
    11ae:	b25b      	sxtb	r3, r3
    11b0:	4299      	cmp	r1, r3
    11b2:	dd10      	ble.n	11d6 <His_Data_Save+0x1be>
	{
		his_pcb_temp_max_delay++;
    11b4:	4b28      	ldr	r3, [pc, #160]	; (1258 <His_Data_Save+0x240>)
    11b6:	781b      	ldrb	r3, [r3, #0]
    11b8:	3301      	adds	r3, #1
    11ba:	b2db      	uxtb	r3, r3
		if(his_pcb_temp_max_delay >10)
    11bc:	2b0a      	cmp	r3, #10
    11be:	d802      	bhi.n	11c6 <His_Data_Save+0x1ae>
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
	{
		his_pcb_temp_max_delay++;
    11c0:	4a25      	ldr	r2, [pc, #148]	; (1258 <His_Data_Save+0x240>)
    11c2:	7013      	strb	r3, [r2, #0]
    11c4:	e00a      	b.n	11dc <His_Data_Save+0x1c4>
		if(his_pcb_temp_max_delay >10)
		{
			his_pcb_temp_max_delay =0;
    11c6:	2200      	movs	r2, #0
    11c8:	4b23      	ldr	r3, [pc, #140]	; (1258 <His_Data_Save+0x240>)
    11ca:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_PCBTEMPMAX,nADC_TMONI_PCB_MAX,1);
    11cc:	3201      	adds	r2, #1
    11ce:	2018      	movs	r0, #24
    11d0:	4b14      	ldr	r3, [pc, #80]	; (1224 <His_Data_Save+0x20c>)
    11d2:	4798      	blx	r3
    11d4:	e002      	b.n	11dc <His_Data_Save+0x1c4>
		}
	}
	else
	{
		his_pcb_temp_max_delay =0;
    11d6:	2200      	movs	r2, #0
    11d8:	4b1f      	ldr	r3, [pc, #124]	; (1258 <His_Data_Save+0x240>)
    11da:	701a      	strb	r2, [r3, #0]
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
    11dc:	4b1f      	ldr	r3, [pc, #124]	; (125c <His_Data_Save+0x244>)
    11de:	8819      	ldrh	r1, [r3, #0]
    11e0:	4b1f      	ldr	r3, [pc, #124]	; (1260 <His_Data_Save+0x248>)
    11e2:	881b      	ldrh	r3, [r3, #0]
    11e4:	428b      	cmp	r3, r1
    11e6:	d012      	beq.n	120e <His_Data_Save+0x1f6>
	{
		his_sys_err_flags_delay++;
    11e8:	4b1e      	ldr	r3, [pc, #120]	; (1264 <His_Data_Save+0x24c>)
    11ea:	781b      	ldrb	r3, [r3, #0]
    11ec:	3301      	adds	r3, #1
    11ee:	b2db      	uxtb	r3, r3
		if(his_sys_err_flags_delay>10)
    11f0:	2b0a      	cmp	r3, #10
    11f2:	d802      	bhi.n	11fa <His_Data_Save+0x1e2>
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
	{
		his_sys_err_flags_delay++;
    11f4:	4a1b      	ldr	r2, [pc, #108]	; (1264 <His_Data_Save+0x24c>)
    11f6:	7013      	strb	r3, [r2, #0]
    11f8:	e00c      	b.n	1214 <His_Data_Save+0x1fc>
		if(his_sys_err_flags_delay>10)
		{
			his_sys_err_flags_delay=0;
    11fa:	2200      	movs	r2, #0
    11fc:	4b19      	ldr	r3, [pc, #100]	; (1264 <His_Data_Save+0x24c>)
    11fe:	701a      	strb	r2, [r3, #0]
			last_SYS_ERR_FLAGS_VAL=sys_err_flags.VAL;
    1200:	4b17      	ldr	r3, [pc, #92]	; (1260 <His_Data_Save+0x248>)
    1202:	8019      	strh	r1, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_SYS_ERR,sys_err_flags.VAL,1);
    1204:	3201      	adds	r2, #1
    1206:	200a      	movs	r0, #10
    1208:	4b06      	ldr	r3, [pc, #24]	; (1224 <His_Data_Save+0x20c>)
    120a:	4798      	blx	r3
    120c:	e002      	b.n	1214 <His_Data_Save+0x1fc>
			
		}
	}
	else
	{
		his_sys_err_flags_delay=0;
    120e:	2200      	movs	r2, #0
    1210:	4b14      	ldr	r3, [pc, #80]	; (1264 <His_Data_Save+0x24c>)
    1212:	701a      	strb	r2, [r3, #0]
	}
}
    1214:	bd10      	pop	{r4, pc}
    1216:	46c0      	nop			; (mov r8, r8)
    1218:	20000360 	.word	0x20000360
    121c:	20000312 	.word	0x20000312
    1220:	200000a3 	.word	0x200000a3
    1224:	00000f95 	.word	0x00000f95
    1228:	20000340 	.word	0x20000340
    122c:	2000009b 	.word	0x2000009b
    1230:	2000025c 	.word	0x2000025c
    1234:	2000009f 	.word	0x2000009f
    1238:	20000374 	.word	0x20000374
    123c:	2000009a 	.word	0x2000009a
    1240:	20000352 	.word	0x20000352
    1244:	20000099 	.word	0x20000099
    1248:	200000a2 	.word	0x200000a2
    124c:	20000314 	.word	0x20000314
    1250:	2000009c 	.word	0x2000009c
    1254:	20000380 	.word	0x20000380
    1258:	2000009d 	.word	0x2000009d
    125c:	20000370 	.word	0x20000370
    1260:	200000a0 	.word	0x200000a0
    1264:	2000009e 	.word	0x2000009e

00001268 <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    1268:	b570      	push	{r4, r5, r6, lr}
    126a:	2482      	movs	r4, #130	; 0x82
    126c:	05e4      	lsls	r4, r4, #23
    126e:	2380      	movs	r3, #128	; 0x80
    1270:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1272:	2680      	movs	r6, #128	; 0x80
    1274:	0536      	lsls	r6, r6, #20
    1276:	61a6      	str	r6, [r4, #24]
    1278:	2580      	movs	r5, #128	; 0x80
    127a:	056d      	lsls	r5, r5, #21
    127c:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    127e:	20fa      	movs	r0, #250	; 0xfa
    1280:	0040      	lsls	r0, r0, #1
    1282:	4b1d      	ldr	r3, [pc, #116]	; (12f8 <PowerOn_Init+0x90>)
    1284:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1286:	6166      	str	r6, [r4, #20]
    1288:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    128a:	481c      	ldr	r0, [pc, #112]	; (12fc <PowerOn_Init+0x94>)
    128c:	2300      	movs	r3, #0
    128e:	2100      	movs	r1, #0
    sys_states.VAL =0;
    1290:	4d1b      	ldr	r5, [pc, #108]	; (1300 <PowerOn_Init+0x98>)
    afe_flags.VAL =0;
    1292:	4a1c      	ldr	r2, [pc, #112]	; (1304 <PowerOn_Init+0x9c>)
    1294:	8013      	strh	r3, [r2, #0]
    flash_flags.VAL =0;
    1296:	4a1c      	ldr	r2, [pc, #112]	; (1308 <PowerOn_Init+0xa0>)
    1298:	8013      	strh	r3, [r2, #0]
    sys_err_flags.VAL =0;
    129a:	4a1c      	ldr	r2, [pc, #112]	; (130c <PowerOn_Init+0xa4>)
    129c:	8013      	strh	r3, [r2, #0]
	cap_update = BAT_NORMAL_CAP;
    129e:	4c1c      	ldr	r4, [pc, #112]	; (1310 <PowerOn_Init+0xa8>)
    12a0:	4a1c      	ldr	r2, [pc, #112]	; (1314 <PowerOn_Init+0xac>)
    12a2:	8014      	strh	r4, [r2, #0]
	nADC_CURRENT = 0;
    12a4:	4a1c      	ldr	r2, [pc, #112]	; (1318 <PowerOn_Init+0xb0>)
    12a6:	8013      	strh	r3, [r2, #0]
	g_bal_state.VAL = 0;
    12a8:	4a1c      	ldr	r2, [pc, #112]	; (131c <PowerOn_Init+0xb4>)
    12aa:	8013      	strh	r3, [r2, #0]
	g_bal_need.VAL = 0;
    12ac:	4a1c      	ldr	r2, [pc, #112]	; (1320 <PowerOn_Init+0xb8>)
    12ae:	8013      	strh	r3, [r2, #0]
	PWR_VALUE = 0;
    12b0:	4a1c      	ldr	r2, [pc, #112]	; (1324 <PowerOn_Init+0xbc>)
    12b2:	8013      	strh	r3, [r2, #0]
	Total_VBAT = 0;
    12b4:	4a1c      	ldr	r2, [pc, #112]	; (1328 <PowerOn_Init+0xc0>)
    12b6:	8013      	strh	r3, [r2, #0]
	AFE_OC_DELAY_CNT = 0;
    12b8:	4a1c      	ldr	r2, [pc, #112]	; (132c <PowerOn_Init+0xc4>)
    12ba:	7011      	strb	r1, [r2, #0]
	AFE_SCD_DELAY_CNT = 0;
    12bc:	4a1c      	ldr	r2, [pc, #112]	; (1330 <PowerOn_Init+0xc8>)
    12be:	7011      	strb	r1, [r2, #0]
	AFE_OCC_DELAY_CNT = 0;
    12c0:	4a1c      	ldr	r2, [pc, #112]	; (1334 <PowerOn_Init+0xcc>)
    12c2:	7011      	strb	r1, [r2, #0]
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 初始值为断开连接
    12c4:	2240      	movs	r2, #64	; 0x40
    12c6:	706a      	strb	r2, [r5, #1]
    g_sys_cap.val.cycle_record_flag =0;
    12c8:	4a1b      	ldr	r2, [pc, #108]	; (1338 <PowerOn_Init+0xd0>)
    12ca:	7611      	strb	r1, [r2, #24]
    sys_flags.val.afe_connect_flag =1;
    12cc:	2401      	movs	r4, #1
    12ce:	7004      	strb	r4, [r0, #0]
    sys_states.val.sys_dch_on =0;
    sys_states.val.sys_chg_on =0;
    12d0:	2600      	movs	r6, #0
    12d2:	702e      	strb	r6, [r5, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    12d4:	7044      	strb	r4, [r0, #1]
    g_sys_cap.val.cap_cnt =0;
    12d6:	6213      	str	r3, [r2, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    12d8:	8493      	strh	r3, [r2, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    12da:	75d1      	strb	r1, [r2, #23]
    g_sys_cap.val.deep_rate_sum =0;
    12dc:	7691      	strb	r1, [r2, #26]
	
	//历史信息初始化,为了方便判断,初始化全部配置极限值
	g_sys_history.val.bat_temp_max =0;
    12de:	4a17      	ldr	r2, [pc, #92]	; (133c <PowerOn_Init+0xd4>)
    12e0:	7151      	strb	r1, [r2, #5]
	g_sys_history.val.bat_temp_min =100;
    12e2:	2064      	movs	r0, #100	; 0x64
    12e4:	7110      	strb	r0, [r2, #4]
	g_sys_history.val.chg_cur_max =0;
    12e6:	8113      	strh	r3, [r2, #8]
	g_sys_history.val.dch_cur_max =0;
    12e8:	80d3      	strh	r3, [r2, #6]
	g_sys_history.val.pcb_temp_max =0;
    12ea:	7311      	strb	r1, [r2, #12]
	g_sys_history.val.soc_max =0;
    12ec:	8153      	strh	r3, [r2, #10]
	g_sys_history.val.vcell_max =0;
    12ee:	8053      	strh	r3, [r2, #2]
	g_sys_history.val.vcell_min =0xffff;
    12f0:	3b01      	subs	r3, #1
    12f2:	8013      	strh	r3, [r2, #0]
    12f4:	bd70      	pop	{r4, r5, r6, pc}
    12f6:	46c0      	nop			; (mov r8, r8)
    12f8:	000027b5 	.word	0x000027b5
    12fc:	20000354 	.word	0x20000354
    1300:	200003a0 	.word	0x200003a0
    1304:	2000037c 	.word	0x2000037c
    1308:	20000378 	.word	0x20000378
    130c:	20000370 	.word	0x20000370
    1310:	fffff618 	.word	0xfffff618
    1314:	20000342 	.word	0x20000342
    1318:	20000352 	.word	0x20000352
    131c:	20000344 	.word	0x20000344
    1320:	20000348 	.word	0x20000348
    1324:	2000037e 	.word	0x2000037e
    1328:	20000310 	.word	0x20000310
    132c:	200003a3 	.word	0x200003a3
    1330:	200003a2 	.word	0x200003a2
    1334:	2000037a 	.word	0x2000037a
    1338:	20000314 	.word	0x20000314
    133c:	20000360 	.word	0x20000360

00001340 <HardwareProtection>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void HardwareProtection(void)
{
    1340:	b510      	push	{r4, lr}
	//开机设置电压保护值,未成功持续设置,直到成功
	if(sys_flags.val.afe_set_hard_protect_end == 0)
    1342:	4b26      	ldr	r3, [pc, #152]	; (13dc <HardwareProtection+0x9c>)
    1344:	781b      	ldrb	r3, [r3, #0]
    1346:	075b      	lsls	r3, r3, #29
    1348:	d414      	bmi.n	1374 <HardwareProtection+0x34>
	{
		if(AFE_HardwareProtection_Write() ==0)
    134a:	4b25      	ldr	r3, [pc, #148]	; (13e0 <HardwareProtection+0xa0>)
    134c:	4798      	blx	r3
    134e:	2800      	cmp	r0, #0
    1350:	d10a      	bne.n	1368 <HardwareProtection+0x28>
		{
			sys_flags.val.afe_set_hard_protect_end =1;
    1352:	4a22      	ldr	r2, [pc, #136]	; (13dc <HardwareProtection+0x9c>)
    1354:	7811      	ldrb	r1, [r2, #0]
    1356:	2304      	movs	r3, #4
    1358:	430b      	orrs	r3, r1
    135a:	7013      	strb	r3, [r2, #0]
			afe_flags.val.afe_set_volt_protect_err_flag = 0;
    135c:	4a21      	ldr	r2, [pc, #132]	; (13e4 <HardwareProtection+0xa4>)
    135e:	7813      	ldrb	r3, [r2, #0]
    1360:	217f      	movs	r1, #127	; 0x7f
    1362:	400b      	ands	r3, r1
    1364:	7013      	strb	r3, [r2, #0]
    1366:	e005      	b.n	1374 <HardwareProtection+0x34>
		}
		else
		{
			afe_flags.val.afe_set_volt_protect_err_flag = 1;
    1368:	4a1e      	ldr	r2, [pc, #120]	; (13e4 <HardwareProtection+0xa4>)
    136a:	7813      	ldrb	r3, [r2, #0]
    136c:	2180      	movs	r1, #128	; 0x80
    136e:	4249      	negs	r1, r1
    1370:	430b      	orrs	r3, r1
    1372:	7013      	strb	r3, [r2, #0]
		}
	}
	AFE_HardwareProtection_Read(); //读取SPI保护信息
    1374:	4b1c      	ldr	r3, [pc, #112]	; (13e8 <HardwareProtection+0xa8>)
    1376:	4798      	blx	r3
	
	//AFE读取的信息处理  OCC OCD SCD
	if((afe_flags.val.afe_occ_flag == 1)||(afe_flags.val.afe_ov_flag==1))
    1378:	4b1a      	ldr	r3, [pc, #104]	; (13e4 <HardwareProtection+0xa4>)
    137a:	881b      	ldrh	r3, [r3, #0]
    137c:	2284      	movs	r2, #132	; 0x84
    137e:	0092      	lsls	r2, r2, #2
    1380:	4213      	tst	r3, r2
    1382:	d005      	beq.n	1390 <HardwareProtection+0x50>
	{
		sys_states.val.sys_chg_on =0;
    1384:	4919      	ldr	r1, [pc, #100]	; (13ec <HardwareProtection+0xac>)
    1386:	780a      	ldrb	r2, [r1, #0]
    1388:	2002      	movs	r0, #2
    138a:	4382      	bics	r2, r0
    138c:	700a      	strb	r2, [r1, #0]
    138e:	e004      	b.n	139a <HardwareProtection+0x5a>
	}
	else
	{
		sys_states.val.sys_chg_on =1;
    1390:	4916      	ldr	r1, [pc, #88]	; (13ec <HardwareProtection+0xac>)
    1392:	7808      	ldrb	r0, [r1, #0]
    1394:	2202      	movs	r2, #2
    1396:	4302      	orrs	r2, r0
    1398:	700a      	strb	r2, [r1, #0]
	}
	if((afe_flags.val.afe_ocd_flag == 1)||(afe_flags.val.afe_scd_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    139a:	22b0      	movs	r2, #176	; 0xb0
    139c:	0052      	lsls	r2, r2, #1
    139e:	4213      	tst	r3, r2
    13a0:	d010      	beq.n	13c4 <HardwareProtection+0x84>
	{
		sys_states.val.sys_dch_on =0;
    13a2:	4a12      	ldr	r2, [pc, #72]	; (13ec <HardwareProtection+0xac>)
    13a4:	7813      	ldrb	r3, [r2, #0]
    13a6:	2101      	movs	r1, #1
    13a8:	438b      	bics	r3, r1
    13aa:	7013      	strb	r3, [r2, #0]
		afe_flags.val.afe_dfrv_autoprotect_flag = 1;
    13ac:	4a0d      	ldr	r2, [pc, #52]	; (13e4 <HardwareProtection+0xa4>)
    13ae:	7851      	ldrb	r1, [r2, #1]
    13b0:	2320      	movs	r3, #32
    13b2:	430b      	orrs	r3, r1
    13b4:	7053      	strb	r3, [r2, #1]
		if(afe_flags.val.afe_uv_flag ==1)               //zzy?
    13b6:	07db      	lsls	r3, r3, #31
    13b8:	d50e      	bpl.n	13d8 <HardwareProtection+0x98>
		{
			afe_flags.val.afe_uv_lock_flag = 1;
    13ba:	7851      	ldrb	r1, [r2, #1]
    13bc:	2310      	movs	r3, #16
    13be:	430b      	orrs	r3, r1
    13c0:	7053      	strb	r3, [r2, #1]
    13c2:	e009      	b.n	13d8 <HardwareProtection+0x98>
	}
	else
	{
		if((afe_flags.val.afe_ocd_flag == 0)&&(afe_flags.val.afe_scd_flag == 0)&&(afe_flags.val.afe_uv_flag == 0))
		{
			afe_flags.val.afe_dfrv_autoprotect_flag = 0;
    13c4:	4a07      	ldr	r2, [pc, #28]	; (13e4 <HardwareProtection+0xa4>)
    13c6:	7853      	ldrb	r3, [r2, #1]
    13c8:	2120      	movs	r1, #32
    13ca:	438b      	bics	r3, r1
    13cc:	7053      	strb	r3, [r2, #1]
		}
		sys_states.val.sys_dch_on =1;
    13ce:	4a07      	ldr	r2, [pc, #28]	; (13ec <HardwareProtection+0xac>)
    13d0:	7811      	ldrb	r1, [r2, #0]
    13d2:	2301      	movs	r3, #1
    13d4:	430b      	orrs	r3, r1
    13d6:	7013      	strb	r3, [r2, #0]
	}
}
    13d8:	bd10      	pop	{r4, pc}
    13da:	46c0      	nop			; (mov r8, r8)
    13dc:	20000354 	.word	0x20000354
    13e0:	00000599 	.word	0x00000599
    13e4:	2000037c 	.word	0x2000037c
    13e8:	00000969 	.word	0x00000969
    13ec:	200003a0 	.word	0x200003a0

000013f0 <SoftwareProtection>:
DATE			: 2016/06/24
*****************************************************************************/
void SoftwareProtection(void)
{
	//CHG PROTECT
	if(sys_states.val.soft_chg_protect ==0)
    13f0:	4b78      	ldr	r3, [pc, #480]	; (15d4 <SoftwareProtection+0x1e4>)
    13f2:	785b      	ldrb	r3, [r3, #1]
    13f4:	07db      	lsls	r3, r3, #31
    13f6:	d45a      	bmi.n	14ae <SoftwareProtection+0xbe>
	{
		if(sys_states.val.sys_chg_on == 1)
    13f8:	4b76      	ldr	r3, [pc, #472]	; (15d4 <SoftwareProtection+0x1e4>)
    13fa:	781b      	ldrb	r3, [r3, #0]
    13fc:	079b      	lsls	r3, r3, #30
    13fe:	d57a      	bpl.n	14f6 <SoftwareProtection+0x106>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
    1400:	4b75      	ldr	r3, [pc, #468]	; (15d8 <SoftwareProtection+0x1e8>)
    1402:	881b      	ldrh	r3, [r3, #0]
    1404:	2b32      	cmp	r3, #50	; 0x32
    1406:	d913      	bls.n	1430 <SoftwareProtection+0x40>
			{
				soft_cp_cnt++;
    1408:	4b74      	ldr	r3, [pc, #464]	; (15dc <SoftwareProtection+0x1ec>)
    140a:	781b      	ldrb	r3, [r3, #0]
    140c:	3301      	adds	r3, #1
    140e:	b2db      	uxtb	r3, r3
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
    1410:	2b08      	cmp	r3, #8
    1412:	d802      	bhi.n	141a <SoftwareProtection+0x2a>
	{
		if(sys_states.val.sys_chg_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
			{
				soft_cp_cnt++;
    1414:	4a71      	ldr	r2, [pc, #452]	; (15dc <SoftwareProtection+0x1ec>)
    1416:	7013      	strb	r3, [r2, #0]
    1418:	e06d      	b.n	14f6 <SoftwareProtection+0x106>
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
				{
					soft_cp_cnt =0;
    141a:	2200      	movs	r2, #0
    141c:	4b6f      	ldr	r3, [pc, #444]	; (15dc <SoftwareProtection+0x1ec>)
    141e:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_chg_protect =1;
    1420:	496c      	ldr	r1, [pc, #432]	; (15d4 <SoftwareProtection+0x1e4>)
    1422:	784a      	ldrb	r2, [r1, #1]
    1424:	2301      	movs	r3, #1
    1426:	4313      	orrs	r3, r2
					sys_states.val.chg_temp_protect = 1;
    1428:	2204      	movs	r2, #4
    142a:	4313      	orrs	r3, r2
    142c:	704b      	strb	r3, [r1, #1]
    142e:	e062      	b.n	14f6 <SoftwareProtection+0x106>
				}
			}
			else
			{
				soft_cp_cnt =0;
    1430:	2200      	movs	r2, #0
    1432:	4b6a      	ldr	r3, [pc, #424]	; (15dc <SoftwareProtection+0x1ec>)
    1434:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT >0) //充电
    1436:	4b6a      	ldr	r3, [pc, #424]	; (15e0 <SoftwareProtection+0x1f0>)
    1438:	2200      	movs	r2, #0
    143a:	5e9b      	ldrsh	r3, [r3, r2]
    143c:	2b00      	cmp	r3, #0
    143e:	dd30      	ble.n	14a2 <SoftwareProtection+0xb2>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
    1440:	2b14      	cmp	r3, #20
    1442:	dd25      	ble.n	1490 <SoftwareProtection+0xa0>
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
    1444:	4a67      	ldr	r2, [pc, #412]	; (15e4 <SoftwareProtection+0x1f4>)
    1446:	4293      	cmp	r3, r2
    1448:	dd17      	ble.n	147a <SoftwareProtection+0x8a>
						{
							soft_occ_cnt++;
    144a:	4b67      	ldr	r3, [pc, #412]	; (15e8 <SoftwareProtection+0x1f8>)
    144c:	781b      	ldrb	r3, [r3, #0]
    144e:	3301      	adds	r3, #1
    1450:	b2db      	uxtb	r3, r3
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
    1452:	2b04      	cmp	r3, #4
    1454:	d802      	bhi.n	145c <SoftwareProtection+0x6c>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
						{
							soft_occ_cnt++;
    1456:	4a64      	ldr	r2, [pc, #400]	; (15e8 <SoftwareProtection+0x1f8>)
    1458:	7013      	strb	r3, [r2, #0]
    145a:	e011      	b.n	1480 <SoftwareProtection+0x90>
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
							{
								soft_occ_cnt =0;
    145c:	2300      	movs	r3, #0
    145e:	4a62      	ldr	r2, [pc, #392]	; (15e8 <SoftwareProtection+0x1f8>)
    1460:	7013      	strb	r3, [r2, #0]
								OCC_TIMEOUT =0;
    1462:	4a62      	ldr	r2, [pc, #392]	; (15ec <SoftwareProtection+0x1fc>)
    1464:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_occ = 1;
    1466:	4b5b      	ldr	r3, [pc, #364]	; (15d4 <SoftwareProtection+0x1e4>)
    1468:	7819      	ldrb	r1, [r3, #0]
    146a:	2210      	movs	r2, #16
    146c:	430a      	orrs	r2, r1
    146e:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_chg_protect =1;
    1470:	7859      	ldrb	r1, [r3, #1]
    1472:	2201      	movs	r2, #1
    1474:	430a      	orrs	r2, r1
    1476:	705a      	strb	r2, [r3, #1]
    1478:	e002      	b.n	1480 <SoftwareProtection+0x90>
							}
						}
						else
						{
							soft_occ_cnt =0;
    147a:	2200      	movs	r2, #0
    147c:	4b5a      	ldr	r3, [pc, #360]	; (15e8 <SoftwareProtection+0x1f8>)
    147e:	701a      	strb	r2, [r3, #0]
						}
						sys_states.val.sys_chg_state =1;
    1480:	4954      	ldr	r1, [pc, #336]	; (15d4 <SoftwareProtection+0x1e4>)
    1482:	780a      	ldrb	r2, [r1, #0]
    1484:	2304      	movs	r3, #4
    1486:	4313      	orrs	r3, r2
						sys_states.val.sys_dch_state =0;
    1488:	22f7      	movs	r2, #247	; 0xf7
    148a:	4013      	ands	r3, r2
    148c:	700b      	strb	r3, [r1, #0]
    148e:	e032      	b.n	14f6 <SoftwareProtection+0x106>
					}
					else
					{
						soft_occ_cnt =0;
    1490:	2200      	movs	r2, #0
    1492:	4b55      	ldr	r3, [pc, #340]	; (15e8 <SoftwareProtection+0x1f8>)
    1494:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_chg_state =0;
    1496:	4a4f      	ldr	r2, [pc, #316]	; (15d4 <SoftwareProtection+0x1e4>)
    1498:	7813      	ldrb	r3, [r2, #0]
    149a:	2104      	movs	r1, #4
    149c:	438b      	bics	r3, r1
    149e:	7013      	strb	r3, [r2, #0]
    14a0:	e029      	b.n	14f6 <SoftwareProtection+0x106>
					}
				}
				else
				{
					sys_states.val.sys_chg_state =0;
    14a2:	4a4c      	ldr	r2, [pc, #304]	; (15d4 <SoftwareProtection+0x1e4>)
    14a4:	7813      	ldrb	r3, [r2, #0]
    14a6:	2104      	movs	r1, #4
    14a8:	438b      	bics	r3, r1
    14aa:	7013      	strb	r3, [r2, #0]
    14ac:	e023      	b.n	14f6 <SoftwareProtection+0x106>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_occ == 1)
    14ae:	4b49      	ldr	r3, [pc, #292]	; (15d4 <SoftwareProtection+0x1e4>)
    14b0:	781b      	ldrb	r3, [r3, #0]
    14b2:	06db      	lsls	r3, r3, #27
    14b4:	d510      	bpl.n	14d8 <SoftwareProtection+0xe8>
		{
			if(OCC_TIMEOUT >PROTECT_DELAY_5S) // 250ms * 4 = 1S 5S = 20
    14b6:	4b4d      	ldr	r3, [pc, #308]	; (15ec <SoftwareProtection+0x1fc>)
    14b8:	881b      	ldrh	r3, [r3, #0]
    14ba:	2b14      	cmp	r3, #20
    14bc:	d91b      	bls.n	14f6 <SoftwareProtection+0x106>
			{
				OCC_TIMEOUT =0;
    14be:	2200      	movs	r2, #0
    14c0:	4b4a      	ldr	r3, [pc, #296]	; (15ec <SoftwareProtection+0x1fc>)
    14c2:	801a      	strh	r2, [r3, #0]
				sys_states.val.sys_software_occ =0;
    14c4:	4b43      	ldr	r3, [pc, #268]	; (15d4 <SoftwareProtection+0x1e4>)
    14c6:	781a      	ldrb	r2, [r3, #0]
    14c8:	2110      	movs	r1, #16
    14ca:	438a      	bics	r2, r1
    14cc:	701a      	strb	r2, [r3, #0]
				sys_states.val.soft_chg_protect =0;
    14ce:	785a      	ldrb	r2, [r3, #1]
    14d0:	390f      	subs	r1, #15
    14d2:	438a      	bics	r2, r1
    14d4:	705a      	strb	r2, [r3, #1]
    14d6:	e00e      	b.n	14f6 <SoftwareProtection+0x106>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
    14d8:	4b3f      	ldr	r3, [pc, #252]	; (15d8 <SoftwareProtection+0x1e8>)
    14da:	881b      	ldrh	r3, [r3, #0]
    14dc:	2b27      	cmp	r3, #39	; 0x27
    14de:	d80a      	bhi.n	14f6 <SoftwareProtection+0x106>
    14e0:	4b43      	ldr	r3, [pc, #268]	; (15f0 <SoftwareProtection+0x200>)
    14e2:	881b      	ldrh	r3, [r3, #0]
    14e4:	2b05      	cmp	r3, #5
    14e6:	d906      	bls.n	14f6 <SoftwareProtection+0x106>
			{
				sys_states.val.soft_chg_protect =0;
    14e8:	4a3a      	ldr	r2, [pc, #232]	; (15d4 <SoftwareProtection+0x1e4>)
    14ea:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.chg_temp_protect = 0;
    14ec:	2101      	movs	r1, #1
    14ee:	438b      	bics	r3, r1
    14f0:	3103      	adds	r1, #3
    14f2:	438b      	bics	r3, r1
    14f4:	7053      	strb	r3, [r2, #1]
			}
		}
	}
	
	//DCH PROTECT
	if(sys_states.val.soft_dch_protect == 0)
    14f6:	4b37      	ldr	r3, [pc, #220]	; (15d4 <SoftwareProtection+0x1e4>)
    14f8:	785b      	ldrb	r3, [r3, #1]
    14fa:	079b      	lsls	r3, r3, #30
    14fc:	d448      	bmi.n	1590 <SoftwareProtection+0x1a0>
	{
		if(sys_states.val.sys_dch_on == 1)
    14fe:	4b35      	ldr	r3, [pc, #212]	; (15d4 <SoftwareProtection+0x1e4>)
    1500:	781b      	ldrb	r3, [r3, #0]
    1502:	07db      	lsls	r3, r3, #31
    1504:	d564      	bpl.n	15d0 <SoftwareProtection+0x1e0>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
    1506:	4b34      	ldr	r3, [pc, #208]	; (15d8 <SoftwareProtection+0x1e8>)
    1508:	881b      	ldrh	r3, [r3, #0]
    150a:	2b41      	cmp	r3, #65	; 0x41
    150c:	d913      	bls.n	1536 <SoftwareProtection+0x146>
			{
				soft_dp_cnt++;
    150e:	4b39      	ldr	r3, [pc, #228]	; (15f4 <SoftwareProtection+0x204>)
    1510:	781b      	ldrb	r3, [r3, #0]
    1512:	3301      	adds	r3, #1
    1514:	b2db      	uxtb	r3, r3
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    1516:	2b08      	cmp	r3, #8
    1518:	d802      	bhi.n	1520 <SoftwareProtection+0x130>
	{
		if(sys_states.val.sys_dch_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
			{
				soft_dp_cnt++;
    151a:	4a36      	ldr	r2, [pc, #216]	; (15f4 <SoftwareProtection+0x204>)
    151c:	7013      	strb	r3, [r2, #0]
    151e:	e057      	b.n	15d0 <SoftwareProtection+0x1e0>
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
				{
					soft_dp_cnt =0;
    1520:	2200      	movs	r2, #0
    1522:	4b34      	ldr	r3, [pc, #208]	; (15f4 <SoftwareProtection+0x204>)
    1524:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_dch_protect =1;
    1526:	492b      	ldr	r1, [pc, #172]	; (15d4 <SoftwareProtection+0x1e4>)
    1528:	784a      	ldrb	r2, [r1, #1]
    152a:	2302      	movs	r3, #2
    152c:	4313      	orrs	r3, r2
					sys_states.val.dch_temp_protect = 1;
    152e:	2208      	movs	r2, #8
    1530:	4313      	orrs	r3, r2
    1532:	704b      	strb	r3, [r1, #1]
    1534:	e04c      	b.n	15d0 <SoftwareProtection+0x1e0>
				}
			}
			else
			{
				soft_dp_cnt =0;
    1536:	2200      	movs	r2, #0
    1538:	4b2e      	ldr	r3, [pc, #184]	; (15f4 <SoftwareProtection+0x204>)
    153a:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT <0)
    153c:	4b28      	ldr	r3, [pc, #160]	; (15e0 <SoftwareProtection+0x1f0>)
    153e:	2200      	movs	r2, #0
    1540:	5e9b      	ldrsh	r3, [r3, r2]
    1542:	2b00      	cmp	r3, #0
    1544:	da1e      	bge.n	1584 <SoftwareProtection+0x194>
				{
					if(nADC_CURRENT <CURRENT_DCH_STATE)
					{
						sys_states.val.sys_dch_state =1;
    1546:	4923      	ldr	r1, [pc, #140]	; (15d4 <SoftwareProtection+0x1e4>)
    1548:	780a      	ldrb	r2, [r1, #0]
    154a:	2308      	movs	r3, #8
    154c:	4313      	orrs	r3, r2
						sys_states.val.sys_chg_state =0;
    154e:	22fb      	movs	r2, #251	; 0xfb
    1550:	4013      	ands	r3, r2
    1552:	700b      	strb	r3, [r1, #0]
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    1554:	4b28      	ldr	r3, [pc, #160]	; (15f8 <SoftwareProtection+0x208>)
    1556:	781b      	ldrb	r3, [r3, #0]
    1558:	3301      	adds	r3, #1
    155a:	b2db      	uxtb	r3, r3
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
    155c:	2b04      	cmp	r3, #4
    155e:	d802      	bhi.n	1566 <SoftwareProtection+0x176>
					{
						sys_states.val.sys_dch_state =1;
						sys_states.val.sys_chg_state =0;
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    1560:	4a25      	ldr	r2, [pc, #148]	; (15f8 <SoftwareProtection+0x208>)
    1562:	7013      	strb	r3, [r2, #0]
    1564:	e034      	b.n	15d0 <SoftwareProtection+0x1e0>
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
							{
								soft_ocd_cnt =0;
    1566:	2300      	movs	r3, #0
    1568:	4a23      	ldr	r2, [pc, #140]	; (15f8 <SoftwareProtection+0x208>)
    156a:	7013      	strb	r3, [r2, #0]
								OCD_TIMEOUT =0;
    156c:	4a23      	ldr	r2, [pc, #140]	; (15fc <SoftwareProtection+0x20c>)
    156e:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_odc = 1;
    1570:	4b18      	ldr	r3, [pc, #96]	; (15d4 <SoftwareProtection+0x1e4>)
    1572:	7819      	ldrb	r1, [r3, #0]
    1574:	2220      	movs	r2, #32
    1576:	430a      	orrs	r2, r1
    1578:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_dch_protect =1;
    157a:	7859      	ldrb	r1, [r3, #1]
    157c:	2202      	movs	r2, #2
    157e:	430a      	orrs	r2, r1
    1580:	705a      	strb	r2, [r3, #1]
    1582:	e025      	b.n	15d0 <SoftwareProtection+0x1e0>
						sys_states.val.sys_dch_state =0;
					}
				}
				else
				{
					sys_states.val.sys_dch_state =0;
    1584:	4a13      	ldr	r2, [pc, #76]	; (15d4 <SoftwareProtection+0x1e4>)
    1586:	7813      	ldrb	r3, [r2, #0]
    1588:	2108      	movs	r1, #8
    158a:	438b      	bics	r3, r1
    158c:	7013      	strb	r3, [r2, #0]
    158e:	e01f      	b.n	15d0 <SoftwareProtection+0x1e0>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_odc == 1)
    1590:	4b10      	ldr	r3, [pc, #64]	; (15d4 <SoftwareProtection+0x1e4>)
    1592:	781b      	ldrb	r3, [r3, #0]
    1594:	069b      	lsls	r3, r3, #26
    1596:	d510      	bpl.n	15ba <SoftwareProtection+0x1ca>
		{
			if(OCD_TIMEOUT >PROTECT_DELAY_5S)// 250ms * 4 = 1S 5S = 20
    1598:	4b18      	ldr	r3, [pc, #96]	; (15fc <SoftwareProtection+0x20c>)
    159a:	881b      	ldrh	r3, [r3, #0]
    159c:	2b14      	cmp	r3, #20
    159e:	d917      	bls.n	15d0 <SoftwareProtection+0x1e0>
			{
				OCD_TIMEOUT =0;
    15a0:	2200      	movs	r2, #0
    15a2:	4b16      	ldr	r3, [pc, #88]	; (15fc <SoftwareProtection+0x20c>)
    15a4:	801a      	strh	r2, [r3, #0]
				sys_states.val.soft_dch_protect =0;
    15a6:	4b0b      	ldr	r3, [pc, #44]	; (15d4 <SoftwareProtection+0x1e4>)
    15a8:	785a      	ldrb	r2, [r3, #1]
    15aa:	2102      	movs	r1, #2
    15ac:	438a      	bics	r2, r1
    15ae:	705a      	strb	r2, [r3, #1]
				sys_states.val.sys_software_odc = 0;
    15b0:	781a      	ldrb	r2, [r3, #0]
    15b2:	311e      	adds	r1, #30
    15b4:	438a      	bics	r2, r1
    15b6:	701a      	strb	r2, [r3, #0]
    15b8:	e00a      	b.n	15d0 <SoftwareProtection+0x1e0>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
    15ba:	4b07      	ldr	r3, [pc, #28]	; (15d8 <SoftwareProtection+0x1e8>)
    15bc:	881b      	ldrh	r3, [r3, #0]
    15be:	2b36      	cmp	r3, #54	; 0x36
    15c0:	d806      	bhi.n	15d0 <SoftwareProtection+0x1e0>
			{
				sys_states.val.soft_dch_protect =0;
    15c2:	4a04      	ldr	r2, [pc, #16]	; (15d4 <SoftwareProtection+0x1e4>)
    15c4:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.dch_temp_protect = 0;
    15c6:	2102      	movs	r1, #2
    15c8:	438b      	bics	r3, r1
    15ca:	3106      	adds	r1, #6
    15cc:	438b      	bics	r3, r1
    15ce:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    15d0:	4770      	bx	lr
    15d2:	46c0      	nop			; (mov r8, r8)
    15d4:	200003a0 	.word	0x200003a0
    15d8:	20000374 	.word	0x20000374
    15dc:	200000b6 	.word	0x200000b6
    15e0:	20000352 	.word	0x20000352
    15e4:	000013e9 	.word	0x000013e9
    15e8:	200000a8 	.word	0x200000a8
    15ec:	200000ac 	.word	0x200000ac
    15f0:	2000025c 	.word	0x2000025c
    15f4:	200000aa 	.word	0x200000aa
    15f8:	200000ab 	.word	0x200000ab
    15fc:	200000ba 	.word	0x200000ba

00001600 <SoftMeansureControl>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SoftMeansureControl(void)
{
    1600:	b510      	push	{r4, lr}
	uint16_t cell_alarm_on_cnt;
	uint16_t cell_err_on_cnt;
	uint16_t cell_err2_on_cnt;
	uint16_t cell_err3_on_cnt;
	// 压差超过500mV提示电芯故障
	if((nADC_CELL_MAX - nADC_CELL_MIN)>VCELL_SUB_0V5)
    1602:	4b3c      	ldr	r3, [pc, #240]	; (16f4 <SoftMeansureControl+0xf4>)
    1604:	881a      	ldrh	r2, [r3, #0]
    1606:	4b3c      	ldr	r3, [pc, #240]	; (16f8 <SoftMeansureControl+0xf8>)
    1608:	881b      	ldrh	r3, [r3, #0]
    160a:	1ad0      	subs	r0, r2, r3
    160c:	493b      	ldr	r1, [pc, #236]	; (16fc <SoftMeansureControl+0xfc>)
    160e:	4288      	cmp	r0, r1
    1610:	dd02      	ble.n	1618 <SoftMeansureControl+0x18>
	{
		cell_err_on_cnt = sys_250ms_cnt - cell_err_cnt;
    1612:	493b      	ldr	r1, [pc, #236]	; (1700 <SoftMeansureControl+0x100>)
    1614:	8809      	ldrh	r1, [r1, #0]
    1616:	e003      	b.n	1620 <SoftMeansureControl+0x20>
			//            sys_err_flags.val.cell_err_flag = 1; //XXY
		}
	}
	else
	{
		cell_err_cnt =sys_250ms_cnt;
    1618:	4939      	ldr	r1, [pc, #228]	; (1700 <SoftMeansureControl+0x100>)
    161a:	8808      	ldrh	r0, [r1, #0]
    161c:	4939      	ldr	r1, [pc, #228]	; (1704 <SoftMeansureControl+0x104>)
    161e:	8008      	strh	r0, [r1, #0]
	}
	// 最低电压低于1.5V提示电芯故障
	if(nADC_CELL_MIN<VCELL_ERR)
    1620:	4939      	ldr	r1, [pc, #228]	; (1708 <SoftMeansureControl+0x108>)
    1622:	428b      	cmp	r3, r1
    1624:	d80d      	bhi.n	1642 <SoftMeansureControl+0x42>
	{
		cell_err2_on_cnt =sys_250ms_cnt - cell_err2_cnt;
    1626:	4936      	ldr	r1, [pc, #216]	; (1700 <SoftMeansureControl+0x100>)
    1628:	8809      	ldrh	r1, [r1, #0]
    162a:	4838      	ldr	r0, [pc, #224]	; (170c <SoftMeansureControl+0x10c>)
		if(cell_err2_on_cnt >PROTECT_DELAY_30S)
    162c:	8800      	ldrh	r0, [r0, #0]
    162e:	1a09      	subs	r1, r1, r0
    1630:	b289      	uxth	r1, r1
    1632:	2978      	cmp	r1, #120	; 0x78
    1634:	d909      	bls.n	164a <SoftMeansureControl+0x4a>
		{
			sys_err_flags.val.cell_err_flag = 1;
    1636:	4836      	ldr	r0, [pc, #216]	; (1710 <SoftMeansureControl+0x110>)
    1638:	7804      	ldrb	r4, [r0, #0]
    163a:	2102      	movs	r1, #2
    163c:	4321      	orrs	r1, r4
    163e:	7001      	strb	r1, [r0, #0]
    1640:	e003      	b.n	164a <SoftMeansureControl+0x4a>
		}
	}
	else
	{
		cell_err2_cnt =sys_250ms_cnt;
    1642:	492f      	ldr	r1, [pc, #188]	; (1700 <SoftMeansureControl+0x100>)
    1644:	8808      	ldrh	r0, [r1, #0]
    1646:	4931      	ldr	r1, [pc, #196]	; (170c <SoftMeansureControl+0x10c>)
    1648:	8008      	strh	r0, [r1, #0]
	}
	// 最高电压高于4.3V提示电芯故障改为
	if(nADC_CELL_MAX>VCELL_HIGH_ERR)    //zzy if(nADC_CELL_MIN>VCELL_HIGH_ERR)
    164a:	4932      	ldr	r1, [pc, #200]	; (1714 <SoftMeansureControl+0x114>)
    164c:	428a      	cmp	r2, r1
    164e:	d90d      	bls.n	166c <SoftMeansureControl+0x6c>
	{
		cell_err3_on_cnt =sys_250ms_cnt - cell_err3_cnt;
    1650:	492b      	ldr	r1, [pc, #172]	; (1700 <SoftMeansureControl+0x100>)
    1652:	8809      	ldrh	r1, [r1, #0]
    1654:	4830      	ldr	r0, [pc, #192]	; (1718 <SoftMeansureControl+0x118>)
		if(cell_err3_on_cnt >PROTECT_DELAY_30S)
    1656:	8800      	ldrh	r0, [r0, #0]
    1658:	1a09      	subs	r1, r1, r0
    165a:	b289      	uxth	r1, r1
    165c:	2978      	cmp	r1, #120	; 0x78
    165e:	d909      	bls.n	1674 <SoftMeansureControl+0x74>
		{
			sys_err_flags.val.cell_err_flag = 1;  //XXY zzy
    1660:	482b      	ldr	r0, [pc, #172]	; (1710 <SoftMeansureControl+0x110>)
    1662:	7804      	ldrb	r4, [r0, #0]
    1664:	2102      	movs	r1, #2
    1666:	4321      	orrs	r1, r4
    1668:	7001      	strb	r1, [r0, #0]
    166a:	e003      	b.n	1674 <SoftMeansureControl+0x74>
		}
	}
	else
	{
		cell_err3_cnt =sys_250ms_cnt;
    166c:	4924      	ldr	r1, [pc, #144]	; (1700 <SoftMeansureControl+0x100>)
    166e:	8808      	ldrh	r0, [r1, #0]
    1670:	4929      	ldr	r1, [pc, #164]	; (1718 <SoftMeansureControl+0x118>)
    1672:	8008      	strh	r0, [r1, #0]
	}
	// 低于2.5V进入SHDN
	if(nADC_CELL_MIN < VCELL_SHDN)
    1674:	4929      	ldr	r1, [pc, #164]	; (171c <SoftMeansureControl+0x11c>)
    1676:	428b      	cmp	r3, r1
    1678:	d802      	bhi.n	1680 <SoftMeansureControl+0x80>
	{
		shdn_on_cnt = sys_250ms_cnt - cell_shdn_cnt;  // 250ms
    167a:	4921      	ldr	r1, [pc, #132]	; (1700 <SoftMeansureControl+0x100>)
    167c:	8809      	ldrh	r1, [r1, #0]
    167e:	e003      	b.n	1688 <SoftMeansureControl+0x88>
			//            SHDN_SetHigh();
		}
	}
	else
	{
		cell_shdn_cnt = sys_250ms_cnt;
    1680:	491f      	ldr	r1, [pc, #124]	; (1700 <SoftMeansureControl+0x100>)
    1682:	8808      	ldrh	r0, [r1, #0]
    1684:	4926      	ldr	r1, [pc, #152]	; (1720 <SoftMeansureControl+0x120>)
    1686:	8008      	strh	r0, [r1, #0]
	}
	
	if(nADC_CELL_MIN < VCELL_LOW_ALARM)
    1688:	4926      	ldr	r1, [pc, #152]	; (1724 <SoftMeansureControl+0x124>)
    168a:	428b      	cmp	r3, r1
    168c:	d80d      	bhi.n	16aa <SoftMeansureControl+0xaa>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    168e:	4b1c      	ldr	r3, [pc, #112]	; (1700 <SoftMeansureControl+0x100>)
    1690:	881b      	ldrh	r3, [r3, #0]
    1692:	4925      	ldr	r1, [pc, #148]	; (1728 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    1694:	8809      	ldrh	r1, [r1, #0]
    1696:	1a5b      	subs	r3, r3, r1
    1698:	b29b      	uxth	r3, r3
    169a:	2b08      	cmp	r3, #8
    169c:	d90e      	bls.n	16bc <SoftMeansureControl+0xbc>
		{
			sys_flags.val.cell_low_alarm_flag = 1;
    169e:	4923      	ldr	r1, [pc, #140]	; (172c <SoftMeansureControl+0x12c>)
    16a0:	7808      	ldrb	r0, [r1, #0]
    16a2:	2340      	movs	r3, #64	; 0x40
    16a4:	4303      	orrs	r3, r0
    16a6:	700b      	strb	r3, [r1, #0]
    16a8:	e008      	b.n	16bc <SoftMeansureControl+0xbc>
		}
	}
	else
	{
		cell_alarm_cnt = sys_250ms_cnt;
    16aa:	4b15      	ldr	r3, [pc, #84]	; (1700 <SoftMeansureControl+0x100>)
    16ac:	8819      	ldrh	r1, [r3, #0]
    16ae:	4b1e      	ldr	r3, [pc, #120]	; (1728 <SoftMeansureControl+0x128>)
    16b0:	8019      	strh	r1, [r3, #0]
		sys_flags.val.cell_low_alarm_flag = 0;
    16b2:	491e      	ldr	r1, [pc, #120]	; (172c <SoftMeansureControl+0x12c>)
    16b4:	780b      	ldrb	r3, [r1, #0]
    16b6:	2040      	movs	r0, #64	; 0x40
    16b8:	4383      	bics	r3, r0
    16ba:	700b      	strb	r3, [r1, #0]
	}
	if(nADC_CELL_MAX > VCELL_HIGH_ALARM)
    16bc:	4b1c      	ldr	r3, [pc, #112]	; (1730 <SoftMeansureControl+0x130>)
    16be:	429a      	cmp	r2, r3
    16c0:	d90e      	bls.n	16e0 <SoftMeansureControl+0xe0>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    16c2:	4b0f      	ldr	r3, [pc, #60]	; (1700 <SoftMeansureControl+0x100>)
    16c4:	881b      	ldrh	r3, [r3, #0]
    16c6:	4a18      	ldr	r2, [pc, #96]	; (1728 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    16c8:	8812      	ldrh	r2, [r2, #0]
    16ca:	1a9b      	subs	r3, r3, r2
    16cc:	b29b      	uxth	r3, r3
    16ce:	2b08      	cmp	r3, #8
    16d0:	d90f      	bls.n	16f2 <SoftMeansureControl+0xf2>
		{
			sys_flags.val.cell_high_alarm_flag = 1;//原本写错了吧zzy sys_flags.val.cell_low_alarm_flag = 1;
    16d2:	4a16      	ldr	r2, [pc, #88]	; (172c <SoftMeansureControl+0x12c>)
    16d4:	7813      	ldrb	r3, [r2, #0]
    16d6:	2180      	movs	r1, #128	; 0x80
    16d8:	4249      	negs	r1, r1
    16da:	430b      	orrs	r3, r1
    16dc:	7013      	strb	r3, [r2, #0]
    16de:	e008      	b.n	16f2 <SoftMeansureControl+0xf2>
		}
	}
	else
	{
		sys_flags.val.cell_high_alarm_flag = 0;
    16e0:	4a12      	ldr	r2, [pc, #72]	; (172c <SoftMeansureControl+0x12c>)
    16e2:	7813      	ldrb	r3, [r2, #0]
    16e4:	217f      	movs	r1, #127	; 0x7f
    16e6:	400b      	ands	r3, r1
    16e8:	7013      	strb	r3, [r2, #0]
		cell_alarm_cnt = sys_250ms_cnt;
    16ea:	4b05      	ldr	r3, [pc, #20]	; (1700 <SoftMeansureControl+0x100>)
    16ec:	881a      	ldrh	r2, [r3, #0]
    16ee:	4b0e      	ldr	r3, [pc, #56]	; (1728 <SoftMeansureControl+0x128>)
    16f0:	801a      	strh	r2, [r3, #0]
	}

}
    16f2:	bd10      	pop	{r4, pc}
    16f4:	20000340 	.word	0x20000340
    16f8:	20000312 	.word	0x20000312
    16fc:	00000666 	.word	0x00000666
    1700:	200000a6 	.word	0x200000a6
    1704:	200000ae 	.word	0x200000ae
    1708:	00001332 	.word	0x00001332
    170c:	200000b8 	.word	0x200000b8
    1710:	20000370 	.word	0x20000370
    1714:	0000370a 	.word	0x0000370a
    1718:	200000a4 	.word	0x200000a4
    171c:	00001d6f 	.word	0x00001d6f
    1720:	200000b4 	.word	0x200000b4
    1724:	00002665 	.word	0x00002665
    1728:	200000b2 	.word	0x200000b2
    172c:	20000354 	.word	0x20000354
    1730:	00003624 	.word	0x00003624

00001734 <Cell_Balance>:
 * 
 * 
DATE			: 2016/06/24
*****************************************************************************/
void Cell_Balance(void)
{
    1734:	b510      	push	{r4, lr}
    if((nADC_CELL_MAX > VCELL_BALANCE_Open) && (nADC_CELL_MAX-nADC_CELL_MIN > VCELL_BALANCE_START))
    1736:	4b30      	ldr	r3, [pc, #192]	; (17f8 <Cell_Balance+0xc4>)
    1738:	881b      	ldrh	r3, [r3, #0]
    173a:	4a30      	ldr	r2, [pc, #192]	; (17fc <Cell_Balance+0xc8>)
    173c:	4293      	cmp	r3, r2
    173e:	d909      	bls.n	1754 <Cell_Balance+0x20>
    1740:	4a2f      	ldr	r2, [pc, #188]	; (1800 <Cell_Balance+0xcc>)
    1742:	8812      	ldrh	r2, [r2, #0]
    1744:	1a9a      	subs	r2, r3, r2
    1746:	2aa4      	cmp	r2, #164	; 0xa4
    1748:	dd04      	ble.n	1754 <Cell_Balance+0x20>
    {
        afe_flags.val.afe_CellBalance = 1;  //开启均衡标志
    174a:	492e      	ldr	r1, [pc, #184]	; (1804 <Cell_Balance+0xd0>)
    174c:	7848      	ldrb	r0, [r1, #1]
    174e:	2240      	movs	r2, #64	; 0x40
    1750:	4302      	orrs	r2, r0
    1752:	704a      	strb	r2, [r1, #1]
    }
    //关闭均衡状态：最高电压小于关闭电压4.0V、压差小于结束压差、处于放电状态
    if((nADC_CELL_MAX < VCELL_BALANCE_Close) 
    1754:	4a2c      	ldr	r2, [pc, #176]	; (1808 <Cell_Balance+0xd4>)
    1756:	4293      	cmp	r3, r2
    1758:	d908      	bls.n	176c <Cell_Balance+0x38>
        || ((nADC_CELL_MAX-nADC_CELL_MIN) < VCELL_BALANCE_END)
    175a:	4a29      	ldr	r2, [pc, #164]	; (1800 <Cell_Balance+0xcc>)
    175c:	8812      	ldrh	r2, [r2, #0]
    175e:	1a9b      	subs	r3, r3, r2
    1760:	2b51      	cmp	r3, #81	; 0x51
    1762:	dd03      	ble.n	176c <Cell_Balance+0x38>
        ||(sys_states.val.sys_dch_state == 1) )
    1764:	4b29      	ldr	r3, [pc, #164]	; (180c <Cell_Balance+0xd8>)
    1766:	781b      	ldrb	r3, [r3, #0]
    1768:	071b      	lsls	r3, r3, #28
    176a:	d504      	bpl.n	1776 <Cell_Balance+0x42>
    {
        afe_flags.val.afe_CellBalance = 0;  //关闭均衡标志
    176c:	4a25      	ldr	r2, [pc, #148]	; (1804 <Cell_Balance+0xd0>)
    176e:	7853      	ldrb	r3, [r2, #1]
    1770:	2140      	movs	r1, #64	; 0x40
    1772:	438b      	bics	r3, r1
    1774:	7053      	strb	r3, [r2, #1]
    }
    if(afe_flags.val.afe_CellBalance == 1)
    1776:	4b23      	ldr	r3, [pc, #140]	; (1804 <Cell_Balance+0xd0>)
    1778:	785b      	ldrb	r3, [r3, #1]
    177a:	065b      	lsls	r3, r3, #25
    177c:	d539      	bpl.n	17f2 <Cell_Balance+0xbe>
    {
        Balanc_index ++;
    177e:	4a24      	ldr	r2, [pc, #144]	; (1810 <Cell_Balance+0xdc>)
    1780:	7813      	ldrb	r3, [r2, #0]
    1782:	3301      	adds	r3, #1
    1784:	b2db      	uxtb	r3, r3
    1786:	7013      	strb	r3, [r2, #0]
        if(Balanc_index < 25) //关均衡。判断电压
    1788:	7813      	ldrb	r3, [r2, #0]
    178a:	b2db      	uxtb	r3, r3
    178c:	2b18      	cmp	r3, #24
    178e:	d809      	bhi.n	17a4 <Cell_Balance+0x70>
        {
            Cells_Bal_Close();
    1790:	4b20      	ldr	r3, [pc, #128]	; (1814 <Cell_Balance+0xe0>)
    1792:	4798      	blx	r3
            if(Balanc_index >20)
    1794:	4b1e      	ldr	r3, [pc, #120]	; (1810 <Cell_Balance+0xdc>)
    1796:	781b      	ldrb	r3, [r3, #0]
    1798:	b2db      	uxtb	r3, r3
    179a:	2b14      	cmp	r3, #20
    179c:	d92b      	bls.n	17f6 <Cell_Balance+0xc2>
            {
                Cells_Bal_Judge();// CELL BALANCE
    179e:	4b1e      	ldr	r3, [pc, #120]	; (1818 <Cell_Balance+0xe4>)
    17a0:	4798      	blx	r3
    17a2:	e028      	b.n	17f6 <Cell_Balance+0xc2>
            }
        }                
        else if ((Balanc_index < 75) )
    17a4:	4b1a      	ldr	r3, [pc, #104]	; (1810 <Cell_Balance+0xdc>)
    17a6:	781b      	ldrb	r3, [r3, #0]
    17a8:	b2db      	uxtb	r3, r3
    17aa:	2b4a      	cmp	r3, #74	; 0x4a
    17ac:	d808      	bhi.n	17c0 <Cell_Balance+0x8c>
        {
            g_bal_state.VAL = g_bal_need.VAL & 0x5555; //关闭偶数位
    17ae:	4b1b      	ldr	r3, [pc, #108]	; (181c <Cell_Balance+0xe8>)
    17b0:	881a      	ldrh	r2, [r3, #0]
    17b2:	4b1b      	ldr	r3, [pc, #108]	; (1820 <Cell_Balance+0xec>)
    17b4:	4013      	ands	r3, r2
    17b6:	4a1b      	ldr	r2, [pc, #108]	; (1824 <Cell_Balance+0xf0>)
    17b8:	8013      	strh	r3, [r2, #0]
            Cells_Bal_Open();
    17ba:	4b1b      	ldr	r3, [pc, #108]	; (1828 <Cell_Balance+0xf4>)
    17bc:	4798      	blx	r3
    17be:	e01a      	b.n	17f6 <Cell_Balance+0xc2>
        }
        else if(Balanc_index > 80)
    17c0:	4b13      	ldr	r3, [pc, #76]	; (1810 <Cell_Balance+0xdc>)
    17c2:	781b      	ldrb	r3, [r3, #0]
    17c4:	b2db      	uxtb	r3, r3
    17c6:	2b50      	cmp	r3, #80	; 0x50
    17c8:	d910      	bls.n	17ec <Cell_Balance+0xb8>
        {
            g_bal_state.VAL = g_bal_need.VAL & 0xAAAA; //关闭奇数位
    17ca:	4b14      	ldr	r3, [pc, #80]	; (181c <Cell_Balance+0xe8>)
    17cc:	881a      	ldrh	r2, [r3, #0]
    17ce:	4b17      	ldr	r3, [pc, #92]	; (182c <Cell_Balance+0xf8>)
    17d0:	4013      	ands	r3, r2
    17d2:	4a14      	ldr	r2, [pc, #80]	; (1824 <Cell_Balance+0xf0>)
    17d4:	8013      	strh	r3, [r2, #0]
            Cells_Bal_Open();
    17d6:	4b14      	ldr	r3, [pc, #80]	; (1828 <Cell_Balance+0xf4>)
    17d8:	4798      	blx	r3
            if(Balanc_index >130)
    17da:	4b0d      	ldr	r3, [pc, #52]	; (1810 <Cell_Balance+0xdc>)
    17dc:	781b      	ldrb	r3, [r3, #0]
    17de:	b2db      	uxtb	r3, r3
    17e0:	2b82      	cmp	r3, #130	; 0x82
    17e2:	d908      	bls.n	17f6 <Cell_Balance+0xc2>
            {
                Balanc_index = 0;
    17e4:	2200      	movs	r2, #0
    17e6:	4b0a      	ldr	r3, [pc, #40]	; (1810 <Cell_Balance+0xdc>)
    17e8:	701a      	strb	r2, [r3, #0]
    17ea:	e004      	b.n	17f6 <Cell_Balance+0xc2>
            }
        }
        else
        {
            Cells_Bal_Close();
    17ec:	4b09      	ldr	r3, [pc, #36]	; (1814 <Cell_Balance+0xe0>)
    17ee:	4798      	blx	r3
    17f0:	e001      	b.n	17f6 <Cell_Balance+0xc2>
        }
                
    }
    else
    {
        Cells_Bal_Close();
    17f2:	4b08      	ldr	r3, [pc, #32]	; (1814 <Cell_Balance+0xe0>)
    17f4:	4798      	blx	r3
    }
}
    17f6:	bd10      	pop	{r4, pc}
    17f8:	20000340 	.word	0x20000340
    17fc:	000031eb 	.word	0x000031eb
    1800:	20000312 	.word	0x20000312
    1804:	2000037c 	.word	0x2000037c
    1808:	000030a2 	.word	0x000030a2
    180c:	200003a0 	.word	0x200003a0
    1810:	200000a9 	.word	0x200000a9
    1814:	0000071d 	.word	0x0000071d
    1818:	00000b8d 	.word	0x00000b8d
    181c:	20000348 	.word	0x20000348
    1820:	00005555 	.word	0x00005555
    1824:	20000344 	.word	0x20000344
    1828:	00000c41 	.word	0x00000c41
    182c:	ffffaaaa 	.word	0xffffaaaa

00001830 <PCB_Protect>:
NOTICE			: 独立的强制关闭类保护,只负责关闭,不负责打开,并置位相应保护标志位,这样不会容易逻辑混乱
DATE			: 2016/06/24
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
    1830:	4b12      	ldr	r3, [pc, #72]	; (187c <PCB_Protect+0x4c>)
    1832:	881b      	ldrh	r3, [r3, #0]
    1834:	2b6e      	cmp	r3, #110	; 0x6e
    1836:	d911      	bls.n	185c <PCB_Protect+0x2c>
	{
		soft_pcb_ot_cnt++;
    1838:	4b11      	ldr	r3, [pc, #68]	; (1880 <PCB_Protect+0x50>)
    183a:	781b      	ldrb	r3, [r3, #0]
    183c:	3301      	adds	r3, #1
    183e:	b2db      	uxtb	r3, r3
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    1840:	2b08      	cmp	r3, #8
    1842:	d802      	bhi.n	184a <PCB_Protect+0x1a>
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
	{
		soft_pcb_ot_cnt++;
    1844:	4a0e      	ldr	r2, [pc, #56]	; (1880 <PCB_Protect+0x50>)
    1846:	7013      	strb	r3, [r2, #0]
    1848:	e017      	b.n	187a <PCB_Protect+0x4a>
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
		{
			soft_pcb_ot_cnt =9; //保持2S位置,这样2S的--会刚好解除
    184a:	2209      	movs	r2, #9
    184c:	4b0c      	ldr	r3, [pc, #48]	; (1880 <PCB_Protect+0x50>)
    184e:	701a      	strb	r2, [r3, #0]
			sys_states.val.sys_pcb_ot_flag =1;
    1850:	4a0c      	ldr	r2, [pc, #48]	; (1884 <PCB_Protect+0x54>)
    1852:	7851      	ldrb	r1, [r2, #1]
    1854:	2320      	movs	r3, #32
    1856:	430b      	orrs	r3, r1
    1858:	7053      	strb	r3, [r2, #1]
    185a:	e00e      	b.n	187a <PCB_Protect+0x4a>
		}
	}
	else
	{
		if(nADC_TMONI_PCB_MAX <TEMP_PCB_PROTECT_CLEAR)
    185c:	2b54      	cmp	r3, #84	; 0x54
    185e:	d80c      	bhi.n	187a <PCB_Protect+0x4a>
		{
			if(soft_pcb_ot_cnt >0)
    1860:	4b07      	ldr	r3, [pc, #28]	; (1880 <PCB_Protect+0x50>)
    1862:	781b      	ldrb	r3, [r3, #0]
    1864:	2b00      	cmp	r3, #0
    1866:	d003      	beq.n	1870 <PCB_Protect+0x40>
			{
				soft_pcb_ot_cnt--;
    1868:	3b01      	subs	r3, #1
    186a:	4a05      	ldr	r2, [pc, #20]	; (1880 <PCB_Protect+0x50>)
    186c:	7013      	strb	r3, [r2, #0]
    186e:	e004      	b.n	187a <PCB_Protect+0x4a>
			}
			else
			{
				sys_states.val.sys_pcb_ot_flag =0;
    1870:	4a04      	ldr	r2, [pc, #16]	; (1884 <PCB_Protect+0x54>)
    1872:	7853      	ldrb	r3, [r2, #1]
    1874:	2120      	movs	r1, #32
    1876:	438b      	bics	r3, r1
    1878:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    187a:	4770      	bx	lr
    187c:	20000380 	.word	0x20000380
    1880:	200000b0 	.word	0x200000b0
    1884:	200003a0 	.word	0x200003a0

00001888 <AFE_Control>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void AFE_Control(void)
{
    1888:	b510      	push	{r4, lr}
	HardwareProtection();//硬件保护
    188a:	4b05      	ldr	r3, [pc, #20]	; (18a0 <AFE_Control+0x18>)
    188c:	4798      	blx	r3
	SoftwareProtection();//软件保护
    188e:	4b05      	ldr	r3, [pc, #20]	; (18a4 <AFE_Control+0x1c>)
    1890:	4798      	blx	r3
	SoftMeansureControl(); //软件采集保护
    1892:	4b05      	ldr	r3, [pc, #20]	; (18a8 <AFE_Control+0x20>)
    1894:	4798      	blx	r3

	Cell_Balance(); //均衡
    1896:	4b05      	ldr	r3, [pc, #20]	; (18ac <AFE_Control+0x24>)
    1898:	4798      	blx	r3
	//一切都正常,但是PCB过温了,说明可能出现了反接,充放电管都关闭,直到温度降低回85℃
	PCB_Protect();
    189a:	4b05      	ldr	r3, [pc, #20]	; (18b0 <AFE_Control+0x28>)
    189c:	4798      	blx	r3
}
    189e:	bd10      	pop	{r4, pc}
    18a0:	00001341 	.word	0x00001341
    18a4:	000013f1 	.word	0x000013f1
    18a8:	00001601 	.word	0x00001601
    18ac:	00001735 	.word	0x00001735
    18b0:	00001831 	.word	0x00001831

000018b4 <VbatToSoc>:
OUTPUT			: 容量值
NOTICE			: 折半查表
DATE			: 2016/06/27
*****************************************************************************/
uint8_t VbatToSoc(uint16_t vbat_val)
{
    18b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    18b6:	1e04      	subs	r4, r0, #0
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出

		if(vbat_val == Cell_volt[mid])
    18b8:	4b10      	ldr	r3, [pc, #64]	; (18fc <VbatToSoc+0x48>)
    18ba:	429c      	cmp	r4, r3
    18bc:	d01a      	beq.n	18f4 <VbatToSoc+0x40>
    18be:	2032      	movs	r0, #50	; 0x32
    18c0:	2165      	movs	r1, #101	; 0x65
    18c2:	2200      	movs	r2, #0
    18c4:	4e0e      	ldr	r6, [pc, #56]	; (1900 <VbatToSoc+0x4c>)
    18c6:	25ff      	movs	r5, #255	; 0xff
    18c8:	e00c      	b.n	18e4 <VbatToSoc+0x30>
	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    18ca:	1853      	adds	r3, r2, r1
    18cc:	0fd8      	lsrs	r0, r3, #31
    18ce:	18c3      	adds	r3, r0, r3
    18d0:	105b      	asrs	r3, r3, #1
    18d2:	b2d8      	uxtb	r0, r3

		if(vbat_val == Cell_volt[mid])
    18d4:	402b      	ands	r3, r5
    18d6:	005b      	lsls	r3, r3, #1
    18d8:	5b9b      	ldrh	r3, [r3, r6]
    18da:	42a3      	cmp	r3, r4
    18dc:	d00d      	beq.n	18fa <VbatToSoc+0x46>
		{break;}    // 索引到刚好相等的值，则马上返回
		if(high - low == 1)
    18de:	1a8f      	subs	r7, r1, r2
    18e0:	2f01      	cmp	r7, #1
    18e2:	d009      	beq.n	18f8 <VbatToSoc+0x44>
		{
			mid = low;                 // 由于不是精确查找，若在小区间内，取小值
			break;
		}
		if(vbat_val < Cell_volt[mid])
    18e4:	429c      	cmp	r4, r3
    18e6:	d301      	bcc.n	18ec <VbatToSoc+0x38>
    18e8:	0002      	movs	r2, r0
    18ea:	e000      	b.n	18ee <VbatToSoc+0x3a>
    18ec:	0001      	movs	r1, r0
{

	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
    18ee:	4291      	cmp	r1, r2
    18f0:	d8eb      	bhi.n	18ca <VbatToSoc+0x16>
    18f2:	e002      	b.n	18fa <VbatToSoc+0x46>
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    18f4:	2032      	movs	r0, #50	; 0x32
    18f6:	e000      	b.n	18fa <VbatToSoc+0x46>
    18f8:	0010      	movs	r0, r2
		else
		{low = mid;}
	}

	return mid;
}
    18fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18fc:	00000e66 	.word	0x00000e66
    1900:	000053d4 	.word	0x000053d4

00001904 <Cap_Update_Check>:
OUTPUT			: None
NOTICE			: 不在充电放电超过一定时间进行电压补偿
DATE			: 2016/06/24
*****************************************************************************/
void Cap_Update_Check(void)
{
    1904:	b570      	push	{r4, r5, r6, lr}
	uint16_t vbat_sub =0;
	uint8_t new_cap_rate;
	uint32_t deta_cap_rate,new_cap_rate2;
	uint32_t capacity_volt;
	//    ULONG temp2 = 0;                //同时修正soc值20161009zzysoc1
	if((nADC_CURRENT <CUR_CHG_01C)&&(nADC_CURRENT >CUR_DCH_01C))
    1906:	4bbc      	ldr	r3, [pc, #752]	; (1bf8 <Cap_Update_Check+0x2f4>)
    1908:	881b      	ldrh	r3, [r3, #0]
    190a:	33b5      	adds	r3, #181	; 0xb5
    190c:	b29b      	uxth	r3, r3
    190e:	22b5      	movs	r2, #181	; 0xb5
    1910:	0052      	lsls	r2, r2, #1
    1912:	4293      	cmp	r3, r2
    1914:	d85b      	bhi.n	19ce <Cap_Update_Check+0xca>
	{
		sys_flags.val.cap_update_end_flag =0;
    1916:	4ab9      	ldr	r2, [pc, #740]	; (1bfc <Cap_Update_Check+0x2f8>)
    1918:	7853      	ldrb	r3, [r2, #1]
    191a:	2110      	movs	r1, #16
    191c:	438b      	bics	r3, r1
    191e:	7053      	strb	r3, [r2, #1]
		cap_update_reload_cnt =0;
    1920:	2200      	movs	r2, #0
    1922:	4bb7      	ldr	r3, [pc, #732]	; (1c00 <Cap_Update_Check+0x2fc>)
    1924:	701a      	strb	r2, [r3, #0]
		if(vbat_1min_delay ==0)
    1926:	4bb7      	ldr	r3, [pc, #732]	; (1c04 <Cap_Update_Check+0x300>)
    1928:	881b      	ldrh	r3, [r3, #0]
    192a:	2b00      	cmp	r3, #0
    192c:	d12c      	bne.n	1988 <Cap_Update_Check+0x84>
		{
			vbat_1min_last_val = Total_VBAT;
    192e:	4bb6      	ldr	r3, [pc, #728]	; (1c08 <Cap_Update_Check+0x304>)
    1930:	8818      	ldrh	r0, [r3, #0]
    1932:	4bb6      	ldr	r3, [pc, #728]	; (1c0c <Cap_Update_Check+0x308>)
    1934:	8018      	strh	r0, [r3, #0]
			vbat_1min_delay++;
    1936:	3201      	adds	r2, #1
    1938:	4bb2      	ldr	r3, [pc, #712]	; (1c04 <Cap_Update_Check+0x300>)
    193a:	801a      	strh	r2, [r3, #0]
			//电压查表
			capacity_volt = (uint32_t)Total_VBAT*5000/16384;
			new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    193c:	4bb4      	ldr	r3, [pc, #720]	; (1c10 <Cap_Update_Check+0x30c>)
    193e:	4358      	muls	r0, r3
    1940:	0b80      	lsrs	r0, r0, #14
    1942:	4bb4      	ldr	r3, [pc, #720]	; (1c14 <Cap_Update_Check+0x310>)
    1944:	4798      	blx	r3
			//电压查表一次,估计误差值,10分钟/误差值等于更新时间
			if(new_cap_rate>g_sys_cap.val.re_cap_rate)
    1946:	4bb4      	ldr	r3, [pc, #720]	; (1c18 <Cap_Update_Check+0x314>)
    1948:	7c9b      	ldrb	r3, [r3, #18]
    194a:	b2db      	uxtb	r3, r3
    194c:	4298      	cmp	r0, r3
    194e:	d905      	bls.n	195c <Cap_Update_Check+0x58>
			{
				deta_time_val = new_cap_rate - g_sys_cap.val.re_cap_rate;
    1950:	4bb1      	ldr	r3, [pc, #708]	; (1c18 <Cap_Update_Check+0x314>)
    1952:	7c9b      	ldrb	r3, [r3, #18]
    1954:	1ac0      	subs	r0, r0, r3
    1956:	4bb1      	ldr	r3, [pc, #708]	; (1c1c <Cap_Update_Check+0x318>)
    1958:	8018      	strh	r0, [r3, #0]
    195a:	e004      	b.n	1966 <Cap_Update_Check+0x62>
			}
			else
			{
				deta_time_val = g_sys_cap.val.re_cap_rate - new_cap_rate;
    195c:	4bae      	ldr	r3, [pc, #696]	; (1c18 <Cap_Update_Check+0x314>)
    195e:	7c9b      	ldrb	r3, [r3, #18]
    1960:	1a18      	subs	r0, r3, r0
    1962:	4bae      	ldr	r3, [pc, #696]	; (1c1c <Cap_Update_Check+0x318>)
    1964:	8018      	strh	r0, [r3, #0]
			}
			if(deta_time_val != 0)
    1966:	4bad      	ldr	r3, [pc, #692]	; (1c1c <Cap_Update_Check+0x318>)
    1968:	8819      	ldrh	r1, [r3, #0]
    196a:	2900      	cmp	r1, #0
    196c:	d008      	beq.n	1980 <Cap_Update_Check+0x7c>
			{
				deta_time_val *= deta_time_val;
				deta_time_val = 2400/deta_time_val;
    196e:	4349      	muls	r1, r1
    1970:	b289      	uxth	r1, r1
    1972:	2096      	movs	r0, #150	; 0x96
    1974:	0100      	lsls	r0, r0, #4
    1976:	4baa      	ldr	r3, [pc, #680]	; (1c20 <Cap_Update_Check+0x31c>)
    1978:	4798      	blx	r3
    197a:	4ba8      	ldr	r3, [pc, #672]	; (1c1c <Cap_Update_Check+0x318>)
    197c:	8018      	strh	r0, [r3, #0]
    197e:	e039      	b.n	19f4 <Cap_Update_Check+0xf0>
			}
			else
			{
				deta_time_val = 120;
    1980:	2278      	movs	r2, #120	; 0x78
    1982:	4ba6      	ldr	r3, [pc, #664]	; (1c1c <Cap_Update_Check+0x318>)
    1984:	801a      	strh	r2, [r3, #0]
    1986:	e035      	b.n	19f4 <Cap_Update_Check+0xf0>
			}
		}
		else
		{
			vbat_1min_delay++;
    1988:	3301      	adds	r3, #1
    198a:	b29b      	uxth	r3, r3
    198c:	4a9d      	ldr	r2, [pc, #628]	; (1c04 <Cap_Update_Check+0x300>)
    198e:	8013      	strh	r3, [r2, #0]
			if(vbat_1min_delay > deta_time_val)
    1990:	4aa2      	ldr	r2, [pc, #648]	; (1c1c <Cap_Update_Check+0x318>)
    1992:	8812      	ldrh	r2, [r2, #0]
    1994:	429a      	cmp	r2, r3
    1996:	d22d      	bcs.n	19f4 <Cap_Update_Check+0xf0>
			{
				if(Total_VBAT > vbat_1min_last_val)
    1998:	4b9b      	ldr	r3, [pc, #620]	; (1c08 <Cap_Update_Check+0x304>)
    199a:	881a      	ldrh	r2, [r3, #0]
    199c:	4b9b      	ldr	r3, [pc, #620]	; (1c0c <Cap_Update_Check+0x308>)
    199e:	881b      	ldrh	r3, [r3, #0]
    19a0:	429a      	cmp	r2, r3
    19a2:	d902      	bls.n	19aa <Cap_Update_Check+0xa6>
				{
					vbat_sub = Total_VBAT - vbat_1min_last_val;
    19a4:	1ad3      	subs	r3, r2, r3
    19a6:	b29b      	uxth	r3, r3
    19a8:	e001      	b.n	19ae <Cap_Update_Check+0xaa>
				}
				else
				{
					vbat_sub = vbat_1min_last_val - Total_VBAT;
    19aa:	1a9b      	subs	r3, r3, r2
    19ac:	b29b      	uxth	r3, r3
				}
				if(vbat_sub < VBAT_SOC_UPDATE)
    19ae:	22f4      	movs	r2, #244	; 0xf4
    19b0:	32ff      	adds	r2, #255	; 0xff
    19b2:	4293      	cmp	r3, r2
    19b4:	d807      	bhi.n	19c6 <Cap_Update_Check+0xc2>
				{
					sys_flags.val.re_cap_update_flag = true;
    19b6:	4a91      	ldr	r2, [pc, #580]	; (1bfc <Cap_Update_Check+0x2f8>)
    19b8:	7851      	ldrb	r1, [r2, #1]
    19ba:	2302      	movs	r3, #2
    19bc:	430b      	orrs	r3, r1
    19be:	7053      	strb	r3, [r2, #1]
					stop_cap_update_val =1;
    19c0:	2201      	movs	r2, #1
    19c2:	4b98      	ldr	r3, [pc, #608]	; (1c24 <Cap_Update_Check+0x320>)
    19c4:	701a      	strb	r2, [r3, #0]
				}
				vbat_1min_delay =0;
    19c6:	2200      	movs	r2, #0
    19c8:	4b8e      	ldr	r3, [pc, #568]	; (1c04 <Cap_Update_Check+0x300>)
    19ca:	801a      	strh	r2, [r3, #0]
    19cc:	e012      	b.n	19f4 <Cap_Update_Check+0xf0>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    19ce:	4b8c      	ldr	r3, [pc, #560]	; (1c00 <Cap_Update_Check+0x2fc>)
    19d0:	781b      	ldrb	r3, [r3, #0]
    19d2:	3301      	adds	r3, #1
    19d4:	b2db      	uxtb	r3, r3
		if(cap_update_reload_cnt >3)
    19d6:	2b03      	cmp	r3, #3
    19d8:	d802      	bhi.n	19e0 <Cap_Update_Check+0xdc>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    19da:	4a89      	ldr	r2, [pc, #548]	; (1c00 <Cap_Update_Check+0x2fc>)
    19dc:	7013      	strb	r3, [r2, #0]
    19de:	e009      	b.n	19f4 <Cap_Update_Check+0xf0>
		if(cap_update_reload_cnt >3)
		{
			cap_update_reload_cnt =0;
    19e0:	2300      	movs	r3, #0
    19e2:	4a87      	ldr	r2, [pc, #540]	; (1c00 <Cap_Update_Check+0x2fc>)
    19e4:	7013      	strb	r3, [r2, #0]
			vbat_1min_delay =0;
    19e6:	4a87      	ldr	r2, [pc, #540]	; (1c04 <Cap_Update_Check+0x300>)
    19e8:	8013      	strh	r3, [r2, #0]
			sys_flags.val.cap_update_end_flag =1;
    19ea:	4a84      	ldr	r2, [pc, #528]	; (1bfc <Cap_Update_Check+0x2f8>)
    19ec:	7851      	ldrb	r1, [r2, #1]
    19ee:	2310      	movs	r3, #16
    19f0:	430b      	orrs	r3, r1
    19f2:	7053      	strb	r3, [r2, #1]
	}
	
	
	// 20160722新增 充放电补偿
	//3.2V末端校准,5% 3.8V 10%
	if(nADC_TMONI_BAT_MIN >10)
    19f4:	4b8c      	ldr	r3, [pc, #560]	; (1c28 <Cap_Update_Check+0x324>)
    19f6:	881b      	ldrh	r3, [r3, #0]
    19f8:	2b0a      	cmp	r3, #10
    19fa:	d800      	bhi.n	19fe <Cap_Update_Check+0xfa>
    19fc:	e09d      	b.n	1b3a <Cap_Update_Check+0x236>
	{
		if((nADC_CURRENT <CUR_DCH_01C)&&(nADC_CURRENT>CUR_DCH_02C))
    19fe:	4b7e      	ldr	r3, [pc, #504]	; (1bf8 <Cap_Update_Check+0x2f4>)
    1a00:	881c      	ldrh	r4, [r3, #0]
    1a02:	4b8a      	ldr	r3, [pc, #552]	; (1c2c <Cap_Update_Check+0x328>)
    1a04:	18e3      	adds	r3, r4, r3
    1a06:	b29b      	uxth	r3, r3
    1a08:	229f      	movs	r2, #159	; 0x9f
    1a0a:	00d2      	lsls	r2, r2, #3
    1a0c:	4293      	cmp	r3, r2
    1a0e:	d84f      	bhi.n	1ab0 <Cap_Update_Check+0x1ac>
		{
			if(dch_delay ==0)
    1a10:	4b87      	ldr	r3, [pc, #540]	; (1c30 <Cap_Update_Check+0x32c>)
    1a12:	781b      	ldrb	r3, [r3, #0]
    1a14:	2b00      	cmp	r3, #0
    1a16:	d107      	bne.n	1a28 <Cap_Update_Check+0x124>
			{
				vbat_10s_last_val = Total_VBAT;
    1a18:	4b7b      	ldr	r3, [pc, #492]	; (1c08 <Cap_Update_Check+0x304>)
    1a1a:	881a      	ldrh	r2, [r3, #0]
    1a1c:	4b85      	ldr	r3, [pc, #532]	; (1c34 <Cap_Update_Check+0x330>)
    1a1e:	801a      	strh	r2, [r3, #0]
			}
			dch_delay++;
    1a20:	2201      	movs	r2, #1
    1a22:	4b83      	ldr	r3, [pc, #524]	; (1c30 <Cap_Update_Check+0x32c>)
    1a24:	701a      	strb	r2, [r3, #0]
    1a26:	e046      	b.n	1ab6 <Cap_Update_Check+0x1b2>
    1a28:	3301      	adds	r3, #1
    1a2a:	b2db      	uxtb	r3, r3
    1a2c:	4a80      	ldr	r2, [pc, #512]	; (1c30 <Cap_Update_Check+0x32c>)
    1a2e:	7013      	strb	r3, [r2, #0]
			if(dch_delay >CAP_10S_DELAY)
    1a30:	2b28      	cmp	r3, #40	; 0x28
    1a32:	d940      	bls.n	1ab6 <Cap_Update_Check+0x1b2>
			{
				if(vbat_10s_last_val > Total_VBAT)
    1a34:	4b7f      	ldr	r3, [pc, #508]	; (1c34 <Cap_Update_Check+0x330>)
    1a36:	881b      	ldrh	r3, [r3, #0]
    1a38:	4a73      	ldr	r2, [pc, #460]	; (1c08 <Cap_Update_Check+0x304>)
    1a3a:	8812      	ldrh	r2, [r2, #0]
    1a3c:	4293      	cmp	r3, r2
    1a3e:	d933      	bls.n	1aa8 <Cap_Update_Check+0x1a4>
				{
					vbat_sub = vbat_10s_last_val - Total_VBAT;
					if(vbat_sub<VBAT_SOC_UPDATE)
    1a40:	1a9b      	subs	r3, r3, r2
    1a42:	b29b      	uxth	r3, r3
    1a44:	21f4      	movs	r1, #244	; 0xf4
    1a46:	31ff      	adds	r1, #255	; 0xff
    1a48:	428b      	cmp	r3, r1
    1a4a:	d82d      	bhi.n	1aa8 <Cap_Update_Check+0x1a4>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    1a4c:	4d70      	ldr	r5, [pc, #448]	; (1c10 <Cap_Update_Check+0x30c>)
    1a4e:	436a      	muls	r2, r5
    1a50:	0b95      	lsrs	r5, r2, #14
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    1a52:	b2a8      	uxth	r0, r5
    1a54:	4b6f      	ldr	r3, [pc, #444]	; (1c14 <Cap_Update_Check+0x310>)
    1a56:	4798      	blx	r3
						if(capacity_volt<3200)
    1a58:	4b77      	ldr	r3, [pc, #476]	; (1c38 <Cap_Update_Check+0x334>)
    1a5a:	429d      	cmp	r5, r3
    1a5c:	d812      	bhi.n	1a84 <Cap_Update_Check+0x180>
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-5))&&(g_sys_cap.val.re_cap_rate>5))
    1a5e:	4b6e      	ldr	r3, [pc, #440]	; (1c18 <Cap_Update_Check+0x314>)
    1a60:	7c9b      	ldrb	r3, [r3, #18]
    1a62:	3b05      	subs	r3, #5
    1a64:	4298      	cmp	r0, r3
    1a66:	d21f      	bcs.n	1aa8 <Cap_Update_Check+0x1a4>
    1a68:	4b6b      	ldr	r3, [pc, #428]	; (1c18 <Cap_Update_Check+0x314>)
    1a6a:	7c9b      	ldrb	r3, [r3, #18]
    1a6c:	b2db      	uxtb	r3, r3
    1a6e:	2b05      	cmp	r3, #5
    1a70:	d91a      	bls.n	1aa8 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    1a72:	4a62      	ldr	r2, [pc, #392]	; (1bfc <Cap_Update_Check+0x2f8>)
    1a74:	7851      	ldrb	r1, [r2, #1]
    1a76:	2302      	movs	r3, #2
    1a78:	430b      	orrs	r3, r1
    1a7a:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =5;
    1a7c:	2205      	movs	r2, #5
    1a7e:	4b69      	ldr	r3, [pc, #420]	; (1c24 <Cap_Update_Check+0x320>)
    1a80:	701a      	strb	r2, [r3, #0]
    1a82:	e011      	b.n	1aa8 <Cap_Update_Check+0x1a4>
							}
						}
						else
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    1a84:	4b64      	ldr	r3, [pc, #400]	; (1c18 <Cap_Update_Check+0x314>)
    1a86:	7c9b      	ldrb	r3, [r3, #18]
    1a88:	3b0f      	subs	r3, #15
    1a8a:	4298      	cmp	r0, r3
    1a8c:	d20c      	bcs.n	1aa8 <Cap_Update_Check+0x1a4>
    1a8e:	4b62      	ldr	r3, [pc, #392]	; (1c18 <Cap_Update_Check+0x314>)
    1a90:	7c9b      	ldrb	r3, [r3, #18]
    1a92:	b2db      	uxtb	r3, r3
    1a94:	2b0f      	cmp	r3, #15
    1a96:	d907      	bls.n	1aa8 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    1a98:	4a58      	ldr	r2, [pc, #352]	; (1bfc <Cap_Update_Check+0x2f8>)
    1a9a:	7851      	ldrb	r1, [r2, #1]
    1a9c:	2302      	movs	r3, #2
    1a9e:	430b      	orrs	r3, r1
    1aa0:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =15;
    1aa2:	220f      	movs	r2, #15
    1aa4:	4b5f      	ldr	r3, [pc, #380]	; (1c24 <Cap_Update_Check+0x320>)
    1aa6:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
				dch_delay =0;
    1aa8:	2200      	movs	r2, #0
    1aaa:	4b61      	ldr	r3, [pc, #388]	; (1c30 <Cap_Update_Check+0x32c>)
    1aac:	701a      	strb	r2, [r3, #0]
    1aae:	e002      	b.n	1ab6 <Cap_Update_Check+0x1b2>
			}
		}
		else
		{
			dch_delay =0;
    1ab0:	2200      	movs	r2, #0
    1ab2:	4b5f      	ldr	r3, [pc, #380]	; (1c30 <Cap_Update_Check+0x32c>)
    1ab4:	701a      	strb	r2, [r3, #0]
		}
		
		
		if((nADC_CURRENT >CUR_CHG_01C)&&(nADC_CURRENT<CUR_CHG_02C))
    1ab6:	3cb7      	subs	r4, #183	; 0xb7
    1ab8:	b2a4      	uxth	r4, r4
    1aba:	239f      	movs	r3, #159	; 0x9f
    1abc:	00db      	lsls	r3, r3, #3
    1abe:	429c      	cmp	r4, r3
    1ac0:	d838      	bhi.n	1b34 <Cap_Update_Check+0x230>
		{
			if(chg_delay ==0)
    1ac2:	4b5e      	ldr	r3, [pc, #376]	; (1c3c <Cap_Update_Check+0x338>)
    1ac4:	781b      	ldrb	r3, [r3, #0]
    1ac6:	2b00      	cmp	r3, #0
    1ac8:	d107      	bne.n	1ada <Cap_Update_Check+0x1d6>
			{
				vbat_10s_last_val = Total_VBAT;
    1aca:	4b4f      	ldr	r3, [pc, #316]	; (1c08 <Cap_Update_Check+0x304>)
    1acc:	881a      	ldrh	r2, [r3, #0]
    1ace:	4b59      	ldr	r3, [pc, #356]	; (1c34 <Cap_Update_Check+0x330>)
    1ad0:	801a      	strh	r2, [r3, #0]
			}
			chg_delay++;
    1ad2:	2201      	movs	r2, #1
    1ad4:	4b59      	ldr	r3, [pc, #356]	; (1c3c <Cap_Update_Check+0x338>)
    1ad6:	701a      	strb	r2, [r3, #0]
    1ad8:	e02f      	b.n	1b3a <Cap_Update_Check+0x236>
    1ada:	3301      	adds	r3, #1
    1adc:	b2db      	uxtb	r3, r3
    1ade:	4a57      	ldr	r2, [pc, #348]	; (1c3c <Cap_Update_Check+0x338>)
    1ae0:	7013      	strb	r3, [r2, #0]
			if(chg_delay >CAP_10S_DELAY)
    1ae2:	2b28      	cmp	r3, #40	; 0x28
    1ae4:	d929      	bls.n	1b3a <Cap_Update_Check+0x236>
			{
				if(vbat_10s_last_val< Total_VBAT)
    1ae6:	4b53      	ldr	r3, [pc, #332]	; (1c34 <Cap_Update_Check+0x330>)
    1ae8:	881b      	ldrh	r3, [r3, #0]
    1aea:	4a47      	ldr	r2, [pc, #284]	; (1c08 <Cap_Update_Check+0x304>)
    1aec:	8812      	ldrh	r2, [r2, #0]
    1aee:	4293      	cmp	r3, r2
    1af0:	d21c      	bcs.n	1b2c <Cap_Update_Check+0x228>
				{
					vbat_sub = Total_VBAT - vbat_10s_last_val;
					if(vbat_sub<VBAT_SOC_UPDATE)
    1af2:	1ad3      	subs	r3, r2, r3
    1af4:	b29b      	uxth	r3, r3
    1af6:	21f4      	movs	r1, #244	; 0xf4
    1af8:	31ff      	adds	r1, #255	; 0xff
    1afa:	428b      	cmp	r3, r1
    1afc:	d816      	bhi.n	1b2c <Cap_Update_Check+0x228>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    1afe:	4844      	ldr	r0, [pc, #272]	; (1c10 <Cap_Update_Check+0x30c>)
    1b00:	4350      	muls	r0, r2
    1b02:	0b80      	lsrs	r0, r0, #14
    1b04:	4b43      	ldr	r3, [pc, #268]	; (1c14 <Cap_Update_Check+0x310>)
    1b06:	4798      	blx	r3
						if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    1b08:	4b43      	ldr	r3, [pc, #268]	; (1c18 <Cap_Update_Check+0x314>)
    1b0a:	7c9b      	ldrb	r3, [r3, #18]
    1b0c:	3b0f      	subs	r3, #15
    1b0e:	4298      	cmp	r0, r3
    1b10:	d20c      	bcs.n	1b2c <Cap_Update_Check+0x228>
    1b12:	4b41      	ldr	r3, [pc, #260]	; (1c18 <Cap_Update_Check+0x314>)
    1b14:	7c9b      	ldrb	r3, [r3, #18]
    1b16:	b2db      	uxtb	r3, r3
    1b18:	2b0f      	cmp	r3, #15
    1b1a:	d907      	bls.n	1b2c <Cap_Update_Check+0x228>
						{
							sys_flags.val.re_cap_update_flag = true;
    1b1c:	4a37      	ldr	r2, [pc, #220]	; (1bfc <Cap_Update_Check+0x2f8>)
    1b1e:	7851      	ldrb	r1, [r2, #1]
    1b20:	2302      	movs	r3, #2
    1b22:	430b      	orrs	r3, r1
    1b24:	7053      	strb	r3, [r2, #1]
							stop_cap_update_val =15;
    1b26:	220f      	movs	r2, #15
    1b28:	4b3e      	ldr	r3, [pc, #248]	; (1c24 <Cap_Update_Check+0x320>)
    1b2a:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				chg_delay =0;
    1b2c:	2200      	movs	r2, #0
    1b2e:	4b43      	ldr	r3, [pc, #268]	; (1c3c <Cap_Update_Check+0x338>)
    1b30:	701a      	strb	r2, [r3, #0]
    1b32:	e002      	b.n	1b3a <Cap_Update_Check+0x236>
			}
		}
		else
		{
			chg_delay =0;
    1b34:	2200      	movs	r2, #0
    1b36:	4b41      	ldr	r3, [pc, #260]	; (1c3c <Cap_Update_Check+0x338>)
    1b38:	701a      	strb	r2, [r3, #0]
		}
	}
	
	//假如出现电压补偿,那么进行补偿
	//最短1分钟一次电压补偿,补偿值是电量差/4，但是不低于1%
	if(sys_flags.val.re_cap_update_flag == true)
    1b3a:	4b30      	ldr	r3, [pc, #192]	; (1bfc <Cap_Update_Check+0x2f8>)
    1b3c:	785b      	ldrb	r3, [r3, #1]
    1b3e:	079b      	lsls	r3, r3, #30
    1b40:	d558      	bpl.n	1bf4 <Cap_Update_Check+0x2f0>
	{
		//电压查表
		capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    1b42:	4b31      	ldr	r3, [pc, #196]	; (1c08 <Cap_Update_Check+0x304>)
		new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    1b44:	8818      	ldrh	r0, [r3, #0]
    1b46:	4b32      	ldr	r3, [pc, #200]	; (1c10 <Cap_Update_Check+0x30c>)
    1b48:	4358      	muls	r0, r3
    1b4a:	0b80      	lsrs	r0, r0, #14
    1b4c:	4b31      	ldr	r3, [pc, #196]	; (1c14 <Cap_Update_Check+0x310>)
    1b4e:	4798      	blx	r3
    1b50:	0002      	movs	r2, r0

		sys_flags.val.cap_update_end_flag = 1; //如果不清0,说明容量补偿完毕
    1b52:	492a      	ldr	r1, [pc, #168]	; (1bfc <Cap_Update_Check+0x2f8>)
    1b54:	784c      	ldrb	r4, [r1, #1]
    1b56:	2310      	movs	r3, #16
    1b58:	4323      	orrs	r3, r4
    1b5a:	704b      	strb	r3, [r1, #1]

		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
    1b5c:	4b2e      	ldr	r3, [pc, #184]	; (1c18 <Cap_Update_Check+0x314>)
    1b5e:	7c9b      	ldrb	r3, [r3, #18]
    1b60:	4930      	ldr	r1, [pc, #192]	; (1c24 <Cap_Update_Check+0x320>)
    1b62:	7809      	ldrb	r1, [r1, #0]
    1b64:	1ac3      	subs	r3, r0, r3
    1b66:	428b      	cmp	r3, r1
    1b68:	dd1a      	ble.n	1ba0 <Cap_Update_Check+0x29c>
    1b6a:	4b2b      	ldr	r3, [pc, #172]	; (1c18 <Cap_Update_Check+0x314>)
    1b6c:	7c9b      	ldrb	r3, [r3, #18]
    1b6e:	b2db      	uxtb	r3, r3
    1b70:	4298      	cmp	r0, r3
    1b72:	d915      	bls.n	1ba0 <Cap_Update_Check+0x29c>
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
    1b74:	4b28      	ldr	r3, [pc, #160]	; (1c18 <Cap_Update_Check+0x314>)
    1b76:	7c9b      	ldrb	r3, [r3, #18]
    1b78:	1ac3      	subs	r3, r0, r3
			deta_cap_rate>>=2;
    1b7a:	089b      	lsrs	r3, r3, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    1b7c:	d005      	beq.n	1b8a <Cap_Update_Check+0x286>
		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    1b7e:	4d1f      	ldr	r5, [pc, #124]	; (1bfc <Cap_Update_Check+0x2f8>)
    1b80:	786c      	ldrb	r4, [r5, #1]
    1b82:	2610      	movs	r6, #16
    1b84:	43b4      	bics	r4, r6
    1b86:	706c      	strb	r4, [r5, #1]
    1b88:	e000      	b.n	1b8c <Cap_Update_Check+0x288>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    1b8a:	2301      	movs	r3, #1
				sys_flags.val.cap_update_end_flag = 1;//低于4%的误差,即便是在补偿,认为补偿完了,可以做满电容量计算了
			}
			g_sys_cap.val.re_cap_rate_sum -= deta_cap_rate;//放电容量校准,容量回升,池子减少
    1b8c:	4d22      	ldr	r5, [pc, #136]	; (1c18 <Cap_Update_Check+0x314>)
    1b8e:	7dec      	ldrb	r4, [r5, #23]
    1b90:	b2db      	uxtb	r3, r3
    1b92:	1ae4      	subs	r4, r4, r3
    1b94:	b264      	sxtb	r4, r4
    1b96:	75ec      	strb	r4, [r5, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val+deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate + deta_cap_rate;//修正soc值20161010zzysoc3
    1b98:	7cac      	ldrb	r4, [r5, #18]
    1b9a:	18e3      	adds	r3, r4, r3
    1b9c:	b2db      	uxtb	r3, r3
    1b9e:	74ab      	strb	r3, [r5, #18]
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
    1ba0:	4b1d      	ldr	r3, [pc, #116]	; (1c18 <Cap_Update_Check+0x314>)
    1ba2:	7c9b      	ldrb	r3, [r3, #18]
    1ba4:	1a1b      	subs	r3, r3, r0
    1ba6:	4299      	cmp	r1, r3
    1ba8:	da1f      	bge.n	1bea <Cap_Update_Check+0x2e6>
    1baa:	4b1b      	ldr	r3, [pc, #108]	; (1c18 <Cap_Update_Check+0x314>)
    1bac:	7c9b      	ldrb	r3, [r3, #18]
    1bae:	b2db      	uxtb	r3, r3
    1bb0:	429a      	cmp	r2, r3
    1bb2:	d21a      	bcs.n	1bea <Cap_Update_Check+0x2e6>
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
    1bb4:	4b18      	ldr	r3, [pc, #96]	; (1c18 <Cap_Update_Check+0x314>)
    1bb6:	7c9b      	ldrb	r3, [r3, #18]
    1bb8:	1a18      	subs	r0, r3, r0
			deta_cap_rate>>=2;
    1bba:	0880      	lsrs	r0, r0, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    1bbc:	d005      	beq.n	1bca <Cap_Update_Check+0x2c6>
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    1bbe:	4a0f      	ldr	r2, [pc, #60]	; (1bfc <Cap_Update_Check+0x2f8>)
    1bc0:	7853      	ldrb	r3, [r2, #1]
    1bc2:	2110      	movs	r1, #16
    1bc4:	438b      	bics	r3, r1
    1bc6:	7053      	strb	r3, [r2, #1]
    1bc8:	e005      	b.n	1bd6 <Cap_Update_Check+0x2d2>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
				sys_flags.val.cap_update_end_flag = 1;
    1bca:	4a0c      	ldr	r2, [pc, #48]	; (1bfc <Cap_Update_Check+0x2f8>)
    1bcc:	7851      	ldrb	r1, [r2, #1]
    1bce:	2310      	movs	r3, #16
    1bd0:	430b      	orrs	r3, r1
    1bd2:	7053      	strb	r3, [r2, #1]
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    1bd4:	2001      	movs	r0, #1
				sys_flags.val.cap_update_end_flag = 1;
			}
			g_sys_cap.val.re_cap_rate_sum += deta_cap_rate;//放电容量校准,容量下降,池子增加
    1bd6:	4a10      	ldr	r2, [pc, #64]	; (1c18 <Cap_Update_Check+0x314>)
    1bd8:	7dd3      	ldrb	r3, [r2, #23]
    1bda:	b2c0      	uxtb	r0, r0
    1bdc:	181b      	adds	r3, r3, r0
    1bde:	b25b      	sxtb	r3, r3
    1be0:	75d3      	strb	r3, [r2, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val-deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate-deta_cap_rate;//修正soc值20161010zzysoc3
    1be2:	7c93      	ldrb	r3, [r2, #18]
    1be4:	1a18      	subs	r0, r3, r0
    1be6:	b2c0      	uxtb	r0, r0
    1be8:	7490      	strb	r0, [r2, #18]
		}
		sys_flags.val.re_cap_update_flag = false;
    1bea:	4a04      	ldr	r2, [pc, #16]	; (1bfc <Cap_Update_Check+0x2f8>)
    1bec:	7853      	ldrb	r3, [r2, #1]
    1bee:	2102      	movs	r1, #2
    1bf0:	438b      	bics	r3, r1
    1bf2:	7053      	strb	r3, [r2, #1]
	}
}
    1bf4:	bd70      	pop	{r4, r5, r6, pc}
    1bf6:	46c0      	nop			; (mov r8, r8)
    1bf8:	20000352 	.word	0x20000352
    1bfc:	20000354 	.word	0x20000354
    1c00:	200000d0 	.word	0x200000d0
    1c04:	200000c2 	.word	0x200000c2
    1c08:	20000310 	.word	0x20000310
    1c0c:	200000c6 	.word	0x200000c6
    1c10:	00001388 	.word	0x00001388
    1c14:	000018b5 	.word	0x000018b5
    1c18:	20000314 	.word	0x20000314
    1c1c:	200001b0 	.word	0x200001b0
    1c20:	000047f5 	.word	0x000047f5
    1c24:	200000bf 	.word	0x200000bf
    1c28:	2000025c 	.word	0x2000025c
    1c2c:	000005af 	.word	0x000005af
    1c30:	200000c4 	.word	0x200000c4
    1c34:	200000ce 	.word	0x200000ce
    1c38:	00000c7f 	.word	0x00000c7f
    1c3c:	200000be 	.word	0x200000be

00001c40 <FullCap_Update>:
OUTPUT			: None
NOTICE			: 跟在电压补偿之后,根据cap_update_end_flag的状态进行判断是否进入更新
DATE			: 2016/06/24
*****************************************************************************/
void FullCap_Update(void)
{
    1c40:	b510      	push	{r4, lr}
	uint32_t full_cap_temp;
	//假如允许最大容量更新,那么更新最大容量
	if(nADC_CURRENT <CUR_DCH_01C) //182 = 1A
    1c42:	4b57      	ldr	r3, [pc, #348]	; (1da0 <FullCap_Update+0x160>)
    1c44:	2200      	movs	r2, #0
    1c46:	5e9b      	ldrsh	r3, [r3, r2]
    1c48:	001a      	movs	r2, r3
    1c4a:	32b6      	adds	r2, #182	; 0xb6
    1c4c:	da3a      	bge.n	1cc4 <FullCap_Update+0x84>
	{
		if((nADC_TMONI_BAT_MAX <40)&&(nADC_TMONI_BAT_MIN >10))
    1c4e:	4b55      	ldr	r3, [pc, #340]	; (1da4 <FullCap_Update+0x164>)
    1c50:	881b      	ldrh	r3, [r3, #0]
    1c52:	2b27      	cmp	r3, #39	; 0x27
    1c54:	d827      	bhi.n	1ca6 <FullCap_Update+0x66>
    1c56:	4b54      	ldr	r3, [pc, #336]	; (1da8 <FullCap_Update+0x168>)
    1c58:	881b      	ldrh	r3, [r3, #0]
    1c5a:	2b0a      	cmp	r3, #10
    1c5c:	d923      	bls.n	1ca6 <FullCap_Update+0x66>
		{
			temp_soc_err_cnt =0;
    1c5e:	2200      	movs	r2, #0
    1c60:	4b52      	ldr	r3, [pc, #328]	; (1dac <FullCap_Update+0x16c>)
    1c62:	701a      	strb	r2, [r3, #0]
			if(sys_flags.val.cap_update_end_flag == 1)
    1c64:	4b52      	ldr	r3, [pc, #328]	; (1db0 <FullCap_Update+0x170>)
    1c66:	785b      	ldrb	r3, [r3, #1]
    1c68:	06db      	lsls	r3, r3, #27
    1c6a:	d400      	bmi.n	1c6e <FullCap_Update+0x2e>
    1c6c:	e097      	b.n	1d9e <FullCap_Update+0x15e>
			{
				
				if(soc_fcc_save ==0)
    1c6e:	4b51      	ldr	r3, [pc, #324]	; (1db4 <FullCap_Update+0x174>)
    1c70:	781b      	ldrb	r3, [r3, #0]
    1c72:	2b00      	cmp	r3, #0
    1c74:	d10e      	bne.n	1c94 <FullCap_Update+0x54>
				{
					soc_fcc_save = 1;
    1c76:	3201      	adds	r2, #1
    1c78:	4b4e      	ldr	r3, [pc, #312]	; (1db4 <FullCap_Update+0x174>)
    1c7a:	701a      	strb	r2, [r3, #0]
					soc_fcc_reload = 0;
    1c7c:	2300      	movs	r3, #0
    1c7e:	4a4e      	ldr	r2, [pc, #312]	; (1db8 <FullCap_Update+0x178>)
    1c80:	7013      	strb	r3, [r2, #0]
					fullcap_reload_delay =0;
    1c82:	4a4e      	ldr	r2, [pc, #312]	; (1dbc <FullCap_Update+0x17c>)
    1c84:	7013      	strb	r3, [r2, #0]
					g_sys_cap.val.cap_val2 = g_sys_cap.val.cap_val;
    1c86:	4b4e      	ldr	r3, [pc, #312]	; (1dc0 <FullCap_Update+0x180>)
    1c88:	685a      	ldr	r2, [r3, #4]
    1c8a:	609a      	str	r2, [r3, #8]
					g_sys_cap.val.re_cap_rate2 = g_sys_cap.val.re_cap_rate;
    1c8c:	7c9a      	ldrb	r2, [r3, #18]
    1c8e:	b2d2      	uxtb	r2, r2
    1c90:	74da      	strb	r2, [r3, #19]
    1c92:	e084      	b.n	1d9e <FullCap_Update+0x15e>
				}
				else
				{
					if(soc_fcc_reload  == 1)
    1c94:	4b48      	ldr	r3, [pc, #288]	; (1db8 <FullCap_Update+0x178>)
    1c96:	781b      	ldrb	r3, [r3, #0]
    1c98:	2b01      	cmp	r3, #1
    1c9a:	d000      	beq.n	1c9e <FullCap_Update+0x5e>
    1c9c:	e07f      	b.n	1d9e <FullCap_Update+0x15e>
					{
						soc_fcc_save = 0;
    1c9e:	2200      	movs	r2, #0
    1ca0:	4b44      	ldr	r3, [pc, #272]	; (1db4 <FullCap_Update+0x174>)
    1ca2:	701a      	strb	r2, [r3, #0]
    1ca4:	e07b      	b.n	1d9e <FullCap_Update+0x15e>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    1ca6:	4b41      	ldr	r3, [pc, #260]	; (1dac <FullCap_Update+0x16c>)
    1ca8:	781b      	ldrb	r3, [r3, #0]
    1caa:	3301      	adds	r3, #1
    1cac:	b2db      	uxtb	r3, r3
			if(temp_soc_err_cnt >3)
    1cae:	2b03      	cmp	r3, #3
    1cb0:	d802      	bhi.n	1cb8 <FullCap_Update+0x78>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    1cb2:	4a3e      	ldr	r2, [pc, #248]	; (1dac <FullCap_Update+0x16c>)
    1cb4:	7013      	strb	r3, [r2, #0]
    1cb6:	e072      	b.n	1d9e <FullCap_Update+0x15e>
			if(temp_soc_err_cnt >3)
			{
				temp_soc_err_cnt =0;
    1cb8:	2300      	movs	r3, #0
    1cba:	4a3c      	ldr	r2, [pc, #240]	; (1dac <FullCap_Update+0x16c>)
    1cbc:	7013      	strb	r3, [r2, #0]
				soc_fcc_save = 0;
    1cbe:	4a3d      	ldr	r2, [pc, #244]	; (1db4 <FullCap_Update+0x174>)
    1cc0:	7013      	strb	r3, [r2, #0]
    1cc2:	e06c      	b.n	1d9e <FullCap_Update+0x15e>
			}
		}
	}
	else
	{
		if(nADC_CURRENT < CUR_CHG_01C)
    1cc4:	2bb5      	cmp	r3, #181	; 0xb5
    1cc6:	dc65      	bgt.n	1d94 <FullCap_Update+0x154>
		{
			if(soc_fcc_save == 1)
    1cc8:	4b3a      	ldr	r3, [pc, #232]	; (1db4 <FullCap_Update+0x174>)
    1cca:	781b      	ldrb	r3, [r3, #0]
    1ccc:	2b01      	cmp	r3, #1
    1cce:	d166      	bne.n	1d9e <FullCap_Update+0x15e>
			{
				soc_fcc_reload = 1;
    1cd0:	2201      	movs	r2, #1
    1cd2:	4b39      	ldr	r3, [pc, #228]	; (1db8 <FullCap_Update+0x178>)
    1cd4:	701a      	strb	r2, [r3, #0]
			}

			if((soc_fcc_save == 1)&&(sys_flags.val.cap_update_end_flag == 1))
    1cd6:	4b36      	ldr	r3, [pc, #216]	; (1db0 <FullCap_Update+0x170>)
    1cd8:	785b      	ldrb	r3, [r3, #1]
    1cda:	06db      	lsls	r3, r3, #27
    1cdc:	d55f      	bpl.n	1d9e <FullCap_Update+0x15e>
			{
				full_cap_temp = g_sys_cap.val.full_cap >>3;
    1cde:	4938      	ldr	r1, [pc, #224]	; (1dc0 <FullCap_Update+0x180>)
    1ce0:	880a      	ldrh	r2, [r1, #0]
				if((g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val) > full_cap_temp)
    1ce2:	688b      	ldr	r3, [r1, #8]
    1ce4:	6849      	ldr	r1, [r1, #4]
    1ce6:	08d2      	lsrs	r2, r2, #3
    1ce8:	1a5b      	subs	r3, r3, r1
    1cea:	429a      	cmp	r2, r3
    1cec:	d243      	bcs.n	1d76 <FullCap_Update+0x136>
				{
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    1cee:	2200      	movs	r2, #0
    1cf0:	4b30      	ldr	r3, [pc, #192]	; (1db4 <FullCap_Update+0x174>)
    1cf2:	701a      	strb	r2, [r3, #0]
					if(afe_flags.val.afe_uv_flag== 0) //如果没有发生欠压保护就按原数据进行，发生了就按发生前的数据//修正soc值20161009zzysoc2
    1cf4:	4b33      	ldr	r3, [pc, #204]	; (1dc4 <FullCap_Update+0x184>)
    1cf6:	785b      	ldrb	r3, [r3, #1]
    1cf8:	07db      	lsls	r3, r3, #31
    1cfa:	d406      	bmi.n	1d0a <FullCap_Update+0xca>
					{
						uv_cap_val = g_sys_cap.val.cap_val;
    1cfc:	4b30      	ldr	r3, [pc, #192]	; (1dc0 <FullCap_Update+0x180>)
    1cfe:	6859      	ldr	r1, [r3, #4]
    1d00:	4a31      	ldr	r2, [pc, #196]	; (1dc8 <FullCap_Update+0x188>)
    1d02:	6011      	str	r1, [r2, #0]
						uv_re_cap_rate = g_sys_cap.val.re_cap_rate;
    1d04:	7c9a      	ldrb	r2, [r3, #18]
    1d06:	4b31      	ldr	r3, [pc, #196]	; (1dcc <FullCap_Update+0x18c>)
    1d08:	701a      	strb	r2, [r3, #0]
					}
					full_cap_temp = g_sys_cap.val.cap_val2 - uv_cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
    1d0a:	4c2d      	ldr	r4, [pc, #180]	; (1dc0 <FullCap_Update+0x180>)
    1d0c:	68a2      	ldr	r2, [r4, #8]
    1d0e:	68e0      	ldr	r0, [r4, #12]
    1d10:	4b2d      	ldr	r3, [pc, #180]	; (1dc8 <FullCap_Update+0x188>)
    1d12:	681b      	ldr	r3, [r3, #0]
    1d14:	1ad3      	subs	r3, r2, r3
    1d16:	1a1b      	subs	r3, r3, r0
					full_cap_temp = full_cap_temp*100;
    1d18:	2064      	movs	r0, #100	; 0x64
    1d1a:	4358      	muls	r0, r3
					full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - uv_re_cap_rate);
    1d1c:	7ce3      	ldrb	r3, [r4, #19]
    1d1e:	4a2b      	ldr	r2, [pc, #172]	; (1dcc <FullCap_Update+0x18c>)
    1d20:	7811      	ldrb	r1, [r2, #0]
    1d22:	1a59      	subs	r1, r3, r1
    1d24:	4b2a      	ldr	r3, [pc, #168]	; (1dd0 <FullCap_Update+0x190>)
    1d26:	4798      	blx	r3
					//                    soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
					//                    full_cap_temp = g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
					//                    full_cap_temp = full_cap_temp*100;
					//                    full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - g_sys_cap.val.re_cap_rate);

					if(full_cap_temp > g_sys_cap.val.full_cap)
    1d28:	8823      	ldrh	r3, [r4, #0]
    1d2a:	b29b      	uxth	r3, r3
    1d2c:	4298      	cmp	r0, r3
    1d2e:	d910      	bls.n	1d52 <FullCap_Update+0x112>
					{
						if((full_cap_temp - g_sys_cap.val.full_cap) < BAT_CAP_3PS)
    1d30:	8823      	ldrh	r3, [r4, #0]
    1d32:	1ac3      	subs	r3, r0, r3
    1d34:	4a27      	ldr	r2, [pc, #156]	; (1dd4 <FullCap_Update+0x194>)
    1d36:	4293      	cmp	r3, r2
    1d38:	d808      	bhi.n	1d4c <FullCap_Update+0x10c>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    1d3a:	b280      	uxth	r0, r0
    1d3c:	8020      	strh	r0, [r4, #0]
							
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    1d3e:	8821      	ldrh	r1, [r4, #0]
    1d40:	b289      	uxth	r1, r1
    1d42:	2201      	movs	r2, #1
    1d44:	2002      	movs	r0, #2
    1d46:	4b24      	ldr	r3, [pc, #144]	; (1dd8 <FullCap_Update+0x198>)
    1d48:	4798      	blx	r3
    1d4a:	e014      	b.n	1d76 <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    1d4c:	4b1c      	ldr	r3, [pc, #112]	; (1dc0 <FullCap_Update+0x180>)
    1d4e:	881b      	ldrh	r3, [r3, #0]
    1d50:	e011      	b.n	1d76 <FullCap_Update+0x136>
							}
						}
					}
					else
					{
						if((g_sys_cap.val.full_cap - full_cap_temp) < BAT_CAP_3PS)
    1d52:	4b1b      	ldr	r3, [pc, #108]	; (1dc0 <FullCap_Update+0x180>)
    1d54:	881b      	ldrh	r3, [r3, #0]
    1d56:	1a1b      	subs	r3, r3, r0
    1d58:	4a1e      	ldr	r2, [pc, #120]	; (1dd4 <FullCap_Update+0x194>)
    1d5a:	4293      	cmp	r3, r2
    1d5c:	d809      	bhi.n	1d72 <FullCap_Update+0x132>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    1d5e:	b280      	uxth	r0, r0
    1d60:	4b17      	ldr	r3, [pc, #92]	; (1dc0 <FullCap_Update+0x180>)
    1d62:	8018      	strh	r0, [r3, #0]
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    1d64:	8819      	ldrh	r1, [r3, #0]
    1d66:	b289      	uxth	r1, r1
    1d68:	2201      	movs	r2, #1
    1d6a:	2002      	movs	r0, #2
    1d6c:	4b1a      	ldr	r3, [pc, #104]	; (1dd8 <FullCap_Update+0x198>)
    1d6e:	4798      	blx	r3
    1d70:	e001      	b.n	1d76 <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    1d72:	4b13      	ldr	r3, [pc, #76]	; (1dc0 <FullCap_Update+0x180>)
    1d74:	881b      	ldrh	r3, [r3, #0]
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    1d76:	4b11      	ldr	r3, [pc, #68]	; (1dbc <FullCap_Update+0x17c>)
    1d78:	781b      	ldrb	r3, [r3, #0]
    1d7a:	3301      	adds	r3, #1
    1d7c:	b2db      	uxtb	r3, r3
				if(fullcap_reload_delay >20)
    1d7e:	2b14      	cmp	r3, #20
    1d80:	d802      	bhi.n	1d88 <FullCap_Update+0x148>
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    1d82:	4a0e      	ldr	r2, [pc, #56]	; (1dbc <FullCap_Update+0x17c>)
    1d84:	7013      	strb	r3, [r2, #0]
    1d86:	e00a      	b.n	1d9e <FullCap_Update+0x15e>
				if(fullcap_reload_delay >20)
				{
					fullcap_reload_delay =0;
    1d88:	2300      	movs	r3, #0
    1d8a:	4a0c      	ldr	r2, [pc, #48]	; (1dbc <FullCap_Update+0x17c>)
    1d8c:	7013      	strb	r3, [r2, #0]
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    1d8e:	4a09      	ldr	r2, [pc, #36]	; (1db4 <FullCap_Update+0x174>)
    1d90:	7013      	strb	r3, [r2, #0]
    1d92:	e004      	b.n	1d9e <FullCap_Update+0x15e>

			}
		}
		else
		{
			soc_fcc_save = 0;
    1d94:	2300      	movs	r3, #0
    1d96:	4a07      	ldr	r2, [pc, #28]	; (1db4 <FullCap_Update+0x174>)
    1d98:	7013      	strb	r3, [r2, #0]
			soc_fcc_reload =0;
    1d9a:	4a07      	ldr	r2, [pc, #28]	; (1db8 <FullCap_Update+0x178>)
    1d9c:	7013      	strb	r3, [r2, #0]
		}
	}
}
    1d9e:	bd10      	pop	{r4, pc}
    1da0:	20000352 	.word	0x20000352
    1da4:	20000374 	.word	0x20000374
    1da8:	2000025c 	.word	0x2000025c
    1dac:	200000cd 	.word	0x200000cd
    1db0:	20000354 	.word	0x20000354
    1db4:	200000bd 	.word	0x200000bd
    1db8:	200000c0 	.word	0x200000c0
    1dbc:	200000c8 	.word	0x200000c8
    1dc0:	20000314 	.word	0x20000314
    1dc4:	2000037c 	.word	0x2000037c
    1dc8:	200000d4 	.word	0x200000d4
    1dcc:	200000cc 	.word	0x200000cc
    1dd0:	000046e1 	.word	0x000046e1
    1dd4:	000004af 	.word	0x000004af
    1dd8:	00000f95 	.word	0x00000f95

00001ddc <SOC_FLASH_Save>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SOC_FLASH_Save(void)
{
    1ddc:	b510      	push	{r4, lr}
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
    1dde:	4a21      	ldr	r2, [pc, #132]	; (1e64 <SOC_FLASH_Save+0x88>)
    1de0:	7c93      	ldrb	r3, [r2, #18]
    1de2:	7d12      	ldrb	r2, [r2, #20]
    1de4:	b2db      	uxtb	r3, r3
    1de6:	4293      	cmp	r3, r2
    1de8:	d91a      	bls.n	1e20 <SOC_FLASH_Save+0x44>
    1dea:	4a1e      	ldr	r2, [pc, #120]	; (1e64 <SOC_FLASH_Save+0x88>)
    1dec:	7c93      	ldrb	r3, [r2, #18]
    1dee:	7d12      	ldrb	r2, [r2, #20]
    1df0:	1a9b      	subs	r3, r3, r2
    1df2:	2b00      	cmp	r3, #0
    1df4:	dd14      	ble.n	1e20 <SOC_FLASH_Save+0x44>
	{
		cap_save_delay_cnt++;
    1df6:	4b1c      	ldr	r3, [pc, #112]	; (1e68 <SOC_FLASH_Save+0x8c>)
    1df8:	781b      	ldrb	r3, [r3, #0]
    1dfa:	3301      	adds	r3, #1
    1dfc:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    1dfe:	2b0a      	cmp	r3, #10
    1e00:	d802      	bhi.n	1e08 <SOC_FLASH_Save+0x2c>
*****************************************************************************/
void SOC_FLASH_Save(void)
{
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
	{
		cap_save_delay_cnt++;
    1e02:	4a19      	ldr	r2, [pc, #100]	; (1e68 <SOC_FLASH_Save+0x8c>)
    1e04:	7013      	strb	r3, [r2, #0]
    1e06:	e00b      	b.n	1e20 <SOC_FLASH_Save+0x44>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    1e08:	2200      	movs	r2, #0
    1e0a:	4b17      	ldr	r3, [pc, #92]	; (1e68 <SOC_FLASH_Save+0x8c>)
    1e0c:	701a      	strb	r2, [r3, #0]

			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    1e0e:	4b15      	ldr	r3, [pc, #84]	; (1e64 <SOC_FLASH_Save+0x88>)
    1e10:	7c9a      	ldrb	r2, [r3, #18]
    1e12:	b2d2      	uxtb	r2, r2
    1e14:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    1e16:	7c99      	ldrb	r1, [r3, #18]
    1e18:	2200      	movs	r2, #0
    1e1a:	2001      	movs	r0, #1
    1e1c:	4b13      	ldr	r3, [pc, #76]	; (1e6c <SOC_FLASH_Save+0x90>)
    1e1e:	4798      	blx	r3
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
    1e20:	4a10      	ldr	r2, [pc, #64]	; (1e64 <SOC_FLASH_Save+0x88>)
    1e22:	7c93      	ldrb	r3, [r2, #18]
    1e24:	7d12      	ldrb	r2, [r2, #20]
    1e26:	b2db      	uxtb	r3, r3
    1e28:	4293      	cmp	r3, r2
    1e2a:	d21a      	bcs.n	1e62 <SOC_FLASH_Save+0x86>
    1e2c:	4a0d      	ldr	r2, [pc, #52]	; (1e64 <SOC_FLASH_Save+0x88>)
    1e2e:	7d13      	ldrb	r3, [r2, #20]
    1e30:	7c92      	ldrb	r2, [r2, #18]
    1e32:	1a9b      	subs	r3, r3, r2
    1e34:	2b00      	cmp	r3, #0
    1e36:	dd14      	ble.n	1e62 <SOC_FLASH_Save+0x86>
	{
		cap_save_delay_cnt ++;
    1e38:	4b0b      	ldr	r3, [pc, #44]	; (1e68 <SOC_FLASH_Save+0x8c>)
    1e3a:	781b      	ldrb	r3, [r3, #0]
    1e3c:	3301      	adds	r3, #1
    1e3e:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    1e40:	2b0a      	cmp	r3, #10
    1e42:	d802      	bhi.n	1e4a <SOC_FLASH_Save+0x6e>
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
	{
		cap_save_delay_cnt ++;
    1e44:	4a08      	ldr	r2, [pc, #32]	; (1e68 <SOC_FLASH_Save+0x8c>)
    1e46:	7013      	strb	r3, [r2, #0]
    1e48:	e00b      	b.n	1e62 <SOC_FLASH_Save+0x86>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    1e4a:	2200      	movs	r2, #0
    1e4c:	4b06      	ldr	r3, [pc, #24]	; (1e68 <SOC_FLASH_Save+0x8c>)
    1e4e:	701a      	strb	r2, [r3, #0]
			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    1e50:	4b04      	ldr	r3, [pc, #16]	; (1e64 <SOC_FLASH_Save+0x88>)
    1e52:	7c9a      	ldrb	r2, [r3, #18]
    1e54:	b2d2      	uxtb	r2, r2
    1e56:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    1e58:	7c99      	ldrb	r1, [r3, #18]
    1e5a:	2200      	movs	r2, #0
    1e5c:	2001      	movs	r0, #1
    1e5e:	4b03      	ldr	r3, [pc, #12]	; (1e6c <SOC_FLASH_Save+0x90>)
    1e60:	4798      	blx	r3
		}
	}
}
    1e62:	bd10      	pop	{r4, pc}
    1e64:	20000314 	.word	0x20000314
    1e68:	200000c5 	.word	0x200000c5
    1e6c:	00000f95 	.word	0x00000f95

00001e70 <BatCycleProc>:
NOTICE			: 循环次数分为3类,常规循环:累计超过7%的放电容量,记录1次.
NOTICE          : 深度放电:电压低于3V|连续放电超过50%,记录一次.深度充电:电压高于4.1V|连续充电超过50%记录一次.
DATE			: 2016/06/27
*****************************************************************************/
void BatCycleProc(void)
{
    1e70:	b510      	push	{r4, lr}
	uint8_t soc_rate;
	//常规循环
	if((nADC_CURRENT <CURRENT_DCH_05A)&&(g_sys_cap.val.cycle_record_flag ==0))
    1e72:	4b86      	ldr	r3, [pc, #536]	; (208c <STACK_SIZE+0x8c>)
    1e74:	7e1b      	ldrb	r3, [r3, #24]
    1e76:	2b00      	cmp	r3, #0
    1e78:	d131      	bne.n	1ede <BatCycleProc+0x6e>
	{
		if(g_sys_cap.val.re_cap_rate_record <g_sys_cap.val.re_cap_rate)
    1e7a:	4a84      	ldr	r2, [pc, #528]	; (208c <STACK_SIZE+0x8c>)
    1e7c:	7d93      	ldrb	r3, [r2, #22]
    1e7e:	7c92      	ldrb	r2, [r2, #18]
    1e80:	b2db      	uxtb	r3, r3
    1e82:	4293      	cmp	r3, r2
    1e84:	d204      	bcs.n	1e90 <BatCycleProc+0x20>
		{
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    1e86:	4a81      	ldr	r2, [pc, #516]	; (208c <STACK_SIZE+0x8c>)
    1e88:	7c93      	ldrb	r3, [r2, #18]
    1e8a:	b2db      	uxtb	r3, r3
    1e8c:	7593      	strb	r3, [r2, #22]
    1e8e:	e029      	b.n	1ee4 <BatCycleProc+0x74>
		}
		else
		{
			//在放电状态,进行上次放电容量 - 当前放电容量 ,大于等于1%自然会存入
			soc_rate =g_sys_cap.val.re_cap_rate_record - g_sys_cap.val.re_cap_rate;
    1e90:	497e      	ldr	r1, [pc, #504]	; (208c <STACK_SIZE+0x8c>)
    1e92:	7d88      	ldrb	r0, [r1, #22]
    1e94:	7c8b      	ldrb	r3, [r1, #18]
			g_sys_cap.val.re_cap_rate_sum += soc_rate;
    1e96:	7dca      	ldrb	r2, [r1, #23]
    1e98:	b252      	sxtb	r2, r2
    1e9a:	1ad3      	subs	r3, r2, r3
    1e9c:	18c3      	adds	r3, r0, r3
    1e9e:	b25b      	sxtb	r3, r3
    1ea0:	75cb      	strb	r3, [r1, #23]
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    1ea2:	7c8b      	ldrb	r3, [r1, #18]
    1ea4:	b2db      	uxtb	r3, r3
    1ea6:	758b      	strb	r3, [r1, #22]
			//一般来说,电压校准不会超过这个值,如果超过了7%误差值,只能当做是一次放电.除非电压补偿超过了14%
			//如果为负,那么需要等到转正了才能减少--电压补偿原因
			if(g_sys_cap.val.re_cap_rate_sum >6)
    1ea8:	7dcb      	ldrb	r3, [r1, #23]
    1eaa:	b25b      	sxtb	r3, r3
    1eac:	2b06      	cmp	r3, #6
    1eae:	dd19      	ble.n	1ee4 <BatCycleProc+0x74>
			{
				if(g_sys_cap.val.re_cap_rate_sum >100)//数据异常,不应该记录,软件防死
    1eb0:	7dcb      	ldrb	r3, [r1, #23]
    1eb2:	b25b      	sxtb	r3, r3
    1eb4:	2b64      	cmp	r3, #100	; 0x64
    1eb6:	dd01      	ble.n	1ebc <BatCycleProc+0x4c>
				{
					g_sys_cap.val.re_cap_rate_sum =0;
    1eb8:	2200      	movs	r2, #0
    1eba:	75ca      	strb	r2, [r1, #23]
				}
				//                soc_rate= g_sys_cap.val.re_cap_rate_sum/7;
				g_sys_cap.val.bat_cycle_cnt+= 1;
    1ebc:	4c73      	ldr	r4, [pc, #460]	; (208c <STACK_SIZE+0x8c>)
    1ebe:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    1ec0:	3301      	adds	r3, #1
    1ec2:	b29b      	uxth	r3, r3
    1ec4:	84a3      	strh	r3, [r4, #36]	; 0x24
				g_sys_cap.val.re_cap_rate_sum =0;//除了上电不进行清0
    1ec6:	2300      	movs	r3, #0
    1ec8:	75e3      	strb	r3, [r4, #23]
				EEPROM_Write_DATA(EEPROM_INDEX_CYCLE,g_sys_cap.val.bat_cycle_cnt,1);
    1eca:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
    1ecc:	b289      	uxth	r1, r1
    1ece:	2201      	movs	r2, #1
    1ed0:	2004      	movs	r0, #4
    1ed2:	4b6f      	ldr	r3, [pc, #444]	; (2090 <STACK_SIZE+0x90>)
    1ed4:	4798      	blx	r3
				g_sys_cap.val.cycle_record_flag = g_sys_cap.val.re_cap_rate;//记录一次以后,不再记录,等待下次记录时机，为0也不担心
    1ed6:	7ca3      	ldrb	r3, [r4, #18]
    1ed8:	b2db      	uxtb	r3, r3
    1eda:	7623      	strb	r3, [r4, #24]
    1edc:	e002      	b.n	1ee4 <BatCycleProc+0x74>
			}
		}
	}
	else
	{
		g_sys_cap.val.re_cap_rate_record =0;//不在放电归0,保证放电可以正常记录
    1ede:	2200      	movs	r2, #0
    1ee0:	4b6a      	ldr	r3, [pc, #424]	; (208c <STACK_SIZE+0x8c>)
    1ee2:	759a      	strb	r2, [r3, #22]
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    1ee4:	4b6b      	ldr	r3, [pc, #428]	; (2094 <STACK_SIZE+0x94>)
    1ee6:	2200      	movs	r2, #0
    1ee8:	5e9b      	ldrsh	r3, [r3, r2]
    1eea:	2bb6      	cmp	r3, #182	; 0xb6
    1eec:	dd11      	ble.n	1f12 <BatCycleProc+0xa2>
	{
		if(g_sys_cap.val.cycle_record_flag >0)
    1eee:	4b67      	ldr	r3, [pc, #412]	; (208c <STACK_SIZE+0x8c>)
    1ef0:	7e1b      	ldrb	r3, [r3, #24]
    1ef2:	2b00      	cmp	r3, #0
    1ef4:	d00d      	beq.n	1f12 <BatCycleProc+0xa2>
		{
			//在记录循环次数以后,累计充电时间超过10分钟,清除记录标志,方法2.
			chg_record_cnt++;
    1ef6:	4a68      	ldr	r2, [pc, #416]	; (2098 <STACK_SIZE+0x98>)
    1ef8:	8813      	ldrh	r3, [r2, #0]
    1efa:	3301      	adds	r3, #1
    1efc:	b29b      	uxth	r3, r3
    1efe:	8013      	strh	r3, [r2, #0]
			if(chg_record_cnt >2400)  //240 = 1min
    1f00:	2296      	movs	r2, #150	; 0x96
    1f02:	0112      	lsls	r2, r2, #4
    1f04:	4293      	cmp	r3, r2
    1f06:	d904      	bls.n	1f12 <BatCycleProc+0xa2>
			{
				g_sys_cap.val.cycle_record_flag =0;
    1f08:	2300      	movs	r3, #0
    1f0a:	4a60      	ldr	r2, [pc, #384]	; (208c <STACK_SIZE+0x8c>)
    1f0c:	7613      	strb	r3, [r2, #24]
				chg_record_cnt =0;
    1f0e:	4a62      	ldr	r2, [pc, #392]	; (2098 <STACK_SIZE+0x98>)
    1f10:	8013      	strh	r3, [r2, #0]
	}
	
	//深度放电
	if(nADC_CURRENT <CURRENT_DCH_05A)
	{
		if(g_sys_cap.val.deep_cycle_rate_record <g_sys_cap.val.re_cap_rate)
    1f12:	4a5e      	ldr	r2, [pc, #376]	; (208c <STACK_SIZE+0x8c>)
    1f14:	7e53      	ldrb	r3, [r2, #25]
    1f16:	7c92      	ldrb	r2, [r2, #18]
    1f18:	b2db      	uxtb	r3, r3
    1f1a:	4293      	cmp	r3, r2
    1f1c:	d203      	bcs.n	1f26 <BatCycleProc+0xb6>
		{
			g_sys_cap.val.deep_cycle_rate_record = g_sys_cap.val.re_cap_rate;
    1f1e:	4a5b      	ldr	r2, [pc, #364]	; (208c <STACK_SIZE+0x8c>)
    1f20:	7c93      	ldrb	r3, [r2, #18]
    1f22:	b2db      	uxtb	r3, r3
    1f24:	7653      	strb	r3, [r2, #25]
		}
		soc_rate = g_sys_cap.val.deep_cycle_rate_record -g_sys_cap.val.re_cap_rate;
    1f26:	4959      	ldr	r1, [pc, #356]	; (208c <STACK_SIZE+0x8c>)
    1f28:	7e4a      	ldrb	r2, [r1, #25]
    1f2a:	7c88      	ldrb	r0, [r1, #18]
		g_sys_cap.val.deep_rate_sum += soc_rate;
    1f2c:	7e8b      	ldrb	r3, [r1, #26]
    1f2e:	189b      	adds	r3, r3, r2
    1f30:	1a1b      	subs	r3, r3, r0
    1f32:	b2db      	uxtb	r3, r3
    1f34:	768b      	strb	r3, [r1, #26]
		if(g_sys_cap.val.deep_rate_sum >50)
    1f36:	7e8b      	ldrb	r3, [r1, #26]
    1f38:	b2db      	uxtb	r3, r3
    1f3a:	2b32      	cmp	r3, #50	; 0x32
    1f3c:	d90b      	bls.n	1f56 <BatCycleProc+0xe6>
		{
			g_sys_cap.val.deep_dch_cycle_cnt++;
    1f3e:	8ccb      	ldrh	r3, [r1, #38]	; 0x26
    1f40:	3301      	adds	r3, #1
    1f42:	b29b      	uxth	r3, r3
    1f44:	84cb      	strh	r3, [r1, #38]	; 0x26
			g_sys_cap.val.deep_rate_sum =0;//20160815  AID 增加清0
    1f46:	2300      	movs	r3, #0
    1f48:	768b      	strb	r3, [r1, #26]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    1f4a:	8cc9      	ldrh	r1, [r1, #38]	; 0x26
    1f4c:	b289      	uxth	r1, r1
    1f4e:	2201      	movs	r2, #1
    1f50:	2006      	movs	r0, #6
    1f52:	4b4f      	ldr	r3, [pc, #316]	; (2090 <STACK_SIZE+0x90>)
    1f54:	4798      	blx	r3
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
		}
	}
	if(nADC_CELL_MIN <VCELL_DEEP_DCH)
    1f56:	4b51      	ldr	r3, [pc, #324]	; (209c <STACK_SIZE+0x9c>)
    1f58:	881b      	ldrh	r3, [r3, #0]
    1f5a:	4a51      	ldr	r2, [pc, #324]	; (20a0 <STACK_SIZE+0xa0>)
    1f5c:	4293      	cmp	r3, r2
    1f5e:	d821      	bhi.n	1fa4 <BatCycleProc+0x134>
	{
		if(g_sys_cap.val.deep_dch_volt_delay <200)
    1f60:	4b4a      	ldr	r3, [pc, #296]	; (208c <STACK_SIZE+0x8c>)
    1f62:	7edb      	ldrb	r3, [r3, #27]
    1f64:	b2db      	uxtb	r3, r3
    1f66:	2bc7      	cmp	r3, #199	; 0xc7
    1f68:	d804      	bhi.n	1f74 <BatCycleProc+0x104>
		{
			g_sys_cap.val.deep_dch_volt_delay++;
    1f6a:	4a48      	ldr	r2, [pc, #288]	; (208c <STACK_SIZE+0x8c>)
    1f6c:	7ed3      	ldrb	r3, [r2, #27]
    1f6e:	3301      	adds	r3, #1
    1f70:	b2db      	uxtb	r3, r3
    1f72:	76d3      	strb	r3, [r2, #27]
		}
		if(g_sys_cap.val.deep_dch_volt_delay>50)
    1f74:	4b45      	ldr	r3, [pc, #276]	; (208c <STACK_SIZE+0x8c>)
    1f76:	7edb      	ldrb	r3, [r3, #27]
    1f78:	b2db      	uxtb	r3, r3
    1f7a:	2b32      	cmp	r3, #50	; 0x32
    1f7c:	d921      	bls.n	1fc2 <BatCycleProc+0x152>
		{
			if(g_sys_cap.val.deep_dch_volt_delay <100)
    1f7e:	4b43      	ldr	r3, [pc, #268]	; (208c <STACK_SIZE+0x8c>)
    1f80:	7edb      	ldrb	r3, [r3, #27]
    1f82:	b2db      	uxtb	r3, r3
    1f84:	2b63      	cmp	r3, #99	; 0x63
    1f86:	d81c      	bhi.n	1fc2 <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay = 200;
    1f88:	4a40      	ldr	r2, [pc, #256]	; (208c <STACK_SIZE+0x8c>)
    1f8a:	23c8      	movs	r3, #200	; 0xc8
    1f8c:	76d3      	strb	r3, [r2, #27]
				g_sys_cap.val.deep_dch_cycle_cnt++;
    1f8e:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
    1f90:	3301      	adds	r3, #1
    1f92:	b29b      	uxth	r3, r3
    1f94:	84d3      	strh	r3, [r2, #38]	; 0x26
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    1f96:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    1f98:	b289      	uxth	r1, r1
    1f9a:	2201      	movs	r2, #1
    1f9c:	2006      	movs	r0, #6
    1f9e:	4b3c      	ldr	r3, [pc, #240]	; (2090 <STACK_SIZE+0x90>)
    1fa0:	4798      	blx	r3
    1fa2:	e00e      	b.n	1fc2 <BatCycleProc+0x152>
			}
		}
	}
	else
	{
		if(nADC_CELL_MIN >VCELL_DEEP_DCH_CLEAR)
    1fa4:	4a3f      	ldr	r2, [pc, #252]	; (20a4 <STACK_SIZE+0xa4>)
    1fa6:	4293      	cmp	r3, r2
    1fa8:	d903      	bls.n	1fb2 <BatCycleProc+0x142>
		{
			g_sys_cap.val.deep_dch_volt_delay =0;
    1faa:	2200      	movs	r2, #0
    1fac:	4b37      	ldr	r3, [pc, #220]	; (208c <STACK_SIZE+0x8c>)
    1fae:	76da      	strb	r2, [r3, #27]
    1fb0:	e007      	b.n	1fc2 <BatCycleProc+0x152>
		}
		else
		{
			if(g_sys_cap.val.deep_dch_volt_delay<200)
    1fb2:	4b36      	ldr	r3, [pc, #216]	; (208c <STACK_SIZE+0x8c>)
    1fb4:	7edb      	ldrb	r3, [r3, #27]
    1fb6:	b2db      	uxtb	r3, r3
    1fb8:	2bc7      	cmp	r3, #199	; 0xc7
    1fba:	d802      	bhi.n	1fc2 <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay =0;
    1fbc:	2200      	movs	r2, #0
    1fbe:	4b33      	ldr	r3, [pc, #204]	; (208c <STACK_SIZE+0x8c>)
    1fc0:	76da      	strb	r2, [r3, #27]
			}
		}
	}
	//深度充电
	if(nADC_CURRENT >CUR_CHG_01C)
    1fc2:	4b34      	ldr	r3, [pc, #208]	; (2094 <STACK_SIZE+0x94>)
    1fc4:	2200      	movs	r2, #0
    1fc6:	5e9b      	ldrsh	r3, [r3, r2]
    1fc8:	2bb6      	cmp	r3, #182	; 0xb6
    1fca:	dd22      	ble.n	2012 <STACK_SIZE+0x12>
	{
		if(g_sys_cap.val.deep_cycle_chg_record >g_sys_cap.val.re_cap_rate)
    1fcc:	4a2f      	ldr	r2, [pc, #188]	; (208c <STACK_SIZE+0x8c>)
    1fce:	7f13      	ldrb	r3, [r2, #28]
    1fd0:	7c92      	ldrb	r2, [r2, #18]
    1fd2:	b2db      	uxtb	r3, r3
    1fd4:	4293      	cmp	r3, r2
    1fd6:	d903      	bls.n	1fe0 <BatCycleProc+0x170>
		{
			g_sys_cap.val.deep_cycle_chg_record = g_sys_cap.val.re_cap_rate;
    1fd8:	4a2c      	ldr	r2, [pc, #176]	; (208c <STACK_SIZE+0x8c>)
    1fda:	7c93      	ldrb	r3, [r2, #18]
    1fdc:	b2db      	uxtb	r3, r3
    1fde:	7713      	strb	r3, [r2, #28]
		}
		soc_rate = g_sys_cap.val.re_cap_rate -g_sys_cap.val.deep_cycle_chg_record;
    1fe0:	492a      	ldr	r1, [pc, #168]	; (208c <STACK_SIZE+0x8c>)
    1fe2:	7c8a      	ldrb	r2, [r1, #18]
    1fe4:	7f08      	ldrb	r0, [r1, #28]
		g_sys_cap.val.deep_rate_chgsum += soc_rate;
    1fe6:	7f4b      	ldrb	r3, [r1, #29]
    1fe8:	189b      	adds	r3, r3, r2
    1fea:	1a1b      	subs	r3, r3, r0
    1fec:	b2db      	uxtb	r3, r3
    1fee:	774b      	strb	r3, [r1, #29]
		if(g_sys_cap.val.deep_rate_chgsum >50)
    1ff0:	7f4b      	ldrb	r3, [r1, #29]
    1ff2:	b2db      	uxtb	r3, r3
    1ff4:	2b32      	cmp	r3, #50	; 0x32
    1ff6:	d911      	bls.n	201c <STACK_SIZE+0x1c>
		{
			g_sys_cap.val.deep_chg_cycle_cnt++;
    1ff8:	8d0b      	ldrh	r3, [r1, #40]	; 0x28
    1ffa:	3301      	adds	r3, #1
    1ffc:	b29b      	uxth	r3, r3
    1ffe:	850b      	strh	r3, [r1, #40]	; 0x28
			g_sys_cap.val.deep_rate_chgsum =0;//20160815  AID 增加清0
    2000:	2300      	movs	r3, #0
    2002:	774b      	strb	r3, [r1, #29]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    2004:	8d09      	ldrh	r1, [r1, #40]	; 0x28
    2006:	b289      	uxth	r1, r1
    2008:	2201      	movs	r2, #1
    200a:	2008      	movs	r0, #8
    200c:	4b20      	ldr	r3, [pc, #128]	; (2090 <STACK_SIZE+0x90>)
    200e:	4798      	blx	r3
    2010:	e004      	b.n	201c <STACK_SIZE+0x1c>
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_chg_record =100;
    2012:	4b1e      	ldr	r3, [pc, #120]	; (208c <STACK_SIZE+0x8c>)
    2014:	2264      	movs	r2, #100	; 0x64
    2016:	771a      	strb	r2, [r3, #28]
		if(nADC_CURRENT <CURRENT_DCH_05A)
		{
			g_sys_cap.val.deep_rate_chgsum =0;
    2018:	2200      	movs	r2, #0
    201a:	775a      	strb	r2, [r3, #29]
		}
	}
	
	if(nADC_CELL_MAX >VCELL_DEEP_HIGH_CHG)
    201c:	4b22      	ldr	r3, [pc, #136]	; (20a8 <STACK_SIZE+0xa8>)
    201e:	881b      	ldrh	r3, [r3, #0]
    2020:	4a22      	ldr	r2, [pc, #136]	; (20ac <STACK_SIZE+0xac>)
    2022:	4293      	cmp	r3, r2
    2024:	d921      	bls.n	206a <STACK_SIZE+0x6a>
	{
		if(g_sys_cap.val.deep_chg_volt_delay <200)
    2026:	4b19      	ldr	r3, [pc, #100]	; (208c <STACK_SIZE+0x8c>)
    2028:	7f9b      	ldrb	r3, [r3, #30]
    202a:	b2db      	uxtb	r3, r3
    202c:	2bc7      	cmp	r3, #199	; 0xc7
    202e:	d804      	bhi.n	203a <STACK_SIZE+0x3a>
		{
			g_sys_cap.val.deep_chg_volt_delay++;
    2030:	4a16      	ldr	r2, [pc, #88]	; (208c <STACK_SIZE+0x8c>)
    2032:	7f93      	ldrb	r3, [r2, #30]
    2034:	3301      	adds	r3, #1
    2036:	b2db      	uxtb	r3, r3
    2038:	7793      	strb	r3, [r2, #30]
		}
		if(g_sys_cap.val.deep_chg_volt_delay>50)
    203a:	4b14      	ldr	r3, [pc, #80]	; (208c <STACK_SIZE+0x8c>)
    203c:	7f9b      	ldrb	r3, [r3, #30]
    203e:	b2db      	uxtb	r3, r3
    2040:	2b32      	cmp	r3, #50	; 0x32
    2042:	d921      	bls.n	2088 <STACK_SIZE+0x88>
		{
			if(g_sys_cap.val.deep_chg_volt_delay <100)
    2044:	4b11      	ldr	r3, [pc, #68]	; (208c <STACK_SIZE+0x8c>)
    2046:	7f9b      	ldrb	r3, [r3, #30]
    2048:	b2db      	uxtb	r3, r3
    204a:	2b63      	cmp	r3, #99	; 0x63
    204c:	d81c      	bhi.n	2088 <STACK_SIZE+0x88>
			{
				g_sys_cap.val.deep_chg_volt_delay = 200;
    204e:	4a0f      	ldr	r2, [pc, #60]	; (208c <STACK_SIZE+0x8c>)
    2050:	23c8      	movs	r3, #200	; 0xc8
    2052:	7793      	strb	r3, [r2, #30]
				g_sys_cap.val.deep_chg_cycle_cnt++;
    2054:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    2056:	3301      	adds	r3, #1
    2058:	b29b      	uxth	r3, r3
    205a:	8513      	strh	r3, [r2, #40]	; 0x28
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    205c:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    205e:	b289      	uxth	r1, r1
    2060:	2201      	movs	r2, #1
    2062:	2008      	movs	r0, #8
    2064:	4b0a      	ldr	r3, [pc, #40]	; (2090 <STACK_SIZE+0x90>)
    2066:	4798      	blx	r3
    2068:	e00e      	b.n	2088 <STACK_SIZE+0x88>
			}
		}
	}
	else
	{
		if(nADC_CELL_MAX <VCELL_DEEP_CHG_CLEAR)
    206a:	4a11      	ldr	r2, [pc, #68]	; (20b0 <STACK_SIZE+0xb0>)
    206c:	4293      	cmp	r3, r2
    206e:	d803      	bhi.n	2078 <STACK_SIZE+0x78>
		{
			g_sys_cap.val.deep_chg_volt_delay =0;
    2070:	2200      	movs	r2, #0
    2072:	4b06      	ldr	r3, [pc, #24]	; (208c <STACK_SIZE+0x8c>)
    2074:	779a      	strb	r2, [r3, #30]
    2076:	e007      	b.n	2088 <STACK_SIZE+0x88>
		}
		else
		{
			if(g_sys_cap.val.deep_chg_volt_delay<200)
    2078:	4b04      	ldr	r3, [pc, #16]	; (208c <STACK_SIZE+0x8c>)
    207a:	7f9b      	ldrb	r3, [r3, #30]
    207c:	b2db      	uxtb	r3, r3
    207e:	2bc7      	cmp	r3, #199	; 0xc7
    2080:	d802      	bhi.n	2088 <STACK_SIZE+0x88>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
    2082:	2200      	movs	r2, #0
    2084:	4b01      	ldr	r3, [pc, #4]	; (208c <STACK_SIZE+0x8c>)
    2086:	779a      	strb	r2, [r3, #30]
			}
		}
	}
    2088:	bd10      	pop	{r4, pc}
    208a:	46c0      	nop			; (mov r8, r8)
    208c:	20000314 	.word	0x20000314
    2090:	00000f95 	.word	0x00000f95
    2094:	20000352 	.word	0x20000352
    2098:	200000ca 	.word	0x200000ca
    209c:	20000312 	.word	0x20000312
    20a0:	00002665 	.word	0x00002665
    20a4:	00002cc9 	.word	0x00002cc9
    20a8:	20000340 	.word	0x20000340
    20ac:	00003479 	.word	0x00003479
    20b0:	00002f5b 	.word	0x00002f5b

000020b4 <NormalCapacityProc>:
OUTPUT			: None
NOTICE			: 未完成
DATE			: 2016/06/24
*****************************************************************************/
void NormalCapacityProc(void)
{
    20b4:	b570      	push	{r4, r5, r6, lr}
	static bool  power_first_flag = false;

	uint32_t capacity_volt;
	uint32_t temp = 0;
	//开机输入容量值
	if(Total_VBAT > 6553)
    20b6:	4b47      	ldr	r3, [pc, #284]	; (21d4 <NormalCapacityProc+0x120>)
    20b8:	881b      	ldrh	r3, [r3, #0]
    20ba:	4a47      	ldr	r2, [pc, #284]	; (21d8 <NormalCapacityProc+0x124>)
    20bc:	4293      	cmp	r3, r2
    20be:	d92a      	bls.n	2116 <NormalCapacityProc+0x62>
	{
		if((power_first_flag == false) && (afe_flags.val.afe_uv_flag == 0))
    20c0:	4a46      	ldr	r2, [pc, #280]	; (21dc <NormalCapacityProc+0x128>)
    20c2:	7812      	ldrb	r2, [r2, #0]
    20c4:	2a00      	cmp	r2, #0
    20c6:	d126      	bne.n	2116 <NormalCapacityProc+0x62>
    20c8:	4a45      	ldr	r2, [pc, #276]	; (21e0 <NormalCapacityProc+0x12c>)
    20ca:	7852      	ldrb	r2, [r2, #1]
    20cc:	07d2      	lsls	r2, r2, #31
    20ce:	d422      	bmi.n	2116 <NormalCapacityProc+0x62>
		{
			if(flash_flags.val.re_cap_update_flag == 0)
    20d0:	4a44      	ldr	r2, [pc, #272]	; (21e4 <NormalCapacityProc+0x130>)
    20d2:	7812      	ldrb	r2, [r2, #0]
    20d4:	07d2      	lsls	r2, r2, #31
    20d6:	d411      	bmi.n	20fc <NormalCapacityProc+0x48>
			{
				// 6553 = 2.0V   8519 = 2.6V  13762 = 4.2V  SUB = 73400/100 = 52
				//电压查表
				capacity_volt = (uint32_t)Total_VBAT * 5000 / 16384;
				g_sys_cap.val.re_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    20d8:	4843      	ldr	r0, [pc, #268]	; (21e8 <NormalCapacityProc+0x134>)
    20da:	4358      	muls	r0, r3
    20dc:	0b80      	lsrs	r0, r0, #14
    20de:	4b43      	ldr	r3, [pc, #268]	; (21ec <NormalCapacityProc+0x138>)
    20e0:	4798      	blx	r3
    20e2:	4c43      	ldr	r4, [pc, #268]	; (21f0 <NormalCapacityProc+0x13c>)
    20e4:	74a0      	strb	r0, [r4, #18]

				EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL, g_sys_cap.val.re_cap_rate, 0);
    20e6:	7ca1      	ldrb	r1, [r4, #18]
    20e8:	2200      	movs	r2, #0
    20ea:	2001      	movs	r0, #1
    20ec:	4b41      	ldr	r3, [pc, #260]	; (21f4 <NormalCapacityProc+0x140>)
    20ee:	4798      	blx	r3
				g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    20f0:	7ca3      	ldrb	r3, [r4, #18]
    20f2:	b2db      	uxtb	r3, r3
    20f4:	7523      	strb	r3, [r4, #20]
				g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    20f6:	7ca3      	ldrb	r3, [r4, #18]
    20f8:	b2db      	uxtb	r3, r3
    20fa:	7563      	strb	r3, [r4, #21]
			}
			temp = g_sys_cap.val.re_cap_rate;
    20fc:	4c3c      	ldr	r4, [pc, #240]	; (21f0 <NormalCapacityProc+0x13c>)
    20fe:	7ca0      	ldrb	r0, [r4, #18]
			temp = temp * g_sys_cap.val.full_cap / 100;
    2100:	8823      	ldrh	r3, [r4, #0]
    2102:	4358      	muls	r0, r3
			//	        	temp = ~temp;  // 取反
			//	        	temp+=1;

			g_sys_cap.val.cap_val = temp;
    2104:	2164      	movs	r1, #100	; 0x64
    2106:	4b3c      	ldr	r3, [pc, #240]	; (21f8 <NormalCapacityProc+0x144>)
    2108:	4798      	blx	r3
    210a:	6060      	str	r0, [r4, #4]
			g_sys_cap.val.cap_val3 = 0 ;        //修正soc值20161010zzysoc4
    210c:	2300      	movs	r3, #0
    210e:	60e3      	str	r3, [r4, #12]
			power_first_flag = true;
    2110:	2201      	movs	r2, #1
    2112:	4b32      	ldr	r3, [pc, #200]	; (21dc <NormalCapacityProc+0x128>)
    2114:	701a      	strb	r2, [r3, #0]
		}
	}

	Cap_Update_Check();//检测是否需要容量补偿容量更新
    2116:	4b39      	ldr	r3, [pc, #228]	; (21fc <NormalCapacityProc+0x148>)
    2118:	4798      	blx	r3

	FullCap_Update();//判断是否需要满电更新
    211a:	4b39      	ldr	r3, [pc, #228]	; (2200 <NormalCapacityProc+0x14c>)
    211c:	4798      	blx	r3

	// 计算剩余容量
	if(Total_VBAT > 6553)
    211e:	4b2d      	ldr	r3, [pc, #180]	; (21d4 <NormalCapacityProc+0x120>)
    2120:	881a      	ldrh	r2, [r3, #0]
    2122:	4b2d      	ldr	r3, [pc, #180]	; (21d8 <NormalCapacityProc+0x124>)
    2124:	429a      	cmp	r2, r3
    2126:	d93c      	bls.n	21a2 <NormalCapacityProc+0xee>
	{
		if(g_sys_cap.val.cap_val > g_sys_cap.val.full_cap)
    2128:	4b31      	ldr	r3, [pc, #196]	; (21f0 <NormalCapacityProc+0x13c>)
    212a:	685a      	ldr	r2, [r3, #4]
    212c:	881b      	ldrh	r3, [r3, #0]
    212e:	b29b      	uxth	r3, r3
    2130:	429a      	cmp	r2, r3
    2132:	dd03      	ble.n	213c <NormalCapacityProc+0x88>
		{
			g_sys_cap.val.cap_val = g_sys_cap.val.full_cap;
    2134:	4a2e      	ldr	r2, [pc, #184]	; (21f0 <NormalCapacityProc+0x13c>)
    2136:	8813      	ldrh	r3, [r2, #0]
    2138:	b29b      	uxth	r3, r3
    213a:	6053      	str	r3, [r2, #4]
		}
		if(afe_flags.val.afe_uv_flag == true)
    213c:	4b28      	ldr	r3, [pc, #160]	; (21e0 <NormalCapacityProc+0x12c>)
    213e:	785b      	ldrb	r3, [r3, #1]
    2140:	07db      	lsls	r3, r3, #31
    2142:	d50b      	bpl.n	215c <NormalCapacityProc+0xa8>
		{
			//修正soc值20161009zzysoc2
			uv_cap_val = g_sys_cap.val.cap_val ;
    2144:	4b2a      	ldr	r3, [pc, #168]	; (21f0 <NormalCapacityProc+0x13c>)
    2146:	6859      	ldr	r1, [r3, #4]
    2148:	4a2e      	ldr	r2, [pc, #184]	; (2204 <NormalCapacityProc+0x150>)
    214a:	6011      	str	r1, [r2, #0]
			g_sys_cap.val.cap_val = 0;//修正soc值20161009zzysoc2原有，其他为添加项
    214c:	2200      	movs	r2, #0
    214e:	605a      	str	r2, [r3, #4]
			g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;//欠压清零//修正soc值20161010zzysoc3
    2150:	7c9a      	ldrb	r2, [r3, #18]
    2152:	b2d2      	uxtb	r2, r2
    2154:	755a      	strb	r2, [r3, #21]
			uv_re_cap_rate = g_sys_cap.val.re_cap_rate ;
    2156:	7c9a      	ldrb	r2, [r3, #18]
    2158:	4b2b      	ldr	r3, [pc, #172]	; (2208 <NormalCapacityProc+0x154>)
    215a:	701a      	strb	r2, [r3, #0]
			//   temp =  uv_cap_val  ;
			//   temp *= 100;
			//   temp = (UCHAR)(temp/ g_sys_cap.val.full_cap);
			//    uv_re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
		}
		temp = g_sys_cap.val.cap_val;
    215c:	4d24      	ldr	r5, [pc, #144]	; (21f0 <NormalCapacityProc+0x13c>)
    215e:	6868      	ldr	r0, [r5, #4]
		temp *= 100;
		temp   = (uint8_t)(temp / g_sys_cap.val.full_cap);
    2160:	8829      	ldrh	r1, [r5, #0]
    2162:	b289      	uxth	r1, r1
		g_sys_cap.val.re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
    2164:	7cac      	ldrb	r4, [r5, #18]
    2166:	b2e4      	uxtb	r4, r4
    2168:	2364      	movs	r3, #100	; 0x64
    216a:	4358      	muls	r0, r3
    216c:	4b22      	ldr	r3, [pc, #136]	; (21f8 <NormalCapacityProc+0x144>)
    216e:	4798      	blx	r3
    2170:	b2c0      	uxtb	r0, r0
    2172:	7d6b      	ldrb	r3, [r5, #21]
    2174:	1ae4      	subs	r4, r4, r3
    2176:	1904      	adds	r4, r0, r4
    2178:	b2e4      	uxtb	r4, r4
    217a:	74ac      	strb	r4, [r5, #18]
		g_sys_cap.val.re_cap_rate_old2 = temp;                              //修正soc值20161010zzysoc3
    217c:	7568      	strb	r0, [r5, #21]
		if( (g_sys_cap.val.re_cap_rate > 200) || (g_sys_cap.val.cap_val == 0 ) ) //防止负值溢出
    217e:	7cab      	ldrb	r3, [r5, #18]
    2180:	b2db      	uxtb	r3, r3
    2182:	2bc8      	cmp	r3, #200	; 0xc8
    2184:	d802      	bhi.n	218c <NormalCapacityProc+0xd8>
    2186:	686b      	ldr	r3, [r5, #4]
    2188:	2b00      	cmp	r3, #0
    218a:	d102      	bne.n	2192 <NormalCapacityProc+0xde>
		{
			g_sys_cap.val.re_cap_rate = 0;
    218c:	2200      	movs	r2, #0
    218e:	4b18      	ldr	r3, [pc, #96]	; (21f0 <NormalCapacityProc+0x13c>)
    2190:	749a      	strb	r2, [r3, #18]
		}
		if( g_sys_cap.val.re_cap_rate > 100 )//防止超出100
    2192:	4b17      	ldr	r3, [pc, #92]	; (21f0 <NormalCapacityProc+0x13c>)
    2194:	7c9b      	ldrb	r3, [r3, #18]
    2196:	b2db      	uxtb	r3, r3
    2198:	2b64      	cmp	r3, #100	; 0x64
    219a:	d902      	bls.n	21a2 <NormalCapacityProc+0xee>
		{
			g_sys_cap.val.re_cap_rate = 100;
    219c:	2264      	movs	r2, #100	; 0x64
    219e:	4b14      	ldr	r3, [pc, #80]	; (21f0 <NormalCapacityProc+0x13c>)
    21a0:	749a      	strb	r2, [r3, #18]
		}
	}

	//清除循环次数标记方法1
	if(g_sys_cap.val.cycle_record_flag != 0)
    21a2:	4b13      	ldr	r3, [pc, #76]	; (21f0 <NormalCapacityProc+0x13c>)
    21a4:	7e1b      	ldrb	r3, [r3, #24]
    21a6:	2b00      	cmp	r3, #0
    21a8:	d00e      	beq.n	21c8 <NormalCapacityProc+0x114>
	{
		if((g_sys_cap.val.cycle_record_flag < g_sys_cap.val.re_cap_rate) && ((g_sys_cap.val.re_cap_rate -  g_sys_cap.val.cycle_record_flag) > 7))
    21aa:	4a11      	ldr	r2, [pc, #68]	; (21f0 <NormalCapacityProc+0x13c>)
    21ac:	7e13      	ldrb	r3, [r2, #24]
    21ae:	7c92      	ldrb	r2, [r2, #18]
    21b0:	b2db      	uxtb	r3, r3
    21b2:	4293      	cmp	r3, r2
    21b4:	d208      	bcs.n	21c8 <NormalCapacityProc+0x114>
    21b6:	4a0e      	ldr	r2, [pc, #56]	; (21f0 <NormalCapacityProc+0x13c>)
    21b8:	7c93      	ldrb	r3, [r2, #18]
    21ba:	7e12      	ldrb	r2, [r2, #24]
    21bc:	1a9b      	subs	r3, r3, r2
    21be:	2b07      	cmp	r3, #7
    21c0:	dd02      	ble.n	21c8 <NormalCapacityProc+0x114>
		{
			g_sys_cap.val.cycle_record_flag = 0;
    21c2:	2200      	movs	r2, #0
    21c4:	4b0a      	ldr	r3, [pc, #40]	; (21f0 <NormalCapacityProc+0x13c>)
    21c6:	761a      	strb	r2, [r3, #24]
		}
	}

	SOC_FLASH_Save();
    21c8:	4b10      	ldr	r3, [pc, #64]	; (220c <NormalCapacityProc+0x158>)
    21ca:	4798      	blx	r3
	BatCycleProc();
    21cc:	4b10      	ldr	r3, [pc, #64]	; (2210 <NormalCapacityProc+0x15c>)
    21ce:	4798      	blx	r3
}
    21d0:	bd70      	pop	{r4, r5, r6, pc}
    21d2:	46c0      	nop			; (mov r8, r8)
    21d4:	20000310 	.word	0x20000310
    21d8:	00001999 	.word	0x00001999
    21dc:	200000bc 	.word	0x200000bc
    21e0:	2000037c 	.word	0x2000037c
    21e4:	20000378 	.word	0x20000378
    21e8:	00001388 	.word	0x00001388
    21ec:	000018b5 	.word	0x000018b5
    21f0:	20000314 	.word	0x20000314
    21f4:	00000f95 	.word	0x00000f95
    21f8:	000046e1 	.word	0x000046e1
    21fc:	00001905 	.word	0x00001905
    2200:	00001c41 	.word	0x00001c41
    2204:	200000d4 	.word	0x200000d4
    2208:	200000cc 	.word	0x200000cc
    220c:	00001ddd 	.word	0x00001ddd
    2210:	00001e71 	.word	0x00001e71

00002214 <ADIRQ2_Extint_Callback>:
static void Configure_Extint_ADIRQ2(void);
static void Configure_Extint_Callbacks_ADIRQ2(void);

void ADIRQ2_Extint_Callback(void)
{
	sys_flags.val.afe_adirq2_flag =1;
    2214:	4a02      	ldr	r2, [pc, #8]	; (2220 <ADIRQ2_Extint_Callback+0xc>)
    2216:	7851      	ldrb	r1, [r2, #1]
    2218:	2301      	movs	r3, #1
    221a:	430b      	orrs	r3, r1
    221c:	7053      	strb	r3, [r2, #1]
}
    221e:	4770      	bx	lr
    2220:	20000354 	.word	0x20000354

00002224 <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    2224:	b510      	push	{r4, lr}
    2226:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    2228:	0001      	movs	r1, r0
    222a:	4802      	ldr	r0, [pc, #8]	; (2234 <SPI_Write_Buff+0x10>)
    222c:	4b02      	ldr	r3, [pc, #8]	; (2238 <SPI_Write_Buff+0x14>)
    222e:	4798      	blx	r3
}
    2230:	bd10      	pop	{r4, pc}
    2232:	46c0      	nop			; (mov r8, r8)
    2234:	200001b4 	.word	0x200001b4
    2238:	00003711 	.word	0x00003711

0000223c <SPI_Read_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Read_Buff(uint8_t *buff,uint16_t length)
{
    223c:	b510      	push	{r4, lr}
    223e:	000a      	movs	r2, r1
	spi_read_buffer_wait(&spi_master_instance, buff, length,0x00);
    2240:	2300      	movs	r3, #0
    2242:	0001      	movs	r1, r0
    2244:	4801      	ldr	r0, [pc, #4]	; (224c <SPI_Read_Buff+0x10>)
    2246:	4c02      	ldr	r4, [pc, #8]	; (2250 <SPI_Read_Buff+0x14>)
    2248:	47a0      	blx	r4
}
    224a:	bd10      	pop	{r4, pc}
    224c:	200001b4 	.word	0x200001b4
    2250:	00003525 	.word	0x00003525

00002254 <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    2254:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    2256:	2201      	movs	r2, #1
    2258:	4902      	ldr	r1, [pc, #8]	; (2264 <SPI_Slave_Low+0x10>)
    225a:	4803      	ldr	r0, [pc, #12]	; (2268 <SPI_Slave_Low+0x14>)
    225c:	4b03      	ldr	r3, [pc, #12]	; (226c <SPI_Slave_Low+0x18>)
    225e:	4798      	blx	r3
}
    2260:	bd10      	pop	{r4, pc}
    2262:	46c0      	nop			; (mov r8, r8)
    2264:	200001c0 	.word	0x200001c0
    2268:	200001b4 	.word	0x200001b4
    226c:	0000361d 	.word	0x0000361d

00002270 <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    2270:	b5f0      	push	{r4, r5, r6, r7, lr}
    2272:	464f      	mov	r7, r9
    2274:	4646      	mov	r6, r8
    2276:	b4c0      	push	{r6, r7}
    2278:	b093      	sub	sp, #76	; 0x4c
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    227a:	4c43      	ldr	r4, [pc, #268]	; (2388 <Configure_Spi_Master+0x118>)
    227c:	2311      	movs	r3, #17
    227e:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    2280:	2300      	movs	r3, #0
    2282:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    2284:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    2286:	2201      	movs	r2, #1
    2288:	4669      	mov	r1, sp
    228a:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    228c:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    228e:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    2290:	2011      	movs	r0, #17
    2292:	4b3e      	ldr	r3, [pc, #248]	; (238c <Configure_Spi_Master+0x11c>)
    2294:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    2296:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2298:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    229a:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    229c:	2a00      	cmp	r2, #0
    229e:	d105      	bne.n	22ac <Configure_Spi_Master+0x3c>
		return &(ports[port_index]->Group[group_index]);
    22a0:	0959      	lsrs	r1, r3, #5
    22a2:	01c9      	lsls	r1, r1, #7
    22a4:	2282      	movs	r2, #130	; 0x82
    22a6:	05d2      	lsls	r2, r2, #23
    22a8:	4694      	mov	ip, r2
    22aa:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    22ac:	221f      	movs	r2, #31
    22ae:	4013      	ands	r3, r2
    22b0:	3a1e      	subs	r2, #30
    22b2:	0010      	movs	r0, r2
    22b4:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    22b6:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    22b8:	ac04      	add	r4, sp, #16
    22ba:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    22bc:	2300      	movs	r3, #0
    22be:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    22c0:	9306      	str	r3, [sp, #24]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    22c2:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    22c4:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    22c6:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    22c8:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    22ca:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    22cc:	3223      	adds	r2, #35	; 0x23
    22ce:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    22d0:	3a18      	subs	r2, #24
    22d2:	2100      	movs	r1, #0
    22d4:	a80a      	add	r0, sp, #40	; 0x28
    22d6:	4b2e      	ldr	r3, [pc, #184]	; (2390 <Configure_Spi_Master+0x120>)
    22d8:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    22da:	4b2e      	ldr	r3, [pc, #184]	; (2394 <Configure_Spi_Master+0x124>)
    22dc:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    22de:	2380      	movs	r3, #128	; 0x80
    22e0:	025b      	lsls	r3, r3, #9
    22e2:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    22e4:	4b2c      	ldr	r3, [pc, #176]	; (2398 <Configure_Spi_Master+0x128>)
    22e6:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    22e8:	2301      	movs	r3, #1
    22ea:	425b      	negs	r3, r3
    22ec:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    22ee:	4b2b      	ldr	r3, [pc, #172]	; (239c <Configure_Spi_Master+0x12c>)
    22f0:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    22f2:	4b2b      	ldr	r3, [pc, #172]	; (23a0 <Configure_Spi_Master+0x130>)
    22f4:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    22f6:	4d2b      	ldr	r5, [pc, #172]	; (23a4 <Configure_Spi_Master+0x134>)
    22f8:	0022      	movs	r2, r4
    22fa:	492b      	ldr	r1, [pc, #172]	; (23a8 <Configure_Spi_Master+0x138>)
    22fc:	0028      	movs	r0, r5
    22fe:	4b2b      	ldr	r3, [pc, #172]	; (23ac <Configure_Spi_Master+0x13c>)
    2300:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2302:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    2304:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    2306:	2b00      	cmp	r3, #0
    2308:	d1fc      	bne.n	2304 <Configure_Spi_Master+0x94>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    230a:	6813      	ldr	r3, [r2, #0]
    230c:	2702      	movs	r7, #2
    230e:	433b      	orrs	r3, r7
    2310:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    2312:	4b27      	ldr	r3, [pc, #156]	; (23b0 <Configure_Spi_Master+0x140>)
    2314:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    2316:	ac03      	add	r4, sp, #12
    2318:	2500      	movs	r5, #0
    231a:	7025      	strb	r5, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    231c:	70a5      	strb	r5, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    231e:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    2320:	0021      	movs	r1, r4
    2322:	2030      	movs	r0, #48	; 0x30
    2324:	4e19      	ldr	r6, [pc, #100]	; (238c <Configure_Spi_Master+0x11c>)
    2326:	47b0      	blx	r6
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2328:	2301      	movs	r3, #1
    232a:	4699      	mov	r9, r3
    232c:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    232e:	0021      	movs	r1, r4
    2330:	2007      	movs	r0, #7
    2332:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2334:	2382      	movs	r3, #130	; 0x82
    2336:	05db      	lsls	r3, r3, #23
    2338:	4698      	mov	r8, r3
    233a:	2380      	movs	r3, #128	; 0x80
    233c:	4642      	mov	r2, r8
    233e:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2340:	464b      	mov	r3, r9
    2342:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    2344:	0021      	movs	r1, r4
    2346:	200a      	movs	r0, #10
    2348:	47b0      	blx	r6
    234a:	2380      	movs	r3, #128	; 0x80
    234c:	00db      	lsls	r3, r3, #3
    234e:	4642      	mov	r2, r8
    2350:	6193      	str	r3, [r2, #24]
}

void Configure_Extint_ADIRQ2(void)
{
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    2352:	4668      	mov	r0, sp
    2354:	4b17      	ldr	r3, [pc, #92]	; (23b4 <Configure_Spi_Master+0x144>)
    2356:	4798      	blx	r3
	config_extint_chan.gpio_pin           = ADIRQ2_EIC_PIN;
    2358:	2308      	movs	r3, #8
    235a:	9300      	str	r3, [sp, #0]
	config_extint_chan.gpio_pin_mux       = ADIRQ2_EIC_MUX;
    235c:	9501      	str	r5, [sp, #4]
	config_extint_chan.gpio_pin_pull      = ADIRQ2_EIC_PULL_UP;
    235e:	466b      	mov	r3, sp
    2360:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = ADIRQ2_EIC_DETECT;
    2362:	72df      	strb	r7, [r3, #11]
	extint_chan_set_config(ADIRQ2_EIC_LINE, &config_extint_chan);
    2364:	4669      	mov	r1, sp
    2366:	2008      	movs	r0, #8
    2368:	4b13      	ldr	r3, [pc, #76]	; (23b8 <Configure_Spi_Master+0x148>)
    236a:	4798      	blx	r3
}

void Configure_Extint_Callbacks_ADIRQ2(void)
{
	extint_register_callback(ADIRQ2_Extint_Callback,	ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    236c:	2200      	movs	r2, #0
    236e:	2108      	movs	r1, #8
    2370:	4812      	ldr	r0, [pc, #72]	; (23bc <Configure_Spi_Master+0x14c>)
    2372:	4b13      	ldr	r3, [pc, #76]	; (23c0 <Configure_Spi_Master+0x150>)
    2374:	4798      	blx	r3
	extint_chan_enable_callback(ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    2376:	2100      	movs	r1, #0
    2378:	2008      	movs	r0, #8
    237a:	4b12      	ldr	r3, [pc, #72]	; (23c4 <Configure_Spi_Master+0x154>)
    237c:	4798      	blx	r3
	port_pin_set_output_level(STB, true);
	
	Configure_Extint_ADIRQ2();
	Configure_Extint_Callbacks_ADIRQ2();
	
}
    237e:	b013      	add	sp, #76	; 0x4c
    2380:	bc0c      	pop	{r2, r3}
    2382:	4690      	mov	r8, r2
    2384:	4699      	mov	r9, r3
    2386:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2388:	200001c0 	.word	0x200001c0
    238c:	00002d09 	.word	0x00002d09
    2390:	00004a83 	.word	0x00004a83
    2394:	000186a0 	.word	0x000186a0
    2398:	00100002 	.word	0x00100002
    239c:	00120002 	.word	0x00120002
    23a0:	00130002 	.word	0x00130002
    23a4:	200001b4 	.word	0x200001b4
    23a8:	42000800 	.word	0x42000800
    23ac:	000031fd 	.word	0x000031fd
    23b0:	00002255 	.word	0x00002255
    23b4:	00002959 	.word	0x00002959
    23b8:	0000296d 	.word	0x0000296d
    23bc:	00002215 	.word	0x00002215
    23c0:	000027e1 	.word	0x000027e1
    23c4:	0000280d 	.word	0x0000280d

000023c8 <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    23c8:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    23ca:	2200      	movs	r2, #0
    23cc:	4902      	ldr	r1, [pc, #8]	; (23d8 <SPI_Slave_High+0x10>)
    23ce:	4803      	ldr	r0, [pc, #12]	; (23dc <SPI_Slave_High+0x14>)
    23d0:	4b03      	ldr	r3, [pc, #12]	; (23e0 <SPI_Slave_High+0x18>)
    23d2:	4798      	blx	r3
}
    23d4:	bd10      	pop	{r4, pc}
    23d6:	46c0      	nop			; (mov r8, r8)
    23d8:	200001c0 	.word	0x200001c0
    23dc:	200001b4 	.word	0x200001b4
    23e0:	0000361d 	.word	0x0000361d

000023e4 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    23e4:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    23e6:	466b      	mov	r3, sp
    23e8:	2200      	movs	r2, #0
    23ea:	71da      	strb	r2, [r3, #7]
    23ec:	3307      	adds	r3, #7
    23ee:	781b      	ldrb	r3, [r3, #0]
    23f0:	b2db      	uxtb	r3, r3
    23f2:	2b07      	cmp	r3, #7
    23f4:	d809      	bhi.n	240a <vSPI_Wait+0x26>
    23f6:	466b      	mov	r3, sp
    23f8:	1dda      	adds	r2, r3, #7
    23fa:	7813      	ldrb	r3, [r2, #0]
    23fc:	3301      	adds	r3, #1
    23fe:	b2db      	uxtb	r3, r3
    2400:	7013      	strb	r3, [r2, #0]
    2402:	7813      	ldrb	r3, [r2, #0]
    2404:	b2db      	uxtb	r3, r3
    2406:	2b07      	cmp	r3, #7
    2408:	d9f7      	bls.n	23fa <vSPI_Wait+0x16>
}
    240a:	b002      	add	sp, #8
    240c:	4770      	bx	lr
    240e:	46c0      	nop			; (mov r8, r8)

00002410 <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    2410:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    2412:	2800      	cmp	r0, #0
    2414:	d00d      	beq.n	2432 <ucCRC_Calc+0x22>
    2416:	000b      	movs	r3, r1
    2418:	3801      	subs	r0, #1
    241a:	b2c0      	uxtb	r0, r0
    241c:	3001      	adds	r0, #1
    241e:	1809      	adds	r1, r1, r0
    2420:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    2422:	4c05      	ldr	r4, [pc, #20]	; (2438 <ucCRC_Calc+0x28>)
    2424:	781a      	ldrb	r2, [r3, #0]
    2426:	4050      	eors	r0, r2
    2428:	5c20      	ldrb	r0, [r4, r0]
    242a:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    242c:	428b      	cmp	r3, r1
    242e:	d1f9      	bne.n	2424 <ucCRC_Calc+0x14>
    2430:	e000      	b.n	2434 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    2432:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    2434:	bd10      	pop	{r4, pc}
    2436:	46c0      	nop			; (mov r8, r8)
    2438:	000054a0 	.word	0x000054a0

0000243c <ucSPI_Write>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,undata需要写入的数据
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    243c:	b5f0      	push	{r4, r5, r6, r7, lr}
    243e:	465f      	mov	r7, fp
    2440:	4656      	mov	r6, sl
    2442:	464d      	mov	r5, r9
    2444:	4644      	mov	r4, r8
    2446:	b4f0      	push	{r4, r5, r6, r7}
    2448:	b083      	sub	sp, #12
    244a:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    244c:	0040      	lsls	r0, r0, #1
    244e:	271e      	movs	r7, #30
    2450:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    2452:	004b      	lsls	r3, r1, #1
    2454:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    2456:	0a13      	lsrs	r3, r2, #8
    2458:	469b      	mov	fp, r3
    245a:	2609      	movs	r6, #9
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    245c:	4b25      	ldr	r3, [pc, #148]	; (24f4 <ucSPI_Write+0xb8>)
    245e:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    2460:	4d25      	ldr	r5, [pc, #148]	; (24f8 <ucSPI_Write+0xbc>)
    2462:	3f3e      	subs	r7, #62	; 0x3e
    2464:	4307      	orrs	r7, r0
    2466:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    2468:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    246a:	466b      	mov	r3, sp
    246c:	791b      	ldrb	r3, [r3, #4]
    246e:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    2470:	4643      	mov	r3, r8
    2472:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    2474:	465b      	mov	r3, fp
    2476:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    2478:	464b      	mov	r3, r9
    247a:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    247c:	0029      	movs	r1, r5
    247e:	2004      	movs	r0, #4
    2480:	4b1e      	ldr	r3, [pc, #120]	; (24fc <ucSPI_Write+0xc0>)
    2482:	4798      	blx	r3
    2484:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    2486:	2105      	movs	r1, #5
    2488:	0028      	movs	r0, r5
    248a:	4b1d      	ldr	r3, [pc, #116]	; (2500 <ucSPI_Write+0xc4>)
    248c:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    248e:	4b1d      	ldr	r3, [pc, #116]	; (2504 <ucSPI_Write+0xc8>)
    2490:	6a1c      	ldr	r4, [r3, #32]
    2492:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    2494:	03e4      	lsls	r4, r4, #15
    2496:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    2498:	03db      	lsls	r3, r3, #15
    249a:	d40e      	bmi.n	24ba <ucSPI_Write+0x7e>
    249c:	4b1a      	ldr	r3, [pc, #104]	; (2508 <ucSPI_Write+0xcc>)
    249e:	4a19      	ldr	r2, [pc, #100]	; (2504 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    24a0:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    24a2:	2180      	movs	r1, #128	; 0x80
    24a4:	0249      	lsls	r1, r1, #9
    24a6:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    24a8:	0c24      	lsrs	r4, r4, #16
    24aa:	4004      	ands	r4, r0
    24ac:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    24ae:	420f      	tst	r7, r1
    24b0:	d103      	bne.n	24ba <ucSPI_Write+0x7e>
    24b2:	3b01      	subs	r3, #1
    24b4:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    24b6:	2b00      	cmp	r3, #0
    24b8:	d1f5      	bne.n	24a6 <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    24ba:	2064      	movs	r0, #100	; 0x64
    24bc:	4b13      	ldr	r3, [pc, #76]	; (250c <ucSPI_Write+0xd0>)
    24be:	4798      	blx	r3
		if(SDI_VAL ==1)
    24c0:	2c01      	cmp	r4, #1
    24c2:	d103      	bne.n	24cc <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    24c4:	4b12      	ldr	r3, [pc, #72]	; (2510 <ucSPI_Write+0xd4>)
    24c6:	4798      	blx	r3
			return 0;
    24c8:	2000      	movs	r0, #0
    24ca:	e00b      	b.n	24e4 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    24cc:	2064      	movs	r0, #100	; 0x64
    24ce:	4b0f      	ldr	r3, [pc, #60]	; (250c <ucSPI_Write+0xd0>)
    24d0:	4798      	blx	r3
		
		SPI_Slave_Low();
    24d2:	4b0f      	ldr	r3, [pc, #60]	; (2510 <ucSPI_Write+0xd4>)
    24d4:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    24d6:	4b0f      	ldr	r3, [pc, #60]	; (2514 <ucSPI_Write+0xd8>)
    24d8:	4798      	blx	r3
    24da:	3e01      	subs	r6, #1
    24dc:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    24de:	2e00      	cmp	r6, #0
    24e0:	d1c2      	bne.n	2468 <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    24e2:	2001      	movs	r0, #1
}
    24e4:	b003      	add	sp, #12
    24e6:	bc3c      	pop	{r2, r3, r4, r5}
    24e8:	4690      	mov	r8, r2
    24ea:	4699      	mov	r9, r3
    24ec:	46a2      	mov	sl, r4
    24ee:	46ab      	mov	fp, r5
    24f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    24f2:	46c0      	nop			; (mov r8, r8)
    24f4:	000023c9 	.word	0x000023c9
    24f8:	200000d8 	.word	0x200000d8
    24fc:	00002411 	.word	0x00002411
    2500:	00002225 	.word	0x00002225
    2504:	41000080 	.word	0x41000080
    2508:	0000270f 	.word	0x0000270f
    250c:	00002789 	.word	0x00002789
    2510:	00002255 	.word	0x00002255
    2514:	000023e5 	.word	0x000023e5

00002518 <ucSPI_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,pundata 存放数组
  * @retval ok/err
  */

uint8_t ucSPI_Read(uint8_t ucdev, uint8_t ucreg, uint16_t* pundata)
{
    2518:	b5f0      	push	{r4, r5, r6, r7, lr}
    251a:	4657      	mov	r7, sl
    251c:	464e      	mov	r6, r9
    251e:	4645      	mov	r5, r8
    2520:	b4e0      	push	{r5, r6, r7}
    2522:	b082      	sub	sp, #8
    2524:	9201      	str	r2, [sp, #4]
	uint8_t	crc;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    2526:	0040      	lsls	r0, r0, #1
    2528:	271e      	movs	r7, #30
    252a:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    252c:	004b      	lsls	r3, r1, #1
    252e:	4698      	mov	r8, r3
    2530:	2609      	movs	r6, #9

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    2532:	4b2c      	ldr	r3, [pc, #176]	; (25e4 <ucSPI_Read+0xcc>)
    2534:	469a      	mov	sl, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    2536:	4c2c      	ldr	r4, [pc, #176]	; (25e8 <ucSPI_Read+0xd0>)
    2538:	3f3d      	subs	r7, #61	; 0x3d
    253a:	4307      	orrs	r7, r0
    253c:	46b9      	mov	r9, r7
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    253e:	47d0      	blx	sl

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    2540:	464b      	mov	r3, r9
    2542:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
    2544:	4643      	mov	r3, r8
    2546:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
    2548:	0021      	movs	r1, r4
    254a:	2002      	movs	r0, #2
    254c:	4b27      	ldr	r3, [pc, #156]	; (25ec <ucSPI_Read+0xd4>)
    254e:	4798      	blx	r3
    2550:	70a0      	strb	r0, [r4, #2]
	
		SPI_Write_Buff(ucSPI_SendData,3);
    2552:	2103      	movs	r1, #3
    2554:	0020      	movs	r0, r4
    2556:	4b26      	ldr	r3, [pc, #152]	; (25f0 <ucSPI_Read+0xd8>)
    2558:	4798      	blx	r3
    255a:	4b26      	ldr	r3, [pc, #152]	; (25f4 <ucSPI_Read+0xdc>)
    255c:	6a1a      	ldr	r2, [r3, #32]
    255e:	6a1b      	ldr	r3, [r3, #32]

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    2560:	03d2      	lsls	r2, r2, #15
    2562:	0fd5      	lsrs	r5, r2, #31
			if(SDI1_GetValue() ==1)
    2564:	03db      	lsls	r3, r3, #15
    2566:	d40f      	bmi.n	2588 <ucSPI_Read+0x70>
    2568:	4b23      	ldr	r3, [pc, #140]	; (25f8 <ucSPI_Read+0xe0>)
    256a:	4922      	ldr	r1, [pc, #136]	; (25f4 <ucSPI_Read+0xdc>)
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    256c:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    256e:	2080      	movs	r0, #128	; 0x80
    2570:	0240      	lsls	r0, r0, #9
    2572:	6a0a      	ldr	r2, [r1, #32]
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    2574:	0c12      	lsrs	r2, r2, #16
    2576:	403a      	ands	r2, r7
    2578:	0015      	movs	r5, r2
    257a:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    257c:	4202      	tst	r2, r0
    257e:	d103      	bne.n	2588 <ucSPI_Read+0x70>
    2580:	3b01      	subs	r3, #1
    2582:	b29b      	uxth	r3, r3
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
    2584:	2b00      	cmp	r3, #0
    2586:	d1f4      	bne.n	2572 <ucSPI_Read+0x5a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    2588:	2064      	movs	r0, #100	; 0x64
    258a:	4b1c      	ldr	r3, [pc, #112]	; (25fc <ucSPI_Read+0xe4>)
    258c:	4798      	blx	r3
		if(SDI_VAL ==1)
    258e:	2d01      	cmp	r5, #1
    2590:	d118      	bne.n	25c4 <ucSPI_Read+0xac>
		{
			SPI_Read_Buff(ucSPI_RecvData,3);
    2592:	4c1b      	ldr	r4, [pc, #108]	; (2600 <ucSPI_Read+0xe8>)
    2594:	2103      	movs	r1, #3
    2596:	0020      	movs	r0, r4
    2598:	4b1a      	ldr	r3, [pc, #104]	; (2604 <ucSPI_Read+0xec>)
    259a:	4798      	blx	r3

			SPI_Slave_Low();
    259c:	4b1a      	ldr	r3, [pc, #104]	; (2608 <ucSPI_Read+0xf0>)
    259e:	4798      	blx	r3
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
    25a0:	0021      	movs	r1, r4
    25a2:	2002      	movs	r0, #2
    25a4:	4b11      	ldr	r3, [pc, #68]	; (25ec <ucSPI_Read+0xd4>)
    25a6:	4798      	blx	r3
    25a8:	0003      	movs	r3, r0
			if( crc != ucSPI_RecvData[2] ){
    25aa:	78a2      	ldrb	r2, [r4, #2]
				return 2;
    25ac:	2002      	movs	r0, #2
		{
			SPI_Read_Buff(ucSPI_RecvData,3);

			SPI_Slave_Low();
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
			if( crc != ucSPI_RecvData[2] ){
    25ae:	429a      	cmp	r2, r3
    25b0:	d111      	bne.n	25d6 <ucSPI_Read+0xbe>
				return 2;
			}
			pundata[0] = ((uint16_t)ucSPI_RecvData[0] << 8 ) + ucSPI_RecvData[1];	/* Bp15-8 => left 8bit shift + Bp7-0 */
    25b2:	4a13      	ldr	r2, [pc, #76]	; (2600 <ucSPI_Read+0xe8>)
    25b4:	7813      	ldrb	r3, [r2, #0]
    25b6:	021b      	lsls	r3, r3, #8
    25b8:	7852      	ldrb	r2, [r2, #1]
    25ba:	18d3      	adds	r3, r2, r3
    25bc:	9a01      	ldr	r2, [sp, #4]
    25be:	8013      	strh	r3, [r2, #0]
			return 0;						/* Successful complete */
    25c0:	2000      	movs	r0, #0
    25c2:	e008      	b.n	25d6 <ucSPI_Read+0xbe>
		}
		SPI_Slave_Low();
    25c4:	4b10      	ldr	r3, [pc, #64]	; (2608 <ucSPI_Read+0xf0>)
    25c6:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    25c8:	4b10      	ldr	r3, [pc, #64]	; (260c <ucSPI_Read+0xf4>)
    25ca:	4798      	blx	r3
    25cc:	3e01      	subs	r6, #1
    25ce:	b2f6      	uxtb	r6, r6
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    25d0:	2e00      	cmp	r6, #0
    25d2:	d1b4      	bne.n	253e <ucSPI_Read+0x26>
		}
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}
	return 1;								/* error */
    25d4:	2001      	movs	r0, #1
}
    25d6:	b002      	add	sp, #8
    25d8:	bc1c      	pop	{r2, r3, r4}
    25da:	4690      	mov	r8, r2
    25dc:	4699      	mov	r9, r3
    25de:	46a2      	mov	sl, r4
    25e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25e2:	46c0      	nop			; (mov r8, r8)
    25e4:	000023c9 	.word	0x000023c9
    25e8:	200000d8 	.word	0x200000d8
    25ec:	00002411 	.word	0x00002411
    25f0:	00002225 	.word	0x00002225
    25f4:	41000080 	.word	0x41000080
    25f8:	0000270f 	.word	0x0000270f
    25fc:	00002789 	.word	0x00002789
    2600:	200000e0 	.word	0x200000e0
    2604:	0000223d 	.word	0x0000223d
    2608:	00002255 	.word	0x00002255
    260c:	000023e5 	.word	0x000023e5

00002610 <ucSPI_Continue_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,uctime 连续长度
  * @retval ok/err
  */

uint8_t ucSPI_Continue_Read(uint8_t ucdev, uint8_t ucreg, uint8_t uctime)
{
    2610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2612:	465f      	mov	r7, fp
    2614:	4656      	mov	r6, sl
    2616:	464d      	mov	r5, r9
    2618:	4644      	mov	r4, r8
    261a:	b4f0      	push	{r4, r5, r6, r7}
    261c:	4691      	mov	r9, r2
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint8_t	wk_time;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    261e:	0040      	lsls	r0, r0, #1
    2620:	261e      	movs	r6, #30
    2622:	4030      	ands	r0, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    2624:	004b      	lsls	r3, r1, #1
    2626:	469b      	mov	fp, r3
    2628:	2509      	movs	r5, #9
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    262a:	4b36      	ldr	r3, [pc, #216]	; (2704 <ucSPI_Continue_Read+0xf4>)
    262c:	4698      	mov	r8, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    262e:	4c36      	ldr	r4, [pc, #216]	; (2708 <ucSPI_Continue_Read+0xf8>)
    2630:	3e3d      	subs	r6, #61	; 0x3d
    2632:	4306      	orrs	r6, r0
    2634:	46b2      	mov	sl, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    2636:	47c0      	blx	r8

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    2638:	4653      	mov	r3, sl
    263a:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_CONTINUE;
    263c:	2301      	movs	r3, #1
    263e:	465a      	mov	r2, fp
    2640:	4313      	orrs	r3, r2
    2642:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = wk_time & 0x7F;
    2644:	237f      	movs	r3, #127	; 0x7f
    2646:	464a      	mov	r2, r9
    2648:	4013      	ands	r3, r2
    264a:	70a3      	strb	r3, [r4, #2]
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);
    264c:	0021      	movs	r1, r4
    264e:	2003      	movs	r0, #3
    2650:	4b2e      	ldr	r3, [pc, #184]	; (270c <ucSPI_Continue_Read+0xfc>)
    2652:	4798      	blx	r3
    2654:	70e0      	strb	r0, [r4, #3]

		SPI_Write_Buff(ucSPI_SendData,4);
    2656:	2104      	movs	r1, #4
    2658:	0020      	movs	r0, r4
    265a:	4b2d      	ldr	r3, [pc, #180]	; (2710 <ucSPI_Continue_Read+0x100>)
    265c:	4798      	blx	r3
    265e:	4b2d      	ldr	r3, [pc, #180]	; (2714 <ucSPI_Continue_Read+0x104>)
    2660:	6a1a      	ldr	r2, [r3, #32]
    2662:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    2664:	03d2      	lsls	r2, r2, #15
    2666:	0fd6      	lsrs	r6, r2, #31
			if(SDI1_GetValue() ==1)
    2668:	03db      	lsls	r3, r3, #15
    266a:	d40f      	bmi.n	268c <ucSPI_Continue_Read+0x7c>
    266c:	4b2a      	ldr	r3, [pc, #168]	; (2718 <ucSPI_Continue_Read+0x108>)
    266e:	4929      	ldr	r1, [pc, #164]	; (2714 <ucSPI_Continue_Read+0x104>)

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    2670:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    2672:	2080      	movs	r0, #128	; 0x80
    2674:	0240      	lsls	r0, r0, #9
    2676:	6a0a      	ldr	r2, [r1, #32]

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    2678:	0c12      	lsrs	r2, r2, #16
    267a:	403a      	ands	r2, r7
    267c:	0016      	movs	r6, r2
    267e:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    2680:	4202      	tst	r2, r0
    2682:	d103      	bne.n	268c <ucSPI_Continue_Read+0x7c>
    2684:	3b01      	subs	r3, #1
    2686:	b29b      	uxth	r3, r3
		ucSPI_SendData[2] = wk_time & 0x7F;
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
    2688:	2b00      	cmp	r3, #0
    268a:	d1f4      	bne.n	2676 <ucSPI_Continue_Read+0x66>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    268c:	2064      	movs	r0, #100	; 0x64
    268e:	4b23      	ldr	r3, [pc, #140]	; (271c <ucSPI_Continue_Read+0x10c>)
    2690:	4798      	blx	r3
		if(SDI_VAL ==1)
    2692:	2e01      	cmp	r6, #1
    2694:	d129      	bne.n	26ea <ucSPI_Continue_Read+0xda>
		{
			SPI_Read_Buff( ucSPI_RecvData,( (MAC_AN49503_READ_CNT*2) + 1 ) );
    2696:	21ad      	movs	r1, #173	; 0xad
    2698:	4821      	ldr	r0, [pc, #132]	; (2720 <ucSPI_Continue_Read+0x110>)
    269a:	4b22      	ldr	r3, [pc, #136]	; (2724 <ucSPI_Continue_Read+0x114>)
    269c:	4798      	blx	r3
			
			SPI_Slave_Low();
    269e:	4b22      	ldr	r3, [pc, #136]	; (2728 <ucSPI_Continue_Read+0x118>)
    26a0:	4798      	blx	r3
			vSPI_Wait();						/* Wait so as not to High SEM immediately */
    26a2:	4b22      	ldr	r3, [pc, #136]	; (272c <ucSPI_Continue_Read+0x11c>)
    26a4:	4798      	blx	r3
			if(ucSPI_Conti_RecvData[5] == 0x3b)
    26a6:	4b22      	ldr	r3, [pc, #136]	; (2730 <ucSPI_Continue_Read+0x120>)
    26a8:	795b      	ldrb	r3, [r3, #5]
    26aa:	2b3b      	cmp	r3, #59	; 0x3b
    26ac:	d109      	bne.n	26c2 <ucSPI_Continue_Read+0xb2>
			{
				afe_lost_cnt =0;
    26ae:	2200      	movs	r2, #0
    26b0:	4b20      	ldr	r3, [pc, #128]	; (2734 <ucSPI_Continue_Read+0x124>)
    26b2:	701a      	strb	r2, [r3, #0]
				sys_flags.val.afe_connect_flag = 1;
    26b4:	4a20      	ldr	r2, [pc, #128]	; (2738 <ucSPI_Continue_Read+0x128>)
    26b6:	7811      	ldrb	r1, [r2, #0]
    26b8:	2301      	movs	r3, #1
    26ba:	430b      	orrs	r3, r1
    26bc:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    26be:	2000      	movs	r0, #0
    26c0:	e01a      	b.n	26f8 <ucSPI_Continue_Read+0xe8>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    26c2:	4b1c      	ldr	r3, [pc, #112]	; (2734 <ucSPI_Continue_Read+0x124>)
    26c4:	781b      	ldrb	r3, [r3, #0]
    26c6:	3301      	adds	r3, #1
    26c8:	b2db      	uxtb	r3, r3
				if(afe_lost_cnt ==8)
    26ca:	2b08      	cmp	r3, #8
    26cc:	d003      	beq.n	26d6 <ucSPI_Continue_Read+0xc6>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    26ce:	4a19      	ldr	r2, [pc, #100]	; (2734 <ucSPI_Continue_Read+0x124>)
    26d0:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    26d2:	2000      	movs	r0, #0
    26d4:	e010      	b.n	26f8 <ucSPI_Continue_Read+0xe8>
			else
			{
				afe_lost_cnt++;
				if(afe_lost_cnt ==8)
				{
					afe_lost_cnt =0;
    26d6:	2200      	movs	r2, #0
    26d8:	4b16      	ldr	r3, [pc, #88]	; (2734 <ucSPI_Continue_Read+0x124>)
    26da:	701a      	strb	r2, [r3, #0]
					sys_flags.val.afe_connect_flag = 0;
    26dc:	4a16      	ldr	r2, [pc, #88]	; (2738 <ucSPI_Continue_Read+0x128>)
    26de:	7813      	ldrb	r3, [r2, #0]
    26e0:	2101      	movs	r1, #1
    26e2:	438b      	bics	r3, r1
    26e4:	7013      	strb	r3, [r2, #0]
				}
			}
			return 0;						/* Successful complete		*/
    26e6:	2000      	movs	r0, #0
    26e8:	e006      	b.n	26f8 <ucSPI_Continue_Read+0xe8>
		}
		SPI_Slave_Low();
    26ea:	4b0f      	ldr	r3, [pc, #60]	; (2728 <ucSPI_Continue_Read+0x118>)
    26ec:	4798      	blx	r3
    26ee:	3d01      	subs	r5, #1
    26f0:	b2ed      	uxtb	r5, r5
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    26f2:	2d00      	cmp	r5, #0
    26f4:	d19f      	bne.n	2636 <ucSPI_Continue_Read+0x26>
		}
		SPI_Slave_Low();
		ucerrorcount++;
	}

	return 1;								/* error */
    26f6:	2001      	movs	r0, #1
    26f8:	bc3c      	pop	{r2, r3, r4, r5}
    26fa:	4690      	mov	r8, r2
    26fc:	4699      	mov	r9, r3
    26fe:	46a2      	mov	sl, r4
    2700:	46ab      	mov	fp, r5
    2702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2704:	000023c9 	.word	0x000023c9
    2708:	200000d8 	.word	0x200000d8
    270c:	00002411 	.word	0x00002411
    2710:	00002225 	.word	0x00002225
    2714:	41000080 	.word	0x41000080
    2718:	0000270f 	.word	0x0000270f
    271c:	00002789 	.word	0x00002789
    2720:	200000e0 	.word	0x200000e0
    2724:	0000223d 	.word	0x0000223d
    2728:	00002255 	.word	0x00002255
    272c:	000023e5 	.word	0x000023e5
    2730:	20000260 	.word	0x20000260
    2734:	200000dd 	.word	0x200000dd
    2738:	20000354 	.word	0x20000354

0000273c <Wdt_Clear>:
  * @param  None
  * @retval None
  */

void Wdt_Clear(void)
{
    273c:	b510      	push	{r4, lr}
	wdt_reset_count();
    273e:	4b01      	ldr	r3, [pc, #4]	; (2744 <Wdt_Clear+0x8>)
    2740:	4798      	blx	r3
}
    2742:	bd10      	pop	{r4, pc}
    2744:	00003ed1 	.word	0x00003ed1

00002748 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    2748:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    274a:	2000      	movs	r0, #0
    274c:	4b08      	ldr	r3, [pc, #32]	; (2770 <delay_init+0x28>)
    274e:	4798      	blx	r3
    2750:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    2752:	4c08      	ldr	r4, [pc, #32]	; (2774 <delay_init+0x2c>)
    2754:	21fa      	movs	r1, #250	; 0xfa
    2756:	0089      	lsls	r1, r1, #2
    2758:	47a0      	blx	r4
    275a:	4b07      	ldr	r3, [pc, #28]	; (2778 <delay_init+0x30>)
    275c:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    275e:	4907      	ldr	r1, [pc, #28]	; (277c <delay_init+0x34>)
    2760:	0028      	movs	r0, r5
    2762:	47a0      	blx	r4
    2764:	4b06      	ldr	r3, [pc, #24]	; (2780 <delay_init+0x38>)
    2766:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    2768:	2205      	movs	r2, #5
    276a:	4b06      	ldr	r3, [pc, #24]	; (2784 <delay_init+0x3c>)
    276c:	601a      	str	r2, [r3, #0]
}
    276e:	bd70      	pop	{r4, r5, r6, pc}
    2770:	00004335 	.word	0x00004335
    2774:	000046e1 	.word	0x000046e1
    2778:	20000004 	.word	0x20000004
    277c:	000f4240 	.word	0x000f4240
    2780:	20000000 	.word	0x20000000
    2784:	e000e010 	.word	0xe000e010

00002788 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    2788:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    278a:	4b08      	ldr	r3, [pc, #32]	; (27ac <delay_cycles_us+0x24>)
    278c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    278e:	4a08      	ldr	r2, [pc, #32]	; (27b0 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    2790:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2792:	2180      	movs	r1, #128	; 0x80
    2794:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    2796:	e006      	b.n	27a6 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    2798:	2c00      	cmp	r4, #0
    279a:	d004      	beq.n	27a6 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    279c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    279e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    27a0:	6813      	ldr	r3, [r2, #0]
    27a2:	420b      	tst	r3, r1
    27a4:	d0fc      	beq.n	27a0 <delay_cycles_us+0x18>
    27a6:	3801      	subs	r0, #1
    27a8:	d2f6      	bcs.n	2798 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    27aa:	bd30      	pop	{r4, r5, pc}
    27ac:	20000000 	.word	0x20000000
    27b0:	e000e010 	.word	0xe000e010

000027b4 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    27b4:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    27b6:	4b08      	ldr	r3, [pc, #32]	; (27d8 <delay_cycles_ms+0x24>)
    27b8:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    27ba:	4a08      	ldr	r2, [pc, #32]	; (27dc <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    27bc:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    27be:	2180      	movs	r1, #128	; 0x80
    27c0:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    27c2:	e006      	b.n	27d2 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    27c4:	2c00      	cmp	r4, #0
    27c6:	d004      	beq.n	27d2 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    27c8:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    27ca:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    27cc:	6813      	ldr	r3, [r2, #0]
    27ce:	420b      	tst	r3, r1
    27d0:	d0fc      	beq.n	27cc <delay_cycles_ms+0x18>
    27d2:	3801      	subs	r0, #1
    27d4:	d2f6      	bcs.n	27c4 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    27d6:	bd30      	pop	{r4, r5, pc}
    27d8:	20000004 	.word	0x20000004
    27dc:	e000e010 	.word	0xe000e010

000027e0 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    27e0:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    27e2:	2a00      	cmp	r2, #0
    27e4:	d10d      	bne.n	2802 <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    27e6:	008b      	lsls	r3, r1, #2
    27e8:	4a07      	ldr	r2, [pc, #28]	; (2808 <extint_register_callback+0x28>)
    27ea:	589b      	ldr	r3, [r3, r2]
    27ec:	2b00      	cmp	r3, #0
    27ee:	d103      	bne.n	27f8 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    27f0:	0089      	lsls	r1, r1, #2
    27f2:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    27f4:	2300      	movs	r3, #0
    27f6:	e004      	b.n	2802 <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    27f8:	4283      	cmp	r3, r0
    27fa:	d001      	beq.n	2800 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    27fc:	231d      	movs	r3, #29
    27fe:	e000      	b.n	2802 <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    2800:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    2802:	0018      	movs	r0, r3
    2804:	4770      	bx	lr
    2806:	46c0      	nop			; (mov r8, r8)
    2808:	200001c4 	.word	0x200001c4

0000280c <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    280c:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    280e:	2900      	cmp	r1, #0
    2810:	d107      	bne.n	2822 <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    2812:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    2814:	281f      	cmp	r0, #31
    2816:	d800      	bhi.n	281a <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    2818:	4a03      	ldr	r2, [pc, #12]	; (2828 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    281a:	2301      	movs	r3, #1
    281c:	4083      	lsls	r3, r0
    281e:	6113      	str	r3, [r2, #16]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2820:	2300      	movs	r3, #0
}
    2822:	0018      	movs	r0, r3
    2824:	4770      	bx	lr
    2826:	46c0      	nop			; (mov r8, r8)
    2828:	40002800 	.word	0x40002800

0000282c <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    282c:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    282e:	2200      	movs	r2, #0
    2830:	4b15      	ldr	r3, [pc, #84]	; (2888 <EIC_Handler+0x5c>)
    2832:	701a      	strb	r2, [r3, #0]
    2834:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    2836:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    2838:	4e14      	ldr	r6, [pc, #80]	; (288c <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    283a:	4c13      	ldr	r4, [pc, #76]	; (2888 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    283c:	2b1f      	cmp	r3, #31
    283e:	d919      	bls.n	2874 <EIC_Handler+0x48>
    2840:	e00f      	b.n	2862 <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    2842:	2100      	movs	r1, #0
    2844:	e000      	b.n	2848 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    2846:	4912      	ldr	r1, [pc, #72]	; (2890 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    2848:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    284a:	009b      	lsls	r3, r3, #2
    284c:	599b      	ldr	r3, [r3, r6]
    284e:	2b00      	cmp	r3, #0
    2850:	d000      	beq.n	2854 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    2852:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    2854:	7823      	ldrb	r3, [r4, #0]
    2856:	3301      	adds	r3, #1
    2858:	b2db      	uxtb	r3, r3
    285a:	7023      	strb	r3, [r4, #0]
    285c:	2b0f      	cmp	r3, #15
    285e:	d9ed      	bls.n	283c <EIC_Handler+0x10>
    2860:	e011      	b.n	2886 <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    2862:	0029      	movs	r1, r5
    2864:	4019      	ands	r1, r3
    2866:	2201      	movs	r2, #1
    2868:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    286a:	2100      	movs	r1, #0
    286c:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    286e:	4211      	tst	r1, r2
    2870:	d1e7      	bne.n	2842 <EIC_Handler+0x16>
    2872:	e7ef      	b.n	2854 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    2874:	0029      	movs	r1, r5
    2876:	4019      	ands	r1, r3
    2878:	2201      	movs	r2, #1
    287a:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    287c:	4904      	ldr	r1, [pc, #16]	; (2890 <EIC_Handler+0x64>)
    287e:	6949      	ldr	r1, [r1, #20]
    2880:	4211      	tst	r1, r2
    2882:	d1e0      	bne.n	2846 <EIC_Handler+0x1a>
    2884:	e7e6      	b.n	2854 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    2886:	bd70      	pop	{r4, r5, r6, pc}
    2888:	200001c3 	.word	0x200001c3
    288c:	200001c4 	.word	0x200001c4
    2890:	40002800 	.word	0x40002800

00002894 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    2894:	4a06      	ldr	r2, [pc, #24]	; (28b0 <_extint_enable+0x1c>)
    2896:	7811      	ldrb	r1, [r2, #0]
    2898:	2302      	movs	r3, #2
    289a:	430b      	orrs	r3, r1
    289c:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    289e:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    28a0:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    28a2:	6853      	ldr	r3, [r2, #4]
    28a4:	4219      	tst	r1, r3
    28a6:	d1fc      	bne.n	28a2 <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    28a8:	6853      	ldr	r3, [r2, #4]
    28aa:	4218      	tst	r0, r3
    28ac:	d1f9      	bne.n	28a2 <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    28ae:	4770      	bx	lr
    28b0:	40002800 	.word	0x40002800

000028b4 <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    28b4:	4a06      	ldr	r2, [pc, #24]	; (28d0 <_extint_disable+0x1c>)
    28b6:	7813      	ldrb	r3, [r2, #0]
    28b8:	2102      	movs	r1, #2
    28ba:	438b      	bics	r3, r1
    28bc:	7013      	strb	r3, [r2, #0]
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    28be:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    28c0:	6853      	ldr	r3, [r2, #4]
    28c2:	4219      	tst	r1, r3
    28c4:	d1fc      	bne.n	28c0 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    28c6:	6853      	ldr	r3, [r2, #4]
    28c8:	4218      	tst	r0, r3
    28ca:	d1f9      	bne.n	28c0 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    28cc:	4770      	bx	lr
    28ce:	46c0      	nop			; (mov r8, r8)
    28d0:	40002800 	.word	0x40002800

000028d4 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    28d4:	b500      	push	{lr}
    28d6:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    28d8:	4a18      	ldr	r2, [pc, #96]	; (293c <_system_extint_init+0x68>)
    28da:	6953      	ldr	r3, [r2, #20]
    28dc:	2180      	movs	r1, #128	; 0x80
    28de:	00c9      	lsls	r1, r1, #3
    28e0:	430b      	orrs	r3, r1
    28e2:	6153      	str	r3, [r2, #20]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    28e4:	a901      	add	r1, sp, #4
    28e6:	2300      	movs	r3, #0
    28e8:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    28ea:	2002      	movs	r0, #2
    28ec:	4b14      	ldr	r3, [pc, #80]	; (2940 <_system_extint_init+0x6c>)
    28ee:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    28f0:	2002      	movs	r0, #2
    28f2:	4b14      	ldr	r3, [pc, #80]	; (2944 <_system_extint_init+0x70>)
    28f4:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    28f6:	4a14      	ldr	r2, [pc, #80]	; (2948 <_system_extint_init+0x74>)
    28f8:	7811      	ldrb	r1, [r2, #0]
    28fa:	2301      	movs	r3, #1
    28fc:	430b      	orrs	r3, r1
    28fe:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    2900:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    2902:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    2904:	6853      	ldr	r3, [r2, #4]
    2906:	4219      	tst	r1, r3
    2908:	d1fc      	bne.n	2904 <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    290a:	6853      	ldr	r3, [r2, #4]
    290c:	4218      	tst	r0, r3
    290e:	d009      	beq.n	2924 <_system_extint_init+0x50>
    2910:	e7f8      	b.n	2904 <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    2912:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    2914:	428b      	cmp	r3, r1
    2916:	d1fc      	bne.n	2912 <_system_extint_init+0x3e>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2918:	2208      	movs	r2, #8
    291a:	4b0c      	ldr	r3, [pc, #48]	; (294c <_system_extint_init+0x78>)
    291c:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    291e:	4b0c      	ldr	r3, [pc, #48]	; (2950 <_system_extint_init+0x7c>)
    2920:	4798      	blx	r3
}
    2922:	e009      	b.n	2938 <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    2924:	4a08      	ldr	r2, [pc, #32]	; (2948 <_system_extint_init+0x74>)
    2926:	7813      	ldrb	r3, [r2, #0]
    2928:	2110      	movs	r1, #16
    292a:	438b      	bics	r3, r1
    292c:	7013      	strb	r3, [r2, #0]
    292e:	4b09      	ldr	r3, [pc, #36]	; (2954 <_system_extint_init+0x80>)
    2930:	0019      	movs	r1, r3
    2932:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    2934:	2200      	movs	r2, #0
    2936:	e7ec      	b.n	2912 <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    2938:	b003      	add	sp, #12
    293a:	bd00      	pop	{pc}
    293c:	40000800 	.word	0x40000800
    2940:	00004411 	.word	0x00004411
    2944:	000043a1 	.word	0x000043a1
    2948:	40002800 	.word	0x40002800
    294c:	e000e100 	.word	0xe000e100
    2950:	00002895 	.word	0x00002895
    2954:	200001c4 	.word	0x200001c4

00002958 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    2958:	2300      	movs	r3, #0
    295a:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    295c:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    295e:	2201      	movs	r2, #1
    2960:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    2962:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    2964:	3201      	adds	r2, #1
    2966:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    2968:	7243      	strb	r3, [r0, #9]
}
    296a:	4770      	bx	lr

0000296c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    296c:	b5f0      	push	{r4, r5, r6, r7, lr}
    296e:	b083      	sub	sp, #12
    2970:	0005      	movs	r5, r0
    2972:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    2974:	4b1b      	ldr	r3, [pc, #108]	; (29e4 <extint_chan_set_config+0x78>)
    2976:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2978:	a901      	add	r1, sp, #4
    297a:	2300      	movs	r3, #0
    297c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    297e:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    2980:	7923      	ldrb	r3, [r4, #4]
    2982:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    2984:	7a23      	ldrb	r3, [r4, #8]
    2986:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    2988:	7820      	ldrb	r0, [r4, #0]
    298a:	4b17      	ldr	r3, [pc, #92]	; (29e8 <extint_chan_set_config+0x7c>)
    298c:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    298e:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    2990:	2d1f      	cmp	r5, #31
    2992:	d800      	bhi.n	2996 <extint_chan_set_config+0x2a>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    2994:	4815      	ldr	r0, [pc, #84]	; (29ec <extint_chan_set_config+0x80>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    2996:	2107      	movs	r1, #7
    2998:	4029      	ands	r1, r5
    299a:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    299c:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    299e:	7aa3      	ldrb	r3, [r4, #10]
    29a0:	2b00      	cmp	r3, #0
    29a2:	d001      	beq.n	29a8 <extint_chan_set_config+0x3c>
		new_config |= EIC_CONFIG_FILTEN0;
    29a4:	2308      	movs	r3, #8
    29a6:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    29a8:	08eb      	lsrs	r3, r5, #3
    29aa:	009b      	lsls	r3, r3, #2
    29ac:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    29ae:	69de      	ldr	r6, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    29b0:	270f      	movs	r7, #15
    29b2:	408f      	lsls	r7, r1
    29b4:	43be      	bics	r6, r7
    29b6:	408a      	lsls	r2, r1
    29b8:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    29ba:	61da      	str	r2, [r3, #28]
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
#if (SAMC21)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    29bc:	7a63      	ldrb	r3, [r4, #9]
    29be:	2b00      	cmp	r3, #0
    29c0:	d005      	beq.n	29ce <extint_chan_set_config+0x62>
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
    29c2:	6982      	ldr	r2, [r0, #24]
    29c4:	2301      	movs	r3, #1
    29c6:	40ab      	lsls	r3, r5
    29c8:	4313      	orrs	r3, r2
    29ca:	6183      	str	r3, [r0, #24]
    29cc:	e006      	b.n	29dc <extint_chan_set_config+0x70>
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
    29ce:	6983      	ldr	r3, [r0, #24]
    29d0:	2201      	movs	r2, #1
    29d2:	40aa      	lsls	r2, r5
    29d4:	041b      	lsls	r3, r3, #16
    29d6:	0c1b      	lsrs	r3, r3, #16
    29d8:	4393      	bics	r3, r2
    29da:	6183      	str	r3, [r0, #24]
	}
#endif
	_extint_enable();
    29dc:	4b04      	ldr	r3, [pc, #16]	; (29f0 <extint_chan_set_config+0x84>)
    29de:	4798      	blx	r3
}
    29e0:	b003      	add	sp, #12
    29e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    29e4:	000028b5 	.word	0x000028b5
    29e8:	0000450d 	.word	0x0000450d
    29ec:	40002800 	.word	0x40002800
    29f0:	00002895 	.word	0x00002895

000029f4 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    29f4:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    29f6:	4a1f      	ldr	r2, [pc, #124]	; (2a74 <nvm_set_config+0x80>)
    29f8:	6991      	ldr	r1, [r2, #24]
    29fa:	2304      	movs	r3, #4
    29fc:	430b      	orrs	r3, r1
    29fe:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2a00:	4b1d      	ldr	r3, [pc, #116]	; (2a78 <nvm_set_config+0x84>)
    2a02:	2220      	movs	r2, #32
    2a04:	32ff      	adds	r2, #255	; 0xff
    2a06:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    2a08:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    2a0a:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2a0c:	07d2      	lsls	r2, r2, #31
    2a0e:	d52e      	bpl.n	2a6e <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    2a10:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    2a12:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    2a14:	2b00      	cmp	r3, #0
    2a16:	d000      	beq.n	2a1a <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    2a18:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    2a1a:	7803      	ldrb	r3, [r0, #0]
    2a1c:	021b      	lsls	r3, r3, #8
    2a1e:	22c0      	movs	r2, #192	; 0xc0
    2a20:	0092      	lsls	r2, r2, #2
    2a22:	4013      	ands	r3, r2
    2a24:	7842      	ldrb	r2, [r0, #1]
    2a26:	01d2      	lsls	r2, r2, #7
    2a28:	21ff      	movs	r1, #255	; 0xff
    2a2a:	400a      	ands	r2, r1
    2a2c:	4313      	orrs	r3, r2
    2a2e:	0019      	movs	r1, r3
    2a30:	7882      	ldrb	r2, [r0, #2]
    2a32:	0052      	lsls	r2, r2, #1
    2a34:	231e      	movs	r3, #30
    2a36:	401a      	ands	r2, r3
    2a38:	000b      	movs	r3, r1
    2a3a:	4313      	orrs	r3, r2
    2a3c:	7942      	ldrb	r2, [r0, #5]
    2a3e:	0412      	lsls	r2, r2, #16
    2a40:	21c0      	movs	r1, #192	; 0xc0
    2a42:	0289      	lsls	r1, r1, #10
    2a44:	400a      	ands	r2, r1
    2a46:	4313      	orrs	r3, r2
    2a48:	04a4      	lsls	r4, r4, #18
    2a4a:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    2a4c:	4a0a      	ldr	r2, [pc, #40]	; (2a78 <nvm_set_config+0x84>)
    2a4e:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    2a50:	6893      	ldr	r3, [r2, #8]
    2a52:	035b      	lsls	r3, r3, #13
    2a54:	0f5b      	lsrs	r3, r3, #29
    2a56:	4909      	ldr	r1, [pc, #36]	; (2a7c <nvm_set_config+0x88>)
    2a58:	2408      	movs	r4, #8
    2a5a:	409c      	lsls	r4, r3
    2a5c:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    2a5e:	6893      	ldr	r3, [r2, #8]
    2a60:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    2a62:	7843      	ldrb	r3, [r0, #1]
    2a64:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    2a66:	8b13      	ldrh	r3, [r2, #24]
    2a68:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    2a6a:	0fdb      	lsrs	r3, r3, #31
    2a6c:	011b      	lsls	r3, r3, #4
}
    2a6e:	0018      	movs	r0, r3
    2a70:	bd10      	pop	{r4, pc}
    2a72:	46c0      	nop			; (mov r8, r8)
    2a74:	40000800 	.word	0x40000800
    2a78:	41004000 	.word	0x41004000
    2a7c:	200000e4 	.word	0x200000e4

00002a80 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    2a80:	b530      	push	{r4, r5, lr}
    2a82:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    2a84:	4a26      	ldr	r2, [pc, #152]	; (2b20 <nvm_execute_command+0xa0>)
    2a86:	8810      	ldrh	r0, [r2, #0]
    2a88:	8853      	ldrh	r3, [r2, #2]
    2a8a:	4343      	muls	r3, r0
    2a8c:	428b      	cmp	r3, r1
    2a8e:	d20b      	bcs.n	2aa8 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    2a90:	2280      	movs	r2, #128	; 0x80
    2a92:	0192      	lsls	r2, r2, #6
    2a94:	4b23      	ldr	r3, [pc, #140]	; (2b24 <nvm_execute_command+0xa4>)
    2a96:	18cb      	adds	r3, r1, r3
    2a98:	4293      	cmp	r3, r2
    2a9a:	d905      	bls.n	2aa8 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    2a9c:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    2a9e:	4a22      	ldr	r2, [pc, #136]	; (2b28 <nvm_execute_command+0xa8>)
    2aa0:	4b22      	ldr	r3, [pc, #136]	; (2b2c <nvm_execute_command+0xac>)
    2aa2:	18cb      	adds	r3, r1, r3
    2aa4:	4293      	cmp	r3, r2
    2aa6:	d839      	bhi.n	2b1c <nvm_execute_command+0x9c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    2aa8:	4a21      	ldr	r2, [pc, #132]	; (2b30 <nvm_execute_command+0xb0>)
    2aaa:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    2aac:	4b21      	ldr	r3, [pc, #132]	; (2b34 <nvm_execute_command+0xb4>)
    2aae:	402b      	ands	r3, r5
    2ab0:	2080      	movs	r0, #128	; 0x80
    2ab2:	02c0      	lsls	r0, r0, #11
    2ab4:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    2ab6:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2ab8:	2320      	movs	r3, #32
    2aba:	33ff      	adds	r3, #255	; 0xff
    2abc:	8313      	strh	r3, [r2, #24]
    2abe:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2ac0:	07db      	lsls	r3, r3, #31
    2ac2:	d402      	bmi.n	2aca <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    2ac4:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    2ac6:	2005      	movs	r0, #5
    2ac8:	e028      	b.n	2b1c <nvm_execute_command+0x9c>
	}

	switch (command) {
    2aca:	2c45      	cmp	r4, #69	; 0x45
    2acc:	d815      	bhi.n	2afa <nvm_execute_command+0x7a>
    2ace:	00a3      	lsls	r3, r4, #2
    2ad0:	4a19      	ldr	r2, [pc, #100]	; (2b38 <nvm_execute_command+0xb8>)
    2ad2:	58d3      	ldr	r3, [r2, r3]
    2ad4:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    2ad6:	4b16      	ldr	r3, [pc, #88]	; (2b30 <nvm_execute_command+0xb0>)
    2ad8:	8b1b      	ldrh	r3, [r3, #24]
    2ada:	05db      	lsls	r3, r3, #23
    2adc:	d503      	bpl.n	2ae6 <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    2ade:	4b14      	ldr	r3, [pc, #80]	; (2b30 <nvm_execute_command+0xb0>)
    2ae0:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    2ae2:	2010      	movs	r0, #16
    2ae4:	e01a      	b.n	2b1c <nvm_execute_command+0x9c>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    2ae6:	0889      	lsrs	r1, r1, #2
    2ae8:	0049      	lsls	r1, r1, #1
    2aea:	4b11      	ldr	r3, [pc, #68]	; (2b30 <nvm_execute_command+0xb0>)
    2aec:	61d9      	str	r1, [r3, #28]
			break;
    2aee:	e008      	b.n	2b02 <nvm_execute_command+0x82>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    2af0:	0889      	lsrs	r1, r1, #2
    2af2:	0049      	lsls	r1, r1, #1
    2af4:	4b0e      	ldr	r3, [pc, #56]	; (2b30 <nvm_execute_command+0xb0>)
    2af6:	61d9      	str	r1, [r3, #28]
			break;
    2af8:	e003      	b.n	2b02 <nvm_execute_command+0x82>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    2afa:	4b0d      	ldr	r3, [pc, #52]	; (2b30 <nvm_execute_command+0xb0>)
    2afc:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    2afe:	2017      	movs	r0, #23
    2b00:	e00c      	b.n	2b1c <nvm_execute_command+0x9c>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    2b02:	20a5      	movs	r0, #165	; 0xa5
    2b04:	0200      	lsls	r0, r0, #8
    2b06:	4304      	orrs	r4, r0
    2b08:	4b09      	ldr	r3, [pc, #36]	; (2b30 <nvm_execute_command+0xb0>)
    2b0a:	801c      	strh	r4, [r3, #0]
    2b0c:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    2b0e:	2201      	movs	r2, #1
    2b10:	7d0b      	ldrb	r3, [r1, #20]
    2b12:	4213      	tst	r3, r2
    2b14:	d0fc      	beq.n	2b10 <nvm_execute_command+0x90>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    2b16:	4b06      	ldr	r3, [pc, #24]	; (2b30 <nvm_execute_command+0xb0>)
    2b18:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    2b1a:	2000      	movs	r0, #0
}
    2b1c:	bd30      	pop	{r4, r5, pc}
    2b1e:	46c0      	nop			; (mov r8, r8)
    2b20:	200000e4 	.word	0x200000e4
    2b24:	ff7fc000 	.word	0xff7fc000
    2b28:	00001fff 	.word	0x00001fff
    2b2c:	ffc00000 	.word	0xffc00000
    2b30:	41004000 	.word	0x41004000
    2b34:	fff3ffff 	.word	0xfff3ffff
    2b38:	000055a0 	.word	0x000055a0

00002b3c <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    2b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2b3e:	4b2d      	ldr	r3, [pc, #180]	; (2bf4 <nvm_write_buffer+0xb8>)
    2b40:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    2b42:	885b      	ldrh	r3, [r3, #2]
    2b44:	4363      	muls	r3, r4
    2b46:	4283      	cmp	r3, r0
    2b48:	d207      	bcs.n	2b5a <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    2b4a:	2518      	movs	r5, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    2b4c:	4e2a      	ldr	r6, [pc, #168]	; (2bf8 <nvm_write_buffer+0xbc>)
    2b4e:	4b2b      	ldr	r3, [pc, #172]	; (2bfc <nvm_write_buffer+0xc0>)
    2b50:	18c3      	adds	r3, r0, r3
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    2b52:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    2b54:	42b3      	cmp	r3, r6
    2b56:	d901      	bls.n	2b5c <nvm_write_buffer+0x20>
    2b58:	e04a      	b.n	2bf0 <nvm_write_buffer+0xb4>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    2b5a:	2700      	movs	r7, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    2b5c:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
    2b5e:	2518      	movs	r5, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    2b60:	4218      	tst	r0, r3
    2b62:	d145      	bne.n	2bf0 <nvm_write_buffer+0xb4>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    2b64:	3d01      	subs	r5, #1
	if (destination_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    2b66:	4294      	cmp	r4, r2
    2b68:	d342      	bcc.n	2bf0 <nvm_write_buffer+0xb4>
    2b6a:	4b25      	ldr	r3, [pc, #148]	; (2c00 <nvm_write_buffer+0xc4>)
    2b6c:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    2b6e:	3d12      	subs	r5, #18

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2b70:	07db      	lsls	r3, r3, #31
    2b72:	d53d      	bpl.n	2bf0 <nvm_write_buffer+0xb4>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    2b74:	4c23      	ldr	r4, [pc, #140]	; (2c04 <nvm_write_buffer+0xc8>)
    2b76:	4b22      	ldr	r3, [pc, #136]	; (2c00 <nvm_write_buffer+0xc4>)
    2b78:	801c      	strh	r4, [r3, #0]
    2b7a:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    2b7c:	2401      	movs	r4, #1
    2b7e:	7d2b      	ldrb	r3, [r5, #20]
    2b80:	4223      	tst	r3, r4
    2b82:	d0fc      	beq.n	2b7e <nvm_write_buffer+0x42>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2b84:	2420      	movs	r4, #32
    2b86:	34ff      	adds	r4, #255	; 0xff
    2b88:	4b1d      	ldr	r3, [pc, #116]	; (2c00 <nvm_write_buffer+0xc4>)
    2b8a:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    2b8c:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2b8e:	2a00      	cmp	r2, #0
    2b90:	d029      	beq.n	2be6 <nvm_write_buffer+0xaa>
    2b92:	0076      	lsls	r6, r6, #1
    2b94:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2b96:	1e54      	subs	r4, r2, #1
    2b98:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    2b9a:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2b9c:	4563      	cmp	r3, ip
    2b9e:	db01      	blt.n	2ba4 <nvm_write_buffer+0x68>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    2ba0:	b2ac      	uxth	r4, r5
    2ba2:	e003      	b.n	2bac <nvm_write_buffer+0x70>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    2ba4:	18cc      	adds	r4, r1, r3
    2ba6:	7864      	ldrb	r4, [r4, #1]
    2ba8:	0224      	lsls	r4, r4, #8
    2baa:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    2bac:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2bae:	3302      	adds	r3, #2
    2bb0:	b29b      	uxth	r3, r3
    2bb2:	3602      	adds	r6, #2
    2bb4:	429a      	cmp	r2, r3
    2bb6:	d8f0      	bhi.n	2b9a <nvm_write_buffer+0x5e>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    2bb8:	4b0e      	ldr	r3, [pc, #56]	; (2bf4 <nvm_write_buffer+0xb8>)
    2bba:	791b      	ldrb	r3, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    2bbc:	2500      	movs	r5, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    2bbe:	2b00      	cmp	r3, #0
    2bc0:	d116      	bne.n	2bf0 <nvm_write_buffer+0xb4>
    2bc2:	2a3f      	cmp	r2, #63	; 0x3f
    2bc4:	d814      	bhi.n	2bf0 <nvm_write_buffer+0xb4>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    2bc6:	2f00      	cmp	r7, #0
    2bc8:	d006      	beq.n	2bd8 <nvm_write_buffer+0x9c>
    2bca:	2200      	movs	r2, #0
    2bcc:	0001      	movs	r1, r0
    2bce:	201c      	movs	r0, #28
    2bd0:	4b0d      	ldr	r3, [pc, #52]	; (2c08 <nvm_write_buffer+0xcc>)
    2bd2:	4798      	blx	r3
    2bd4:	0005      	movs	r5, r0
    2bd6:	e00b      	b.n	2bf0 <nvm_write_buffer+0xb4>
    2bd8:	2200      	movs	r2, #0
    2bda:	0001      	movs	r1, r0
    2bdc:	2004      	movs	r0, #4
    2bde:	4b0a      	ldr	r3, [pc, #40]	; (2c08 <nvm_write_buffer+0xcc>)
    2be0:	4798      	blx	r3
    2be2:	0005      	movs	r5, r0
    2be4:	e004      	b.n	2bf0 <nvm_write_buffer+0xb4>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    2be6:	4b03      	ldr	r3, [pc, #12]	; (2bf4 <nvm_write_buffer+0xb8>)
    2be8:	791b      	ldrb	r3, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    2bea:	2500      	movs	r5, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    2bec:	2b00      	cmp	r3, #0
    2bee:	d0ea      	beq.n	2bc6 <nvm_write_buffer+0x8a>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    2bf0:	0028      	movs	r0, r5
    2bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2bf4:	200000e4 	.word	0x200000e4
    2bf8:	00001fff 	.word	0x00001fff
    2bfc:	ffc00000 	.word	0xffc00000
    2c00:	41004000 	.word	0x41004000
    2c04:	ffffa544 	.word	0xffffa544
    2c08:	00002a81 	.word	0x00002a81

00002c0c <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    2c0c:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2c0e:	4b19      	ldr	r3, [pc, #100]	; (2c74 <nvm_read_buffer+0x68>)
    2c10:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    2c12:	885b      	ldrh	r3, [r3, #2]
    2c14:	4363      	muls	r3, r4
    2c16:	4283      	cmp	r3, r0
    2c18:	d205      	bcs.n	2c26 <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    2c1a:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    2c1c:	4e16      	ldr	r6, [pc, #88]	; (2c78 <nvm_read_buffer+0x6c>)
    2c1e:	4d17      	ldr	r5, [pc, #92]	; (2c7c <nvm_read_buffer+0x70>)
    2c20:	1945      	adds	r5, r0, r5
    2c22:	42b5      	cmp	r5, r6
    2c24:	d823      	bhi.n	2c6e <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    2c26:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    2c28:	4294      	cmp	r4, r2
    2c2a:	d320      	bcc.n	2c6e <nvm_read_buffer+0x62>
    2c2c:	4b14      	ldr	r3, [pc, #80]	; (2c80 <nvm_read_buffer+0x74>)
    2c2e:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    2c30:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2c32:	07e4      	lsls	r4, r4, #31
    2c34:	d51b      	bpl.n	2c6e <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2c36:	2420      	movs	r4, #32
    2c38:	34ff      	adds	r4, #255	; 0xff
    2c3a:	4b11      	ldr	r3, [pc, #68]	; (2c80 <nvm_read_buffer+0x74>)
    2c3c:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    2c3e:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2c40:	2a00      	cmp	r2, #0
    2c42:	d013      	beq.n	2c6c <nvm_read_buffer+0x60>
    2c44:	0040      	lsls	r0, r0, #1
    2c46:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2c48:	1e56      	subs	r6, r2, #1
    2c4a:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    2c4c:	881c      	ldrh	r4, [r3, #0]
    2c4e:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    2c50:	042b      	lsls	r3, r5, #16
    2c52:	0c1b      	lsrs	r3, r3, #16
    2c54:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    2c56:	42b3      	cmp	r3, r6
    2c58:	da02      	bge.n	2c60 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    2c5a:	18cb      	adds	r3, r1, r3
    2c5c:	0a24      	lsrs	r4, r4, #8
    2c5e:	705c      	strb	r4, [r3, #1]
    2c60:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2c62:	b2ab      	uxth	r3, r5
    2c64:	429a      	cmp	r2, r3
    2c66:	d8f0      	bhi.n	2c4a <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    2c68:	2300      	movs	r3, #0
    2c6a:	e000      	b.n	2c6e <nvm_read_buffer+0x62>
    2c6c:	2300      	movs	r3, #0
}
    2c6e:	0018      	movs	r0, r3
    2c70:	bd70      	pop	{r4, r5, r6, pc}
    2c72:	46c0      	nop			; (mov r8, r8)
    2c74:	200000e4 	.word	0x200000e4
    2c78:	00001fff 	.word	0x00001fff
    2c7c:	ffc00000 	.word	0xffc00000
    2c80:	41004000 	.word	0x41004000

00002c84 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    2c84:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    2c86:	4a1a      	ldr	r2, [pc, #104]	; (2cf0 <nvm_erase_row+0x6c>)
    2c88:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    2c8a:	8852      	ldrh	r2, [r2, #2]
    2c8c:	435a      	muls	r2, r3
    2c8e:	4282      	cmp	r2, r0
    2c90:	d207      	bcs.n	2ca2 <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    2c92:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    2c94:	4c17      	ldr	r4, [pc, #92]	; (2cf4 <nvm_erase_row+0x70>)
    2c96:	4918      	ldr	r1, [pc, #96]	; (2cf8 <nvm_erase_row+0x74>)
    2c98:	1841      	adds	r1, r0, r1
    2c9a:	42a1      	cmp	r1, r4
    2c9c:	d826      	bhi.n	2cec <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    2c9e:	2101      	movs	r1, #1
    2ca0:	e000      	b.n	2ca4 <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    2ca2:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    2ca4:	009b      	lsls	r3, r3, #2
    2ca6:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    2ca8:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    2caa:	4218      	tst	r0, r3
    2cac:	d11e      	bne.n	2cec <nvm_erase_row+0x68>
    2cae:	4b13      	ldr	r3, [pc, #76]	; (2cfc <nvm_erase_row+0x78>)
    2cb0:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    2cb2:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    2cb4:	07db      	lsls	r3, r3, #31
    2cb6:	d519      	bpl.n	2cec <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    2cb8:	4b10      	ldr	r3, [pc, #64]	; (2cfc <nvm_erase_row+0x78>)
    2cba:	2220      	movs	r2, #32
    2cbc:	32ff      	adds	r2, #255	; 0xff
    2cbe:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    2cc0:	0880      	lsrs	r0, r0, #2
    2cc2:	0040      	lsls	r0, r0, #1
    2cc4:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    2cc6:	2900      	cmp	r1, #0
    2cc8:	d101      	bne.n	2cce <nvm_erase_row+0x4a>
    2cca:	4a0d      	ldr	r2, [pc, #52]	; (2d00 <nvm_erase_row+0x7c>)
    2ccc:	e000      	b.n	2cd0 <nvm_erase_row+0x4c>
    2cce:	4a0d      	ldr	r2, [pc, #52]	; (2d04 <nvm_erase_row+0x80>)
    2cd0:	4b0a      	ldr	r3, [pc, #40]	; (2cfc <nvm_erase_row+0x78>)
    2cd2:	801a      	strh	r2, [r3, #0]
    2cd4:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    2cd6:	2201      	movs	r2, #1
    2cd8:	7d0b      	ldrb	r3, [r1, #20]
    2cda:	4213      	tst	r3, r2
    2cdc:	d0fc      	beq.n	2cd8 <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    2cde:	4b07      	ldr	r3, [pc, #28]	; (2cfc <nvm_erase_row+0x78>)
    2ce0:	8b1a      	ldrh	r2, [r3, #24]
    2ce2:	231c      	movs	r3, #28
    2ce4:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    2ce6:	1e50      	subs	r0, r2, #1
    2ce8:	4182      	sbcs	r2, r0
    2cea:	0092      	lsls	r2, r2, #2
}
    2cec:	0010      	movs	r0, r2
    2cee:	bd10      	pop	{r4, pc}
    2cf0:	200000e4 	.word	0x200000e4
    2cf4:	00001fff 	.word	0x00001fff
    2cf8:	ffc00000 	.word	0xffc00000
    2cfc:	41004000 	.word	0x41004000
    2d00:	0000a502 	.word	0x0000a502
    2d04:	0000a51a 	.word	0x0000a51a

00002d08 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    2d08:	b500      	push	{lr}
    2d0a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2d0c:	ab01      	add	r3, sp, #4
    2d0e:	2280      	movs	r2, #128	; 0x80
    2d10:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2d12:	780a      	ldrb	r2, [r1, #0]
    2d14:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    2d16:	784a      	ldrb	r2, [r1, #1]
    2d18:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    2d1a:	788a      	ldrb	r2, [r1, #2]
    2d1c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2d1e:	0019      	movs	r1, r3
    2d20:	4b01      	ldr	r3, [pc, #4]	; (2d28 <port_pin_set_config+0x20>)
    2d22:	4798      	blx	r3
}
    2d24:	b003      	add	sp, #12
    2d26:	bd00      	pop	{pc}
    2d28:	0000450d 	.word	0x0000450d

00002d2c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    2d2c:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    2d2e:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2d30:	2340      	movs	r3, #64	; 0x40
    2d32:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    2d34:	4281      	cmp	r1, r0
    2d36:	d201      	bcs.n	2d3c <_sercom_get_sync_baud_val+0x10>
    2d38:	e00a      	b.n	2d50 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    2d3a:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    2d3c:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    2d3e:	1c63      	adds	r3, r4, #1
    2d40:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    2d42:	4288      	cmp	r0, r1
    2d44:	d9f9      	bls.n	2d3a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2d46:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    2d48:	2cff      	cmp	r4, #255	; 0xff
    2d4a:	d801      	bhi.n	2d50 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    2d4c:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    2d4e:	2300      	movs	r3, #0
	}
}
    2d50:	0018      	movs	r0, r3
    2d52:	bd10      	pop	{r4, pc}

00002d54 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    2d54:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d56:	465f      	mov	r7, fp
    2d58:	4656      	mov	r6, sl
    2d5a:	464d      	mov	r5, r9
    2d5c:	4644      	mov	r4, r8
    2d5e:	b4f0      	push	{r4, r5, r6, r7}
    2d60:	b089      	sub	sp, #36	; 0x24
    2d62:	000c      	movs	r4, r1
    2d64:	9205      	str	r2, [sp, #20]
    2d66:	aa12      	add	r2, sp, #72	; 0x48
    2d68:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2d6a:	0002      	movs	r2, r0
    2d6c:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2d6e:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    2d70:	42a2      	cmp	r2, r4
    2d72:	d900      	bls.n	2d76 <_sercom_get_async_baud_val+0x22>
    2d74:	e0c6      	b.n	2f04 <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    2d76:	2b00      	cmp	r3, #0
    2d78:	d151      	bne.n	2e1e <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    2d7a:	0002      	movs	r2, r0
    2d7c:	0008      	movs	r0, r1
    2d7e:	2100      	movs	r1, #0
    2d80:	4d64      	ldr	r5, [pc, #400]	; (2f14 <_sercom_get_async_baud_val+0x1c0>)
    2d82:	47a8      	blx	r5
    2d84:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    2d86:	0026      	movs	r6, r4
    2d88:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    2d8a:	2300      	movs	r3, #0
    2d8c:	2400      	movs	r4, #0
    2d8e:	9300      	str	r3, [sp, #0]
    2d90:	9401      	str	r4, [sp, #4]
    2d92:	2200      	movs	r2, #0
    2d94:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    2d96:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    2d98:	2120      	movs	r1, #32
    2d9a:	468c      	mov	ip, r1
    2d9c:	391f      	subs	r1, #31
    2d9e:	9602      	str	r6, [sp, #8]
    2da0:	9703      	str	r7, [sp, #12]
    2da2:	2420      	movs	r4, #32
    2da4:	4264      	negs	r4, r4
    2da6:	1904      	adds	r4, r0, r4
    2da8:	d403      	bmi.n	2db2 <_sercom_get_async_baud_val+0x5e>
    2daa:	000d      	movs	r5, r1
    2dac:	40a5      	lsls	r5, r4
    2dae:	46a8      	mov	r8, r5
    2db0:	e004      	b.n	2dbc <_sercom_get_async_baud_val+0x68>
    2db2:	4664      	mov	r4, ip
    2db4:	1a24      	subs	r4, r4, r0
    2db6:	000d      	movs	r5, r1
    2db8:	40e5      	lsrs	r5, r4
    2dba:	46a8      	mov	r8, r5
    2dbc:	000c      	movs	r4, r1
    2dbe:	4084      	lsls	r4, r0
    2dc0:	46a1      	mov	r9, r4

		r = r << 1;
    2dc2:	0014      	movs	r4, r2
    2dc4:	001d      	movs	r5, r3
    2dc6:	18a4      	adds	r4, r4, r2
    2dc8:	415d      	adcs	r5, r3
    2dca:	0022      	movs	r2, r4
    2dcc:	002b      	movs	r3, r5

		if (n & bit_shift) {
    2dce:	4646      	mov	r6, r8
    2dd0:	465f      	mov	r7, fp
    2dd2:	423e      	tst	r6, r7
    2dd4:	d003      	beq.n	2dde <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
    2dd6:	000e      	movs	r6, r1
    2dd8:	4326      	orrs	r6, r4
    2dda:	0032      	movs	r2, r6
    2ddc:	002b      	movs	r3, r5
		}

		if (r >= d) {
    2dde:	9c02      	ldr	r4, [sp, #8]
    2de0:	9d03      	ldr	r5, [sp, #12]
    2de2:	429d      	cmp	r5, r3
    2de4:	d80f      	bhi.n	2e06 <_sercom_get_async_baud_val+0xb2>
    2de6:	d101      	bne.n	2dec <_sercom_get_async_baud_val+0x98>
    2de8:	4294      	cmp	r4, r2
    2dea:	d80c      	bhi.n	2e06 <_sercom_get_async_baud_val+0xb2>
			r = r - d;
    2dec:	9c02      	ldr	r4, [sp, #8]
    2dee:	9d03      	ldr	r5, [sp, #12]
    2df0:	1b12      	subs	r2, r2, r4
    2df2:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    2df4:	464d      	mov	r5, r9
    2df6:	9e00      	ldr	r6, [sp, #0]
    2df8:	9f01      	ldr	r7, [sp, #4]
    2dfa:	4335      	orrs	r5, r6
    2dfc:	003c      	movs	r4, r7
    2dfe:	4646      	mov	r6, r8
    2e00:	4334      	orrs	r4, r6
    2e02:	9500      	str	r5, [sp, #0]
    2e04:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    2e06:	3801      	subs	r0, #1
    2e08:	d2cb      	bcs.n	2da2 <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    2e0a:	2200      	movs	r2, #0
    2e0c:	2301      	movs	r3, #1
    2e0e:	9800      	ldr	r0, [sp, #0]
    2e10:	9901      	ldr	r1, [sp, #4]
    2e12:	1a12      	subs	r2, r2, r0
    2e14:	418b      	sbcs	r3, r1
    2e16:	0c12      	lsrs	r2, r2, #16
    2e18:	041b      	lsls	r3, r3, #16
    2e1a:	431a      	orrs	r2, r3
    2e1c:	e06f      	b.n	2efe <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    2e1e:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    2e20:	2b01      	cmp	r3, #1
    2e22:	d16c      	bne.n	2efe <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    2e24:	0f63      	lsrs	r3, r4, #29
    2e26:	9304      	str	r3, [sp, #16]
    2e28:	00e3      	lsls	r3, r4, #3
    2e2a:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    2e2c:	000a      	movs	r2, r1
    2e2e:	2300      	movs	r3, #0
    2e30:	2100      	movs	r1, #0
    2e32:	4c38      	ldr	r4, [pc, #224]	; (2f14 <_sercom_get_async_baud_val+0x1c0>)
    2e34:	47a0      	blx	r4
    2e36:	0004      	movs	r4, r0
    2e38:	000d      	movs	r5, r1
    2e3a:	2300      	movs	r3, #0
    2e3c:	469c      	mov	ip, r3
    2e3e:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    2e40:	3320      	adds	r3, #32
    2e42:	469b      	mov	fp, r3
    2e44:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    2e46:	4663      	mov	r3, ip
    2e48:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    2e4a:	2300      	movs	r3, #0
    2e4c:	9302      	str	r3, [sp, #8]
    2e4e:	2200      	movs	r2, #0
    2e50:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    2e52:	213f      	movs	r1, #63	; 0x3f
    2e54:	9400      	str	r4, [sp, #0]
    2e56:	9501      	str	r5, [sp, #4]
    2e58:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    2e5a:	2120      	movs	r1, #32
    2e5c:	4249      	negs	r1, r1
    2e5e:	1879      	adds	r1, r7, r1
    2e60:	d403      	bmi.n	2e6a <_sercom_get_async_baud_val+0x116>
    2e62:	0030      	movs	r0, r6
    2e64:	4088      	lsls	r0, r1
    2e66:	4684      	mov	ip, r0
    2e68:	e004      	b.n	2e74 <_sercom_get_async_baud_val+0x120>
    2e6a:	4659      	mov	r1, fp
    2e6c:	1bc9      	subs	r1, r1, r7
    2e6e:	0030      	movs	r0, r6
    2e70:	40c8      	lsrs	r0, r1
    2e72:	4684      	mov	ip, r0
    2e74:	0031      	movs	r1, r6
    2e76:	40b9      	lsls	r1, r7
    2e78:	4689      	mov	r9, r1

		r = r << 1;
    2e7a:	0010      	movs	r0, r2
    2e7c:	0019      	movs	r1, r3
    2e7e:	1880      	adds	r0, r0, r2
    2e80:	4159      	adcs	r1, r3
    2e82:	0002      	movs	r2, r0
    2e84:	000b      	movs	r3, r1

		if (n & bit_shift) {
    2e86:	4644      	mov	r4, r8
    2e88:	464d      	mov	r5, r9
    2e8a:	402c      	ands	r4, r5
    2e8c:	46a2      	mov	sl, r4
    2e8e:	4664      	mov	r4, ip
    2e90:	9d04      	ldr	r5, [sp, #16]
    2e92:	402c      	ands	r4, r5
    2e94:	46a4      	mov	ip, r4
    2e96:	4654      	mov	r4, sl
    2e98:	4665      	mov	r5, ip
    2e9a:	432c      	orrs	r4, r5
    2e9c:	d003      	beq.n	2ea6 <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    2e9e:	0034      	movs	r4, r6
    2ea0:	4304      	orrs	r4, r0
    2ea2:	0022      	movs	r2, r4
    2ea4:	000b      	movs	r3, r1
		}

		if (r >= d) {
    2ea6:	9800      	ldr	r0, [sp, #0]
    2ea8:	9901      	ldr	r1, [sp, #4]
    2eaa:	4299      	cmp	r1, r3
    2eac:	d80a      	bhi.n	2ec4 <_sercom_get_async_baud_val+0x170>
    2eae:	d101      	bne.n	2eb4 <_sercom_get_async_baud_val+0x160>
    2eb0:	4290      	cmp	r0, r2
    2eb2:	d807      	bhi.n	2ec4 <_sercom_get_async_baud_val+0x170>
			r = r - d;
    2eb4:	9800      	ldr	r0, [sp, #0]
    2eb6:	9901      	ldr	r1, [sp, #4]
    2eb8:	1a12      	subs	r2, r2, r0
    2eba:	418b      	sbcs	r3, r1
			q |= bit_shift;
    2ebc:	9902      	ldr	r1, [sp, #8]
    2ebe:	4648      	mov	r0, r9
    2ec0:	4301      	orrs	r1, r0
    2ec2:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    2ec4:	3f01      	subs	r7, #1
    2ec6:	d2c8      	bcs.n	2e5a <_sercom_get_async_baud_val+0x106>
    2ec8:	9c00      	ldr	r4, [sp, #0]
    2eca:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    2ecc:	9902      	ldr	r1, [sp, #8]
    2ece:	9a07      	ldr	r2, [sp, #28]
    2ed0:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    2ed2:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    2ed4:	4910      	ldr	r1, [pc, #64]	; (2f18 <_sercom_get_async_baud_val+0x1c4>)
    2ed6:	428b      	cmp	r3, r1
    2ed8:	d90b      	bls.n	2ef2 <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    2eda:	9b06      	ldr	r3, [sp, #24]
    2edc:	3301      	adds	r3, #1
    2ede:	b2db      	uxtb	r3, r3
    2ee0:	0019      	movs	r1, r3
    2ee2:	9306      	str	r3, [sp, #24]
    2ee4:	0013      	movs	r3, r2
    2ee6:	3301      	adds	r3, #1
    2ee8:	9307      	str	r3, [sp, #28]
    2eea:	2908      	cmp	r1, #8
    2eec:	d1ad      	bne.n	2e4a <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2eee:	2540      	movs	r5, #64	; 0x40
    2ef0:	e008      	b.n	2f04 <_sercom_get_async_baud_val+0x1b0>
    2ef2:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    2ef4:	9a06      	ldr	r2, [sp, #24]
    2ef6:	2a08      	cmp	r2, #8
    2ef8:	d004      	beq.n	2f04 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    2efa:	0352      	lsls	r2, r2, #13
    2efc:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    2efe:	9b05      	ldr	r3, [sp, #20]
    2f00:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    2f02:	2500      	movs	r5, #0
}
    2f04:	0028      	movs	r0, r5
    2f06:	b009      	add	sp, #36	; 0x24
    2f08:	bc3c      	pop	{r2, r3, r4, r5}
    2f0a:	4690      	mov	r8, r2
    2f0c:	4699      	mov	r9, r3
    2f0e:	46a2      	mov	sl, r4
    2f10:	46ab      	mov	fp, r5
    2f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f14:	000049cd 	.word	0x000049cd
    2f18:	00001fff 	.word	0x00001fff

00002f1c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    2f1c:	b510      	push	{r4, lr}
    2f1e:	b082      	sub	sp, #8
    2f20:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    2f22:	4b0e      	ldr	r3, [pc, #56]	; (2f5c <sercom_set_gclk_generator+0x40>)
    2f24:	781b      	ldrb	r3, [r3, #0]
    2f26:	2b00      	cmp	r3, #0
    2f28:	d001      	beq.n	2f2e <sercom_set_gclk_generator+0x12>
    2f2a:	2900      	cmp	r1, #0
    2f2c:	d00d      	beq.n	2f4a <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    2f2e:	a901      	add	r1, sp, #4
    2f30:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    2f32:	2012      	movs	r0, #18
    2f34:	4b0a      	ldr	r3, [pc, #40]	; (2f60 <sercom_set_gclk_generator+0x44>)
    2f36:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    2f38:	2012      	movs	r0, #18
    2f3a:	4b0a      	ldr	r3, [pc, #40]	; (2f64 <sercom_set_gclk_generator+0x48>)
    2f3c:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    2f3e:	4b07      	ldr	r3, [pc, #28]	; (2f5c <sercom_set_gclk_generator+0x40>)
    2f40:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    2f42:	2201      	movs	r2, #1
    2f44:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    2f46:	2000      	movs	r0, #0
    2f48:	e006      	b.n	2f58 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    2f4a:	4b04      	ldr	r3, [pc, #16]	; (2f5c <sercom_set_gclk_generator+0x40>)
    2f4c:	785b      	ldrb	r3, [r3, #1]
    2f4e:	4283      	cmp	r3, r0
    2f50:	d001      	beq.n	2f56 <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    2f52:	201d      	movs	r0, #29
    2f54:	e000      	b.n	2f58 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    2f56:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    2f58:	b002      	add	sp, #8
    2f5a:	bd10      	pop	{r4, pc}
    2f5c:	200000ec 	.word	0x200000ec
    2f60:	00004411 	.word	0x00004411
    2f64:	000043a1 	.word	0x000043a1

00002f68 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    2f68:	4b44      	ldr	r3, [pc, #272]	; (307c <_sercom_get_default_pad+0x114>)
    2f6a:	4298      	cmp	r0, r3
    2f6c:	d033      	beq.n	2fd6 <_sercom_get_default_pad+0x6e>
    2f6e:	d806      	bhi.n	2f7e <_sercom_get_default_pad+0x16>
    2f70:	4b43      	ldr	r3, [pc, #268]	; (3080 <_sercom_get_default_pad+0x118>)
    2f72:	4298      	cmp	r0, r3
    2f74:	d00d      	beq.n	2f92 <_sercom_get_default_pad+0x2a>
    2f76:	4b43      	ldr	r3, [pc, #268]	; (3084 <_sercom_get_default_pad+0x11c>)
    2f78:	4298      	cmp	r0, r3
    2f7a:	d01b      	beq.n	2fb4 <_sercom_get_default_pad+0x4c>
    2f7c:	e06f      	b.n	305e <_sercom_get_default_pad+0xf6>
    2f7e:	4b42      	ldr	r3, [pc, #264]	; (3088 <_sercom_get_default_pad+0x120>)
    2f80:	4298      	cmp	r0, r3
    2f82:	d04a      	beq.n	301a <_sercom_get_default_pad+0xb2>
    2f84:	4b41      	ldr	r3, [pc, #260]	; (308c <_sercom_get_default_pad+0x124>)
    2f86:	4298      	cmp	r0, r3
    2f88:	d058      	beq.n	303c <_sercom_get_default_pad+0xd4>
    2f8a:	4b41      	ldr	r3, [pc, #260]	; (3090 <_sercom_get_default_pad+0x128>)
    2f8c:	4298      	cmp	r0, r3
    2f8e:	d166      	bne.n	305e <_sercom_get_default_pad+0xf6>
    2f90:	e032      	b.n	2ff8 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2f92:	2901      	cmp	r1, #1
    2f94:	d006      	beq.n	2fa4 <_sercom_get_default_pad+0x3c>
    2f96:	2900      	cmp	r1, #0
    2f98:	d063      	beq.n	3062 <_sercom_get_default_pad+0xfa>
    2f9a:	2902      	cmp	r1, #2
    2f9c:	d006      	beq.n	2fac <_sercom_get_default_pad+0x44>
    2f9e:	2903      	cmp	r1, #3
    2fa0:	d006      	beq.n	2fb0 <_sercom_get_default_pad+0x48>
    2fa2:	e001      	b.n	2fa8 <_sercom_get_default_pad+0x40>
    2fa4:	483b      	ldr	r0, [pc, #236]	; (3094 <_sercom_get_default_pad+0x12c>)
    2fa6:	e067      	b.n	3078 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    2fa8:	2000      	movs	r0, #0
    2faa:	e065      	b.n	3078 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2fac:	483a      	ldr	r0, [pc, #232]	; (3098 <_sercom_get_default_pad+0x130>)
    2fae:	e063      	b.n	3078 <_sercom_get_default_pad+0x110>
    2fb0:	483a      	ldr	r0, [pc, #232]	; (309c <_sercom_get_default_pad+0x134>)
    2fb2:	e061      	b.n	3078 <_sercom_get_default_pad+0x110>
    2fb4:	2901      	cmp	r1, #1
    2fb6:	d006      	beq.n	2fc6 <_sercom_get_default_pad+0x5e>
    2fb8:	2900      	cmp	r1, #0
    2fba:	d054      	beq.n	3066 <_sercom_get_default_pad+0xfe>
    2fbc:	2902      	cmp	r1, #2
    2fbe:	d006      	beq.n	2fce <_sercom_get_default_pad+0x66>
    2fc0:	2903      	cmp	r1, #3
    2fc2:	d006      	beq.n	2fd2 <_sercom_get_default_pad+0x6a>
    2fc4:	e001      	b.n	2fca <_sercom_get_default_pad+0x62>
    2fc6:	4836      	ldr	r0, [pc, #216]	; (30a0 <_sercom_get_default_pad+0x138>)
    2fc8:	e056      	b.n	3078 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    2fca:	2000      	movs	r0, #0
    2fcc:	e054      	b.n	3078 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2fce:	4835      	ldr	r0, [pc, #212]	; (30a4 <_sercom_get_default_pad+0x13c>)
    2fd0:	e052      	b.n	3078 <_sercom_get_default_pad+0x110>
    2fd2:	4835      	ldr	r0, [pc, #212]	; (30a8 <_sercom_get_default_pad+0x140>)
    2fd4:	e050      	b.n	3078 <_sercom_get_default_pad+0x110>
    2fd6:	2901      	cmp	r1, #1
    2fd8:	d006      	beq.n	2fe8 <_sercom_get_default_pad+0x80>
    2fda:	2900      	cmp	r1, #0
    2fdc:	d045      	beq.n	306a <_sercom_get_default_pad+0x102>
    2fde:	2902      	cmp	r1, #2
    2fe0:	d006      	beq.n	2ff0 <_sercom_get_default_pad+0x88>
    2fe2:	2903      	cmp	r1, #3
    2fe4:	d006      	beq.n	2ff4 <_sercom_get_default_pad+0x8c>
    2fe6:	e001      	b.n	2fec <_sercom_get_default_pad+0x84>
    2fe8:	4830      	ldr	r0, [pc, #192]	; (30ac <_sercom_get_default_pad+0x144>)
    2fea:	e045      	b.n	3078 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    2fec:	2000      	movs	r0, #0
    2fee:	e043      	b.n	3078 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    2ff0:	482f      	ldr	r0, [pc, #188]	; (30b0 <_sercom_get_default_pad+0x148>)
    2ff2:	e041      	b.n	3078 <_sercom_get_default_pad+0x110>
    2ff4:	482f      	ldr	r0, [pc, #188]	; (30b4 <_sercom_get_default_pad+0x14c>)
    2ff6:	e03f      	b.n	3078 <_sercom_get_default_pad+0x110>
    2ff8:	2901      	cmp	r1, #1
    2ffa:	d006      	beq.n	300a <_sercom_get_default_pad+0xa2>
    2ffc:	2900      	cmp	r1, #0
    2ffe:	d036      	beq.n	306e <_sercom_get_default_pad+0x106>
    3000:	2902      	cmp	r1, #2
    3002:	d006      	beq.n	3012 <_sercom_get_default_pad+0xaa>
    3004:	2903      	cmp	r1, #3
    3006:	d006      	beq.n	3016 <_sercom_get_default_pad+0xae>
    3008:	e001      	b.n	300e <_sercom_get_default_pad+0xa6>
    300a:	482b      	ldr	r0, [pc, #172]	; (30b8 <_sercom_get_default_pad+0x150>)
    300c:	e034      	b.n	3078 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    300e:	2000      	movs	r0, #0
    3010:	e032      	b.n	3078 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3012:	482a      	ldr	r0, [pc, #168]	; (30bc <_sercom_get_default_pad+0x154>)
    3014:	e030      	b.n	3078 <_sercom_get_default_pad+0x110>
    3016:	482a      	ldr	r0, [pc, #168]	; (30c0 <_sercom_get_default_pad+0x158>)
    3018:	e02e      	b.n	3078 <_sercom_get_default_pad+0x110>
    301a:	2901      	cmp	r1, #1
    301c:	d006      	beq.n	302c <_sercom_get_default_pad+0xc4>
    301e:	2900      	cmp	r1, #0
    3020:	d027      	beq.n	3072 <_sercom_get_default_pad+0x10a>
    3022:	2902      	cmp	r1, #2
    3024:	d006      	beq.n	3034 <_sercom_get_default_pad+0xcc>
    3026:	2903      	cmp	r1, #3
    3028:	d006      	beq.n	3038 <_sercom_get_default_pad+0xd0>
    302a:	e001      	b.n	3030 <_sercom_get_default_pad+0xc8>
    302c:	4825      	ldr	r0, [pc, #148]	; (30c4 <_sercom_get_default_pad+0x15c>)
    302e:	e023      	b.n	3078 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    3030:	2000      	movs	r0, #0
    3032:	e021      	b.n	3078 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3034:	4824      	ldr	r0, [pc, #144]	; (30c8 <_sercom_get_default_pad+0x160>)
    3036:	e01f      	b.n	3078 <_sercom_get_default_pad+0x110>
    3038:	4824      	ldr	r0, [pc, #144]	; (30cc <_sercom_get_default_pad+0x164>)
    303a:	e01d      	b.n	3078 <_sercom_get_default_pad+0x110>
    303c:	2901      	cmp	r1, #1
    303e:	d006      	beq.n	304e <_sercom_get_default_pad+0xe6>
    3040:	2900      	cmp	r1, #0
    3042:	d018      	beq.n	3076 <_sercom_get_default_pad+0x10e>
    3044:	2902      	cmp	r1, #2
    3046:	d006      	beq.n	3056 <_sercom_get_default_pad+0xee>
    3048:	2903      	cmp	r1, #3
    304a:	d006      	beq.n	305a <_sercom_get_default_pad+0xf2>
    304c:	e001      	b.n	3052 <_sercom_get_default_pad+0xea>
    304e:	4820      	ldr	r0, [pc, #128]	; (30d0 <_sercom_get_default_pad+0x168>)
    3050:	e012      	b.n	3078 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    3052:	2000      	movs	r0, #0
    3054:	e010      	b.n	3078 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3056:	481f      	ldr	r0, [pc, #124]	; (30d4 <_sercom_get_default_pad+0x16c>)
    3058:	e00e      	b.n	3078 <_sercom_get_default_pad+0x110>
    305a:	481f      	ldr	r0, [pc, #124]	; (30d8 <_sercom_get_default_pad+0x170>)
    305c:	e00c      	b.n	3078 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    305e:	2000      	movs	r0, #0
    3060:	e00a      	b.n	3078 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3062:	481e      	ldr	r0, [pc, #120]	; (30dc <_sercom_get_default_pad+0x174>)
    3064:	e008      	b.n	3078 <_sercom_get_default_pad+0x110>
    3066:	481e      	ldr	r0, [pc, #120]	; (30e0 <_sercom_get_default_pad+0x178>)
    3068:	e006      	b.n	3078 <_sercom_get_default_pad+0x110>
    306a:	481e      	ldr	r0, [pc, #120]	; (30e4 <_sercom_get_default_pad+0x17c>)
    306c:	e004      	b.n	3078 <_sercom_get_default_pad+0x110>
    306e:	481e      	ldr	r0, [pc, #120]	; (30e8 <_sercom_get_default_pad+0x180>)
    3070:	e002      	b.n	3078 <_sercom_get_default_pad+0x110>
    3072:	481e      	ldr	r0, [pc, #120]	; (30ec <_sercom_get_default_pad+0x184>)
    3074:	e000      	b.n	3078 <_sercom_get_default_pad+0x110>
    3076:	481e      	ldr	r0, [pc, #120]	; (30f0 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    3078:	4770      	bx	lr
    307a:	46c0      	nop			; (mov r8, r8)
    307c:	42000c00 	.word	0x42000c00
    3080:	42000400 	.word	0x42000400
    3084:	42000800 	.word	0x42000800
    3088:	42001400 	.word	0x42001400
    308c:	42001800 	.word	0x42001800
    3090:	42001000 	.word	0x42001000
    3094:	00050003 	.word	0x00050003
    3098:	00060003 	.word	0x00060003
    309c:	00070003 	.word	0x00070003
    30a0:	00110002 	.word	0x00110002
    30a4:	00120002 	.word	0x00120002
    30a8:	00130002 	.word	0x00130002
    30ac:	000d0002 	.word	0x000d0002
    30b0:	000e0002 	.word	0x000e0002
    30b4:	000f0002 	.word	0x000f0002
    30b8:	00170002 	.word	0x00170002
    30bc:	00180002 	.word	0x00180002
    30c0:	00190002 	.word	0x00190002
    30c4:	00290003 	.word	0x00290003
    30c8:	002a0003 	.word	0x002a0003
    30cc:	002b0003 	.word	0x002b0003
    30d0:	00230003 	.word	0x00230003
    30d4:	00200003 	.word	0x00200003
    30d8:	00210003 	.word	0x00210003
    30dc:	00040003 	.word	0x00040003
    30e0:	00100002 	.word	0x00100002
    30e4:	000c0002 	.word	0x000c0002
    30e8:	00160002 	.word	0x00160002
    30ec:	00280003 	.word	0x00280003
    30f0:	00220003 	.word	0x00220003

000030f4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    30f4:	b530      	push	{r4, r5, lr}
    30f6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    30f8:	4b0c      	ldr	r3, [pc, #48]	; (312c <_sercom_get_sercom_inst_index+0x38>)
    30fa:	466a      	mov	r2, sp
    30fc:	cb32      	ldmia	r3!, {r1, r4, r5}
    30fe:	c232      	stmia	r2!, {r1, r4, r5}
    3100:	cb32      	ldmia	r3!, {r1, r4, r5}
    3102:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    3104:	9b00      	ldr	r3, [sp, #0]
    3106:	4283      	cmp	r3, r0
    3108:	d006      	beq.n	3118 <_sercom_get_sercom_inst_index+0x24>
    310a:	2301      	movs	r3, #1
    310c:	009a      	lsls	r2, r3, #2
    310e:	4669      	mov	r1, sp
    3110:	5852      	ldr	r2, [r2, r1]
    3112:	4282      	cmp	r2, r0
    3114:	d103      	bne.n	311e <_sercom_get_sercom_inst_index+0x2a>
    3116:	e000      	b.n	311a <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3118:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    311a:	b2d8      	uxtb	r0, r3
    311c:	e003      	b.n	3126 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    311e:	3301      	adds	r3, #1
    3120:	2b06      	cmp	r3, #6
    3122:	d1f3      	bne.n	310c <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    3124:	2000      	movs	r0, #0
}
    3126:	b007      	add	sp, #28
    3128:	bd30      	pop	{r4, r5, pc}
    312a:	46c0      	nop			; (mov r8, r8)
    312c:	000056b8 	.word	0x000056b8

00003130 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    3130:	4770      	bx	lr
    3132:	46c0      	nop			; (mov r8, r8)

00003134 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    3134:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    3136:	4b0a      	ldr	r3, [pc, #40]	; (3160 <_sercom_set_handler+0x2c>)
    3138:	781b      	ldrb	r3, [r3, #0]
    313a:	2b00      	cmp	r3, #0
    313c:	d10c      	bne.n	3158 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    313e:	4f09      	ldr	r7, [pc, #36]	; (3164 <_sercom_set_handler+0x30>)
    3140:	4e09      	ldr	r6, [pc, #36]	; (3168 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    3142:	4d0a      	ldr	r5, [pc, #40]	; (316c <_sercom_set_handler+0x38>)
    3144:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3146:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    3148:	195a      	adds	r2, r3, r5
    314a:	6014      	str	r4, [r2, #0]
    314c:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    314e:	2b18      	cmp	r3, #24
    3150:	d1f9      	bne.n	3146 <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    3152:	2201      	movs	r2, #1
    3154:	4b02      	ldr	r3, [pc, #8]	; (3160 <_sercom_set_handler+0x2c>)
    3156:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    3158:	0080      	lsls	r0, r0, #2
    315a:	4b02      	ldr	r3, [pc, #8]	; (3164 <_sercom_set_handler+0x30>)
    315c:	50c1      	str	r1, [r0, r3]
}
    315e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3160:	200000ee 	.word	0x200000ee
    3164:	200000f0 	.word	0x200000f0
    3168:	00003131 	.word	0x00003131
    316c:	20000204 	.word	0x20000204

00003170 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    3170:	b510      	push	{r4, lr}
    3172:	b082      	sub	sp, #8
    3174:	0004      	movs	r4, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    3176:	2206      	movs	r2, #6
    3178:	4905      	ldr	r1, [pc, #20]	; (3190 <_sercom_get_interrupt_vector+0x20>)
    317a:	4668      	mov	r0, sp
    317c:	4b05      	ldr	r3, [pc, #20]	; (3194 <_sercom_get_interrupt_vector+0x24>)
    317e:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    3180:	0020      	movs	r0, r4
    3182:	4b05      	ldr	r3, [pc, #20]	; (3198 <_sercom_get_interrupt_vector+0x28>)
    3184:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    3186:	466b      	mov	r3, sp
    3188:	5618      	ldrsb	r0, [r3, r0]
}
    318a:	b002      	add	sp, #8
    318c:	bd10      	pop	{r4, pc}
    318e:	46c0      	nop			; (mov r8, r8)
    3190:	000056d0 	.word	0x000056d0
    3194:	00004a71 	.word	0x00004a71
    3198:	000030f5 	.word	0x000030f5

0000319c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    319c:	b510      	push	{r4, lr}
    319e:	4b02      	ldr	r3, [pc, #8]	; (31a8 <SERCOM0_Handler+0xc>)
    31a0:	681b      	ldr	r3, [r3, #0]
    31a2:	2000      	movs	r0, #0
    31a4:	4798      	blx	r3
    31a6:	bd10      	pop	{r4, pc}
    31a8:	200000f0 	.word	0x200000f0

000031ac <SERCOM1_Handler>:
    31ac:	b510      	push	{r4, lr}
    31ae:	4b02      	ldr	r3, [pc, #8]	; (31b8 <SERCOM1_Handler+0xc>)
    31b0:	685b      	ldr	r3, [r3, #4]
    31b2:	2001      	movs	r0, #1
    31b4:	4798      	blx	r3
    31b6:	bd10      	pop	{r4, pc}
    31b8:	200000f0 	.word	0x200000f0

000031bc <SERCOM2_Handler>:
    31bc:	b510      	push	{r4, lr}
    31be:	4b02      	ldr	r3, [pc, #8]	; (31c8 <SERCOM2_Handler+0xc>)
    31c0:	689b      	ldr	r3, [r3, #8]
    31c2:	2002      	movs	r0, #2
    31c4:	4798      	blx	r3
    31c6:	bd10      	pop	{r4, pc}
    31c8:	200000f0 	.word	0x200000f0

000031cc <SERCOM3_Handler>:
    31cc:	b510      	push	{r4, lr}
    31ce:	4b02      	ldr	r3, [pc, #8]	; (31d8 <SERCOM3_Handler+0xc>)
    31d0:	68db      	ldr	r3, [r3, #12]
    31d2:	2003      	movs	r0, #3
    31d4:	4798      	blx	r3
    31d6:	bd10      	pop	{r4, pc}
    31d8:	200000f0 	.word	0x200000f0

000031dc <SERCOM4_Handler>:
    31dc:	b510      	push	{r4, lr}
    31de:	4b02      	ldr	r3, [pc, #8]	; (31e8 <SERCOM4_Handler+0xc>)
    31e0:	691b      	ldr	r3, [r3, #16]
    31e2:	2004      	movs	r0, #4
    31e4:	4798      	blx	r3
    31e6:	bd10      	pop	{r4, pc}
    31e8:	200000f0 	.word	0x200000f0

000031ec <SERCOM5_Handler>:
    31ec:	b510      	push	{r4, lr}
    31ee:	4b02      	ldr	r3, [pc, #8]	; (31f8 <SERCOM5_Handler+0xc>)
    31f0:	695b      	ldr	r3, [r3, #20]
    31f2:	2005      	movs	r0, #5
    31f4:	4798      	blx	r3
    31f6:	bd10      	pop	{r4, pc}
    31f8:	200000f0 	.word	0x200000f0

000031fc <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    31fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    31fe:	4657      	mov	r7, sl
    3200:	464e      	mov	r6, r9
    3202:	4645      	mov	r5, r8
    3204:	b4e0      	push	{r5, r6, r7}
    3206:	b088      	sub	sp, #32
    3208:	4680      	mov	r8, r0
    320a:	000e      	movs	r6, r1
    320c:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    320e:	0003      	movs	r3, r0
    3210:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    3212:	680b      	ldr	r3, [r1, #0]
    3214:	079b      	lsls	r3, r3, #30
    3216:	d400      	bmi.n	321a <spi_init+0x1e>
    3218:	e0a7      	b.n	336a <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    321a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    321c:	9303      	str	r3, [sp, #12]
    321e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    3220:	9304      	str	r3, [sp, #16]
    3222:	6b13      	ldr	r3, [r2, #48]	; 0x30
    3224:	9305      	str	r3, [sp, #20]
    3226:	6b53      	ldr	r3, [r2, #52]	; 0x34
    3228:	9306      	str	r3, [sp, #24]
    322a:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    322c:	231f      	movs	r3, #31
    322e:	4699      	mov	r9, r3
    3230:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3232:	00bb      	lsls	r3, r7, #2
    3234:	aa03      	add	r2, sp, #12
    3236:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    3238:	2800      	cmp	r0, #0
    323a:	d102      	bne.n	3242 <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    323c:	0030      	movs	r0, r6
    323e:	4baf      	ldr	r3, [pc, #700]	; (34fc <spi_init+0x300>)
    3240:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    3242:	1c43      	adds	r3, r0, #1
    3244:	d028      	beq.n	3298 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    3246:	0402      	lsls	r2, r0, #16
    3248:	0c13      	lsrs	r3, r2, #16
    324a:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    324c:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    324e:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3250:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3252:	0603      	lsls	r3, r0, #24
    3254:	d404      	bmi.n	3260 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    3256:	094b      	lsrs	r3, r1, #5
    3258:	01db      	lsls	r3, r3, #7
    325a:	2282      	movs	r2, #130	; 0x82
    325c:	05d2      	lsls	r2, r2, #23
    325e:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    3260:	464b      	mov	r3, r9
    3262:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    3264:	18e8      	adds	r0, r5, r3
    3266:	3040      	adds	r0, #64	; 0x40
    3268:	7800      	ldrb	r0, [r0, #0]
    326a:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    326c:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    326e:	4652      	mov	r2, sl
    3270:	07d2      	lsls	r2, r2, #31
    3272:	d50a      	bpl.n	328a <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    3274:	085b      	lsrs	r3, r3, #1
    3276:	18eb      	adds	r3, r5, r3
    3278:	3330      	adds	r3, #48	; 0x30
    327a:	7818      	ldrb	r0, [r3, #0]
    327c:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    327e:	07cb      	lsls	r3, r1, #31
    3280:	d501      	bpl.n	3286 <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    3282:	0900      	lsrs	r0, r0, #4
    3284:	e001      	b.n	328a <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    3286:	230f      	movs	r3, #15
    3288:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    328a:	4584      	cmp	ip, r0
    328c:	d004      	beq.n	3298 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    328e:	2300      	movs	r3, #0
    3290:	4642      	mov	r2, r8
    3292:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    3294:	201c      	movs	r0, #28
    3296:	e12b      	b.n	34f0 <spi_init+0x2f4>
    3298:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    329a:	2f04      	cmp	r7, #4
    329c:	d1c8      	bne.n	3230 <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    329e:	2012      	movs	r0, #18
    32a0:	4b97      	ldr	r3, [pc, #604]	; (3500 <spi_init+0x304>)
    32a2:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    32a4:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    32a6:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    32a8:	2b01      	cmp	r3, #1
    32aa:	d112      	bne.n	32d2 <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    32ac:	aa02      	add	r2, sp, #8
    32ae:	0001      	movs	r1, r0
    32b0:	69a0      	ldr	r0, [r4, #24]
    32b2:	4b94      	ldr	r3, [pc, #592]	; (3504 <spi_init+0x308>)
    32b4:	4798      	blx	r3
    32b6:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    32b8:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    32ba:	2b00      	cmp	r3, #0
    32bc:	d000      	beq.n	32c0 <spi_init+0xc4>
    32be:	e117      	b.n	34f0 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    32c0:	7b33      	ldrb	r3, [r6, #12]
    32c2:	b2db      	uxtb	r3, r3
    32c4:	aa02      	add	r2, sp, #8
    32c6:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    32c8:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    32ca:	429a      	cmp	r2, r3
    32cc:	d000      	beq.n	32d0 <spi_init+0xd4>
    32ce:	e10f      	b.n	34f0 <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    32d0:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    32d2:	7825      	ldrb	r5, [r4, #0]
    32d4:	2d00      	cmp	r5, #0
    32d6:	d114      	bne.n	3302 <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    32d8:	6832      	ldr	r2, [r6, #0]
    32da:	7fe3      	ldrb	r3, [r4, #31]
    32dc:	041b      	lsls	r3, r3, #16
    32de:	7fa1      	ldrb	r1, [r4, #30]
    32e0:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    32e2:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    32e4:	4293      	cmp	r3, r2
    32e6:	d000      	beq.n	32ea <spi_init+0xee>
    32e8:	e102      	b.n	34f0 <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    32ea:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    32ec:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    32ee:	2220      	movs	r2, #32
    32f0:	5ca2      	ldrb	r2, [r4, r2]
    32f2:	2a00      	cmp	r2, #0
    32f4:	d001      	beq.n	32fa <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    32f6:	2240      	movs	r2, #64	; 0x40
    32f8:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    32fa:	2208      	movs	r2, #8
    32fc:	430a      	orrs	r2, r1
    32fe:	4317      	orrs	r7, r2
    3300:	e000      	b.n	3304 <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    3302:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    3304:	6862      	ldr	r2, [r4, #4]
    3306:	68a1      	ldr	r1, [r4, #8]
    3308:	430a      	orrs	r2, r1
    330a:	68e1      	ldr	r1, [r4, #12]
    330c:	430a      	orrs	r2, r1
    330e:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    3310:	7c21      	ldrb	r1, [r4, #16]
    3312:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    3314:	7c61      	ldrb	r1, [r4, #17]
    3316:	2900      	cmp	r1, #0
    3318:	d001      	beq.n	331e <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    331a:	2180      	movs	r1, #128	; 0x80
    331c:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    331e:	7ca1      	ldrb	r1, [r4, #18]
    3320:	2900      	cmp	r1, #0
    3322:	d002      	beq.n	332a <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3324:	2180      	movs	r1, #128	; 0x80
    3326:	0289      	lsls	r1, r1, #10
    3328:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    332a:	7ce1      	ldrb	r1, [r4, #19]
    332c:	2900      	cmp	r1, #0
    332e:	d002      	beq.n	3336 <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3330:	2180      	movs	r1, #128	; 0x80
    3332:	0089      	lsls	r1, r1, #2
    3334:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    3336:	7d21      	ldrb	r1, [r4, #20]
    3338:	2900      	cmp	r1, #0
    333a:	d002      	beq.n	3342 <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    333c:	2180      	movs	r1, #128	; 0x80
    333e:	0189      	lsls	r1, r1, #6
    3340:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    3342:	6830      	ldr	r0, [r6, #0]
    3344:	2102      	movs	r1, #2
    3346:	430a      	orrs	r2, r1
    3348:	4282      	cmp	r2, r0
    334a:	d109      	bne.n	3360 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    334c:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    334e:	429a      	cmp	r2, r3
    3350:	d106      	bne.n	3360 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    3352:	4643      	mov	r3, r8
    3354:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    3356:	7c23      	ldrb	r3, [r4, #16]
    3358:	4642      	mov	r2, r8
    335a:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    335c:	2000      	movs	r0, #0
    335e:	e0c7      	b.n	34f0 <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    3360:	2300      	movs	r3, #0
    3362:	4642      	mov	r2, r8
    3364:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    3366:	201c      	movs	r0, #28
    3368:	e0c2      	b.n	34f0 <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    336a:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    336c:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    336e:	07db      	lsls	r3, r3, #31
    3370:	d500      	bpl.n	3374 <spi_init+0x178>
    3372:	e0bd      	b.n	34f0 <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3374:	0008      	movs	r0, r1
    3376:	4b64      	ldr	r3, [pc, #400]	; (3508 <spi_init+0x30c>)
    3378:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    337a:	2805      	cmp	r0, #5
    337c:	d002      	beq.n	3384 <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    337e:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3380:	3013      	adds	r0, #19
    3382:	e001      	b.n	3388 <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    3384:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    3386:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    3388:	4960      	ldr	r1, [pc, #384]	; (350c <spi_init+0x310>)
    338a:	69ca      	ldr	r2, [r1, #28]
    338c:	2301      	movs	r3, #1
    338e:	40ab      	lsls	r3, r5
    3390:	4313      	orrs	r3, r2
    3392:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    3394:	a907      	add	r1, sp, #28
    3396:	2724      	movs	r7, #36	; 0x24
    3398:	5de3      	ldrb	r3, [r4, r7]
    339a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    339c:	b2c5      	uxtb	r5, r0
    339e:	0028      	movs	r0, r5
    33a0:	4b5b      	ldr	r3, [pc, #364]	; (3510 <spi_init+0x314>)
    33a2:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    33a4:	0028      	movs	r0, r5
    33a6:	4b5b      	ldr	r3, [pc, #364]	; (3514 <spi_init+0x318>)
    33a8:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    33aa:	5de0      	ldrb	r0, [r4, r7]
    33ac:	2100      	movs	r1, #0
    33ae:	4b5a      	ldr	r3, [pc, #360]	; (3518 <spi_init+0x31c>)
    33b0:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    33b2:	7823      	ldrb	r3, [r4, #0]
    33b4:	2b01      	cmp	r3, #1
    33b6:	d103      	bne.n	33c0 <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    33b8:	6832      	ldr	r2, [r6, #0]
    33ba:	330b      	adds	r3, #11
    33bc:	4313      	orrs	r3, r2
    33be:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    33c0:	7823      	ldrb	r3, [r4, #0]
    33c2:	2b00      	cmp	r3, #0
    33c4:	d103      	bne.n	33ce <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    33c6:	6832      	ldr	r2, [r6, #0]
    33c8:	3308      	adds	r3, #8
    33ca:	4313      	orrs	r3, r2
    33cc:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    33ce:	4643      	mov	r3, r8
    33d0:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    33d2:	ab02      	add	r3, sp, #8
    33d4:	2280      	movs	r2, #128	; 0x80
    33d6:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    33d8:	2200      	movs	r2, #0
    33da:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    33dc:	2101      	movs	r1, #1
    33de:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    33e0:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    33e2:	7823      	ldrb	r3, [r4, #0]
    33e4:	2b00      	cmp	r3, #0
    33e6:	d101      	bne.n	33ec <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    33e8:	ab02      	add	r3, sp, #8
    33ea:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    33ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    33ee:	9303      	str	r3, [sp, #12]
    33f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    33f2:	9304      	str	r3, [sp, #16]
    33f4:	6b23      	ldr	r3, [r4, #48]	; 0x30
    33f6:	9305      	str	r3, [sp, #20]
    33f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    33fa:	9306      	str	r3, [sp, #24]
    33fc:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    33fe:	ad02      	add	r5, sp, #8
    3400:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3402:	00bb      	lsls	r3, r7, #2
    3404:	aa03      	add	r2, sp, #12
    3406:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    3408:	2800      	cmp	r0, #0
    340a:	d102      	bne.n	3412 <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    340c:	0030      	movs	r0, r6
    340e:	4b3b      	ldr	r3, [pc, #236]	; (34fc <spi_init+0x300>)
    3410:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    3412:	1c43      	adds	r3, r0, #1
    3414:	d005      	beq.n	3422 <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3416:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    3418:	0c00      	lsrs	r0, r0, #16
    341a:	b2c0      	uxtb	r0, r0
    341c:	0029      	movs	r1, r5
    341e:	4b3f      	ldr	r3, [pc, #252]	; (351c <spi_init+0x320>)
    3420:	4798      	blx	r3
    3422:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    3424:	2f04      	cmp	r7, #4
    3426:	d1eb      	bne.n	3400 <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    3428:	7823      	ldrb	r3, [r4, #0]
    342a:	4642      	mov	r2, r8
    342c:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    342e:	7c23      	ldrb	r3, [r4, #16]
    3430:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    3432:	7ca3      	ldrb	r3, [r4, #18]
    3434:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    3436:	7d23      	ldrb	r3, [r4, #20]
    3438:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    343a:	2200      	movs	r2, #0
    343c:	466b      	mov	r3, sp
    343e:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    3440:	7823      	ldrb	r3, [r4, #0]
    3442:	2b01      	cmp	r3, #1
    3444:	d115      	bne.n	3472 <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3446:	4643      	mov	r3, r8
    3448:	6818      	ldr	r0, [r3, #0]
    344a:	4b2f      	ldr	r3, [pc, #188]	; (3508 <spi_init+0x30c>)
    344c:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    344e:	3013      	adds	r0, #19
    3450:	b2c0      	uxtb	r0, r0
    3452:	4b2b      	ldr	r3, [pc, #172]	; (3500 <spi_init+0x304>)
    3454:	4798      	blx	r3
    3456:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    3458:	466b      	mov	r3, sp
    345a:	1d9a      	adds	r2, r3, #6
    345c:	69a0      	ldr	r0, [r4, #24]
    345e:	4b29      	ldr	r3, [pc, #164]	; (3504 <spi_init+0x308>)
    3460:	4798      	blx	r3
    3462:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    3464:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    3466:	2b00      	cmp	r3, #0
    3468:	d142      	bne.n	34f0 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    346a:	466b      	mov	r3, sp
    346c:	3306      	adds	r3, #6
    346e:	781b      	ldrb	r3, [r3, #0]
    3470:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    3472:	7823      	ldrb	r3, [r4, #0]
    3474:	2b00      	cmp	r3, #0
    3476:	d10f      	bne.n	3498 <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    3478:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    347a:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    347c:	6a70      	ldr	r0, [r6, #36]	; 0x24
    347e:	7fe1      	ldrb	r1, [r4, #31]
    3480:	0409      	lsls	r1, r1, #16
    3482:	7fa5      	ldrb	r5, [r4, #30]
    3484:	4329      	orrs	r1, r5
    3486:	4301      	orrs	r1, r0
    3488:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    348a:	2220      	movs	r2, #32
    348c:	5ca2      	ldrb	r2, [r4, r2]
    348e:	2a00      	cmp	r2, #0
    3490:	d004      	beq.n	349c <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    3492:	2140      	movs	r1, #64	; 0x40
    3494:	430b      	orrs	r3, r1
    3496:	e001      	b.n	349c <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    3498:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    349a:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    349c:	6862      	ldr	r2, [r4, #4]
    349e:	68a1      	ldr	r1, [r4, #8]
    34a0:	430a      	orrs	r2, r1
    34a2:	68e1      	ldr	r1, [r4, #12]
    34a4:	430a      	orrs	r2, r1
    34a6:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    34a8:	7c21      	ldrb	r1, [r4, #16]
    34aa:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    34ac:	7c61      	ldrb	r1, [r4, #17]
    34ae:	2900      	cmp	r1, #0
    34b0:	d103      	bne.n	34ba <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    34b2:	491b      	ldr	r1, [pc, #108]	; (3520 <spi_init+0x324>)
    34b4:	7889      	ldrb	r1, [r1, #2]
    34b6:	0789      	lsls	r1, r1, #30
    34b8:	d501      	bpl.n	34be <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    34ba:	2180      	movs	r1, #128	; 0x80
    34bc:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    34be:	7ca1      	ldrb	r1, [r4, #18]
    34c0:	2900      	cmp	r1, #0
    34c2:	d002      	beq.n	34ca <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    34c4:	2180      	movs	r1, #128	; 0x80
    34c6:	0289      	lsls	r1, r1, #10
    34c8:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    34ca:	7ce1      	ldrb	r1, [r4, #19]
    34cc:	2900      	cmp	r1, #0
    34ce:	d002      	beq.n	34d6 <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    34d0:	2180      	movs	r1, #128	; 0x80
    34d2:	0089      	lsls	r1, r1, #2
    34d4:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    34d6:	7d21      	ldrb	r1, [r4, #20]
    34d8:	2900      	cmp	r1, #0
    34da:	d002      	beq.n	34e2 <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    34dc:	2180      	movs	r1, #128	; 0x80
    34de:	0189      	lsls	r1, r1, #6
    34e0:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    34e2:	6831      	ldr	r1, [r6, #0]
    34e4:	430a      	orrs	r2, r1
    34e6:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    34e8:	6872      	ldr	r2, [r6, #4]
    34ea:	4313      	orrs	r3, r2
    34ec:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    34ee:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    34f0:	b008      	add	sp, #32
    34f2:	bc1c      	pop	{r2, r3, r4}
    34f4:	4690      	mov	r8, r2
    34f6:	4699      	mov	r9, r3
    34f8:	46a2      	mov	sl, r4
    34fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    34fc:	00002f69 	.word	0x00002f69
    3500:	00004435 	.word	0x00004435
    3504:	00002d2d 	.word	0x00002d2d
    3508:	000030f5 	.word	0x000030f5
    350c:	40000800 	.word	0x40000800
    3510:	00004411 	.word	0x00004411
    3514:	000043a1 	.word	0x000043a1
    3518:	00002f1d 	.word	0x00002f1d
    351c:	0000450d 	.word	0x0000450d
    3520:	41002000 	.word	0x41002000

00003524 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    3524:	b5f0      	push	{r4, r5, r6, r7, lr}
    3526:	465f      	mov	r7, fp
    3528:	464e      	mov	r6, r9
    352a:	4645      	mov	r5, r8
    352c:	b4e0      	push	{r5, r6, r7}
    352e:	4689      	mov	r9, r1
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    3530:	2417      	movs	r4, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    3532:	2a00      	cmp	r2, #0
    3534:	d06a      	beq.n	360c <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    3536:	79c1      	ldrb	r1, [r0, #7]
		return STATUS_ERR_DENIED;
    3538:	3405      	adds	r4, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    353a:	2900      	cmp	r1, #0
    353c:	d066      	beq.n	360c <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    353e:	7941      	ldrb	r1, [r0, #5]
    3540:	2900      	cmp	r1, #0
    3542:	d105      	bne.n	3550 <spi_read_buffer_wait+0x2c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3544:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3546:	7e0c      	ldrb	r4, [r1, #24]
    3548:	07a4      	lsls	r4, r4, #30
    354a:	d501      	bpl.n	3550 <spi_read_buffer_wait+0x2c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    354c:	2402      	movs	r4, #2
    354e:	760c      	strb	r4, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    3550:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    3552:	2504      	movs	r5, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    3554:	2102      	movs	r1, #2
    3556:	468c      	mov	ip, r1

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    3558:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    355a:	05db      	lsls	r3, r3, #23
    355c:	0ddb      	lsrs	r3, r3, #23
    355e:	4698      	mov	r8, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    3560:	7944      	ldrb	r4, [r0, #5]
    3562:	2c01      	cmp	r4, #1
    3564:	d108      	bne.n	3578 <spi_read_buffer_wait+0x54>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3566:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3568:	7e1c      	ldrb	r4, [r3, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    356a:	420c      	tst	r4, r1
    356c:	d0fc      	beq.n	3568 <spi_read_buffer_wait+0x44>
    356e:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3570:	420c      	tst	r4, r1
    3572:	d01a      	beq.n	35aa <spi_read_buffer_wait+0x86>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3574:	4644      	mov	r4, r8
    3576:	629c      	str	r4, [r3, #40]	; 0x28
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    3578:	7944      	ldrb	r4, [r0, #5]
    357a:	2c00      	cmp	r4, #0
    357c:	d115      	bne.n	35aa <spi_read_buffer_wait+0x86>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    357e:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3580:	7e1c      	ldrb	r4, [r3, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    3582:	422c      	tst	r4, r5
    3584:	d106      	bne.n	3594 <spi_read_buffer_wait+0x70>
    3586:	4c24      	ldr	r4, [pc, #144]	; (3618 <spi_read_buffer_wait+0xf4>)
    3588:	7e1f      	ldrb	r7, [r3, #24]
    358a:	422f      	tst	r7, r5
    358c:	d102      	bne.n	3594 <spi_read_buffer_wait+0x70>
    358e:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    3590:	2c00      	cmp	r4, #0
    3592:	d1f9      	bne.n	3588 <spi_read_buffer_wait+0x64>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3594:	7e1c      	ldrb	r4, [r3, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    3596:	4667      	mov	r7, ip
    3598:	423c      	tst	r4, r7
    359a:	d003      	beq.n	35a4 <spi_read_buffer_wait+0x80>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    359c:	2202      	movs	r2, #2
    359e:	761a      	strb	r2, [r3, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    35a0:	2404      	movs	r4, #4
    35a2:	e033      	b.n	360c <spi_read_buffer_wait+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    35a4:	7e1c      	ldrb	r4, [r3, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    35a6:	422c      	tst	r4, r5
    35a8:	d02d      	beq.n	3606 <spi_read_buffer_wait+0xe2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    35aa:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    35ac:	7e1c      	ldrb	r4, [r3, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    35ae:	422c      	tst	r4, r5
    35b0:	d0fc      	beq.n	35ac <spi_read_buffer_wait+0x88>
    35b2:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    35b4:	422c      	tst	r4, r5
    35b6:	d028      	beq.n	360a <spi_read_buffer_wait+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    35b8:	8b5c      	ldrh	r4, [r3, #26]
    35ba:	46a3      	mov	fp, r4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    35bc:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    35be:	465f      	mov	r7, fp
    35c0:	422f      	tst	r7, r5
    35c2:	d001      	beq.n	35c8 <spi_read_buffer_wait+0xa4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    35c4:	835d      	strh	r5, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    35c6:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    35c8:	7987      	ldrb	r7, [r0, #6]
    35ca:	2f01      	cmp	r7, #1
    35cc:	d103      	bne.n	35d6 <spi_read_buffer_wait+0xb2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    35ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    35d0:	05db      	lsls	r3, r3, #23
    35d2:	0ddb      	lsrs	r3, r3, #23
    35d4:	e001      	b.n	35da <spi_read_buffer_wait+0xb6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    35d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    35d8:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    35da:	2c00      	cmp	r4, #0
    35dc:	d116      	bne.n	360c <spi_read_buffer_wait+0xe8>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    35de:	1c74      	adds	r4, r6, #1
    35e0:	b2a4      	uxth	r4, r4
    35e2:	464f      	mov	r7, r9
    35e4:	55bb      	strb	r3, [r7, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    35e6:	7987      	ldrb	r7, [r0, #6]
    35e8:	2f01      	cmp	r7, #1
    35ea:	d105      	bne.n	35f8 <spi_read_buffer_wait+0xd4>
			rx_data[rx_pos++] = (received_data >> 8);
    35ec:	3602      	adds	r6, #2
    35ee:	b2b6      	uxth	r6, r6
    35f0:	0a1b      	lsrs	r3, r3, #8
    35f2:	464f      	mov	r7, r9
    35f4:	553b      	strb	r3, [r7, r4]
    35f6:	e000      	b.n	35fa <spi_read_buffer_wait+0xd6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    35f8:	0026      	movs	r6, r4
    35fa:	3a01      	subs	r2, #1
    35fc:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    35fe:	2a00      	cmp	r2, #0
    3600:	d1ae      	bne.n	3560 <spi_read_buffer_wait+0x3c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    3602:	2400      	movs	r4, #0
    3604:	e002      	b.n	360c <spi_read_buffer_wait+0xe8>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    3606:	2412      	movs	r4, #18
    3608:	e000      	b.n	360c <spi_read_buffer_wait+0xe8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    360a:	2410      	movs	r4, #16
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    360c:	0020      	movs	r0, r4
    360e:	bc1c      	pop	{r2, r3, r4}
    3610:	4690      	mov	r8, r2
    3612:	4699      	mov	r9, r3
    3614:	46a3      	mov	fp, r4
    3616:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3618:	00002710 	.word	0x00002710

0000361c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    361c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    361e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    3620:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    3622:	2c01      	cmp	r4, #1
    3624:	d172      	bne.n	370c <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    3626:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    3628:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    362a:	2c00      	cmp	r4, #0
    362c:	d16e      	bne.n	370c <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    362e:	2a00      	cmp	r2, #0
    3630:	d05b      	beq.n	36ea <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    3632:	784b      	ldrb	r3, [r1, #1]
    3634:	2b00      	cmp	r3, #0
    3636:	d046      	beq.n	36c6 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3638:	6803      	ldr	r3, [r0, #0]
    363a:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    363c:	07db      	lsls	r3, r3, #31
    363e:	d411      	bmi.n	3664 <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    3640:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3642:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3644:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3646:	2900      	cmp	r1, #0
    3648:	d105      	bne.n	3656 <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    364a:	095a      	lsrs	r2, r3, #5
    364c:	01d2      	lsls	r2, r2, #7
    364e:	2182      	movs	r1, #130	; 0x82
    3650:	05c9      	lsls	r1, r1, #23
    3652:	468c      	mov	ip, r1
    3654:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3656:	211f      	movs	r1, #31
    3658:	400b      	ands	r3, r1
    365a:	391e      	subs	r1, #30
    365c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    365e:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    3660:	2305      	movs	r3, #5
    3662:	e053      	b.n	370c <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    3664:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3666:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3668:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    366a:	2c00      	cmp	r4, #0
    366c:	d105      	bne.n	367a <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    366e:	095a      	lsrs	r2, r3, #5
    3670:	01d2      	lsls	r2, r2, #7
    3672:	2482      	movs	r4, #130	; 0x82
    3674:	05e4      	lsls	r4, r4, #23
    3676:	46a4      	mov	ip, r4
    3678:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    367a:	241f      	movs	r4, #31
    367c:	4023      	ands	r3, r4
    367e:	3c1e      	subs	r4, #30
    3680:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3682:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3684:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3686:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3688:	07d2      	lsls	r2, r2, #31
    368a:	d501      	bpl.n	3690 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    368c:	788a      	ldrb	r2, [r1, #2]
    368e:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    3690:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    3692:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    3694:	2a00      	cmp	r2, #0
    3696:	d139      	bne.n	370c <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3698:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    369a:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    369c:	7e13      	ldrb	r3, [r2, #24]
    369e:	420b      	tst	r3, r1
    36a0:	d0fc      	beq.n	369c <spi_select_slave+0x80>
    36a2:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    36a4:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    36a6:	0749      	lsls	r1, r1, #29
    36a8:	d530      	bpl.n	370c <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    36aa:	8b53      	ldrh	r3, [r2, #26]
    36ac:	075b      	lsls	r3, r3, #29
    36ae:	d501      	bpl.n	36b4 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    36b0:	2304      	movs	r3, #4
    36b2:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    36b4:	7983      	ldrb	r3, [r0, #6]
    36b6:	2b01      	cmp	r3, #1
    36b8:	d102      	bne.n	36c0 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    36ba:	6a93      	ldr	r3, [r2, #40]	; 0x28
    36bc:	2300      	movs	r3, #0
    36be:	e025      	b.n	370c <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    36c0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    36c2:	2300      	movs	r3, #0
    36c4:	e022      	b.n	370c <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    36c6:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    36c8:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    36ca:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    36cc:	2900      	cmp	r1, #0
    36ce:	d105      	bne.n	36dc <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    36d0:	095a      	lsrs	r2, r3, #5
    36d2:	01d2      	lsls	r2, r2, #7
    36d4:	2182      	movs	r1, #130	; 0x82
    36d6:	05c9      	lsls	r1, r1, #23
    36d8:	468c      	mov	ip, r1
    36da:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    36dc:	211f      	movs	r1, #31
    36de:	400b      	ands	r3, r1
    36e0:	391e      	subs	r1, #30
    36e2:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    36e4:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    36e6:	2300      	movs	r3, #0
    36e8:	e010      	b.n	370c <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    36ea:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    36ec:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    36ee:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    36f0:	2900      	cmp	r1, #0
    36f2:	d105      	bne.n	3700 <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    36f4:	095a      	lsrs	r2, r3, #5
    36f6:	01d2      	lsls	r2, r2, #7
    36f8:	2182      	movs	r1, #130	; 0x82
    36fa:	05c9      	lsls	r1, r1, #23
    36fc:	468c      	mov	ip, r1
    36fe:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3700:	211f      	movs	r1, #31
    3702:	400b      	ands	r3, r1
    3704:	391e      	subs	r1, #30
    3706:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3708:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    370a:	2300      	movs	r3, #0
}
    370c:	0018      	movs	r0, r3
    370e:	bd10      	pop	{r4, pc}

00003710 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    3710:	b5f0      	push	{r4, r5, r6, r7, lr}
    3712:	465f      	mov	r7, fp
    3714:	4656      	mov	r6, sl
    3716:	464d      	mov	r5, r9
    3718:	4644      	mov	r4, r8
    371a:	b4f0      	push	{r4, r5, r6, r7}
    371c:	b083      	sub	sp, #12
    371e:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    3720:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    3722:	2a00      	cmp	r2, #0
    3724:	d100      	bne.n	3728 <spi_write_buffer_wait+0x18>
    3726:	e0e5      	b.n	38f4 <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    3728:	7943      	ldrb	r3, [r0, #5]
    372a:	2b00      	cmp	r3, #0
    372c:	d105      	bne.n	373a <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    372e:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3730:	7e1c      	ldrb	r4, [r3, #24]
    3732:	07a2      	lsls	r2, r4, #30
    3734:	d501      	bpl.n	373a <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3736:	2402      	movs	r4, #2
    3738:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    373a:	465d      	mov	r5, fp
    373c:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    373e:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    3740:	2202      	movs	r2, #2
    3742:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    3744:	3202      	adds	r2, #2
    3746:	4690      	mov	r8, r2
    3748:	e08c      	b.n	3864 <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    374a:	7942      	ldrb	r2, [r0, #5]
    374c:	2a00      	cmp	r2, #0
    374e:	d116      	bne.n	377e <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3750:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3752:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    3754:	421e      	tst	r6, r3
    3756:	d106      	bne.n	3766 <spi_write_buffer_wait+0x56>
    3758:	4e6a      	ldr	r6, [pc, #424]	; (3904 <spi_write_buffer_wait+0x1f4>)
    375a:	7e17      	ldrb	r7, [r2, #24]
    375c:	421f      	tst	r7, r3
    375e:	d102      	bne.n	3766 <spi_write_buffer_wait+0x56>
    3760:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    3762:	2e00      	cmp	r6, #0
    3764:	d1f9      	bne.n	375a <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3766:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    3768:	4661      	mov	r1, ip
    376a:	420e      	tst	r6, r1
    376c:	d003      	beq.n	3776 <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    376e:	2302      	movs	r3, #2
    3770:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    3772:	3302      	adds	r3, #2
    3774:	e0be      	b.n	38f4 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3776:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    3778:	421a      	tst	r2, r3
    377a:	d100      	bne.n	377e <spi_write_buffer_wait+0x6e>
    377c:	e0b1      	b.n	38e2 <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    377e:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3780:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    3782:	421a      	tst	r2, r3
    3784:	d0fc      	beq.n	3780 <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    3786:	1c62      	adds	r2, r4, #1
    3788:	b297      	uxth	r7, r2
    378a:	4652      	mov	r2, sl
    378c:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    378e:	7981      	ldrb	r1, [r0, #6]
    3790:	2901      	cmp	r1, #1
    3792:	d002      	beq.n	379a <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    3794:	b292      	uxth	r2, r2
    3796:	003c      	movs	r4, r7
    3798:	e005      	b.n	37a6 <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    379a:	3402      	adds	r4, #2
    379c:	b2a4      	uxth	r4, r4
    379e:	4651      	mov	r1, sl
    37a0:	5dcf      	ldrb	r7, [r1, r7]
    37a2:	023f      	lsls	r7, r7, #8
    37a4:	433a      	orrs	r2, r7
    37a6:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    37a8:	421f      	tst	r7, r3
    37aa:	d002      	beq.n	37b2 <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    37ac:	05d2      	lsls	r2, r2, #23
    37ae:	0dd2      	lsrs	r2, r2, #23
    37b0:	62b2      	str	r2, [r6, #40]	; 0x28
    37b2:	1e6a      	subs	r2, r5, #1
    37b4:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    37b6:	79c6      	ldrb	r6, [r0, #7]
    37b8:	2e00      	cmp	r6, #0
    37ba:	d057      	beq.n	386c <spi_write_buffer_wait+0x15c>
    37bc:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    37be:	7942      	ldrb	r2, [r0, #5]
    37c0:	2a00      	cmp	r2, #0
    37c2:	d139      	bne.n	3838 <spi_write_buffer_wait+0x128>
    37c4:	4a50      	ldr	r2, [pc, #320]	; (3908 <spi_write_buffer_wait+0x1f8>)
    37c6:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    37c8:	2d00      	cmp	r5, #0
    37ca:	d020      	beq.n	380e <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    37cc:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    37ce:	7e37      	ldrb	r7, [r6, #24]
    37d0:	421f      	tst	r7, r3
    37d2:	d01c      	beq.n	380e <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    37d4:	1c67      	adds	r7, r4, #1
    37d6:	b2b9      	uxth	r1, r7
    37d8:	4689      	mov	r9, r1
    37da:	9901      	ldr	r1, [sp, #4]
    37dc:	5d09      	ldrb	r1, [r1, r4]
    37de:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    37e0:	7981      	ldrb	r1, [r0, #6]
    37e2:	2901      	cmp	r1, #1
    37e4:	d003      	beq.n	37ee <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    37e6:	4669      	mov	r1, sp
    37e8:	880f      	ldrh	r7, [r1, #0]
    37ea:	464c      	mov	r4, r9
    37ec:	e007      	b.n	37fe <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    37ee:	3402      	adds	r4, #2
    37f0:	b2a4      	uxth	r4, r4
    37f2:	4649      	mov	r1, r9
    37f4:	9f01      	ldr	r7, [sp, #4]
    37f6:	5c79      	ldrb	r1, [r7, r1]
    37f8:	0209      	lsls	r1, r1, #8
    37fa:	9f00      	ldr	r7, [sp, #0]
    37fc:	430f      	orrs	r7, r1
    37fe:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3800:	4219      	tst	r1, r3
    3802:	d002      	beq.n	380a <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3804:	05ff      	lsls	r7, r7, #23
    3806:	0dff      	lsrs	r7, r7, #23
    3808:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    380a:	3d01      	subs	r5, #1
    380c:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    380e:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3810:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    3812:	4641      	mov	r1, r8
    3814:	420f      	tst	r7, r1
    3816:	d102      	bne.n	381e <spi_write_buffer_wait+0x10e>
    3818:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    381a:	2a00      	cmp	r2, #0
    381c:	d1d4      	bne.n	37c8 <spi_write_buffer_wait+0xb8>
    381e:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3820:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    3822:	4667      	mov	r7, ip
    3824:	423a      	tst	r2, r7
    3826:	d003      	beq.n	3830 <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3828:	2302      	movs	r3, #2
    382a:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    382c:	3302      	adds	r3, #2
    382e:	e061      	b.n	38f4 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3830:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    3832:	4646      	mov	r6, r8
    3834:	4232      	tst	r2, r6
    3836:	d056      	beq.n	38e6 <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3838:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    383a:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    383c:	4647      	mov	r7, r8
    383e:	423a      	tst	r2, r7
    3840:	d0fb      	beq.n	383a <spi_write_buffer_wait+0x12a>
    3842:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3844:	423a      	tst	r2, r7
    3846:	d009      	beq.n	385c <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3848:	8b72      	ldrh	r2, [r6, #26]
    384a:	423a      	tst	r2, r7
    384c:	d000      	beq.n	3850 <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    384e:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3850:	7982      	ldrb	r2, [r0, #6]
    3852:	2a01      	cmp	r2, #1
    3854:	d101      	bne.n	385a <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3856:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    3858:	e000      	b.n	385c <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    385a:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    385c:	465a      	mov	r2, fp
    385e:	3a01      	subs	r2, #1
    3860:	b292      	uxth	r2, r2
    3862:	4693      	mov	fp, r2
    3864:	3d01      	subs	r5, #1
    3866:	b2ad      	uxth	r5, r5
    3868:	468a      	mov	sl, r1
    386a:	e000      	b.n	386e <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    386c:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    386e:	4a27      	ldr	r2, [pc, #156]	; (390c <spi_write_buffer_wait+0x1fc>)
    3870:	4295      	cmp	r5, r2
    3872:	d000      	beq.n	3876 <spi_write_buffer_wait+0x166>
    3874:	e769      	b.n	374a <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    3876:	7943      	ldrb	r3, [r0, #5]
    3878:	2b01      	cmp	r3, #1
    387a:	d106      	bne.n	388a <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    387c:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    387e:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3880:	7e0b      	ldrb	r3, [r1, #24]
    3882:	4213      	tst	r3, r2
    3884:	d0fc      	beq.n	3880 <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    3886:	2300      	movs	r3, #0
    3888:	e034      	b.n	38f4 <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    388a:	2b00      	cmp	r3, #0
    388c:	d12d      	bne.n	38ea <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    388e:	79c1      	ldrb	r1, [r0, #7]
    3890:	2900      	cmp	r1, #0
    3892:	d02f      	beq.n	38f4 <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    3894:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    3896:	465b      	mov	r3, fp
    3898:	465c      	mov	r4, fp
    389a:	2b00      	cmp	r3, #0
    389c:	d11b      	bne.n	38d6 <spi_write_buffer_wait+0x1c6>
    389e:	e029      	b.n	38f4 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    38a0:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    38a2:	422a      	tst	r2, r5
    38a4:	d102      	bne.n	38ac <spi_write_buffer_wait+0x19c>
    38a6:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    38a8:	2b00      	cmp	r3, #0
    38aa:	d1f9      	bne.n	38a0 <spi_write_buffer_wait+0x190>
    38ac:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    38ae:	422b      	tst	r3, r5
    38b0:	d01d      	beq.n	38ee <spi_write_buffer_wait+0x1de>
    38b2:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    38b4:	422b      	tst	r3, r5
    38b6:	d009      	beq.n	38cc <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    38b8:	8b4b      	ldrh	r3, [r1, #26]
    38ba:	422b      	tst	r3, r5
    38bc:	d000      	beq.n	38c0 <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    38be:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    38c0:	7983      	ldrb	r3, [r0, #6]
    38c2:	2b01      	cmp	r3, #1
    38c4:	d101      	bne.n	38ca <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    38c6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    38c8:	e000      	b.n	38cc <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    38ca:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    38cc:	3c01      	subs	r4, #1
    38ce:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    38d0:	2c00      	cmp	r4, #0
    38d2:	d00e      	beq.n	38f2 <spi_write_buffer_wait+0x1e2>
    38d4:	e7ff      	b.n	38d6 <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    38d6:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    38d8:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    38da:	422b      	tst	r3, r5
    38dc:	d1e6      	bne.n	38ac <spi_write_buffer_wait+0x19c>
    38de:	4b09      	ldr	r3, [pc, #36]	; (3904 <spi_write_buffer_wait+0x1f4>)
    38e0:	e7de      	b.n	38a0 <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    38e2:	2312      	movs	r3, #18
    38e4:	e006      	b.n	38f4 <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    38e6:	2312      	movs	r3, #18
    38e8:	e004      	b.n	38f4 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    38ea:	2300      	movs	r3, #0
    38ec:	e002      	b.n	38f4 <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    38ee:	2312      	movs	r3, #18
    38f0:	e000      	b.n	38f4 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    38f2:	2300      	movs	r3, #0
}
    38f4:	0018      	movs	r0, r3
    38f6:	b003      	add	sp, #12
    38f8:	bc3c      	pop	{r2, r3, r4, r5}
    38fa:	4690      	mov	r8, r2
    38fc:	4699      	mov	r9, r3
    38fe:	46a2      	mov	sl, r4
    3900:	46ab      	mov	fp, r5
    3902:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3904:	00002710 	.word	0x00002710
    3908:	00002711 	.word	0x00002711
    390c:	0000ffff 	.word	0x0000ffff

00003910 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    3910:	b5f0      	push	{r4, r5, r6, r7, lr}
    3912:	465f      	mov	r7, fp
    3914:	4656      	mov	r6, sl
    3916:	464d      	mov	r5, r9
    3918:	4644      	mov	r4, r8
    391a:	b4f0      	push	{r4, r5, r6, r7}
    391c:	b091      	sub	sp, #68	; 0x44
    391e:	0005      	movs	r5, r0
    3920:	000c      	movs	r4, r1
    3922:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    3924:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3926:	0008      	movs	r0, r1
    3928:	4bcf      	ldr	r3, [pc, #828]	; (3c68 <usart_init+0x358>)
    392a:	4798      	blx	r3
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
    392c:	2805      	cmp	r0, #5
    392e:	d002      	beq.n	3936 <usart_init+0x26>
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    3930:	0007      	movs	r7, r0
    3932:	3713      	adds	r7, #19
    3934:	e000      	b.n	3938 <usart_init+0x28>
	}
#elif (SAMC21)
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	
	if (sercom_index == 5){
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    3936:	2719      	movs	r7, #25
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3938:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    393a:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    393c:	07d2      	lsls	r2, r2, #31
    393e:	d500      	bpl.n	3942 <usart_init+0x32>
    3940:	e18a      	b.n	3c58 <usart_init+0x348>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3942:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    3944:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3946:	0792      	lsls	r2, r2, #30
    3948:	d500      	bpl.n	394c <usart_init+0x3c>
    394a:	e185      	b.n	3c58 <usart_init+0x348>
    394c:	49c7      	ldr	r1, [pc, #796]	; (3c6c <usart_init+0x35c>)
    394e:	69ca      	ldr	r2, [r1, #28]
    3950:	3001      	adds	r0, #1
    3952:	3b1b      	subs	r3, #27
    3954:	4083      	lsls	r3, r0
    3956:	4313      	orrs	r3, r2
    3958:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    395a:	a90f      	add	r1, sp, #60	; 0x3c
    395c:	2335      	movs	r3, #53	; 0x35
    395e:	4698      	mov	r8, r3
    3960:	5cf3      	ldrb	r3, [r6, r3]
    3962:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3964:	b2ff      	uxtb	r7, r7
    3966:	0038      	movs	r0, r7
    3968:	4bc1      	ldr	r3, [pc, #772]	; (3c70 <usart_init+0x360>)
    396a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    396c:	0038      	movs	r0, r7
    396e:	4bc1      	ldr	r3, [pc, #772]	; (3c74 <usart_init+0x364>)
    3970:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3972:	4643      	mov	r3, r8
    3974:	5cf0      	ldrb	r0, [r6, r3]
    3976:	2100      	movs	r1, #0
    3978:	4bbf      	ldr	r3, [pc, #764]	; (3c78 <usart_init+0x368>)
    397a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    397c:	7af3      	ldrb	r3, [r6, #11]
    397e:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    3980:	232c      	movs	r3, #44	; 0x2c
    3982:	5cf3      	ldrb	r3, [r6, r3]
    3984:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    3986:	232d      	movs	r3, #45	; 0x2d
    3988:	5cf3      	ldrb	r3, [r6, r3]
    398a:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    398c:	7ef3      	ldrb	r3, [r6, #27]
    398e:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    3990:	2324      	movs	r3, #36	; 0x24
    3992:	5cf3      	ldrb	r3, [r6, r3]
    3994:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3996:	682b      	ldr	r3, [r5, #0]
    3998:	9302      	str	r3, [sp, #8]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    399a:	0018      	movs	r0, r3
    399c:	4bb2      	ldr	r3, [pc, #712]	; (3c68 <usart_init+0x358>)
    399e:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    39a0:	3013      	adds	r0, #19
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    39a2:	2200      	movs	r2, #0
    39a4:	230e      	movs	r3, #14
    39a6:	a906      	add	r1, sp, #24
    39a8:	468c      	mov	ip, r1
    39aa:	4463      	add	r3, ip
    39ac:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    39ae:	8a33      	ldrh	r3, [r6, #16]
    39b0:	4699      	mov	r9, r3
    39b2:	2380      	movs	r3, #128	; 0x80
    39b4:	01db      	lsls	r3, r3, #7
    39b6:	4599      	cmp	r9, r3
    39b8:	d019      	beq.n	39ee <usart_init+0xde>
    39ba:	d804      	bhi.n	39c6 <usart_init+0xb6>
    39bc:	2380      	movs	r3, #128	; 0x80
    39be:	019b      	lsls	r3, r3, #6
    39c0:	4599      	cmp	r9, r3
    39c2:	d00a      	beq.n	39da <usart_init+0xca>
    39c4:	e129      	b.n	3c1a <usart_init+0x30a>
    39c6:	23c0      	movs	r3, #192	; 0xc0
    39c8:	01db      	lsls	r3, r3, #7
    39ca:	4599      	cmp	r9, r3
    39cc:	d00a      	beq.n	39e4 <usart_init+0xd4>
    39ce:	2380      	movs	r3, #128	; 0x80
    39d0:	021b      	lsls	r3, r3, #8
    39d2:	4599      	cmp	r9, r3
    39d4:	d100      	bne.n	39d8 <usart_init+0xc8>
    39d6:	e125      	b.n	3c24 <usart_init+0x314>
    39d8:	e11f      	b.n	3c1a <usart_init+0x30a>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    39da:	2310      	movs	r3, #16
    39dc:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    39de:	3b0f      	subs	r3, #15
    39e0:	9307      	str	r3, [sp, #28]
    39e2:	e123      	b.n	3c2c <usart_init+0x31c>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    39e4:	2308      	movs	r3, #8
    39e6:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    39e8:	3b07      	subs	r3, #7
    39ea:	9307      	str	r3, [sp, #28]
    39ec:	e11e      	b.n	3c2c <usart_init+0x31c>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    39ee:	6833      	ldr	r3, [r6, #0]
    39f0:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    39f2:	68f3      	ldr	r3, [r6, #12]
    39f4:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    39f6:	6973      	ldr	r3, [r6, #20]
    39f8:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    39fa:	7e33      	ldrb	r3, [r6, #24]
    39fc:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    39fe:	232e      	movs	r3, #46	; 0x2e
    3a00:	5cf3      	ldrb	r3, [r6, r3]
    3a02:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    3a04:	6873      	ldr	r3, [r6, #4]
    3a06:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    3a08:	2b00      	cmp	r3, #0
    3a0a:	d015      	beq.n	3a38 <usart_init+0x128>
    3a0c:	2380      	movs	r3, #128	; 0x80
    3a0e:	055b      	lsls	r3, r3, #21
    3a10:	459a      	cmp	sl, r3
    3a12:	d136      	bne.n	3a82 <usart_init+0x172>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    3a14:	232f      	movs	r3, #47	; 0x2f
    3a16:	5cf3      	ldrb	r3, [r6, r3]
    3a18:	2b00      	cmp	r3, #0
    3a1a:	d136      	bne.n	3a8a <usart_init+0x17a>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    3a1c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    3a1e:	001f      	movs	r7, r3
    3a20:	b2c0      	uxtb	r0, r0
    3a22:	4b96      	ldr	r3, [pc, #600]	; (3c7c <usart_init+0x36c>)
    3a24:	4798      	blx	r3
    3a26:	0001      	movs	r1, r0
    3a28:	220e      	movs	r2, #14
    3a2a:	ab06      	add	r3, sp, #24
    3a2c:	469c      	mov	ip, r3
    3a2e:	4462      	add	r2, ip
    3a30:	0038      	movs	r0, r7
    3a32:	4b93      	ldr	r3, [pc, #588]	; (3c80 <usart_init+0x370>)
    3a34:	4798      	blx	r3
    3a36:	e025      	b.n	3a84 <usart_init+0x174>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    3a38:	2308      	movs	r3, #8
    3a3a:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3a3c:	2300      	movs	r3, #0
    3a3e:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    3a40:	232f      	movs	r3, #47	; 0x2f
    3a42:	5cf3      	ldrb	r3, [r6, r3]
    3a44:	2b00      	cmp	r3, #0
    3a46:	d00b      	beq.n	3a60 <usart_init+0x150>
				status_code =
    3a48:	9b06      	ldr	r3, [sp, #24]
    3a4a:	9300      	str	r3, [sp, #0]
    3a4c:	9b07      	ldr	r3, [sp, #28]
    3a4e:	220e      	movs	r2, #14
    3a50:	a906      	add	r1, sp, #24
    3a52:	468c      	mov	ip, r1
    3a54:	4462      	add	r2, ip
    3a56:	6b31      	ldr	r1, [r6, #48]	; 0x30
    3a58:	6ab0      	ldr	r0, [r6, #40]	; 0x28
    3a5a:	4f8a      	ldr	r7, [pc, #552]	; (3c84 <usart_init+0x374>)
    3a5c:	47b8      	blx	r7
    3a5e:	e011      	b.n	3a84 <usart_init+0x174>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    3a60:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    3a62:	001f      	movs	r7, r3
    3a64:	b2c0      	uxtb	r0, r0
    3a66:	4b85      	ldr	r3, [pc, #532]	; (3c7c <usart_init+0x36c>)
    3a68:	4798      	blx	r3
    3a6a:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    3a6c:	9b06      	ldr	r3, [sp, #24]
    3a6e:	9300      	str	r3, [sp, #0]
    3a70:	9b07      	ldr	r3, [sp, #28]
    3a72:	220e      	movs	r2, #14
    3a74:	a806      	add	r0, sp, #24
    3a76:	4684      	mov	ip, r0
    3a78:	4462      	add	r2, ip
    3a7a:	0038      	movs	r0, r7
    3a7c:	4f81      	ldr	r7, [pc, #516]	; (3c84 <usart_init+0x374>)
    3a7e:	47b8      	blx	r7
    3a80:	e000      	b.n	3a84 <usart_init+0x174>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    3a82:	2000      	movs	r0, #0
    3a84:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    3a86:	d000      	beq.n	3a8a <usart_init+0x17a>
    3a88:	e0e6      	b.n	3c58 <usart_init+0x348>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    3a8a:	7e73      	ldrb	r3, [r6, #25]
    3a8c:	2b00      	cmp	r3, #0
    3a8e:	d002      	beq.n	3a96 <usart_init+0x186>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    3a90:	7eb3      	ldrb	r3, [r6, #26]
    3a92:	9a02      	ldr	r2, [sp, #8]
    3a94:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3a96:	682a      	ldr	r2, [r5, #0]
    3a98:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3a9a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3a9c:	2b00      	cmp	r3, #0
    3a9e:	d1fc      	bne.n	3a9a <usart_init+0x18a>
    3aa0:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    3aa2:	330e      	adds	r3, #14
    3aa4:	a906      	add	r1, sp, #24
    3aa6:	468c      	mov	ip, r1
    3aa8:	4463      	add	r3, ip
    3aaa:	881b      	ldrh	r3, [r3, #0]
    3aac:	81bb      	strh	r3, [r7, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    3aae:	9b05      	ldr	r3, [sp, #20]
    3ab0:	465a      	mov	r2, fp
    3ab2:	4313      	orrs	r3, r2
    3ab4:	9a03      	ldr	r2, [sp, #12]
    3ab6:	4313      	orrs	r3, r2
    3ab8:	4652      	mov	r2, sl
    3aba:	4313      	orrs	r3, r2
    3abc:	464a      	mov	r2, r9
    3abe:	4313      	orrs	r3, r2
    3ac0:	9a04      	ldr	r2, [sp, #16]
    3ac2:	0210      	lsls	r0, r2, #8
    3ac4:	4303      	orrs	r3, r0
    3ac6:	4642      	mov	r2, r8
    3ac8:	0750      	lsls	r0, r2, #29
    3aca:	4318      	orrs	r0, r3

	if (config->use_external_clock == false) {
    3acc:	232f      	movs	r3, #47	; 0x2f
    3ace:	5cf3      	ldrb	r3, [r6, r3]
    3ad0:	2b00      	cmp	r3, #0
    3ad2:	d101      	bne.n	3ad8 <usart_init+0x1c8>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    3ad4:	3304      	adds	r3, #4
    3ad6:	4318      	orrs	r0, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    3ad8:	7e71      	ldrb	r1, [r6, #25]
    3ada:	0289      	lsls	r1, r1, #10
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3adc:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    3ade:	5cf3      	ldrb	r3, [r6, r3]
    3ae0:	025b      	lsls	r3, r3, #9
    3ae2:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3ae4:	2326      	movs	r3, #38	; 0x26
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    3ae6:	5cf3      	ldrb	r3, [r6, r3]
    3ae8:	021b      	lsls	r3, r3, #8
    3aea:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    3aec:	232c      	movs	r3, #44	; 0x2c
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    3aee:	5cf3      	ldrb	r3, [r6, r3]
    3af0:	045b      	lsls	r3, r3, #17
    3af2:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    3af4:	232d      	movs	r3, #45	; 0x2d
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    3af6:	5cf2      	ldrb	r2, [r6, r3]
    3af8:	0412      	lsls	r2, r2, #16
    3afa:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    3afc:	7af3      	ldrb	r3, [r6, #11]
    3afe:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    3b00:	8933      	ldrh	r3, [r6, #8]
    3b02:	2bff      	cmp	r3, #255	; 0xff
    3b04:	d004      	beq.n	3b10 <usart_init+0x200>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    3b06:	2280      	movs	r2, #128	; 0x80
    3b08:	0452      	lsls	r2, r2, #17
    3b0a:	4310      	orrs	r0, r2
		ctrlb |= config->parity;
    3b0c:	4319      	orrs	r1, r3
    3b0e:	e005      	b.n	3b1c <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    3b10:	7ef3      	ldrb	r3, [r6, #27]
    3b12:	2b00      	cmp	r3, #0
    3b14:	d002      	beq.n	3b1c <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    3b16:	2380      	movs	r3, #128	; 0x80
    3b18:	04db      	lsls	r3, r3, #19
    3b1a:	4318      	orrs	r0, r3
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_LIN_MASTER
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    3b1c:	9f02      	ldr	r7, [sp, #8]
    3b1e:	68bb      	ldr	r3, [r7, #8]
						| config->lin_header_delay
						| config->lin_break_length;
    3b20:	2207      	movs	r2, #7
    3b22:	4013      	ands	r3, r2
    3b24:	8c32      	ldrh	r2, [r6, #32]
    3b26:	4313      	orrs	r3, r2
    3b28:	8c72      	ldrh	r2, [r6, #34]	; 0x22
    3b2a:	4313      	orrs	r3, r2
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_LIN_MASTER
	usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk)
    3b2c:	60bb      	str	r3, [r7, #8]
						| config->lin_header_delay
						| config->lin_break_length;

	if (config->lin_node != LIN_INVALID_MODE) {
    3b2e:	69f2      	ldr	r2, [r6, #28]
    3b30:	2a00      	cmp	r2, #0
    3b32:	d002      	beq.n	3b3a <usart_init+0x22a>
		ctrla &= ~(SERCOM_USART_CTRLA_FORM(0xf));
    3b34:	4b54      	ldr	r3, [pc, #336]	; (3c88 <usart_init+0x378>)
    3b36:	4018      	ands	r0, r3
		ctrla |= config->lin_node;
    3b38:	4310      	orrs	r0, r2
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    3b3a:	2334      	movs	r3, #52	; 0x34
    3b3c:	5cf3      	ldrb	r3, [r6, r3]
    3b3e:	2b00      	cmp	r3, #0
    3b40:	d103      	bne.n	3b4a <usart_init+0x23a>
    3b42:	4b52      	ldr	r3, [pc, #328]	; (3c8c <usart_init+0x37c>)
    3b44:	789b      	ldrb	r3, [r3, #2]
    3b46:	079b      	lsls	r3, r3, #30
    3b48:	d501      	bpl.n	3b4e <usart_init+0x23e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    3b4a:	2380      	movs	r3, #128	; 0x80
    3b4c:	4318      	orrs	r0, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3b4e:	682a      	ldr	r2, [r5, #0]
    3b50:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3b52:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3b54:	2b00      	cmp	r3, #0
    3b56:	d1fc      	bne.n	3b52 <usart_init+0x242>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    3b58:	6079      	str	r1, [r7, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3b5a:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3b5c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3b5e:	2b00      	cmp	r3, #0
    3b60:	d1fc      	bne.n	3b5c <usart_init+0x24c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    3b62:	6038      	str	r0, [r7, #0]

#ifdef FEATURE_USART_RS485
	if ((usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_FORM_Msk) != \
    3b64:	683a      	ldr	r2, [r7, #0]
    3b66:	23f0      	movs	r3, #240	; 0xf0
    3b68:	051b      	lsls	r3, r3, #20
    3b6a:	4013      	ands	r3, r2
    3b6c:	22e0      	movs	r2, #224	; 0xe0
    3b6e:	04d2      	lsls	r2, r2, #19
    3b70:	4293      	cmp	r3, r2
    3b72:	d03f      	beq.n	3bf4 <usart_init+0x2e4>
		SERCOM_USART_CTRLA_FORM(0x07)) {
		usart_hw->CTRLC.reg &= ~(SERCOM_USART_CTRLC_GTIME(0x7));
    3b74:	68bb      	ldr	r3, [r7, #8]
    3b76:	2207      	movs	r2, #7
    3b78:	4393      	bics	r3, r2
    3b7a:	60bb      	str	r3, [r7, #8]
		usart_hw->CTRLC.reg |= SERCOM_USART_CTRLC_GTIME(config->rs485_guard_time);
    3b7c:	68ba      	ldr	r2, [r7, #8]
    3b7e:	2325      	movs	r3, #37	; 0x25
    3b80:	5cf3      	ldrb	r3, [r6, r3]
    3b82:	2107      	movs	r1, #7
    3b84:	400b      	ands	r3, r1
    3b86:	4313      	orrs	r3, r2
    3b88:	60bb      	str	r3, [r7, #8]
    3b8a:	e033      	b.n	3bf4 <usart_init+0x2e4>
    3b8c:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3b8e:	00bb      	lsls	r3, r7, #2
    3b90:	aa0a      	add	r2, sp, #40	; 0x28
    3b92:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    3b94:	2800      	cmp	r0, #0
    3b96:	d102      	bne.n	3b9e <usart_init+0x28e>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3b98:	0020      	movs	r0, r4
    3b9a:	4b3d      	ldr	r3, [pc, #244]	; (3c90 <usart_init+0x380>)
    3b9c:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    3b9e:	1c43      	adds	r3, r0, #1
    3ba0:	d005      	beq.n	3bae <usart_init+0x29e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3ba2:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    3ba4:	0c00      	lsrs	r0, r0, #16
    3ba6:	b2c0      	uxtb	r0, r0
    3ba8:	0031      	movs	r1, r6
    3baa:	4b3a      	ldr	r3, [pc, #232]	; (3c94 <usart_init+0x384>)
    3bac:	4798      	blx	r3
    3bae:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    3bb0:	2f04      	cmp	r7, #4
    3bb2:	d1eb      	bne.n	3b8c <usart_init+0x27c>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    3bb4:	2300      	movs	r3, #0
    3bb6:	60eb      	str	r3, [r5, #12]
    3bb8:	612b      	str	r3, [r5, #16]
    3bba:	616b      	str	r3, [r5, #20]
    3bbc:	61ab      	str	r3, [r5, #24]
    3bbe:	61eb      	str	r3, [r5, #28]
    3bc0:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    3bc2:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    3bc4:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    3bc6:	2200      	movs	r2, #0
    3bc8:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    3bca:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    3bcc:	3330      	adds	r3, #48	; 0x30
    3bce:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    3bd0:	3301      	adds	r3, #1
    3bd2:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    3bd4:	3301      	adds	r3, #1
    3bd6:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    3bd8:	3301      	adds	r3, #1
    3bda:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    3bdc:	6828      	ldr	r0, [r5, #0]
    3bde:	4b22      	ldr	r3, [pc, #136]	; (3c68 <usart_init+0x358>)
    3be0:	4798      	blx	r3
    3be2:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    3be4:	492c      	ldr	r1, [pc, #176]	; (3c98 <usart_init+0x388>)
    3be6:	4b2d      	ldr	r3, [pc, #180]	; (3c9c <usart_init+0x38c>)
    3be8:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    3bea:	00a4      	lsls	r4, r4, #2
    3bec:	4b2c      	ldr	r3, [pc, #176]	; (3ca0 <usart_init+0x390>)
    3bee:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    3bf0:	2300      	movs	r3, #0
    3bf2:	e031      	b.n	3c58 <usart_init+0x348>
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3bf4:	ab0e      	add	r3, sp, #56	; 0x38
    3bf6:	2280      	movs	r2, #128	; 0x80
    3bf8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3bfa:	2200      	movs	r2, #0
    3bfc:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    3bfe:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    3c00:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    3c02:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    3c04:	930a      	str	r3, [sp, #40]	; 0x28
    3c06:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    3c08:	930b      	str	r3, [sp, #44]	; 0x2c
    3c0a:	6c33      	ldr	r3, [r6, #64]	; 0x40
    3c0c:	930c      	str	r3, [sp, #48]	; 0x30
    3c0e:	6c73      	ldr	r3, [r6, #68]	; 0x44
    3c10:	9302      	str	r3, [sp, #8]
    3c12:	930d      	str	r3, [sp, #52]	; 0x34
    3c14:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3c16:	ae0e      	add	r6, sp, #56	; 0x38
    3c18:	e7b8      	b.n	3b8c <usart_init+0x27c>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    3c1a:	2310      	movs	r3, #16
    3c1c:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3c1e:	2300      	movs	r3, #0
    3c20:	9307      	str	r3, [sp, #28]
    3c22:	e003      	b.n	3c2c <usart_init+0x31c>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    3c24:	2303      	movs	r3, #3
    3c26:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3c28:	2300      	movs	r3, #0
    3c2a:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    3c2c:	6833      	ldr	r3, [r6, #0]
    3c2e:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    3c30:	68f3      	ldr	r3, [r6, #12]
    3c32:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    3c34:	6973      	ldr	r3, [r6, #20]
    3c36:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3c38:	7e33      	ldrb	r3, [r6, #24]
    3c3a:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3c3c:	232e      	movs	r3, #46	; 0x2e
    3c3e:	5cf3      	ldrb	r3, [r6, r3]
    3c40:	4698      	mov	r8, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    3c42:	6873      	ldr	r3, [r6, #4]
    3c44:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    3c46:	2b00      	cmp	r3, #0
    3c48:	d100      	bne.n	3c4c <usart_init+0x33c>
    3c4a:	e6f9      	b.n	3a40 <usart_init+0x130>
    3c4c:	2380      	movs	r3, #128	; 0x80
    3c4e:	055b      	lsls	r3, r3, #21
    3c50:	459a      	cmp	sl, r3
    3c52:	d100      	bne.n	3c56 <usart_init+0x346>
    3c54:	e6de      	b.n	3a14 <usart_init+0x104>
    3c56:	e718      	b.n	3a8a <usart_init+0x17a>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    3c58:	0018      	movs	r0, r3
    3c5a:	b011      	add	sp, #68	; 0x44
    3c5c:	bc3c      	pop	{r2, r3, r4, r5}
    3c5e:	4690      	mov	r8, r2
    3c60:	4699      	mov	r9, r3
    3c62:	46a2      	mov	sl, r4
    3c64:	46ab      	mov	fp, r5
    3c66:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c68:	000030f5 	.word	0x000030f5
    3c6c:	40000800 	.word	0x40000800
    3c70:	00004411 	.word	0x00004411
    3c74:	000043a1 	.word	0x000043a1
    3c78:	00002f1d 	.word	0x00002f1d
    3c7c:	00004435 	.word	0x00004435
    3c80:	00002d2d 	.word	0x00002d2d
    3c84:	00002d55 	.word	0x00002d55
    3c88:	f0ffffff 	.word	0xf0ffffff
    3c8c:	41002000 	.word	0x41002000
    3c90:	00002f69 	.word	0x00002f69
    3c94:	0000450d 	.word	0x0000450d
    3c98:	00003d41 	.word	0x00003d41
    3c9c:	00003135 	.word	0x00003135
    3ca0:	20000204 	.word	0x20000204

00003ca4 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    3ca4:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    3ca6:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    3ca8:	2a00      	cmp	r2, #0
    3caa:	d00e      	beq.n	3cca <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    3cac:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    3cae:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    3cb0:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    3cb2:	2a00      	cmp	r2, #0
    3cb4:	d109      	bne.n	3cca <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3cb6:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3cb8:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3cba:	2a00      	cmp	r2, #0
    3cbc:	d1fc      	bne.n	3cb8 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    3cbe:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    3cc0:	2102      	movs	r1, #2
    3cc2:	7e1a      	ldrb	r2, [r3, #24]
    3cc4:	420a      	tst	r2, r1
    3cc6:	d0fc      	beq.n	3cc2 <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    3cc8:	2300      	movs	r3, #0
}
    3cca:	0018      	movs	r0, r3
    3ccc:	4770      	bx	lr
    3cce:	46c0      	nop			; (mov r8, r8)

00003cd0 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    3cd0:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    3cd2:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    3cd4:	2a00      	cmp	r2, #0
    3cd6:	d030      	beq.n	3d3a <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    3cd8:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    3cda:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    3cdc:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    3cde:	2a00      	cmp	r2, #0
    3ce0:	d12b      	bne.n	3d3a <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3ce2:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    3ce4:	7e10      	ldrb	r0, [r2, #24]
    3ce6:	0740      	lsls	r0, r0, #29
    3ce8:	d527      	bpl.n	3d3a <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3cea:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3cec:	2b00      	cmp	r3, #0
    3cee:	d1fc      	bne.n	3cea <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    3cf0:	8b53      	ldrh	r3, [r2, #26]
    3cf2:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    3cf4:	0658      	lsls	r0, r3, #25
    3cf6:	d01d      	beq.n	3d34 <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    3cf8:	0798      	lsls	r0, r3, #30
    3cfa:	d503      	bpl.n	3d04 <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    3cfc:	2302      	movs	r3, #2
    3cfe:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    3d00:	3318      	adds	r3, #24
    3d02:	e01a      	b.n	3d3a <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    3d04:	0758      	lsls	r0, r3, #29
    3d06:	d503      	bpl.n	3d10 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    3d08:	2304      	movs	r3, #4
    3d0a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    3d0c:	331a      	adds	r3, #26
    3d0e:	e014      	b.n	3d3a <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    3d10:	07d8      	lsls	r0, r3, #31
    3d12:	d503      	bpl.n	3d1c <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    3d14:	2301      	movs	r3, #1
    3d16:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    3d18:	3312      	adds	r3, #18
    3d1a:	e00e      	b.n	3d3a <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    3d1c:	06d8      	lsls	r0, r3, #27
    3d1e:	d503      	bpl.n	3d28 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    3d20:	2310      	movs	r3, #16
    3d22:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    3d24:	3332      	adds	r3, #50	; 0x32
    3d26:	e008      	b.n	3d3a <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    3d28:	069b      	lsls	r3, r3, #26
    3d2a:	d503      	bpl.n	3d34 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    3d2c:	2320      	movs	r3, #32
    3d2e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    3d30:	3321      	adds	r3, #33	; 0x21
    3d32:	e002      	b.n	3d3a <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    3d34:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    3d36:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    3d38:	2300      	movs	r3, #0
}
    3d3a:	0018      	movs	r0, r3
    3d3c:	4770      	bx	lr
    3d3e:	46c0      	nop			; (mov r8, r8)

00003d40 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    3d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    3d42:	0080      	lsls	r0, r0, #2
    3d44:	4b61      	ldr	r3, [pc, #388]	; (3ecc <_usart_interrupt_handler+0x18c>)
    3d46:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    3d48:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3d4a:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3d4c:	2b00      	cmp	r3, #0
    3d4e:	d1fc      	bne.n	3d4a <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    3d50:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    3d52:	7da6      	ldrb	r6, [r4, #22]
    3d54:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    3d56:	2330      	movs	r3, #48	; 0x30
    3d58:	5ceb      	ldrb	r3, [r5, r3]
    3d5a:	2231      	movs	r2, #49	; 0x31
    3d5c:	5caf      	ldrb	r7, [r5, r2]
    3d5e:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    3d60:	07f3      	lsls	r3, r6, #31
    3d62:	d522      	bpl.n	3daa <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    3d64:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    3d66:	b29b      	uxth	r3, r3
    3d68:	2b00      	cmp	r3, #0
    3d6a:	d01c      	beq.n	3da6 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    3d6c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    3d6e:	7813      	ldrb	r3, [r2, #0]
    3d70:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    3d72:	1c51      	adds	r1, r2, #1
    3d74:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3d76:	7969      	ldrb	r1, [r5, #5]
    3d78:	2901      	cmp	r1, #1
    3d7a:	d001      	beq.n	3d80 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    3d7c:	b29b      	uxth	r3, r3
    3d7e:	e004      	b.n	3d8a <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    3d80:	7851      	ldrb	r1, [r2, #1]
    3d82:	0209      	lsls	r1, r1, #8
    3d84:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    3d86:	3202      	adds	r2, #2
    3d88:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    3d8a:	05db      	lsls	r3, r3, #23
    3d8c:	0ddb      	lsrs	r3, r3, #23
    3d8e:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    3d90:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    3d92:	3b01      	subs	r3, #1
    3d94:	b29b      	uxth	r3, r3
    3d96:	85eb      	strh	r3, [r5, #46]	; 0x2e
    3d98:	2b00      	cmp	r3, #0
    3d9a:	d106      	bne.n	3daa <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    3d9c:	3301      	adds	r3, #1
    3d9e:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    3da0:	3301      	adds	r3, #1
    3da2:	75a3      	strb	r3, [r4, #22]
    3da4:	e001      	b.n	3daa <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    3da6:	2301      	movs	r3, #1
    3da8:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    3daa:	07b3      	lsls	r3, r6, #30
    3dac:	d509      	bpl.n	3dc2 <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    3dae:	2302      	movs	r3, #2
    3db0:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    3db2:	2200      	movs	r2, #0
    3db4:	3331      	adds	r3, #49	; 0x31
    3db6:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    3db8:	07fb      	lsls	r3, r7, #31
    3dba:	d502      	bpl.n	3dc2 <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    3dbc:	0028      	movs	r0, r5
    3dbe:	68eb      	ldr	r3, [r5, #12]
    3dc0:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    3dc2:	0773      	lsls	r3, r6, #29
    3dc4:	d563      	bpl.n	3e8e <_usart_interrupt_handler+0x14e>

		if (module->remaining_rx_buffer_length) {
    3dc6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    3dc8:	b29b      	uxth	r3, r3
    3dca:	2b00      	cmp	r3, #0
    3dcc:	d05d      	beq.n	3e8a <_usart_interrupt_handler+0x14a>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    3dce:	8b63      	ldrh	r3, [r4, #26]
    3dd0:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    3dd2:	071a      	lsls	r2, r3, #28
    3dd4:	d402      	bmi.n	3ddc <_usart_interrupt_handler+0x9c>
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    3dd6:	227f      	movs	r2, #127	; 0x7f
    3dd8:	4013      	ands	r3, r2
    3dda:	e001      	b.n	3de0 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    3ddc:	2277      	movs	r2, #119	; 0x77
    3dde:	4013      	ands	r3, r2
			}
#endif
#ifdef FEATURE_USART_LIN_MASTER
			/* TXE status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_TXE) {
    3de0:	065a      	lsls	r2, r3, #25
    3de2:	d501      	bpl.n	3de8 <_usart_interrupt_handler+0xa8>
				error_code &= ~SERCOM_USART_STATUS_TXE;
    3de4:	2240      	movs	r2, #64	; 0x40
    3de6:	4393      	bics	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    3de8:	2b00      	cmp	r3, #0
    3dea:	d02c      	beq.n	3e46 <_usart_interrupt_handler+0x106>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    3dec:	079a      	lsls	r2, r3, #30
    3dee:	d505      	bpl.n	3dfc <_usart_interrupt_handler+0xbc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    3df0:	221a      	movs	r2, #26
    3df2:	2332      	movs	r3, #50	; 0x32
    3df4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    3df6:	3b30      	subs	r3, #48	; 0x30
    3df8:	8363      	strh	r3, [r4, #26]
    3dfa:	e01e      	b.n	3e3a <_usart_interrupt_handler+0xfa>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    3dfc:	075a      	lsls	r2, r3, #29
    3dfe:	d505      	bpl.n	3e0c <_usart_interrupt_handler+0xcc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    3e00:	221e      	movs	r2, #30
    3e02:	2332      	movs	r3, #50	; 0x32
    3e04:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    3e06:	3b2e      	subs	r3, #46	; 0x2e
    3e08:	8363      	strh	r3, [r4, #26]
    3e0a:	e016      	b.n	3e3a <_usart_interrupt_handler+0xfa>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    3e0c:	07da      	lsls	r2, r3, #31
    3e0e:	d505      	bpl.n	3e1c <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    3e10:	2213      	movs	r2, #19
    3e12:	2332      	movs	r3, #50	; 0x32
    3e14:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    3e16:	3b31      	subs	r3, #49	; 0x31
    3e18:	8363      	strh	r3, [r4, #26]
    3e1a:	e00e      	b.n	3e3a <_usart_interrupt_handler+0xfa>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    3e1c:	06da      	lsls	r2, r3, #27
    3e1e:	d505      	bpl.n	3e2c <_usart_interrupt_handler+0xec>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    3e20:	2242      	movs	r2, #66	; 0x42
    3e22:	2332      	movs	r3, #50	; 0x32
    3e24:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    3e26:	3b22      	subs	r3, #34	; 0x22
    3e28:	8363      	strh	r3, [r4, #26]
    3e2a:	e006      	b.n	3e3a <_usart_interrupt_handler+0xfa>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    3e2c:	069b      	lsls	r3, r3, #26
    3e2e:	d504      	bpl.n	3e3a <_usart_interrupt_handler+0xfa>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    3e30:	2241      	movs	r2, #65	; 0x41
    3e32:	2332      	movs	r3, #50	; 0x32
    3e34:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    3e36:	3b12      	subs	r3, #18
    3e38:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    3e3a:	077b      	lsls	r3, r7, #29
    3e3c:	d527      	bpl.n	3e8e <_usart_interrupt_handler+0x14e>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    3e3e:	0028      	movs	r0, r5
    3e40:	696b      	ldr	r3, [r5, #20]
    3e42:	4798      	blx	r3
    3e44:	e023      	b.n	3e8e <_usart_interrupt_handler+0x14e>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    3e46:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    3e48:	05db      	lsls	r3, r3, #23
    3e4a:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    3e4c:	b2da      	uxtb	r2, r3
    3e4e:	6a69      	ldr	r1, [r5, #36]	; 0x24
    3e50:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    3e52:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    3e54:	1c51      	adds	r1, r2, #1
    3e56:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3e58:	7969      	ldrb	r1, [r5, #5]
    3e5a:	2901      	cmp	r1, #1
    3e5c:	d104      	bne.n	3e68 <_usart_interrupt_handler+0x128>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    3e5e:	0a1b      	lsrs	r3, r3, #8
    3e60:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    3e62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3e64:	3301      	adds	r3, #1
    3e66:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    3e68:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    3e6a:	3b01      	subs	r3, #1
    3e6c:	b29b      	uxth	r3, r3
    3e6e:	85ab      	strh	r3, [r5, #44]	; 0x2c
    3e70:	2b00      	cmp	r3, #0
    3e72:	d10c      	bne.n	3e8e <_usart_interrupt_handler+0x14e>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3e74:	3304      	adds	r3, #4
    3e76:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    3e78:	2200      	movs	r2, #0
    3e7a:	332e      	adds	r3, #46	; 0x2e
    3e7c:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    3e7e:	07bb      	lsls	r3, r7, #30
    3e80:	d505      	bpl.n	3e8e <_usart_interrupt_handler+0x14e>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    3e82:	0028      	movs	r0, r5
    3e84:	692b      	ldr	r3, [r5, #16]
    3e86:	4798      	blx	r3
    3e88:	e001      	b.n	3e8e <_usart_interrupt_handler+0x14e>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3e8a:	2304      	movs	r3, #4
    3e8c:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    3e8e:	06f3      	lsls	r3, r6, #27
    3e90:	d507      	bpl.n	3ea2 <_usart_interrupt_handler+0x162>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    3e92:	2310      	movs	r3, #16
    3e94:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    3e96:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    3e98:	06fb      	lsls	r3, r7, #27
    3e9a:	d502      	bpl.n	3ea2 <_usart_interrupt_handler+0x162>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    3e9c:	0028      	movs	r0, r5
    3e9e:	69eb      	ldr	r3, [r5, #28]
    3ea0:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    3ea2:	06b3      	lsls	r3, r6, #26
    3ea4:	d507      	bpl.n	3eb6 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    3ea6:	2320      	movs	r3, #32
    3ea8:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    3eaa:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    3eac:	073b      	lsls	r3, r7, #28
    3eae:	d502      	bpl.n	3eb6 <_usart_interrupt_handler+0x176>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    3eb0:	0028      	movs	r0, r5
    3eb2:	69ab      	ldr	r3, [r5, #24]
    3eb4:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    3eb6:	0733      	lsls	r3, r6, #28
    3eb8:	d507      	bpl.n	3eca <_usart_interrupt_handler+0x18a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    3eba:	2308      	movs	r3, #8
    3ebc:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    3ebe:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    3ec0:	06bb      	lsls	r3, r7, #26
    3ec2:	d502      	bpl.n	3eca <_usart_interrupt_handler+0x18a>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    3ec4:	6a2b      	ldr	r3, [r5, #32]
    3ec6:	0028      	movs	r0, r5
    3ec8:	4798      	blx	r3
		}
	}
#endif
}
    3eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3ecc:	20000204 	.word	0x20000204

00003ed0 <wdt_reset_count>:
void wdt_reset_count(void)
{
	Wdt *const WDT_module = WDT;

	/* Disable the Watchdog module */
	WDT_module->CLEAR.reg = WDT_CLEAR_CLEAR_KEY;
    3ed0:	22a5      	movs	r2, #165	; 0xa5
    3ed2:	4b03      	ldr	r3, [pc, #12]	; (3ee0 <wdt_reset_count+0x10>)
    3ed4:	731a      	strb	r2, [r3, #12]
static inline bool wdt_is_syncing(void)
{
	Wdt *const WDT_module = WDT;

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	if (WDT_module->SYNCBUSY.reg) {
    3ed6:	001a      	movs	r2, r3
    3ed8:	6893      	ldr	r3, [r2, #8]

	while (wdt_is_syncing()) {
    3eda:	2b00      	cmp	r3, #0
    3edc:	d1fc      	bne.n	3ed8 <wdt_reset_count+0x8>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    3ede:	4770      	bx	lr
    3ee0:	40002000 	.word	0x40002000

00003ee4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    3ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ee6:	4647      	mov	r7, r8
    3ee8:	b480      	push	{r7}
    3eea:	000c      	movs	r4, r1
    3eec:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    3eee:	2800      	cmp	r0, #0
    3ef0:	d10d      	bne.n	3f0e <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
    3ef2:	2a00      	cmp	r2, #0
    3ef4:	dd0e      	ble.n	3f14 <_read+0x30>
    3ef6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    3ef8:	4e08      	ldr	r6, [pc, #32]	; (3f1c <_read+0x38>)
    3efa:	4d09      	ldr	r5, [pc, #36]	; (3f20 <_read+0x3c>)
    3efc:	6830      	ldr	r0, [r6, #0]
    3efe:	0021      	movs	r1, r4
    3f00:	682b      	ldr	r3, [r5, #0]
    3f02:	4798      	blx	r3
		ptr++;
    3f04:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    3f06:	42a7      	cmp	r7, r4
    3f08:	d1f8      	bne.n	3efc <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    3f0a:	4640      	mov	r0, r8
    3f0c:	e003      	b.n	3f16 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    3f0e:	2001      	movs	r0, #1
    3f10:	4240      	negs	r0, r0
    3f12:	e000      	b.n	3f16 <_read+0x32>
	}

	for (; len > 0; --len) {
    3f14:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    3f16:	bc04      	pop	{r2}
    3f18:	4690      	mov	r8, r2
    3f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f1c:	20000224 	.word	0x20000224
    3f20:	2000021c 	.word	0x2000021c

00003f24 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    3f24:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f26:	4647      	mov	r7, r8
    3f28:	b480      	push	{r7}
    3f2a:	000e      	movs	r6, r1
    3f2c:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    3f2e:	3801      	subs	r0, #1
    3f30:	2802      	cmp	r0, #2
    3f32:	d811      	bhi.n	3f58 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
    3f34:	2a00      	cmp	r2, #0
    3f36:	d012      	beq.n	3f5e <_write+0x3a>
    3f38:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3f3a:	4b0c      	ldr	r3, [pc, #48]	; (3f6c <_write+0x48>)
    3f3c:	4698      	mov	r8, r3
    3f3e:	4f0c      	ldr	r7, [pc, #48]	; (3f70 <_write+0x4c>)
    3f40:	4643      	mov	r3, r8
    3f42:	6818      	ldr	r0, [r3, #0]
    3f44:	5d31      	ldrb	r1, [r6, r4]
    3f46:	683b      	ldr	r3, [r7, #0]
    3f48:	4798      	blx	r3
    3f4a:	2800      	cmp	r0, #0
    3f4c:	db09      	blt.n	3f62 <_write+0x3e>
			return -1;
		}
		++nChars;
    3f4e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    3f50:	42a5      	cmp	r5, r4
    3f52:	d1f5      	bne.n	3f40 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    3f54:	0020      	movs	r0, r4
    3f56:	e006      	b.n	3f66 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    3f58:	2001      	movs	r0, #1
    3f5a:	4240      	negs	r0, r0
    3f5c:	e003      	b.n	3f66 <_write+0x42>
	}

	for (; len != 0; --len) {
    3f5e:	2000      	movs	r0, #0
    3f60:	e001      	b.n	3f66 <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    3f62:	2001      	movs	r0, #1
    3f64:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
    3f66:	bc04      	pop	{r2}
    3f68:	4690      	mov	r8, r2
    3f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f6c:	20000224 	.word	0x20000224
    3f70:	20000220 	.word	0x20000220

00003f74 <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    3f74:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f76:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    3f78:	ac01      	add	r4, sp, #4
    3f7a:	2501      	movs	r5, #1
    3f7c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    3f7e:	2300      	movs	r3, #0
    3f80:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    3f82:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    3f84:	0021      	movs	r1, r4
    3f86:	201b      	movs	r0, #27
    3f88:	4f07      	ldr	r7, [pc, #28]	; (3fa8 <Configure_Led+0x34>)
    3f8a:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3f8c:	2682      	movs	r6, #130	; 0x82
    3f8e:	05f6      	lsls	r6, r6, #23
    3f90:	2380      	movs	r3, #128	; 0x80
    3f92:	051b      	lsls	r3, r3, #20
    3f94:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    3f96:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    3f98:	0021      	movs	r1, r4
    3f9a:	201c      	movs	r0, #28
    3f9c:	47b8      	blx	r7
    3f9e:	2380      	movs	r3, #128	; 0x80
    3fa0:	055b      	lsls	r3, r3, #21
    3fa2:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    3fa4:	b003      	add	sp, #12
    3fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3fa8:	00002d09 	.word	0x00002d09

00003fac <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    3fac:	b570      	push	{r4, r5, r6, lr}
    3fae:	b082      	sub	sp, #8
    3fb0:	0005      	movs	r5, r0
    3fb2:	000e      	movs	r6, r1
	uint16_t temp = 0;
    3fb4:	2200      	movs	r2, #0
    3fb6:	466b      	mov	r3, sp
    3fb8:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    3fba:	4c06      	ldr	r4, [pc, #24]	; (3fd4 <usart_serial_getchar+0x28>)
    3fbc:	466b      	mov	r3, sp
    3fbe:	1d99      	adds	r1, r3, #6
    3fc0:	0028      	movs	r0, r5
    3fc2:	47a0      	blx	r4
    3fc4:	2800      	cmp	r0, #0
    3fc6:	d1f9      	bne.n	3fbc <usart_serial_getchar+0x10>

	*c = temp;
    3fc8:	466b      	mov	r3, sp
    3fca:	3306      	adds	r3, #6
    3fcc:	881b      	ldrh	r3, [r3, #0]
    3fce:	7033      	strb	r3, [r6, #0]
}
    3fd0:	b002      	add	sp, #8
    3fd2:	bd70      	pop	{r4, r5, r6, pc}
    3fd4:	00003cd1 	.word	0x00003cd1

00003fd8 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    3fd8:	b570      	push	{r4, r5, r6, lr}
    3fda:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    3fdc:	b28c      	uxth	r4, r1
    3fde:	4e03      	ldr	r6, [pc, #12]	; (3fec <usart_serial_putchar+0x14>)
    3fe0:	0021      	movs	r1, r4
    3fe2:	0028      	movs	r0, r5
    3fe4:	47b0      	blx	r6
    3fe6:	2800      	cmp	r0, #0
    3fe8:	d1fa      	bne.n	3fe0 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    3fea:	bd70      	pop	{r4, r5, r6, pc}
    3fec:	00003ca5 	.word	0x00003ca5

00003ff0 <Configure_Usart>:
  * @param  None
  * @retval None
  */

void Configure_Usart(void)
{
    3ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ff2:	b093      	sub	sp, #76	; 0x4c
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    3ff4:	2380      	movs	r3, #128	; 0x80
    3ff6:	05db      	lsls	r3, r3, #23
    3ff8:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3ffa:	2300      	movs	r3, #0
    3ffc:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    3ffe:	22ff      	movs	r2, #255	; 0xff
    4000:	4669      	mov	r1, sp
    4002:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    4004:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    4006:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    4008:	2401      	movs	r4, #1
    400a:	222c      	movs	r2, #44	; 0x2c
    400c:	548c      	strb	r4, [r1, r2]
	config->transmitter_enable = true;
    400e:	3201      	adds	r2, #1
    4010:	548c      	strb	r4, [r1, r2]
	config->clock_polarity_inverted = false;
    4012:	3201      	adds	r2, #1
    4014:	548b      	strb	r3, [r1, r2]
	config->use_external_clock = false;
    4016:	3201      	adds	r2, #1
    4018:	548b      	strb	r3, [r1, r2]
	config->ext_clock_freq   = 0;
    401a:	930c      	str	r3, [sp, #48]	; 0x30
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    401c:	3205      	adds	r2, #5
    401e:	548b      	strb	r3, [r1, r2]
	config->generator_source = GCLK_GENERATOR_0;
    4020:	3201      	adds	r2, #1
    4022:	548b      	strb	r3, [r1, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    4024:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    4026:	2200      	movs	r2, #0
    4028:	820b      	strh	r3, [r1, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    402a:	76ca      	strb	r2, [r1, #27]
#endif

#ifdef FEATURE_USART_LIN_MASTER
	config->lin_node = LIN_INVALID_MODE;
    402c:	9307      	str	r3, [sp, #28]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
    402e:	840b      	strh	r3, [r1, #32]
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
    4030:	844b      	strh	r3, [r1, #34]	; 0x22
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    4032:	760a      	strb	r2, [r1, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    4034:	2324      	movs	r3, #36	; 0x24
    4036:	54ca      	strb	r2, [r1, r3]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    4038:	764a      	strb	r2, [r1, #25]
	config->receive_pulse_length                    = 19;
    403a:	2313      	movs	r3, #19
    403c:	768b      	strb	r3, [r1, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    403e:	3313      	adds	r3, #19
    4040:	54ca      	strb	r2, [r1, r3]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
    4042:	3b01      	subs	r3, #1
    4044:	54ca      	strb	r2, [r1, r3]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	config_usart.baudrate    = USART1_BAUD;
    4046:	23e1      	movs	r3, #225	; 0xe1
    4048:	025b      	lsls	r3, r3, #9
    404a:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.mux_setting = USART1_SERCOM_MUX_SETTING;
    404c:	2380      	movs	r3, #128	; 0x80
    404e:	035b      	lsls	r3, r3, #13
    4050:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = USART1_SERCOM_PINMUX_PAD0;
    4052:	4b19      	ldr	r3, [pc, #100]	; (40b8 <Configure_Usart+0xc8>)
    4054:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad1 = USART1_SERCOM_PINMUX_PAD1;
    4056:	4b19      	ldr	r3, [pc, #100]	; (40bc <Configure_Usart+0xcc>)
    4058:	930f      	str	r3, [sp, #60]	; 0x3c
	config_usart.pinmux_pad2 = USART1_SERCOM_PINMUX_PAD2;
    405a:	2301      	movs	r3, #1
    405c:	425b      	negs	r3, r3
    405e:	9310      	str	r3, [sp, #64]	; 0x40
	config_usart.pinmux_pad3 = USART1_SERCOM_PINMUX_PAD3;
    4060:	9311      	str	r3, [sp, #68]	; 0x44
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    4062:	4d17      	ldr	r5, [pc, #92]	; (40c0 <Configure_Usart+0xd0>)
    4064:	4b17      	ldr	r3, [pc, #92]	; (40c4 <Configure_Usart+0xd4>)
    4066:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    4068:	4a17      	ldr	r2, [pc, #92]	; (40c8 <Configure_Usart+0xd8>)
    406a:	4b18      	ldr	r3, [pc, #96]	; (40cc <Configure_Usart+0xdc>)
    406c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    406e:	4a18      	ldr	r2, [pc, #96]	; (40d0 <Configure_Usart+0xe0>)
    4070:	4b18      	ldr	r3, [pc, #96]	; (40d4 <Configure_Usart+0xe4>)
    4072:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    4074:	466a      	mov	r2, sp
    4076:	4918      	ldr	r1, [pc, #96]	; (40d8 <Configure_Usart+0xe8>)
    4078:	0028      	movs	r0, r5
    407a:	4b18      	ldr	r3, [pc, #96]	; (40dc <Configure_Usart+0xec>)
    407c:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    407e:	4f18      	ldr	r7, [pc, #96]	; (40e0 <Configure_Usart+0xf0>)
    4080:	683b      	ldr	r3, [r7, #0]
    4082:	6898      	ldr	r0, [r3, #8]
    4084:	2100      	movs	r1, #0
    4086:	4e17      	ldr	r6, [pc, #92]	; (40e4 <Configure_Usart+0xf4>)
    4088:	47b0      	blx	r6
	setbuf(stdin, NULL);
    408a:	683b      	ldr	r3, [r7, #0]
    408c:	6858      	ldr	r0, [r3, #4]
    408e:	2100      	movs	r1, #0
    4090:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4092:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    4094:	0030      	movs	r0, r6
    4096:	4b14      	ldr	r3, [pc, #80]	; (40e8 <Configure_Usart+0xf8>)
    4098:	4798      	blx	r3
    409a:	231f      	movs	r3, #31
    409c:	4018      	ands	r0, r3
    409e:	4084      	lsls	r4, r0
    40a0:	4b12      	ldr	r3, [pc, #72]	; (40ec <Configure_Usart+0xfc>)
    40a2:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    40a4:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    40a6:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    40a8:	2b00      	cmp	r3, #0
    40aa:	d1fc      	bne.n	40a6 <Configure_Usart+0xb6>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    40ac:	6832      	ldr	r2, [r6, #0]
    40ae:	3302      	adds	r3, #2
    40b0:	4313      	orrs	r3, r2
    40b2:	6033      	str	r3, [r6, #0]
	
	stdio_serial_init(&usart_instance, USART1_MODULE, &config_usart);
	
	usart_enable(&usart_instance);
    40b4:	b013      	add	sp, #76	; 0x4c
    40b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    40b8:	00160002 	.word	0x00160002
    40bc:	00170002 	.word	0x00170002
    40c0:	20000228 	.word	0x20000228
    40c4:	20000224 	.word	0x20000224
    40c8:	00003fd9 	.word	0x00003fd9
    40cc:	20000220 	.word	0x20000220
    40d0:	00003fad 	.word	0x00003fad
    40d4:	2000021c 	.word	0x2000021c
    40d8:	42001000 	.word	0x42001000
    40dc:	00003911 	.word	0x00003911
    40e0:	2000006c 	.word	0x2000006c
    40e4:	00004a93 	.word	0x00004a93
    40e8:	00003171 	.word	0x00003171
    40ec:	e000e100 	.word	0xe000e100

000040f0 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    40f0:	4770      	bx	lr
    40f2:	46c0      	nop			; (mov r8, r8)

000040f4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    40f4:	4b0c      	ldr	r3, [pc, #48]	; (4128 <cpu_irq_enter_critical+0x34>)
    40f6:	681b      	ldr	r3, [r3, #0]
    40f8:	2b00      	cmp	r3, #0
    40fa:	d110      	bne.n	411e <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    40fc:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    4100:	2b00      	cmp	r3, #0
    4102:	d109      	bne.n	4118 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4104:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    4106:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    410a:	2200      	movs	r2, #0
    410c:	4b07      	ldr	r3, [pc, #28]	; (412c <cpu_irq_enter_critical+0x38>)
    410e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    4110:	3201      	adds	r2, #1
    4112:	4b07      	ldr	r3, [pc, #28]	; (4130 <cpu_irq_enter_critical+0x3c>)
    4114:	701a      	strb	r2, [r3, #0]
    4116:	e002      	b.n	411e <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    4118:	2200      	movs	r2, #0
    411a:	4b05      	ldr	r3, [pc, #20]	; (4130 <cpu_irq_enter_critical+0x3c>)
    411c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    411e:	4a02      	ldr	r2, [pc, #8]	; (4128 <cpu_irq_enter_critical+0x34>)
    4120:	6813      	ldr	r3, [r2, #0]
    4122:	3301      	adds	r3, #1
    4124:	6013      	str	r3, [r2, #0]
}
    4126:	4770      	bx	lr
    4128:	20000108 	.word	0x20000108
    412c:	20000008 	.word	0x20000008
    4130:	2000010c 	.word	0x2000010c

00004134 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    4134:	4b08      	ldr	r3, [pc, #32]	; (4158 <cpu_irq_leave_critical+0x24>)
    4136:	681a      	ldr	r2, [r3, #0]
    4138:	3a01      	subs	r2, #1
    413a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    413c:	681b      	ldr	r3, [r3, #0]
    413e:	2b00      	cmp	r3, #0
    4140:	d109      	bne.n	4156 <cpu_irq_leave_critical+0x22>
    4142:	4b06      	ldr	r3, [pc, #24]	; (415c <cpu_irq_leave_critical+0x28>)
    4144:	781b      	ldrb	r3, [r3, #0]
    4146:	2b00      	cmp	r3, #0
    4148:	d005      	beq.n	4156 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    414a:	2201      	movs	r2, #1
    414c:	4b04      	ldr	r3, [pc, #16]	; (4160 <cpu_irq_leave_critical+0x2c>)
    414e:	701a      	strb	r2, [r3, #0]
    4150:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4154:	b662      	cpsie	i
	}
}
    4156:	4770      	bx	lr
    4158:	20000108 	.word	0x20000108
    415c:	2000010c 	.word	0x2000010c
    4160:	20000008 	.word	0x20000008

00004164 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    4164:	b510      	push	{r4, lr}
	switch (clock_source) {
    4166:	2807      	cmp	r0, #7
    4168:	d803      	bhi.n	4172 <system_clock_source_get_hz+0xe>
    416a:	0080      	lsls	r0, r0, #2
    416c:	4b0f      	ldr	r3, [pc, #60]	; (41ac <system_clock_source_get_hz+0x48>)
    416e:	581b      	ldr	r3, [r3, r0]
    4170:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    4172:	2000      	movs	r0, #0
    4174:	e018      	b.n	41a8 <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    4176:	4b0e      	ldr	r3, [pc, #56]	; (41b0 <system_clock_source_get_hz+0x4c>)
    4178:	6858      	ldr	r0, [r3, #4]
    417a:	e015      	b.n	41a8 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    417c:	4b0d      	ldr	r3, [pc, #52]	; (41b4 <system_clock_source_get_hz+0x50>)
    417e:	7d59      	ldrb	r1, [r3, #21]
    4180:	0709      	lsls	r1, r1, #28
    4182:	0f09      	lsrs	r1, r1, #28
    4184:	3101      	adds	r1, #1
    4186:	480c      	ldr	r0, [pc, #48]	; (41b8 <system_clock_source_get_hz+0x54>)
    4188:	4b0c      	ldr	r3, [pc, #48]	; (41bc <system_clock_source_get_hz+0x58>)
    418a:	4798      	blx	r3
    418c:	e00c      	b.n	41a8 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    418e:	4b08      	ldr	r3, [pc, #32]	; (41b0 <system_clock_source_get_hz+0x4c>)
    4190:	6898      	ldr	r0, [r3, #8]
    4192:	e009      	b.n	41a8 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    4194:	4b07      	ldr	r3, [pc, #28]	; (41b4 <system_clock_source_get_hz+0x50>)
    4196:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    4198:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    419a:	079b      	lsls	r3, r3, #30
    419c:	d504      	bpl.n	41a8 <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    419e:	4b04      	ldr	r3, [pc, #16]	; (41b0 <system_clock_source_get_hz+0x4c>)
    41a0:	6818      	ldr	r0, [r3, #0]
    41a2:	e001      	b.n	41a8 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    41a4:	2080      	movs	r0, #128	; 0x80
    41a6:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    41a8:	bd10      	pop	{r4, pc}
    41aa:	46c0      	nop			; (mov r8, r8)
    41ac:	000056d8 	.word	0x000056d8
    41b0:	20000110 	.word	0x20000110
    41b4:	40001000 	.word	0x40001000
    41b8:	02dc6c00 	.word	0x02dc6c00
    41bc:	000046e1 	.word	0x000046e1

000041c0 <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    41c0:	b500      	push	{lr}
    41c2:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    41c4:	2203      	movs	r2, #3
    41c6:	4b10      	ldr	r3, [pc, #64]	; (4208 <system_clock_init+0x48>)
    41c8:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    41ca:	4a10      	ldr	r2, [pc, #64]	; (420c <system_clock_init+0x4c>)
    41cc:	6853      	ldr	r3, [r2, #4]
    41ce:	211e      	movs	r1, #30
    41d0:	438b      	bics	r3, r1
    41d2:	6053      	str	r3, [r2, #4]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    41d4:	4a0e      	ldr	r2, [pc, #56]	; (4210 <system_clock_init+0x50>)
    41d6:	7d11      	ldrb	r1, [r2, #20]
    41d8:	2380      	movs	r3, #128	; 0x80
    41da:	430b      	orrs	r3, r1
    41dc:	7513      	strb	r3, [r2, #20]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    41de:	4b0d      	ldr	r3, [pc, #52]	; (4214 <system_clock_init+0x54>)
    41e0:	4798      	blx	r3
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    41e2:	2301      	movs	r3, #1
    41e4:	4a0c      	ldr	r2, [pc, #48]	; (4218 <system_clock_init+0x58>)
    41e6:	7113      	strb	r3, [r2, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    41e8:	a901      	add	r1, sp, #4
    41ea:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    41ec:	2300      	movs	r3, #0
    41ee:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    41f0:	2206      	movs	r2, #6
    41f2:	700a      	strb	r2, [r1, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    41f4:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    41f6:	724b      	strb	r3, [r1, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    41f8:	2000      	movs	r0, #0
    41fa:	4b08      	ldr	r3, [pc, #32]	; (421c <system_clock_init+0x5c>)
    41fc:	4798      	blx	r3
    41fe:	2000      	movs	r0, #0
    4200:	4b07      	ldr	r3, [pc, #28]	; (4220 <system_clock_init+0x60>)
    4202:	4798      	blx	r3
#endif

}
    4204:	b005      	add	sp, #20
    4206:	bd00      	pop	{pc}
    4208:	40001800 	.word	0x40001800
    420c:	41004000 	.word	0x41004000
    4210:	40001000 	.word	0x40001000
    4214:	00004225 	.word	0x00004225
    4218:	40000800 	.word	0x40000800
    421c:	00004249 	.word	0x00004249
    4220:	000042f5 	.word	0x000042f5

00004224 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    4224:	4a06      	ldr	r2, [pc, #24]	; (4240 <system_gclk_init+0x1c>)
    4226:	6951      	ldr	r1, [r2, #20]
    4228:	2380      	movs	r3, #128	; 0x80
    422a:	430b      	orrs	r3, r1
    422c:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    422e:	2201      	movs	r2, #1
    4230:	4b04      	ldr	r3, [pc, #16]	; (4244 <system_gclk_init+0x20>)
    4232:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    4234:	0019      	movs	r1, r3
    4236:	780b      	ldrb	r3, [r1, #0]
    4238:	4213      	tst	r3, r2
    423a:	d1fc      	bne.n	4236 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    423c:	4770      	bx	lr
    423e:	46c0      	nop			; (mov r8, r8)
    4240:	40000800 	.word	0x40000800
    4244:	40001c00 	.word	0x40001c00

00004248 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    4248:	b570      	push	{r4, r5, r6, lr}
    424a:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    424c:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    424e:	784b      	ldrb	r3, [r1, #1]
    4250:	2b00      	cmp	r3, #0
    4252:	d002      	beq.n	425a <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    4254:	2380      	movs	r3, #128	; 0x80
    4256:	00db      	lsls	r3, r3, #3
    4258:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    425a:	7a4b      	ldrb	r3, [r1, #9]
    425c:	2b00      	cmp	r3, #0
    425e:	d002      	beq.n	4266 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    4260:	2380      	movs	r3, #128	; 0x80
    4262:	011b      	lsls	r3, r3, #4
    4264:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    4266:	684a      	ldr	r2, [r1, #4]
    4268:	2a01      	cmp	r2, #1
    426a:	d917      	bls.n	429c <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    426c:	1e53      	subs	r3, r2, #1
    426e:	421a      	tst	r2, r3
    4270:	d10f      	bne.n	4292 <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    4272:	2a02      	cmp	r2, #2
    4274:	d906      	bls.n	4284 <system_gclk_gen_set_config+0x3c>
    4276:	2302      	movs	r3, #2
    4278:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    427a:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    427c:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    427e:	429a      	cmp	r2, r3
    4280:	d8fb      	bhi.n	427a <system_gclk_gen_set_config+0x32>
    4282:	e000      	b.n	4286 <system_gclk_gen_set_config+0x3e>
    4284:	2000      	movs	r0, #0
    4286:	2380      	movs	r3, #128	; 0x80
    4288:	015b      	lsls	r3, r3, #5
    428a:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    428c:	0400      	lsls	r0, r0, #16
    428e:	4304      	orrs	r4, r0
    4290:	e004      	b.n	429c <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    4292:	0412      	lsls	r2, r2, #16
    4294:	2380      	movs	r3, #128	; 0x80
    4296:	009b      	lsls	r3, r3, #2
    4298:	431a      	orrs	r2, r3
    429a:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    429c:	7a0b      	ldrb	r3, [r1, #8]
    429e:	2b00      	cmp	r3, #0
    42a0:	d002      	beq.n	42a8 <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    42a2:	2380      	movs	r3, #128	; 0x80
    42a4:	019b      	lsls	r3, r3, #6
    42a6:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    42a8:	2604      	movs	r6, #4
    42aa:	40ae      	lsls	r6, r5
    42ac:	490d      	ldr	r1, [pc, #52]	; (42e4 <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    42ae:	4a0e      	ldr	r2, [pc, #56]	; (42e8 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    42b0:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    42b2:	4013      	ands	r3, r2
    42b4:	421e      	tst	r6, r3
    42b6:	d1fb      	bne.n	42b0 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    42b8:	4b0c      	ldr	r3, [pc, #48]	; (42ec <system_gclk_gen_set_config+0xa4>)
    42ba:	4798      	blx	r3
    42bc:	00ad      	lsls	r5, r5, #2
    42be:	4b09      	ldr	r3, [pc, #36]	; (42e4 <system_gclk_gen_set_config+0x9c>)
    42c0:	469c      	mov	ip, r3
    42c2:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    42c4:	6a28      	ldr	r0, [r5, #32]
    42c6:	2380      	movs	r3, #128	; 0x80
    42c8:	005b      	lsls	r3, r3, #1
    42ca:	4018      	ands	r0, r3
    42cc:	4320      	orrs	r0, r4
    42ce:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    42d0:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    42d2:	4a05      	ldr	r2, [pc, #20]	; (42e8 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    42d4:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    42d6:	4013      	ands	r3, r2
    42d8:	421e      	tst	r6, r3
    42da:	d1fb      	bne.n	42d4 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    42dc:	4b04      	ldr	r3, [pc, #16]	; (42f0 <system_gclk_gen_set_config+0xa8>)
    42de:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    42e0:	bd70      	pop	{r4, r5, r6, pc}
    42e2:	46c0      	nop			; (mov r8, r8)
    42e4:	40001c00 	.word	0x40001c00
    42e8:	000007fc 	.word	0x000007fc
    42ec:	000040f5 	.word	0x000040f5
    42f0:	00004135 	.word	0x00004135

000042f4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    42f4:	b510      	push	{r4, lr}
    42f6:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    42f8:	2204      	movs	r2, #4
    42fa:	4082      	lsls	r2, r0
    42fc:	4809      	ldr	r0, [pc, #36]	; (4324 <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    42fe:	490a      	ldr	r1, [pc, #40]	; (4328 <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4300:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    4302:	400b      	ands	r3, r1
    4304:	421a      	tst	r2, r3
    4306:	d1fb      	bne.n	4300 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4308:	4b08      	ldr	r3, [pc, #32]	; (432c <system_gclk_gen_enable+0x38>)
    430a:	4798      	blx	r3
    430c:	00a4      	lsls	r4, r4, #2
    430e:	4b05      	ldr	r3, [pc, #20]	; (4324 <system_gclk_gen_enable+0x30>)
    4310:	469c      	mov	ip, r3
    4312:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    4314:	6a23      	ldr	r3, [r4, #32]
    4316:	2280      	movs	r2, #128	; 0x80
    4318:	0052      	lsls	r2, r2, #1
    431a:	4313      	orrs	r3, r2
    431c:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    431e:	4b04      	ldr	r3, [pc, #16]	; (4330 <system_gclk_gen_enable+0x3c>)
    4320:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4322:	bd10      	pop	{r4, pc}
    4324:	40001c00 	.word	0x40001c00
    4328:	000007fc 	.word	0x000007fc
    432c:	000040f5 	.word	0x000040f5
    4330:	00004135 	.word	0x00004135

00004334 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    4334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4336:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4338:	2204      	movs	r2, #4
    433a:	4082      	lsls	r2, r0
    433c:	4812      	ldr	r0, [pc, #72]	; (4388 <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    433e:	4913      	ldr	r1, [pc, #76]	; (438c <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    4340:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    4342:	400b      	ands	r3, r1
    4344:	421a      	tst	r2, r3
    4346:	d1fb      	bne.n	4340 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4348:	4b11      	ldr	r3, [pc, #68]	; (4390 <system_gclk_gen_get_hz+0x5c>)
    434a:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    434c:	4f0e      	ldr	r7, [pc, #56]	; (4388 <system_gclk_gen_get_hz+0x54>)
    434e:	3408      	adds	r4, #8
    4350:	00a4      	lsls	r4, r4, #2
    4352:	59e0      	ldr	r0, [r4, r7]
    4354:	0740      	lsls	r0, r0, #29
    4356:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    4358:	4b0e      	ldr	r3, [pc, #56]	; (4394 <system_gclk_gen_get_hz+0x60>)
    435a:	4798      	blx	r3
    435c:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    435e:	59e5      	ldr	r5, [r4, r7]
    4360:	04ed      	lsls	r5, r5, #19
    4362:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    4364:	59e4      	ldr	r4, [r4, r7]
    4366:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4368:	4b0b      	ldr	r3, [pc, #44]	; (4398 <system_gclk_gen_get_hz+0x64>)
    436a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    436c:	2d00      	cmp	r5, #0
    436e:	d107      	bne.n	4380 <system_gclk_gen_get_hz+0x4c>
    4370:	2c01      	cmp	r4, #1
    4372:	d907      	bls.n	4384 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    4374:	0021      	movs	r1, r4
    4376:	0030      	movs	r0, r6
    4378:	4b08      	ldr	r3, [pc, #32]	; (439c <system_gclk_gen_get_hz+0x68>)
    437a:	4798      	blx	r3
    437c:	0006      	movs	r6, r0
    437e:	e001      	b.n	4384 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    4380:	3401      	adds	r4, #1
    4382:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    4384:	0030      	movs	r0, r6
    4386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4388:	40001c00 	.word	0x40001c00
    438c:	000007fc 	.word	0x000007fc
    4390:	000040f5 	.word	0x000040f5
    4394:	00004165 	.word	0x00004165
    4398:	00004135 	.word	0x00004135
    439c:	000046e1 	.word	0x000046e1

000043a0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    43a0:	b510      	push	{r4, lr}
    43a2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    43a4:	4b09      	ldr	r3, [pc, #36]	; (43cc <system_gclk_chan_enable+0x2c>)
    43a6:	4798      	blx	r3
    43a8:	00a0      	lsls	r0, r4, #2
    43aa:	4b09      	ldr	r3, [pc, #36]	; (43d0 <system_gclk_chan_enable+0x30>)
    43ac:	469c      	mov	ip, r3
    43ae:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    43b0:	2280      	movs	r2, #128	; 0x80
    43b2:	5881      	ldr	r1, [r0, r2]
    43b4:	2340      	movs	r3, #64	; 0x40
    43b6:	430b      	orrs	r3, r1
    43b8:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    43ba:	2180      	movs	r1, #128	; 0x80
    43bc:	3a40      	subs	r2, #64	; 0x40
    43be:	5843      	ldr	r3, [r0, r1]
    43c0:	421a      	tst	r2, r3
    43c2:	d0fc      	beq.n	43be <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    43c4:	4b03      	ldr	r3, [pc, #12]	; (43d4 <system_gclk_chan_enable+0x34>)
    43c6:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    43c8:	bd10      	pop	{r4, pc}
    43ca:	46c0      	nop			; (mov r8, r8)
    43cc:	000040f5 	.word	0x000040f5
    43d0:	40001c00 	.word	0x40001c00
    43d4:	00004135 	.word	0x00004135

000043d8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    43d8:	b510      	push	{r4, lr}
    43da:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    43dc:	4b09      	ldr	r3, [pc, #36]	; (4404 <system_gclk_chan_disable+0x2c>)
    43de:	4798      	blx	r3
    43e0:	00a0      	lsls	r0, r4, #2
    43e2:	4b09      	ldr	r3, [pc, #36]	; (4408 <system_gclk_chan_disable+0x30>)
    43e4:	469c      	mov	ip, r3
    43e6:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    43e8:	2280      	movs	r2, #128	; 0x80
    43ea:	5883      	ldr	r3, [r0, r2]
    43ec:	2140      	movs	r1, #64	; 0x40
    43ee:	438b      	bics	r3, r1
    43f0:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    43f2:	3140      	adds	r1, #64	; 0x40
    43f4:	3a40      	subs	r2, #64	; 0x40
    43f6:	5843      	ldr	r3, [r0, r1]
    43f8:	421a      	tst	r2, r3
    43fa:	d1fc      	bne.n	43f6 <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    43fc:	4b03      	ldr	r3, [pc, #12]	; (440c <system_gclk_chan_disable+0x34>)
    43fe:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    4400:	bd10      	pop	{r4, pc}
    4402:	46c0      	nop			; (mov r8, r8)
    4404:	000040f5 	.word	0x000040f5
    4408:	40001c00 	.word	0x40001c00
    440c:	00004135 	.word	0x00004135

00004410 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    4410:	b570      	push	{r4, r5, r6, lr}
    4412:	0004      	movs	r4, r0
    4414:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    4416:	4b05      	ldr	r3, [pc, #20]	; (442c <system_gclk_chan_set_config+0x1c>)
    4418:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    441a:	782b      	ldrb	r3, [r5, #0]
    441c:	220f      	movs	r2, #15
    441e:	4013      	ands	r3, r2
    4420:	3420      	adds	r4, #32
    4422:	00a4      	lsls	r4, r4, #2
    4424:	4a02      	ldr	r2, [pc, #8]	; (4430 <system_gclk_chan_set_config+0x20>)
    4426:	50a3      	str	r3, [r4, r2]


}
    4428:	bd70      	pop	{r4, r5, r6, pc}
    442a:	46c0      	nop			; (mov r8, r8)
    442c:	000043d9 	.word	0x000043d9
    4430:	40001c00 	.word	0x40001c00

00004434 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    4434:	b510      	push	{r4, lr}
    4436:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4438:	4b06      	ldr	r3, [pc, #24]	; (4454 <system_gclk_chan_get_hz+0x20>)
    443a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    443c:	3420      	adds	r4, #32
    443e:	00a4      	lsls	r4, r4, #2
    4440:	4b05      	ldr	r3, [pc, #20]	; (4458 <system_gclk_chan_get_hz+0x24>)
    4442:	58e4      	ldr	r4, [r4, r3]
    4444:	0724      	lsls	r4, r4, #28
    4446:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4448:	4b04      	ldr	r3, [pc, #16]	; (445c <system_gclk_chan_get_hz+0x28>)
    444a:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    444c:	0020      	movs	r0, r4
    444e:	4b04      	ldr	r3, [pc, #16]	; (4460 <system_gclk_chan_get_hz+0x2c>)
    4450:	4798      	blx	r3
}
    4452:	bd10      	pop	{r4, pc}
    4454:	000040f5 	.word	0x000040f5
    4458:	40001c00 	.word	0x40001c00
    445c:	00004135 	.word	0x00004135
    4460:	00004335 	.word	0x00004335

00004464 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    4464:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    4466:	78d3      	ldrb	r3, [r2, #3]
    4468:	2b00      	cmp	r3, #0
    446a:	d11e      	bne.n	44aa <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    446c:	7813      	ldrb	r3, [r2, #0]
    446e:	2b80      	cmp	r3, #128	; 0x80
    4470:	d004      	beq.n	447c <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    4472:	061b      	lsls	r3, r3, #24
    4474:	2480      	movs	r4, #128	; 0x80
    4476:	0264      	lsls	r4, r4, #9
    4478:	4323      	orrs	r3, r4
    447a:	e000      	b.n	447e <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    447c:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    447e:	7854      	ldrb	r4, [r2, #1]
    4480:	2502      	movs	r5, #2
    4482:	43ac      	bics	r4, r5
    4484:	d10a      	bne.n	449c <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    4486:	7894      	ldrb	r4, [r2, #2]
    4488:	2c00      	cmp	r4, #0
    448a:	d103      	bne.n	4494 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    448c:	2480      	movs	r4, #128	; 0x80
    448e:	02a4      	lsls	r4, r4, #10
    4490:	4323      	orrs	r3, r4
    4492:	e002      	b.n	449a <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    4494:	24c0      	movs	r4, #192	; 0xc0
    4496:	02e4      	lsls	r4, r4, #11
    4498:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    449a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    449c:	7854      	ldrb	r4, [r2, #1]
    449e:	3c01      	subs	r4, #1
    44a0:	2c01      	cmp	r4, #1
    44a2:	d812      	bhi.n	44ca <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    44a4:	4c18      	ldr	r4, [pc, #96]	; (4508 <_system_pinmux_config+0xa4>)
    44a6:	4023      	ands	r3, r4
    44a8:	e00f      	b.n	44ca <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    44aa:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    44ac:	040b      	lsls	r3, r1, #16
    44ae:	0c1b      	lsrs	r3, r3, #16
    44b0:	24a0      	movs	r4, #160	; 0xa0
    44b2:	05e4      	lsls	r4, r4, #23
    44b4:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    44b6:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    44b8:	0c0b      	lsrs	r3, r1, #16
    44ba:	24d0      	movs	r4, #208	; 0xd0
    44bc:	0624      	lsls	r4, r4, #24
    44be:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    44c0:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    44c2:	78d3      	ldrb	r3, [r2, #3]
    44c4:	2b00      	cmp	r3, #0
    44c6:	d018      	beq.n	44fa <_system_pinmux_config+0x96>
    44c8:	e01c      	b.n	4504 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    44ca:	040c      	lsls	r4, r1, #16
    44cc:	0c24      	lsrs	r4, r4, #16
    44ce:	25a0      	movs	r5, #160	; 0xa0
    44d0:	05ed      	lsls	r5, r5, #23
    44d2:	432c      	orrs	r4, r5
    44d4:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    44d6:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    44d8:	0c0c      	lsrs	r4, r1, #16
    44da:	25d0      	movs	r5, #208	; 0xd0
    44dc:	062d      	lsls	r5, r5, #24
    44de:	432c      	orrs	r4, r5
    44e0:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    44e2:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    44e4:	78d4      	ldrb	r4, [r2, #3]
    44e6:	2c00      	cmp	r4, #0
    44e8:	d10c      	bne.n	4504 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    44ea:	035b      	lsls	r3, r3, #13
    44ec:	d505      	bpl.n	44fa <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    44ee:	7893      	ldrb	r3, [r2, #2]
    44f0:	2b01      	cmp	r3, #1
    44f2:	d101      	bne.n	44f8 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    44f4:	6181      	str	r1, [r0, #24]
    44f6:	e000      	b.n	44fa <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    44f8:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    44fa:	7853      	ldrb	r3, [r2, #1]
    44fc:	3b01      	subs	r3, #1
    44fe:	2b01      	cmp	r3, #1
    4500:	d800      	bhi.n	4504 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    4502:	6081      	str	r1, [r0, #8]
		}
	}
}
    4504:	bd30      	pop	{r4, r5, pc}
    4506:	46c0      	nop			; (mov r8, r8)
    4508:	fffbffff 	.word	0xfffbffff

0000450c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    450c:	b510      	push	{r4, lr}
    450e:	0003      	movs	r3, r0
    4510:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4512:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4514:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4516:	2900      	cmp	r1, #0
    4518:	d105      	bne.n	4526 <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    451a:	0958      	lsrs	r0, r3, #5
    451c:	01c0      	lsls	r0, r0, #7
    451e:	2182      	movs	r1, #130	; 0x82
    4520:	05c9      	lsls	r1, r1, #23
    4522:	468c      	mov	ip, r1
    4524:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    4526:	211f      	movs	r1, #31
    4528:	400b      	ands	r3, r1
    452a:	391e      	subs	r1, #30
    452c:	4099      	lsls	r1, r3
    452e:	4b01      	ldr	r3, [pc, #4]	; (4534 <system_pinmux_pin_set_config+0x28>)
    4530:	4798      	blx	r3
}
    4532:	bd10      	pop	{r4, pc}
    4534:	00004465 	.word	0x00004465

00004538 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    4538:	4770      	bx	lr
    453a:	46c0      	nop			; (mov r8, r8)

0000453c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    453c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    453e:	4b05      	ldr	r3, [pc, #20]	; (4554 <system_init+0x18>)
    4540:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    4542:	4b05      	ldr	r3, [pc, #20]	; (4558 <system_init+0x1c>)
    4544:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    4546:	4b05      	ldr	r3, [pc, #20]	; (455c <system_init+0x20>)
    4548:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    454a:	4b05      	ldr	r3, [pc, #20]	; (4560 <system_init+0x24>)
    454c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    454e:	4b05      	ldr	r3, [pc, #20]	; (4564 <system_init+0x28>)
    4550:	4798      	blx	r3
}
    4552:	bd10      	pop	{r4, pc}
    4554:	000041c1 	.word	0x000041c1
    4558:	000040f1 	.word	0x000040f1
    455c:	00004539 	.word	0x00004539
    4560:	000028d5 	.word	0x000028d5
    4564:	00004539 	.word	0x00004539

00004568 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    4568:	e7fe      	b.n	4568 <Dummy_Handler>
    456a:	46c0      	nop			; (mov r8, r8)

0000456c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    456c:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    456e:	4b1b      	ldr	r3, [pc, #108]	; (45dc <Reset_Handler+0x70>)
    4570:	4a1b      	ldr	r2, [pc, #108]	; (45e0 <Reset_Handler+0x74>)
    4572:	429a      	cmp	r2, r3
    4574:	d003      	beq.n	457e <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    4576:	4b1b      	ldr	r3, [pc, #108]	; (45e4 <Reset_Handler+0x78>)
    4578:	4a18      	ldr	r2, [pc, #96]	; (45dc <Reset_Handler+0x70>)
    457a:	429a      	cmp	r2, r3
    457c:	d304      	bcc.n	4588 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    457e:	4b1a      	ldr	r3, [pc, #104]	; (45e8 <Reset_Handler+0x7c>)
    4580:	4a1a      	ldr	r2, [pc, #104]	; (45ec <Reset_Handler+0x80>)
    4582:	429a      	cmp	r2, r3
    4584:	d310      	bcc.n	45a8 <Reset_Handler+0x3c>
    4586:	e01e      	b.n	45c6 <Reset_Handler+0x5a>
    4588:	4a19      	ldr	r2, [pc, #100]	; (45f0 <Reset_Handler+0x84>)
    458a:	4b16      	ldr	r3, [pc, #88]	; (45e4 <Reset_Handler+0x78>)
    458c:	3303      	adds	r3, #3
    458e:	1a9b      	subs	r3, r3, r2
    4590:	089b      	lsrs	r3, r3, #2
    4592:	3301      	adds	r3, #1
    4594:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    4596:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    4598:	4810      	ldr	r0, [pc, #64]	; (45dc <Reset_Handler+0x70>)
    459a:	4911      	ldr	r1, [pc, #68]	; (45e0 <Reset_Handler+0x74>)
    459c:	588c      	ldr	r4, [r1, r2]
    459e:	5084      	str	r4, [r0, r2]
    45a0:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    45a2:	429a      	cmp	r2, r3
    45a4:	d1fa      	bne.n	459c <Reset_Handler+0x30>
    45a6:	e7ea      	b.n	457e <Reset_Handler+0x12>
    45a8:	4a12      	ldr	r2, [pc, #72]	; (45f4 <Reset_Handler+0x88>)
    45aa:	4b0f      	ldr	r3, [pc, #60]	; (45e8 <Reset_Handler+0x7c>)
    45ac:	3303      	adds	r3, #3
    45ae:	1a9b      	subs	r3, r3, r2
    45b0:	089b      	lsrs	r3, r3, #2
    45b2:	3301      	adds	r3, #1
    45b4:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    45b6:	2200      	movs	r2, #0
                *pDest++ = 0;
    45b8:	480c      	ldr	r0, [pc, #48]	; (45ec <Reset_Handler+0x80>)
    45ba:	2100      	movs	r1, #0
    45bc:	1814      	adds	r4, r2, r0
    45be:	6021      	str	r1, [r4, #0]
    45c0:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    45c2:	429a      	cmp	r2, r3
    45c4:	d1fa      	bne.n	45bc <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    45c6:	4a0c      	ldr	r2, [pc, #48]	; (45f8 <Reset_Handler+0x8c>)
    45c8:	21ff      	movs	r1, #255	; 0xff
    45ca:	4b0c      	ldr	r3, [pc, #48]	; (45fc <Reset_Handler+0x90>)
    45cc:	438b      	bics	r3, r1
    45ce:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    45d0:	4b0b      	ldr	r3, [pc, #44]	; (4600 <Reset_Handler+0x94>)
    45d2:	4798      	blx	r3

        /* Branch to main function */
        main();
    45d4:	4b0b      	ldr	r3, [pc, #44]	; (4604 <Reset_Handler+0x98>)
    45d6:	4798      	blx	r3
    45d8:	e7fe      	b.n	45d8 <Reset_Handler+0x6c>
    45da:	46c0      	nop			; (mov r8, r8)
    45dc:	20000000 	.word	0x20000000
    45e0:	00005780 	.word	0x00005780
    45e4:	20000070 	.word	0x20000070
    45e8:	200003c8 	.word	0x200003c8
    45ec:	20000070 	.word	0x20000070
    45f0:	20000004 	.word	0x20000004
    45f4:	20000074 	.word	0x20000074
    45f8:	e000ed00 	.word	0xe000ed00
    45fc:	00000000 	.word	0x00000000
    4600:	00004a25 	.word	0x00004a25
    4604:	00004645 	.word	0x00004645

00004608 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    4608:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    460a:	4a06      	ldr	r2, [pc, #24]	; (4624 <_sbrk+0x1c>)
    460c:	6812      	ldr	r2, [r2, #0]
    460e:	2a00      	cmp	r2, #0
    4610:	d102      	bne.n	4618 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    4612:	4905      	ldr	r1, [pc, #20]	; (4628 <_sbrk+0x20>)
    4614:	4a03      	ldr	r2, [pc, #12]	; (4624 <_sbrk+0x1c>)
    4616:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    4618:	4a02      	ldr	r2, [pc, #8]	; (4624 <_sbrk+0x1c>)
    461a:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    461c:	18c3      	adds	r3, r0, r3
    461e:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    4620:	4770      	bx	lr
    4622:	46c0      	nop			; (mov r8, r8)
    4624:	2000011c 	.word	0x2000011c
    4628:	200023c8 	.word	0x200023c8

0000462c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    462c:	2001      	movs	r0, #1
    462e:	4240      	negs	r0, r0
    4630:	4770      	bx	lr
    4632:	46c0      	nop			; (mov r8, r8)

00004634 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    4634:	2380      	movs	r3, #128	; 0x80
    4636:	019b      	lsls	r3, r3, #6
    4638:	604b      	str	r3, [r1, #4]

	return 0;
}
    463a:	2000      	movs	r0, #0
    463c:	4770      	bx	lr
    463e:	46c0      	nop			; (mov r8, r8)

00004640 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    4640:	2000      	movs	r0, #0
    4642:	4770      	bx	lr

00004644 <main>:
#include "Source/power.h"
#include "Source/afe_wr.h"


int main (void)
{
    4644:	b510      	push	{r4, lr}
	system_init();
    4646:	4b16      	ldr	r3, [pc, #88]	; (46a0 <main+0x5c>)
    4648:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    464a:	4b16      	ldr	r3, [pc, #88]	; (46a4 <main+0x60>)
    464c:	4798      	blx	r3
	
	/* Initialize the USART */
	#ifdef OS_DEBUG
	/*  Init Usart */
	Configure_Usart();
    464e:	4b16      	ldr	r3, [pc, #88]	; (46a8 <main+0x64>)
    4650:	4798      	blx	r3
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    4652:	4b16      	ldr	r3, [pc, #88]	; (46ac <main+0x68>)
    4654:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    4656:	4b16      	ldr	r3, [pc, #88]	; (46b0 <main+0x6c>)
    4658:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    465a:	4b16      	ldr	r3, [pc, #88]	; (46b4 <main+0x70>)
    465c:	4798      	blx	r3
	
	/* 上电变量初始化 */
	PowerOn_Init();
    465e:	4b16      	ldr	r3, [pc, #88]	; (46b8 <main+0x74>)
    4660:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    4662:	2201      	movs	r2, #1
    4664:	4b15      	ldr	r3, [pc, #84]	; (46bc <main+0x78>)
    4666:	701a      	strb	r2, [r3, #0]
    4668:	f3bf 8f5f 	dmb	sy
    466c:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	/* 从EEPROM恢复各变量的值 */
	SYS_EEPROM_Init();
    466e:	4b14      	ldr	r3, [pc, #80]	; (46c0 <main+0x7c>)
    4670:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    4672:	4b14      	ldr	r3, [pc, #80]	; (46c4 <main+0x80>)
    4674:	881b      	ldrh	r3, [r3, #0]
    4676:	b29b      	uxth	r3, r3
    4678:	4a13      	ldr	r2, [pc, #76]	; (46c8 <main+0x84>)
    467a:	8013      	strh	r3, [r2, #0]
	
	/* 初始化AFE */
    AFE_Init();
    467c:	4b13      	ldr	r3, [pc, #76]	; (46cc <main+0x88>)
    467e:	4798      	blx	r3
	delay_ms(300);
    4680:	2096      	movs	r0, #150	; 0x96
    4682:	0040      	lsls	r0, r0, #1
    4684:	4b12      	ldr	r3, [pc, #72]	; (46d0 <main+0x8c>)
    4686:	4798      	blx	r3
	
    sleep_delay_cycle = 0;
    4688:	2200      	movs	r2, #0
    468a:	4b12      	ldr	r3, [pc, #72]	; (46d4 <main+0x90>)
    468c:	701a      	strb	r2, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          //低功耗模式 1关闭所有功能zzy20161101
    468e:	4a12      	ldr	r2, [pc, #72]	; (46d8 <main+0x94>)
    4690:	7853      	ldrb	r3, [r2, #1]
    4692:	2110      	movs	r1, #16
    4694:	438b      	bics	r3, r1
    4696:	7053      	strb	r3, [r2, #1]
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		AFE_Reg_Read();
    4698:	4c10      	ldr	r4, [pc, #64]	; (46dc <main+0x98>)
    469a:	47a0      	blx	r4
    469c:	e7fd      	b.n	469a <main+0x56>
    469e:	46c0      	nop			; (mov r8, r8)
    46a0:	0000453d 	.word	0x0000453d
    46a4:	00002749 	.word	0x00002749
    46a8:	00003ff1 	.word	0x00003ff1
    46ac:	00003f75 	.word	0x00003f75
    46b0:	00002271 	.word	0x00002271
    46b4:	00000ca5 	.word	0x00000ca5
    46b8:	00001269 	.word	0x00001269
    46bc:	20000008 	.word	0x20000008
    46c0:	00000f3d 	.word	0x00000f3d
    46c4:	20000342 	.word	0x20000342
    46c8:	20000314 	.word	0x20000314
    46cc:	000006d1 	.word	0x000006d1
    46d0:	000027b5 	.word	0x000027b5
    46d4:	20000350 	.word	0x20000350
    46d8:	200003a0 	.word	0x200003a0
    46dc:	0000095d 	.word	0x0000095d

000046e0 <__aeabi_uidiv>:
    46e0:	2200      	movs	r2, #0
    46e2:	0843      	lsrs	r3, r0, #1
    46e4:	428b      	cmp	r3, r1
    46e6:	d374      	bcc.n	47d2 <__aeabi_uidiv+0xf2>
    46e8:	0903      	lsrs	r3, r0, #4
    46ea:	428b      	cmp	r3, r1
    46ec:	d35f      	bcc.n	47ae <__aeabi_uidiv+0xce>
    46ee:	0a03      	lsrs	r3, r0, #8
    46f0:	428b      	cmp	r3, r1
    46f2:	d344      	bcc.n	477e <__aeabi_uidiv+0x9e>
    46f4:	0b03      	lsrs	r3, r0, #12
    46f6:	428b      	cmp	r3, r1
    46f8:	d328      	bcc.n	474c <__aeabi_uidiv+0x6c>
    46fa:	0c03      	lsrs	r3, r0, #16
    46fc:	428b      	cmp	r3, r1
    46fe:	d30d      	bcc.n	471c <__aeabi_uidiv+0x3c>
    4700:	22ff      	movs	r2, #255	; 0xff
    4702:	0209      	lsls	r1, r1, #8
    4704:	ba12      	rev	r2, r2
    4706:	0c03      	lsrs	r3, r0, #16
    4708:	428b      	cmp	r3, r1
    470a:	d302      	bcc.n	4712 <__aeabi_uidiv+0x32>
    470c:	1212      	asrs	r2, r2, #8
    470e:	0209      	lsls	r1, r1, #8
    4710:	d065      	beq.n	47de <__aeabi_uidiv+0xfe>
    4712:	0b03      	lsrs	r3, r0, #12
    4714:	428b      	cmp	r3, r1
    4716:	d319      	bcc.n	474c <__aeabi_uidiv+0x6c>
    4718:	e000      	b.n	471c <__aeabi_uidiv+0x3c>
    471a:	0a09      	lsrs	r1, r1, #8
    471c:	0bc3      	lsrs	r3, r0, #15
    471e:	428b      	cmp	r3, r1
    4720:	d301      	bcc.n	4726 <__aeabi_uidiv+0x46>
    4722:	03cb      	lsls	r3, r1, #15
    4724:	1ac0      	subs	r0, r0, r3
    4726:	4152      	adcs	r2, r2
    4728:	0b83      	lsrs	r3, r0, #14
    472a:	428b      	cmp	r3, r1
    472c:	d301      	bcc.n	4732 <__aeabi_uidiv+0x52>
    472e:	038b      	lsls	r3, r1, #14
    4730:	1ac0      	subs	r0, r0, r3
    4732:	4152      	adcs	r2, r2
    4734:	0b43      	lsrs	r3, r0, #13
    4736:	428b      	cmp	r3, r1
    4738:	d301      	bcc.n	473e <__aeabi_uidiv+0x5e>
    473a:	034b      	lsls	r3, r1, #13
    473c:	1ac0      	subs	r0, r0, r3
    473e:	4152      	adcs	r2, r2
    4740:	0b03      	lsrs	r3, r0, #12
    4742:	428b      	cmp	r3, r1
    4744:	d301      	bcc.n	474a <__aeabi_uidiv+0x6a>
    4746:	030b      	lsls	r3, r1, #12
    4748:	1ac0      	subs	r0, r0, r3
    474a:	4152      	adcs	r2, r2
    474c:	0ac3      	lsrs	r3, r0, #11
    474e:	428b      	cmp	r3, r1
    4750:	d301      	bcc.n	4756 <__aeabi_uidiv+0x76>
    4752:	02cb      	lsls	r3, r1, #11
    4754:	1ac0      	subs	r0, r0, r3
    4756:	4152      	adcs	r2, r2
    4758:	0a83      	lsrs	r3, r0, #10
    475a:	428b      	cmp	r3, r1
    475c:	d301      	bcc.n	4762 <__aeabi_uidiv+0x82>
    475e:	028b      	lsls	r3, r1, #10
    4760:	1ac0      	subs	r0, r0, r3
    4762:	4152      	adcs	r2, r2
    4764:	0a43      	lsrs	r3, r0, #9
    4766:	428b      	cmp	r3, r1
    4768:	d301      	bcc.n	476e <__aeabi_uidiv+0x8e>
    476a:	024b      	lsls	r3, r1, #9
    476c:	1ac0      	subs	r0, r0, r3
    476e:	4152      	adcs	r2, r2
    4770:	0a03      	lsrs	r3, r0, #8
    4772:	428b      	cmp	r3, r1
    4774:	d301      	bcc.n	477a <__aeabi_uidiv+0x9a>
    4776:	020b      	lsls	r3, r1, #8
    4778:	1ac0      	subs	r0, r0, r3
    477a:	4152      	adcs	r2, r2
    477c:	d2cd      	bcs.n	471a <__aeabi_uidiv+0x3a>
    477e:	09c3      	lsrs	r3, r0, #7
    4780:	428b      	cmp	r3, r1
    4782:	d301      	bcc.n	4788 <__aeabi_uidiv+0xa8>
    4784:	01cb      	lsls	r3, r1, #7
    4786:	1ac0      	subs	r0, r0, r3
    4788:	4152      	adcs	r2, r2
    478a:	0983      	lsrs	r3, r0, #6
    478c:	428b      	cmp	r3, r1
    478e:	d301      	bcc.n	4794 <__aeabi_uidiv+0xb4>
    4790:	018b      	lsls	r3, r1, #6
    4792:	1ac0      	subs	r0, r0, r3
    4794:	4152      	adcs	r2, r2
    4796:	0943      	lsrs	r3, r0, #5
    4798:	428b      	cmp	r3, r1
    479a:	d301      	bcc.n	47a0 <__aeabi_uidiv+0xc0>
    479c:	014b      	lsls	r3, r1, #5
    479e:	1ac0      	subs	r0, r0, r3
    47a0:	4152      	adcs	r2, r2
    47a2:	0903      	lsrs	r3, r0, #4
    47a4:	428b      	cmp	r3, r1
    47a6:	d301      	bcc.n	47ac <__aeabi_uidiv+0xcc>
    47a8:	010b      	lsls	r3, r1, #4
    47aa:	1ac0      	subs	r0, r0, r3
    47ac:	4152      	adcs	r2, r2
    47ae:	08c3      	lsrs	r3, r0, #3
    47b0:	428b      	cmp	r3, r1
    47b2:	d301      	bcc.n	47b8 <__aeabi_uidiv+0xd8>
    47b4:	00cb      	lsls	r3, r1, #3
    47b6:	1ac0      	subs	r0, r0, r3
    47b8:	4152      	adcs	r2, r2
    47ba:	0883      	lsrs	r3, r0, #2
    47bc:	428b      	cmp	r3, r1
    47be:	d301      	bcc.n	47c4 <__aeabi_uidiv+0xe4>
    47c0:	008b      	lsls	r3, r1, #2
    47c2:	1ac0      	subs	r0, r0, r3
    47c4:	4152      	adcs	r2, r2
    47c6:	0843      	lsrs	r3, r0, #1
    47c8:	428b      	cmp	r3, r1
    47ca:	d301      	bcc.n	47d0 <__aeabi_uidiv+0xf0>
    47cc:	004b      	lsls	r3, r1, #1
    47ce:	1ac0      	subs	r0, r0, r3
    47d0:	4152      	adcs	r2, r2
    47d2:	1a41      	subs	r1, r0, r1
    47d4:	d200      	bcs.n	47d8 <__aeabi_uidiv+0xf8>
    47d6:	4601      	mov	r1, r0
    47d8:	4152      	adcs	r2, r2
    47da:	4610      	mov	r0, r2
    47dc:	4770      	bx	lr
    47de:	e7ff      	b.n	47e0 <__aeabi_uidiv+0x100>
    47e0:	b501      	push	{r0, lr}
    47e2:	2000      	movs	r0, #0
    47e4:	f000 f8f0 	bl	49c8 <__aeabi_idiv0>
    47e8:	bd02      	pop	{r1, pc}
    47ea:	46c0      	nop			; (mov r8, r8)

000047ec <__aeabi_uidivmod>:
    47ec:	2900      	cmp	r1, #0
    47ee:	d0f7      	beq.n	47e0 <__aeabi_uidiv+0x100>
    47f0:	e776      	b.n	46e0 <__aeabi_uidiv>
    47f2:	4770      	bx	lr

000047f4 <__aeabi_idiv>:
    47f4:	4603      	mov	r3, r0
    47f6:	430b      	orrs	r3, r1
    47f8:	d47f      	bmi.n	48fa <__aeabi_idiv+0x106>
    47fa:	2200      	movs	r2, #0
    47fc:	0843      	lsrs	r3, r0, #1
    47fe:	428b      	cmp	r3, r1
    4800:	d374      	bcc.n	48ec <__aeabi_idiv+0xf8>
    4802:	0903      	lsrs	r3, r0, #4
    4804:	428b      	cmp	r3, r1
    4806:	d35f      	bcc.n	48c8 <__aeabi_idiv+0xd4>
    4808:	0a03      	lsrs	r3, r0, #8
    480a:	428b      	cmp	r3, r1
    480c:	d344      	bcc.n	4898 <__aeabi_idiv+0xa4>
    480e:	0b03      	lsrs	r3, r0, #12
    4810:	428b      	cmp	r3, r1
    4812:	d328      	bcc.n	4866 <__aeabi_idiv+0x72>
    4814:	0c03      	lsrs	r3, r0, #16
    4816:	428b      	cmp	r3, r1
    4818:	d30d      	bcc.n	4836 <__aeabi_idiv+0x42>
    481a:	22ff      	movs	r2, #255	; 0xff
    481c:	0209      	lsls	r1, r1, #8
    481e:	ba12      	rev	r2, r2
    4820:	0c03      	lsrs	r3, r0, #16
    4822:	428b      	cmp	r3, r1
    4824:	d302      	bcc.n	482c <__aeabi_idiv+0x38>
    4826:	1212      	asrs	r2, r2, #8
    4828:	0209      	lsls	r1, r1, #8
    482a:	d065      	beq.n	48f8 <__aeabi_idiv+0x104>
    482c:	0b03      	lsrs	r3, r0, #12
    482e:	428b      	cmp	r3, r1
    4830:	d319      	bcc.n	4866 <__aeabi_idiv+0x72>
    4832:	e000      	b.n	4836 <__aeabi_idiv+0x42>
    4834:	0a09      	lsrs	r1, r1, #8
    4836:	0bc3      	lsrs	r3, r0, #15
    4838:	428b      	cmp	r3, r1
    483a:	d301      	bcc.n	4840 <__aeabi_idiv+0x4c>
    483c:	03cb      	lsls	r3, r1, #15
    483e:	1ac0      	subs	r0, r0, r3
    4840:	4152      	adcs	r2, r2
    4842:	0b83      	lsrs	r3, r0, #14
    4844:	428b      	cmp	r3, r1
    4846:	d301      	bcc.n	484c <__aeabi_idiv+0x58>
    4848:	038b      	lsls	r3, r1, #14
    484a:	1ac0      	subs	r0, r0, r3
    484c:	4152      	adcs	r2, r2
    484e:	0b43      	lsrs	r3, r0, #13
    4850:	428b      	cmp	r3, r1
    4852:	d301      	bcc.n	4858 <__aeabi_idiv+0x64>
    4854:	034b      	lsls	r3, r1, #13
    4856:	1ac0      	subs	r0, r0, r3
    4858:	4152      	adcs	r2, r2
    485a:	0b03      	lsrs	r3, r0, #12
    485c:	428b      	cmp	r3, r1
    485e:	d301      	bcc.n	4864 <__aeabi_idiv+0x70>
    4860:	030b      	lsls	r3, r1, #12
    4862:	1ac0      	subs	r0, r0, r3
    4864:	4152      	adcs	r2, r2
    4866:	0ac3      	lsrs	r3, r0, #11
    4868:	428b      	cmp	r3, r1
    486a:	d301      	bcc.n	4870 <__aeabi_idiv+0x7c>
    486c:	02cb      	lsls	r3, r1, #11
    486e:	1ac0      	subs	r0, r0, r3
    4870:	4152      	adcs	r2, r2
    4872:	0a83      	lsrs	r3, r0, #10
    4874:	428b      	cmp	r3, r1
    4876:	d301      	bcc.n	487c <__aeabi_idiv+0x88>
    4878:	028b      	lsls	r3, r1, #10
    487a:	1ac0      	subs	r0, r0, r3
    487c:	4152      	adcs	r2, r2
    487e:	0a43      	lsrs	r3, r0, #9
    4880:	428b      	cmp	r3, r1
    4882:	d301      	bcc.n	4888 <__aeabi_idiv+0x94>
    4884:	024b      	lsls	r3, r1, #9
    4886:	1ac0      	subs	r0, r0, r3
    4888:	4152      	adcs	r2, r2
    488a:	0a03      	lsrs	r3, r0, #8
    488c:	428b      	cmp	r3, r1
    488e:	d301      	bcc.n	4894 <__aeabi_idiv+0xa0>
    4890:	020b      	lsls	r3, r1, #8
    4892:	1ac0      	subs	r0, r0, r3
    4894:	4152      	adcs	r2, r2
    4896:	d2cd      	bcs.n	4834 <__aeabi_idiv+0x40>
    4898:	09c3      	lsrs	r3, r0, #7
    489a:	428b      	cmp	r3, r1
    489c:	d301      	bcc.n	48a2 <__aeabi_idiv+0xae>
    489e:	01cb      	lsls	r3, r1, #7
    48a0:	1ac0      	subs	r0, r0, r3
    48a2:	4152      	adcs	r2, r2
    48a4:	0983      	lsrs	r3, r0, #6
    48a6:	428b      	cmp	r3, r1
    48a8:	d301      	bcc.n	48ae <__aeabi_idiv+0xba>
    48aa:	018b      	lsls	r3, r1, #6
    48ac:	1ac0      	subs	r0, r0, r3
    48ae:	4152      	adcs	r2, r2
    48b0:	0943      	lsrs	r3, r0, #5
    48b2:	428b      	cmp	r3, r1
    48b4:	d301      	bcc.n	48ba <__aeabi_idiv+0xc6>
    48b6:	014b      	lsls	r3, r1, #5
    48b8:	1ac0      	subs	r0, r0, r3
    48ba:	4152      	adcs	r2, r2
    48bc:	0903      	lsrs	r3, r0, #4
    48be:	428b      	cmp	r3, r1
    48c0:	d301      	bcc.n	48c6 <__aeabi_idiv+0xd2>
    48c2:	010b      	lsls	r3, r1, #4
    48c4:	1ac0      	subs	r0, r0, r3
    48c6:	4152      	adcs	r2, r2
    48c8:	08c3      	lsrs	r3, r0, #3
    48ca:	428b      	cmp	r3, r1
    48cc:	d301      	bcc.n	48d2 <__aeabi_idiv+0xde>
    48ce:	00cb      	lsls	r3, r1, #3
    48d0:	1ac0      	subs	r0, r0, r3
    48d2:	4152      	adcs	r2, r2
    48d4:	0883      	lsrs	r3, r0, #2
    48d6:	428b      	cmp	r3, r1
    48d8:	d301      	bcc.n	48de <__aeabi_idiv+0xea>
    48da:	008b      	lsls	r3, r1, #2
    48dc:	1ac0      	subs	r0, r0, r3
    48de:	4152      	adcs	r2, r2
    48e0:	0843      	lsrs	r3, r0, #1
    48e2:	428b      	cmp	r3, r1
    48e4:	d301      	bcc.n	48ea <__aeabi_idiv+0xf6>
    48e6:	004b      	lsls	r3, r1, #1
    48e8:	1ac0      	subs	r0, r0, r3
    48ea:	4152      	adcs	r2, r2
    48ec:	1a41      	subs	r1, r0, r1
    48ee:	d200      	bcs.n	48f2 <__aeabi_idiv+0xfe>
    48f0:	4601      	mov	r1, r0
    48f2:	4152      	adcs	r2, r2
    48f4:	4610      	mov	r0, r2
    48f6:	4770      	bx	lr
    48f8:	e05d      	b.n	49b6 <__aeabi_idiv+0x1c2>
    48fa:	0fca      	lsrs	r2, r1, #31
    48fc:	d000      	beq.n	4900 <__aeabi_idiv+0x10c>
    48fe:	4249      	negs	r1, r1
    4900:	1003      	asrs	r3, r0, #32
    4902:	d300      	bcc.n	4906 <__aeabi_idiv+0x112>
    4904:	4240      	negs	r0, r0
    4906:	4053      	eors	r3, r2
    4908:	2200      	movs	r2, #0
    490a:	469c      	mov	ip, r3
    490c:	0903      	lsrs	r3, r0, #4
    490e:	428b      	cmp	r3, r1
    4910:	d32d      	bcc.n	496e <__aeabi_idiv+0x17a>
    4912:	0a03      	lsrs	r3, r0, #8
    4914:	428b      	cmp	r3, r1
    4916:	d312      	bcc.n	493e <__aeabi_idiv+0x14a>
    4918:	22fc      	movs	r2, #252	; 0xfc
    491a:	0189      	lsls	r1, r1, #6
    491c:	ba12      	rev	r2, r2
    491e:	0a03      	lsrs	r3, r0, #8
    4920:	428b      	cmp	r3, r1
    4922:	d30c      	bcc.n	493e <__aeabi_idiv+0x14a>
    4924:	0189      	lsls	r1, r1, #6
    4926:	1192      	asrs	r2, r2, #6
    4928:	428b      	cmp	r3, r1
    492a:	d308      	bcc.n	493e <__aeabi_idiv+0x14a>
    492c:	0189      	lsls	r1, r1, #6
    492e:	1192      	asrs	r2, r2, #6
    4930:	428b      	cmp	r3, r1
    4932:	d304      	bcc.n	493e <__aeabi_idiv+0x14a>
    4934:	0189      	lsls	r1, r1, #6
    4936:	d03a      	beq.n	49ae <__aeabi_idiv+0x1ba>
    4938:	1192      	asrs	r2, r2, #6
    493a:	e000      	b.n	493e <__aeabi_idiv+0x14a>
    493c:	0989      	lsrs	r1, r1, #6
    493e:	09c3      	lsrs	r3, r0, #7
    4940:	428b      	cmp	r3, r1
    4942:	d301      	bcc.n	4948 <__aeabi_idiv+0x154>
    4944:	01cb      	lsls	r3, r1, #7
    4946:	1ac0      	subs	r0, r0, r3
    4948:	4152      	adcs	r2, r2
    494a:	0983      	lsrs	r3, r0, #6
    494c:	428b      	cmp	r3, r1
    494e:	d301      	bcc.n	4954 <__aeabi_idiv+0x160>
    4950:	018b      	lsls	r3, r1, #6
    4952:	1ac0      	subs	r0, r0, r3
    4954:	4152      	adcs	r2, r2
    4956:	0943      	lsrs	r3, r0, #5
    4958:	428b      	cmp	r3, r1
    495a:	d301      	bcc.n	4960 <__aeabi_idiv+0x16c>
    495c:	014b      	lsls	r3, r1, #5
    495e:	1ac0      	subs	r0, r0, r3
    4960:	4152      	adcs	r2, r2
    4962:	0903      	lsrs	r3, r0, #4
    4964:	428b      	cmp	r3, r1
    4966:	d301      	bcc.n	496c <__aeabi_idiv+0x178>
    4968:	010b      	lsls	r3, r1, #4
    496a:	1ac0      	subs	r0, r0, r3
    496c:	4152      	adcs	r2, r2
    496e:	08c3      	lsrs	r3, r0, #3
    4970:	428b      	cmp	r3, r1
    4972:	d301      	bcc.n	4978 <__aeabi_idiv+0x184>
    4974:	00cb      	lsls	r3, r1, #3
    4976:	1ac0      	subs	r0, r0, r3
    4978:	4152      	adcs	r2, r2
    497a:	0883      	lsrs	r3, r0, #2
    497c:	428b      	cmp	r3, r1
    497e:	d301      	bcc.n	4984 <__aeabi_idiv+0x190>
    4980:	008b      	lsls	r3, r1, #2
    4982:	1ac0      	subs	r0, r0, r3
    4984:	4152      	adcs	r2, r2
    4986:	d2d9      	bcs.n	493c <__aeabi_idiv+0x148>
    4988:	0843      	lsrs	r3, r0, #1
    498a:	428b      	cmp	r3, r1
    498c:	d301      	bcc.n	4992 <__aeabi_idiv+0x19e>
    498e:	004b      	lsls	r3, r1, #1
    4990:	1ac0      	subs	r0, r0, r3
    4992:	4152      	adcs	r2, r2
    4994:	1a41      	subs	r1, r0, r1
    4996:	d200      	bcs.n	499a <__aeabi_idiv+0x1a6>
    4998:	4601      	mov	r1, r0
    499a:	4663      	mov	r3, ip
    499c:	4152      	adcs	r2, r2
    499e:	105b      	asrs	r3, r3, #1
    49a0:	4610      	mov	r0, r2
    49a2:	d301      	bcc.n	49a8 <__aeabi_idiv+0x1b4>
    49a4:	4240      	negs	r0, r0
    49a6:	2b00      	cmp	r3, #0
    49a8:	d500      	bpl.n	49ac <__aeabi_idiv+0x1b8>
    49aa:	4249      	negs	r1, r1
    49ac:	4770      	bx	lr
    49ae:	4663      	mov	r3, ip
    49b0:	105b      	asrs	r3, r3, #1
    49b2:	d300      	bcc.n	49b6 <__aeabi_idiv+0x1c2>
    49b4:	4240      	negs	r0, r0
    49b6:	b501      	push	{r0, lr}
    49b8:	2000      	movs	r0, #0
    49ba:	f000 f805 	bl	49c8 <__aeabi_idiv0>
    49be:	bd02      	pop	{r1, pc}

000049c0 <__aeabi_idivmod>:
    49c0:	2900      	cmp	r1, #0
    49c2:	d0f8      	beq.n	49b6 <__aeabi_idiv+0x1c2>
    49c4:	e716      	b.n	47f4 <__aeabi_idiv>
    49c6:	4770      	bx	lr

000049c8 <__aeabi_idiv0>:
    49c8:	4770      	bx	lr
    49ca:	46c0      	nop			; (mov r8, r8)

000049cc <__aeabi_lmul>:
    49cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    49ce:	464f      	mov	r7, r9
    49d0:	4646      	mov	r6, r8
    49d2:	b4c0      	push	{r6, r7}
    49d4:	0416      	lsls	r6, r2, #16
    49d6:	0c36      	lsrs	r6, r6, #16
    49d8:	4699      	mov	r9, r3
    49da:	0033      	movs	r3, r6
    49dc:	0405      	lsls	r5, r0, #16
    49de:	0c2c      	lsrs	r4, r5, #16
    49e0:	0c07      	lsrs	r7, r0, #16
    49e2:	0c15      	lsrs	r5, r2, #16
    49e4:	4363      	muls	r3, r4
    49e6:	437e      	muls	r6, r7
    49e8:	436f      	muls	r7, r5
    49ea:	4365      	muls	r5, r4
    49ec:	0c1c      	lsrs	r4, r3, #16
    49ee:	19ad      	adds	r5, r5, r6
    49f0:	1964      	adds	r4, r4, r5
    49f2:	469c      	mov	ip, r3
    49f4:	42a6      	cmp	r6, r4
    49f6:	d903      	bls.n	4a00 <__aeabi_lmul+0x34>
    49f8:	2380      	movs	r3, #128	; 0x80
    49fa:	025b      	lsls	r3, r3, #9
    49fc:	4698      	mov	r8, r3
    49fe:	4447      	add	r7, r8
    4a00:	4663      	mov	r3, ip
    4a02:	0c25      	lsrs	r5, r4, #16
    4a04:	19ef      	adds	r7, r5, r7
    4a06:	041d      	lsls	r5, r3, #16
    4a08:	464b      	mov	r3, r9
    4a0a:	434a      	muls	r2, r1
    4a0c:	4343      	muls	r3, r0
    4a0e:	0c2d      	lsrs	r5, r5, #16
    4a10:	0424      	lsls	r4, r4, #16
    4a12:	1964      	adds	r4, r4, r5
    4a14:	1899      	adds	r1, r3, r2
    4a16:	19c9      	adds	r1, r1, r7
    4a18:	0020      	movs	r0, r4
    4a1a:	bc0c      	pop	{r2, r3}
    4a1c:	4690      	mov	r8, r2
    4a1e:	4699      	mov	r9, r3
    4a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a22:	46c0      	nop			; (mov r8, r8)

00004a24 <__libc_init_array>:
    4a24:	4b0e      	ldr	r3, [pc, #56]	; (4a60 <__libc_init_array+0x3c>)
    4a26:	b570      	push	{r4, r5, r6, lr}
    4a28:	2500      	movs	r5, #0
    4a2a:	001e      	movs	r6, r3
    4a2c:	4c0d      	ldr	r4, [pc, #52]	; (4a64 <__libc_init_array+0x40>)
    4a2e:	1ae4      	subs	r4, r4, r3
    4a30:	10a4      	asrs	r4, r4, #2
    4a32:	42a5      	cmp	r5, r4
    4a34:	d004      	beq.n	4a40 <__libc_init_array+0x1c>
    4a36:	00ab      	lsls	r3, r5, #2
    4a38:	58f3      	ldr	r3, [r6, r3]
    4a3a:	4798      	blx	r3
    4a3c:	3501      	adds	r5, #1
    4a3e:	e7f8      	b.n	4a32 <__libc_init_array+0xe>
    4a40:	f000 fe8e 	bl	5760 <_init>
    4a44:	4b08      	ldr	r3, [pc, #32]	; (4a68 <__libc_init_array+0x44>)
    4a46:	2500      	movs	r5, #0
    4a48:	001e      	movs	r6, r3
    4a4a:	4c08      	ldr	r4, [pc, #32]	; (4a6c <__libc_init_array+0x48>)
    4a4c:	1ae4      	subs	r4, r4, r3
    4a4e:	10a4      	asrs	r4, r4, #2
    4a50:	42a5      	cmp	r5, r4
    4a52:	d004      	beq.n	4a5e <__libc_init_array+0x3a>
    4a54:	00ab      	lsls	r3, r5, #2
    4a56:	58f3      	ldr	r3, [r6, r3]
    4a58:	4798      	blx	r3
    4a5a:	3501      	adds	r5, #1
    4a5c:	e7f8      	b.n	4a50 <__libc_init_array+0x2c>
    4a5e:	bd70      	pop	{r4, r5, r6, pc}
    4a60:	0000576c 	.word	0x0000576c
    4a64:	0000576c 	.word	0x0000576c
    4a68:	0000576c 	.word	0x0000576c
    4a6c:	00005770 	.word	0x00005770

00004a70 <memcpy>:
    4a70:	2300      	movs	r3, #0
    4a72:	b510      	push	{r4, lr}
    4a74:	429a      	cmp	r2, r3
    4a76:	d003      	beq.n	4a80 <memcpy+0x10>
    4a78:	5ccc      	ldrb	r4, [r1, r3]
    4a7a:	54c4      	strb	r4, [r0, r3]
    4a7c:	3301      	adds	r3, #1
    4a7e:	e7f9      	b.n	4a74 <memcpy+0x4>
    4a80:	bd10      	pop	{r4, pc}

00004a82 <memset>:
    4a82:	0003      	movs	r3, r0
    4a84:	1882      	adds	r2, r0, r2
    4a86:	4293      	cmp	r3, r2
    4a88:	d002      	beq.n	4a90 <memset+0xe>
    4a8a:	7019      	strb	r1, [r3, #0]
    4a8c:	3301      	adds	r3, #1
    4a8e:	e7fa      	b.n	4a86 <memset+0x4>
    4a90:	4770      	bx	lr

00004a92 <setbuf>:
    4a92:	424a      	negs	r2, r1
    4a94:	414a      	adcs	r2, r1
    4a96:	2380      	movs	r3, #128	; 0x80
    4a98:	b510      	push	{r4, lr}
    4a9a:	0052      	lsls	r2, r2, #1
    4a9c:	00db      	lsls	r3, r3, #3
    4a9e:	f000 f801 	bl	4aa4 <setvbuf>
    4aa2:	bd10      	pop	{r4, pc}

00004aa4 <setvbuf>:
    4aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4aa6:	001d      	movs	r5, r3
    4aa8:	4b51      	ldr	r3, [pc, #324]	; (4bf0 <setvbuf+0x14c>)
    4aaa:	b085      	sub	sp, #20
    4aac:	681e      	ldr	r6, [r3, #0]
    4aae:	0004      	movs	r4, r0
    4ab0:	000f      	movs	r7, r1
    4ab2:	9200      	str	r2, [sp, #0]
    4ab4:	2e00      	cmp	r6, #0
    4ab6:	d005      	beq.n	4ac4 <setvbuf+0x20>
    4ab8:	69b3      	ldr	r3, [r6, #24]
    4aba:	2b00      	cmp	r3, #0
    4abc:	d102      	bne.n	4ac4 <setvbuf+0x20>
    4abe:	0030      	movs	r0, r6
    4ac0:	f000 f994 	bl	4dec <__sinit>
    4ac4:	4b4b      	ldr	r3, [pc, #300]	; (4bf4 <setvbuf+0x150>)
    4ac6:	429c      	cmp	r4, r3
    4ac8:	d101      	bne.n	4ace <setvbuf+0x2a>
    4aca:	6874      	ldr	r4, [r6, #4]
    4acc:	e008      	b.n	4ae0 <setvbuf+0x3c>
    4ace:	4b4a      	ldr	r3, [pc, #296]	; (4bf8 <setvbuf+0x154>)
    4ad0:	429c      	cmp	r4, r3
    4ad2:	d101      	bne.n	4ad8 <setvbuf+0x34>
    4ad4:	68b4      	ldr	r4, [r6, #8]
    4ad6:	e003      	b.n	4ae0 <setvbuf+0x3c>
    4ad8:	4b48      	ldr	r3, [pc, #288]	; (4bfc <setvbuf+0x158>)
    4ada:	429c      	cmp	r4, r3
    4adc:	d100      	bne.n	4ae0 <setvbuf+0x3c>
    4ade:	68f4      	ldr	r4, [r6, #12]
    4ae0:	9b00      	ldr	r3, [sp, #0]
    4ae2:	2b02      	cmp	r3, #2
    4ae4:	d005      	beq.n	4af2 <setvbuf+0x4e>
    4ae6:	2b01      	cmp	r3, #1
    4ae8:	d900      	bls.n	4aec <setvbuf+0x48>
    4aea:	e07c      	b.n	4be6 <setvbuf+0x142>
    4aec:	2d00      	cmp	r5, #0
    4aee:	da00      	bge.n	4af2 <setvbuf+0x4e>
    4af0:	e079      	b.n	4be6 <setvbuf+0x142>
    4af2:	0021      	movs	r1, r4
    4af4:	0030      	movs	r0, r6
    4af6:	f000 f90b 	bl	4d10 <_fflush_r>
    4afa:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4afc:	2900      	cmp	r1, #0
    4afe:	d008      	beq.n	4b12 <setvbuf+0x6e>
    4b00:	0023      	movs	r3, r4
    4b02:	3344      	adds	r3, #68	; 0x44
    4b04:	4299      	cmp	r1, r3
    4b06:	d002      	beq.n	4b0e <setvbuf+0x6a>
    4b08:	0030      	movs	r0, r6
    4b0a:	f000 fa33 	bl	4f74 <_free_r>
    4b0e:	2300      	movs	r3, #0
    4b10:	6363      	str	r3, [r4, #52]	; 0x34
    4b12:	2300      	movs	r3, #0
    4b14:	61a3      	str	r3, [r4, #24]
    4b16:	6063      	str	r3, [r4, #4]
    4b18:	89a3      	ldrh	r3, [r4, #12]
    4b1a:	061b      	lsls	r3, r3, #24
    4b1c:	d503      	bpl.n	4b26 <setvbuf+0x82>
    4b1e:	6921      	ldr	r1, [r4, #16]
    4b20:	0030      	movs	r0, r6
    4b22:	f000 fa27 	bl	4f74 <_free_r>
    4b26:	89a2      	ldrh	r2, [r4, #12]
    4b28:	4b35      	ldr	r3, [pc, #212]	; (4c00 <setvbuf+0x15c>)
    4b2a:	4013      	ands	r3, r2
    4b2c:	81a3      	strh	r3, [r4, #12]
    4b2e:	9b00      	ldr	r3, [sp, #0]
    4b30:	2b02      	cmp	r3, #2
    4b32:	d021      	beq.n	4b78 <setvbuf+0xd4>
    4b34:	ab03      	add	r3, sp, #12
    4b36:	aa02      	add	r2, sp, #8
    4b38:	0021      	movs	r1, r4
    4b3a:	0030      	movs	r0, r6
    4b3c:	f000 f9ea 	bl	4f14 <__swhatbuf_r>
    4b40:	89a3      	ldrh	r3, [r4, #12]
    4b42:	4318      	orrs	r0, r3
    4b44:	81a0      	strh	r0, [r4, #12]
    4b46:	2d00      	cmp	r5, #0
    4b48:	d101      	bne.n	4b4e <setvbuf+0xaa>
    4b4a:	9d02      	ldr	r5, [sp, #8]
    4b4c:	e001      	b.n	4b52 <setvbuf+0xae>
    4b4e:	2f00      	cmp	r7, #0
    4b50:	d125      	bne.n	4b9e <setvbuf+0xfa>
    4b52:	0028      	movs	r0, r5
    4b54:	f000 fa04 	bl	4f60 <malloc>
    4b58:	9501      	str	r5, [sp, #4]
    4b5a:	1e07      	subs	r7, r0, #0
    4b5c:	d11a      	bne.n	4b94 <setvbuf+0xf0>
    4b5e:	9b02      	ldr	r3, [sp, #8]
    4b60:	9301      	str	r3, [sp, #4]
    4b62:	42ab      	cmp	r3, r5
    4b64:	d102      	bne.n	4b6c <setvbuf+0xc8>
    4b66:	2001      	movs	r0, #1
    4b68:	4240      	negs	r0, r0
    4b6a:	e006      	b.n	4b7a <setvbuf+0xd6>
    4b6c:	9801      	ldr	r0, [sp, #4]
    4b6e:	f000 f9f7 	bl	4f60 <malloc>
    4b72:	1e07      	subs	r7, r0, #0
    4b74:	d10e      	bne.n	4b94 <setvbuf+0xf0>
    4b76:	e7f6      	b.n	4b66 <setvbuf+0xc2>
    4b78:	2000      	movs	r0, #0
    4b7a:	2202      	movs	r2, #2
    4b7c:	89a3      	ldrh	r3, [r4, #12]
    4b7e:	4313      	orrs	r3, r2
    4b80:	81a3      	strh	r3, [r4, #12]
    4b82:	2300      	movs	r3, #0
    4b84:	60a3      	str	r3, [r4, #8]
    4b86:	0023      	movs	r3, r4
    4b88:	3347      	adds	r3, #71	; 0x47
    4b8a:	6023      	str	r3, [r4, #0]
    4b8c:	6123      	str	r3, [r4, #16]
    4b8e:	2301      	movs	r3, #1
    4b90:	6163      	str	r3, [r4, #20]
    4b92:	e02a      	b.n	4bea <setvbuf+0x146>
    4b94:	2280      	movs	r2, #128	; 0x80
    4b96:	89a3      	ldrh	r3, [r4, #12]
    4b98:	9d01      	ldr	r5, [sp, #4]
    4b9a:	4313      	orrs	r3, r2
    4b9c:	81a3      	strh	r3, [r4, #12]
    4b9e:	69b3      	ldr	r3, [r6, #24]
    4ba0:	2b00      	cmp	r3, #0
    4ba2:	d102      	bne.n	4baa <setvbuf+0x106>
    4ba4:	0030      	movs	r0, r6
    4ba6:	f000 f921 	bl	4dec <__sinit>
    4baa:	9b00      	ldr	r3, [sp, #0]
    4bac:	2b01      	cmp	r3, #1
    4bae:	d103      	bne.n	4bb8 <setvbuf+0x114>
    4bb0:	89a3      	ldrh	r3, [r4, #12]
    4bb2:	9a00      	ldr	r2, [sp, #0]
    4bb4:	431a      	orrs	r2, r3
    4bb6:	81a2      	strh	r2, [r4, #12]
    4bb8:	2308      	movs	r3, #8
    4bba:	89a2      	ldrh	r2, [r4, #12]
    4bbc:	6027      	str	r7, [r4, #0]
    4bbe:	4013      	ands	r3, r2
    4bc0:	6127      	str	r7, [r4, #16]
    4bc2:	6165      	str	r5, [r4, #20]
    4bc4:	1e18      	subs	r0, r3, #0
    4bc6:	d00c      	beq.n	4be2 <setvbuf+0x13e>
    4bc8:	2301      	movs	r3, #1
    4bca:	401a      	ands	r2, r3
    4bcc:	2300      	movs	r3, #0
    4bce:	1e10      	subs	r0, r2, #0
    4bd0:	4298      	cmp	r0, r3
    4bd2:	d004      	beq.n	4bde <setvbuf+0x13a>
    4bd4:	426d      	negs	r5, r5
    4bd6:	60a3      	str	r3, [r4, #8]
    4bd8:	61a5      	str	r5, [r4, #24]
    4bda:	0018      	movs	r0, r3
    4bdc:	e005      	b.n	4bea <setvbuf+0x146>
    4bde:	60a5      	str	r5, [r4, #8]
    4be0:	e003      	b.n	4bea <setvbuf+0x146>
    4be2:	60a3      	str	r3, [r4, #8]
    4be4:	e001      	b.n	4bea <setvbuf+0x146>
    4be6:	2001      	movs	r0, #1
    4be8:	4240      	negs	r0, r0
    4bea:	b005      	add	sp, #20
    4bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4bee:	46c0      	nop			; (mov r8, r8)
    4bf0:	2000006c 	.word	0x2000006c
    4bf4:	00005700 	.word	0x00005700
    4bf8:	00005720 	.word	0x00005720
    4bfc:	00005740 	.word	0x00005740
    4c00:	fffff35c 	.word	0xfffff35c

00004c04 <__sflush_r>:
    4c04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4c06:	898a      	ldrh	r2, [r1, #12]
    4c08:	0005      	movs	r5, r0
    4c0a:	000c      	movs	r4, r1
    4c0c:	0713      	lsls	r3, r2, #28
    4c0e:	d45a      	bmi.n	4cc6 <__sflush_r+0xc2>
    4c10:	684b      	ldr	r3, [r1, #4]
    4c12:	2b00      	cmp	r3, #0
    4c14:	dc02      	bgt.n	4c1c <__sflush_r+0x18>
    4c16:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    4c18:	2b00      	cmp	r3, #0
    4c1a:	dd19      	ble.n	4c50 <__sflush_r+0x4c>
    4c1c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4c1e:	2f00      	cmp	r7, #0
    4c20:	d016      	beq.n	4c50 <__sflush_r+0x4c>
    4c22:	2300      	movs	r3, #0
    4c24:	682e      	ldr	r6, [r5, #0]
    4c26:	602b      	str	r3, [r5, #0]
    4c28:	2380      	movs	r3, #128	; 0x80
    4c2a:	015b      	lsls	r3, r3, #5
    4c2c:	401a      	ands	r2, r3
    4c2e:	d001      	beq.n	4c34 <__sflush_r+0x30>
    4c30:	6d60      	ldr	r0, [r4, #84]	; 0x54
    4c32:	e014      	b.n	4c5e <__sflush_r+0x5a>
    4c34:	2301      	movs	r3, #1
    4c36:	6a21      	ldr	r1, [r4, #32]
    4c38:	0028      	movs	r0, r5
    4c3a:	47b8      	blx	r7
    4c3c:	1c43      	adds	r3, r0, #1
    4c3e:	d10e      	bne.n	4c5e <__sflush_r+0x5a>
    4c40:	682b      	ldr	r3, [r5, #0]
    4c42:	2b00      	cmp	r3, #0
    4c44:	d00b      	beq.n	4c5e <__sflush_r+0x5a>
    4c46:	2b1d      	cmp	r3, #29
    4c48:	d001      	beq.n	4c4e <__sflush_r+0x4a>
    4c4a:	2b16      	cmp	r3, #22
    4c4c:	d102      	bne.n	4c54 <__sflush_r+0x50>
    4c4e:	602e      	str	r6, [r5, #0]
    4c50:	2000      	movs	r0, #0
    4c52:	e05a      	b.n	4d0a <__sflush_r+0x106>
    4c54:	2240      	movs	r2, #64	; 0x40
    4c56:	89a3      	ldrh	r3, [r4, #12]
    4c58:	4313      	orrs	r3, r2
    4c5a:	81a3      	strh	r3, [r4, #12]
    4c5c:	e055      	b.n	4d0a <__sflush_r+0x106>
    4c5e:	89a3      	ldrh	r3, [r4, #12]
    4c60:	075b      	lsls	r3, r3, #29
    4c62:	d506      	bpl.n	4c72 <__sflush_r+0x6e>
    4c64:	6863      	ldr	r3, [r4, #4]
    4c66:	1ac0      	subs	r0, r0, r3
    4c68:	6b63      	ldr	r3, [r4, #52]	; 0x34
    4c6a:	2b00      	cmp	r3, #0
    4c6c:	d001      	beq.n	4c72 <__sflush_r+0x6e>
    4c6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4c70:	1ac0      	subs	r0, r0, r3
    4c72:	2300      	movs	r3, #0
    4c74:	0002      	movs	r2, r0
    4c76:	6a21      	ldr	r1, [r4, #32]
    4c78:	0028      	movs	r0, r5
    4c7a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4c7c:	47b8      	blx	r7
    4c7e:	89a3      	ldrh	r3, [r4, #12]
    4c80:	1c42      	adds	r2, r0, #1
    4c82:	d106      	bne.n	4c92 <__sflush_r+0x8e>
    4c84:	6829      	ldr	r1, [r5, #0]
    4c86:	291d      	cmp	r1, #29
    4c88:	d83a      	bhi.n	4d00 <__sflush_r+0xfc>
    4c8a:	4a20      	ldr	r2, [pc, #128]	; (4d0c <__sflush_r+0x108>)
    4c8c:	40ca      	lsrs	r2, r1
    4c8e:	07d2      	lsls	r2, r2, #31
    4c90:	d536      	bpl.n	4d00 <__sflush_r+0xfc>
    4c92:	2200      	movs	r2, #0
    4c94:	6062      	str	r2, [r4, #4]
    4c96:	6922      	ldr	r2, [r4, #16]
    4c98:	6022      	str	r2, [r4, #0]
    4c9a:	04db      	lsls	r3, r3, #19
    4c9c:	d505      	bpl.n	4caa <__sflush_r+0xa6>
    4c9e:	1c43      	adds	r3, r0, #1
    4ca0:	d102      	bne.n	4ca8 <__sflush_r+0xa4>
    4ca2:	682b      	ldr	r3, [r5, #0]
    4ca4:	2b00      	cmp	r3, #0
    4ca6:	d100      	bne.n	4caa <__sflush_r+0xa6>
    4ca8:	6560      	str	r0, [r4, #84]	; 0x54
    4caa:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4cac:	602e      	str	r6, [r5, #0]
    4cae:	2900      	cmp	r1, #0
    4cb0:	d0ce      	beq.n	4c50 <__sflush_r+0x4c>
    4cb2:	0023      	movs	r3, r4
    4cb4:	3344      	adds	r3, #68	; 0x44
    4cb6:	4299      	cmp	r1, r3
    4cb8:	d002      	beq.n	4cc0 <__sflush_r+0xbc>
    4cba:	0028      	movs	r0, r5
    4cbc:	f000 f95a 	bl	4f74 <_free_r>
    4cc0:	2000      	movs	r0, #0
    4cc2:	6360      	str	r0, [r4, #52]	; 0x34
    4cc4:	e021      	b.n	4d0a <__sflush_r+0x106>
    4cc6:	690f      	ldr	r7, [r1, #16]
    4cc8:	2f00      	cmp	r7, #0
    4cca:	d0c1      	beq.n	4c50 <__sflush_r+0x4c>
    4ccc:	680b      	ldr	r3, [r1, #0]
    4cce:	600f      	str	r7, [r1, #0]
    4cd0:	1bdb      	subs	r3, r3, r7
    4cd2:	9301      	str	r3, [sp, #4]
    4cd4:	2300      	movs	r3, #0
    4cd6:	0792      	lsls	r2, r2, #30
    4cd8:	d100      	bne.n	4cdc <__sflush_r+0xd8>
    4cda:	694b      	ldr	r3, [r1, #20]
    4cdc:	60a3      	str	r3, [r4, #8]
    4cde:	e003      	b.n	4ce8 <__sflush_r+0xe4>
    4ce0:	9b01      	ldr	r3, [sp, #4]
    4ce2:	183f      	adds	r7, r7, r0
    4ce4:	1a1b      	subs	r3, r3, r0
    4ce6:	9301      	str	r3, [sp, #4]
    4ce8:	9b01      	ldr	r3, [sp, #4]
    4cea:	2b00      	cmp	r3, #0
    4cec:	ddb0      	ble.n	4c50 <__sflush_r+0x4c>
    4cee:	9b01      	ldr	r3, [sp, #4]
    4cf0:	003a      	movs	r2, r7
    4cf2:	6a21      	ldr	r1, [r4, #32]
    4cf4:	0028      	movs	r0, r5
    4cf6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    4cf8:	47b0      	blx	r6
    4cfa:	2800      	cmp	r0, #0
    4cfc:	dcf0      	bgt.n	4ce0 <__sflush_r+0xdc>
    4cfe:	89a3      	ldrh	r3, [r4, #12]
    4d00:	2240      	movs	r2, #64	; 0x40
    4d02:	2001      	movs	r0, #1
    4d04:	4313      	orrs	r3, r2
    4d06:	81a3      	strh	r3, [r4, #12]
    4d08:	4240      	negs	r0, r0
    4d0a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4d0c:	20400001 	.word	0x20400001

00004d10 <_fflush_r>:
    4d10:	690b      	ldr	r3, [r1, #16]
    4d12:	b570      	push	{r4, r5, r6, lr}
    4d14:	0005      	movs	r5, r0
    4d16:	000c      	movs	r4, r1
    4d18:	2b00      	cmp	r3, #0
    4d1a:	d101      	bne.n	4d20 <_fflush_r+0x10>
    4d1c:	2000      	movs	r0, #0
    4d1e:	e01c      	b.n	4d5a <_fflush_r+0x4a>
    4d20:	2800      	cmp	r0, #0
    4d22:	d004      	beq.n	4d2e <_fflush_r+0x1e>
    4d24:	6983      	ldr	r3, [r0, #24]
    4d26:	2b00      	cmp	r3, #0
    4d28:	d101      	bne.n	4d2e <_fflush_r+0x1e>
    4d2a:	f000 f85f 	bl	4dec <__sinit>
    4d2e:	4b0b      	ldr	r3, [pc, #44]	; (4d5c <_fflush_r+0x4c>)
    4d30:	429c      	cmp	r4, r3
    4d32:	d101      	bne.n	4d38 <_fflush_r+0x28>
    4d34:	686c      	ldr	r4, [r5, #4]
    4d36:	e008      	b.n	4d4a <_fflush_r+0x3a>
    4d38:	4b09      	ldr	r3, [pc, #36]	; (4d60 <_fflush_r+0x50>)
    4d3a:	429c      	cmp	r4, r3
    4d3c:	d101      	bne.n	4d42 <_fflush_r+0x32>
    4d3e:	68ac      	ldr	r4, [r5, #8]
    4d40:	e003      	b.n	4d4a <_fflush_r+0x3a>
    4d42:	4b08      	ldr	r3, [pc, #32]	; (4d64 <_fflush_r+0x54>)
    4d44:	429c      	cmp	r4, r3
    4d46:	d100      	bne.n	4d4a <_fflush_r+0x3a>
    4d48:	68ec      	ldr	r4, [r5, #12]
    4d4a:	220c      	movs	r2, #12
    4d4c:	5ea3      	ldrsh	r3, [r4, r2]
    4d4e:	2b00      	cmp	r3, #0
    4d50:	d0e4      	beq.n	4d1c <_fflush_r+0xc>
    4d52:	0021      	movs	r1, r4
    4d54:	0028      	movs	r0, r5
    4d56:	f7ff ff55 	bl	4c04 <__sflush_r>
    4d5a:	bd70      	pop	{r4, r5, r6, pc}
    4d5c:	00005700 	.word	0x00005700
    4d60:	00005720 	.word	0x00005720
    4d64:	00005740 	.word	0x00005740

00004d68 <_cleanup_r>:
    4d68:	b510      	push	{r4, lr}
    4d6a:	4902      	ldr	r1, [pc, #8]	; (4d74 <_cleanup_r+0xc>)
    4d6c:	f000 f8b0 	bl	4ed0 <_fwalk_reent>
    4d70:	bd10      	pop	{r4, pc}
    4d72:	46c0      	nop			; (mov r8, r8)
    4d74:	00004d11 	.word	0x00004d11

00004d78 <std.isra.0>:
    4d78:	2300      	movs	r3, #0
    4d7a:	b510      	push	{r4, lr}
    4d7c:	0004      	movs	r4, r0
    4d7e:	6003      	str	r3, [r0, #0]
    4d80:	6043      	str	r3, [r0, #4]
    4d82:	6083      	str	r3, [r0, #8]
    4d84:	8181      	strh	r1, [r0, #12]
    4d86:	6643      	str	r3, [r0, #100]	; 0x64
    4d88:	81c2      	strh	r2, [r0, #14]
    4d8a:	6103      	str	r3, [r0, #16]
    4d8c:	6143      	str	r3, [r0, #20]
    4d8e:	6183      	str	r3, [r0, #24]
    4d90:	0019      	movs	r1, r3
    4d92:	2208      	movs	r2, #8
    4d94:	305c      	adds	r0, #92	; 0x5c
    4d96:	f7ff fe74 	bl	4a82 <memset>
    4d9a:	4b05      	ldr	r3, [pc, #20]	; (4db0 <std.isra.0+0x38>)
    4d9c:	6224      	str	r4, [r4, #32]
    4d9e:	6263      	str	r3, [r4, #36]	; 0x24
    4da0:	4b04      	ldr	r3, [pc, #16]	; (4db4 <std.isra.0+0x3c>)
    4da2:	62a3      	str	r3, [r4, #40]	; 0x28
    4da4:	4b04      	ldr	r3, [pc, #16]	; (4db8 <std.isra.0+0x40>)
    4da6:	62e3      	str	r3, [r4, #44]	; 0x2c
    4da8:	4b04      	ldr	r3, [pc, #16]	; (4dbc <std.isra.0+0x44>)
    4daa:	6323      	str	r3, [r4, #48]	; 0x30
    4dac:	bd10      	pop	{r4, pc}
    4dae:	46c0      	nop			; (mov r8, r8)
    4db0:	000050d1 	.word	0x000050d1
    4db4:	000050f9 	.word	0x000050f9
    4db8:	00005131 	.word	0x00005131
    4dbc:	0000515d 	.word	0x0000515d

00004dc0 <__sfmoreglue>:
    4dc0:	b570      	push	{r4, r5, r6, lr}
    4dc2:	2568      	movs	r5, #104	; 0x68
    4dc4:	1e4b      	subs	r3, r1, #1
    4dc6:	435d      	muls	r5, r3
    4dc8:	000e      	movs	r6, r1
    4dca:	0029      	movs	r1, r5
    4dcc:	3174      	adds	r1, #116	; 0x74
    4dce:	f000 f917 	bl	5000 <_malloc_r>
    4dd2:	1e04      	subs	r4, r0, #0
    4dd4:	d008      	beq.n	4de8 <__sfmoreglue+0x28>
    4dd6:	2100      	movs	r1, #0
    4dd8:	002a      	movs	r2, r5
    4dda:	6001      	str	r1, [r0, #0]
    4ddc:	6046      	str	r6, [r0, #4]
    4dde:	300c      	adds	r0, #12
    4de0:	60a0      	str	r0, [r4, #8]
    4de2:	3268      	adds	r2, #104	; 0x68
    4de4:	f7ff fe4d 	bl	4a82 <memset>
    4de8:	0020      	movs	r0, r4
    4dea:	bd70      	pop	{r4, r5, r6, pc}

00004dec <__sinit>:
    4dec:	6983      	ldr	r3, [r0, #24]
    4dee:	b513      	push	{r0, r1, r4, lr}
    4df0:	0004      	movs	r4, r0
    4df2:	2b00      	cmp	r3, #0
    4df4:	d128      	bne.n	4e48 <__sinit+0x5c>
    4df6:	6483      	str	r3, [r0, #72]	; 0x48
    4df8:	64c3      	str	r3, [r0, #76]	; 0x4c
    4dfa:	6503      	str	r3, [r0, #80]	; 0x50
    4dfc:	4b13      	ldr	r3, [pc, #76]	; (4e4c <__sinit+0x60>)
    4dfe:	4a14      	ldr	r2, [pc, #80]	; (4e50 <__sinit+0x64>)
    4e00:	681b      	ldr	r3, [r3, #0]
    4e02:	6282      	str	r2, [r0, #40]	; 0x28
    4e04:	9301      	str	r3, [sp, #4]
    4e06:	4298      	cmp	r0, r3
    4e08:	d101      	bne.n	4e0e <__sinit+0x22>
    4e0a:	2301      	movs	r3, #1
    4e0c:	6183      	str	r3, [r0, #24]
    4e0e:	0020      	movs	r0, r4
    4e10:	f000 f820 	bl	4e54 <__sfp>
    4e14:	6060      	str	r0, [r4, #4]
    4e16:	0020      	movs	r0, r4
    4e18:	f000 f81c 	bl	4e54 <__sfp>
    4e1c:	60a0      	str	r0, [r4, #8]
    4e1e:	0020      	movs	r0, r4
    4e20:	f000 f818 	bl	4e54 <__sfp>
    4e24:	2200      	movs	r2, #0
    4e26:	60e0      	str	r0, [r4, #12]
    4e28:	2104      	movs	r1, #4
    4e2a:	6860      	ldr	r0, [r4, #4]
    4e2c:	f7ff ffa4 	bl	4d78 <std.isra.0>
    4e30:	2201      	movs	r2, #1
    4e32:	2109      	movs	r1, #9
    4e34:	68a0      	ldr	r0, [r4, #8]
    4e36:	f7ff ff9f 	bl	4d78 <std.isra.0>
    4e3a:	2202      	movs	r2, #2
    4e3c:	2112      	movs	r1, #18
    4e3e:	68e0      	ldr	r0, [r4, #12]
    4e40:	f7ff ff9a 	bl	4d78 <std.isra.0>
    4e44:	2301      	movs	r3, #1
    4e46:	61a3      	str	r3, [r4, #24]
    4e48:	bd13      	pop	{r0, r1, r4, pc}
    4e4a:	46c0      	nop			; (mov r8, r8)
    4e4c:	000056fc 	.word	0x000056fc
    4e50:	00004d69 	.word	0x00004d69

00004e54 <__sfp>:
    4e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e56:	4b1d      	ldr	r3, [pc, #116]	; (4ecc <__sfp+0x78>)
    4e58:	0006      	movs	r6, r0
    4e5a:	681d      	ldr	r5, [r3, #0]
    4e5c:	69ab      	ldr	r3, [r5, #24]
    4e5e:	2b00      	cmp	r3, #0
    4e60:	d102      	bne.n	4e68 <__sfp+0x14>
    4e62:	0028      	movs	r0, r5
    4e64:	f7ff ffc2 	bl	4dec <__sinit>
    4e68:	3548      	adds	r5, #72	; 0x48
    4e6a:	68ac      	ldr	r4, [r5, #8]
    4e6c:	686b      	ldr	r3, [r5, #4]
    4e6e:	3b01      	subs	r3, #1
    4e70:	d405      	bmi.n	4e7e <__sfp+0x2a>
    4e72:	220c      	movs	r2, #12
    4e74:	5ea7      	ldrsh	r7, [r4, r2]
    4e76:	2f00      	cmp	r7, #0
    4e78:	d010      	beq.n	4e9c <__sfp+0x48>
    4e7a:	3468      	adds	r4, #104	; 0x68
    4e7c:	e7f7      	b.n	4e6e <__sfp+0x1a>
    4e7e:	682b      	ldr	r3, [r5, #0]
    4e80:	2b00      	cmp	r3, #0
    4e82:	d001      	beq.n	4e88 <__sfp+0x34>
    4e84:	682d      	ldr	r5, [r5, #0]
    4e86:	e7f0      	b.n	4e6a <__sfp+0x16>
    4e88:	2104      	movs	r1, #4
    4e8a:	0030      	movs	r0, r6
    4e8c:	f7ff ff98 	bl	4dc0 <__sfmoreglue>
    4e90:	6028      	str	r0, [r5, #0]
    4e92:	2800      	cmp	r0, #0
    4e94:	d1f6      	bne.n	4e84 <__sfp+0x30>
    4e96:	230c      	movs	r3, #12
    4e98:	6033      	str	r3, [r6, #0]
    4e9a:	e016      	b.n	4eca <__sfp+0x76>
    4e9c:	2301      	movs	r3, #1
    4e9e:	0020      	movs	r0, r4
    4ea0:	425b      	negs	r3, r3
    4ea2:	81e3      	strh	r3, [r4, #14]
    4ea4:	3302      	adds	r3, #2
    4ea6:	81a3      	strh	r3, [r4, #12]
    4ea8:	6667      	str	r7, [r4, #100]	; 0x64
    4eaa:	6027      	str	r7, [r4, #0]
    4eac:	60a7      	str	r7, [r4, #8]
    4eae:	6067      	str	r7, [r4, #4]
    4eb0:	6127      	str	r7, [r4, #16]
    4eb2:	6167      	str	r7, [r4, #20]
    4eb4:	61a7      	str	r7, [r4, #24]
    4eb6:	305c      	adds	r0, #92	; 0x5c
    4eb8:	2208      	movs	r2, #8
    4eba:	0039      	movs	r1, r7
    4ebc:	f7ff fde1 	bl	4a82 <memset>
    4ec0:	0020      	movs	r0, r4
    4ec2:	6367      	str	r7, [r4, #52]	; 0x34
    4ec4:	63a7      	str	r7, [r4, #56]	; 0x38
    4ec6:	64a7      	str	r7, [r4, #72]	; 0x48
    4ec8:	64e7      	str	r7, [r4, #76]	; 0x4c
    4eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4ecc:	000056fc 	.word	0x000056fc

00004ed0 <_fwalk_reent>:
    4ed0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4ed2:	0004      	movs	r4, r0
    4ed4:	0007      	movs	r7, r0
    4ed6:	2600      	movs	r6, #0
    4ed8:	9101      	str	r1, [sp, #4]
    4eda:	3448      	adds	r4, #72	; 0x48
    4edc:	2c00      	cmp	r4, #0
    4ede:	d016      	beq.n	4f0e <_fwalk_reent+0x3e>
    4ee0:	6863      	ldr	r3, [r4, #4]
    4ee2:	68a5      	ldr	r5, [r4, #8]
    4ee4:	9300      	str	r3, [sp, #0]
    4ee6:	9b00      	ldr	r3, [sp, #0]
    4ee8:	3b01      	subs	r3, #1
    4eea:	9300      	str	r3, [sp, #0]
    4eec:	d40d      	bmi.n	4f0a <_fwalk_reent+0x3a>
    4eee:	89ab      	ldrh	r3, [r5, #12]
    4ef0:	2b01      	cmp	r3, #1
    4ef2:	d908      	bls.n	4f06 <_fwalk_reent+0x36>
    4ef4:	220e      	movs	r2, #14
    4ef6:	5eab      	ldrsh	r3, [r5, r2]
    4ef8:	3301      	adds	r3, #1
    4efa:	d004      	beq.n	4f06 <_fwalk_reent+0x36>
    4efc:	0029      	movs	r1, r5
    4efe:	0038      	movs	r0, r7
    4f00:	9b01      	ldr	r3, [sp, #4]
    4f02:	4798      	blx	r3
    4f04:	4306      	orrs	r6, r0
    4f06:	3568      	adds	r5, #104	; 0x68
    4f08:	e7ed      	b.n	4ee6 <_fwalk_reent+0x16>
    4f0a:	6824      	ldr	r4, [r4, #0]
    4f0c:	e7e6      	b.n	4edc <_fwalk_reent+0xc>
    4f0e:	0030      	movs	r0, r6
    4f10:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00004f14 <__swhatbuf_r>:
    4f14:	b570      	push	{r4, r5, r6, lr}
    4f16:	000e      	movs	r6, r1
    4f18:	001d      	movs	r5, r3
    4f1a:	230e      	movs	r3, #14
    4f1c:	5ec9      	ldrsh	r1, [r1, r3]
    4f1e:	b090      	sub	sp, #64	; 0x40
    4f20:	0014      	movs	r4, r2
    4f22:	2900      	cmp	r1, #0
    4f24:	da06      	bge.n	4f34 <__swhatbuf_r+0x20>
    4f26:	2300      	movs	r3, #0
    4f28:	602b      	str	r3, [r5, #0]
    4f2a:	89b3      	ldrh	r3, [r6, #12]
    4f2c:	061b      	lsls	r3, r3, #24
    4f2e:	d50f      	bpl.n	4f50 <__swhatbuf_r+0x3c>
    4f30:	2340      	movs	r3, #64	; 0x40
    4f32:	e00f      	b.n	4f54 <__swhatbuf_r+0x40>
    4f34:	aa01      	add	r2, sp, #4
    4f36:	f000 f93d 	bl	51b4 <_fstat_r>
    4f3a:	2800      	cmp	r0, #0
    4f3c:	dbf3      	blt.n	4f26 <__swhatbuf_r+0x12>
    4f3e:	23f0      	movs	r3, #240	; 0xf0
    4f40:	9a02      	ldr	r2, [sp, #8]
    4f42:	021b      	lsls	r3, r3, #8
    4f44:	4013      	ands	r3, r2
    4f46:	4a05      	ldr	r2, [pc, #20]	; (4f5c <__swhatbuf_r+0x48>)
    4f48:	189b      	adds	r3, r3, r2
    4f4a:	425a      	negs	r2, r3
    4f4c:	4153      	adcs	r3, r2
    4f4e:	602b      	str	r3, [r5, #0]
    4f50:	2380      	movs	r3, #128	; 0x80
    4f52:	00db      	lsls	r3, r3, #3
    4f54:	2000      	movs	r0, #0
    4f56:	6023      	str	r3, [r4, #0]
    4f58:	b010      	add	sp, #64	; 0x40
    4f5a:	bd70      	pop	{r4, r5, r6, pc}
    4f5c:	ffffe000 	.word	0xffffe000

00004f60 <malloc>:
    4f60:	b510      	push	{r4, lr}
    4f62:	4b03      	ldr	r3, [pc, #12]	; (4f70 <malloc+0x10>)
    4f64:	0001      	movs	r1, r0
    4f66:	6818      	ldr	r0, [r3, #0]
    4f68:	f000 f84a 	bl	5000 <_malloc_r>
    4f6c:	bd10      	pop	{r4, pc}
    4f6e:	46c0      	nop			; (mov r8, r8)
    4f70:	2000006c 	.word	0x2000006c

00004f74 <_free_r>:
    4f74:	b530      	push	{r4, r5, lr}
    4f76:	2900      	cmp	r1, #0
    4f78:	d03e      	beq.n	4ff8 <_free_r+0x84>
    4f7a:	3904      	subs	r1, #4
    4f7c:	680b      	ldr	r3, [r1, #0]
    4f7e:	2b00      	cmp	r3, #0
    4f80:	da00      	bge.n	4f84 <_free_r+0x10>
    4f82:	18c9      	adds	r1, r1, r3
    4f84:	4a1d      	ldr	r2, [pc, #116]	; (4ffc <_free_r+0x88>)
    4f86:	6813      	ldr	r3, [r2, #0]
    4f88:	0014      	movs	r4, r2
    4f8a:	2b00      	cmp	r3, #0
    4f8c:	d102      	bne.n	4f94 <_free_r+0x20>
    4f8e:	604b      	str	r3, [r1, #4]
    4f90:	6011      	str	r1, [r2, #0]
    4f92:	e031      	b.n	4ff8 <_free_r+0x84>
    4f94:	428b      	cmp	r3, r1
    4f96:	d90d      	bls.n	4fb4 <_free_r+0x40>
    4f98:	680a      	ldr	r2, [r1, #0]
    4f9a:	1888      	adds	r0, r1, r2
    4f9c:	4283      	cmp	r3, r0
    4f9e:	d103      	bne.n	4fa8 <_free_r+0x34>
    4fa0:	6818      	ldr	r0, [r3, #0]
    4fa2:	685b      	ldr	r3, [r3, #4]
    4fa4:	1882      	adds	r2, r0, r2
    4fa6:	600a      	str	r2, [r1, #0]
    4fa8:	604b      	str	r3, [r1, #4]
    4faa:	6021      	str	r1, [r4, #0]
    4fac:	e024      	b.n	4ff8 <_free_r+0x84>
    4fae:	428a      	cmp	r2, r1
    4fb0:	d803      	bhi.n	4fba <_free_r+0x46>
    4fb2:	0013      	movs	r3, r2
    4fb4:	685a      	ldr	r2, [r3, #4]
    4fb6:	2a00      	cmp	r2, #0
    4fb8:	d1f9      	bne.n	4fae <_free_r+0x3a>
    4fba:	681d      	ldr	r5, [r3, #0]
    4fbc:	195c      	adds	r4, r3, r5
    4fbe:	428c      	cmp	r4, r1
    4fc0:	d10b      	bne.n	4fda <_free_r+0x66>
    4fc2:	6809      	ldr	r1, [r1, #0]
    4fc4:	1869      	adds	r1, r5, r1
    4fc6:	1858      	adds	r0, r3, r1
    4fc8:	6019      	str	r1, [r3, #0]
    4fca:	4282      	cmp	r2, r0
    4fcc:	d114      	bne.n	4ff8 <_free_r+0x84>
    4fce:	6810      	ldr	r0, [r2, #0]
    4fd0:	6852      	ldr	r2, [r2, #4]
    4fd2:	1841      	adds	r1, r0, r1
    4fd4:	6019      	str	r1, [r3, #0]
    4fd6:	605a      	str	r2, [r3, #4]
    4fd8:	e00e      	b.n	4ff8 <_free_r+0x84>
    4fda:	428c      	cmp	r4, r1
    4fdc:	d902      	bls.n	4fe4 <_free_r+0x70>
    4fde:	230c      	movs	r3, #12
    4fe0:	6003      	str	r3, [r0, #0]
    4fe2:	e009      	b.n	4ff8 <_free_r+0x84>
    4fe4:	6808      	ldr	r0, [r1, #0]
    4fe6:	180c      	adds	r4, r1, r0
    4fe8:	42a2      	cmp	r2, r4
    4fea:	d103      	bne.n	4ff4 <_free_r+0x80>
    4fec:	6814      	ldr	r4, [r2, #0]
    4fee:	6852      	ldr	r2, [r2, #4]
    4ff0:	1820      	adds	r0, r4, r0
    4ff2:	6008      	str	r0, [r1, #0]
    4ff4:	604a      	str	r2, [r1, #4]
    4ff6:	6059      	str	r1, [r3, #4]
    4ff8:	bd30      	pop	{r4, r5, pc}
    4ffa:	46c0      	nop			; (mov r8, r8)
    4ffc:	20000124 	.word	0x20000124

00005000 <_malloc_r>:
    5000:	2303      	movs	r3, #3
    5002:	b570      	push	{r4, r5, r6, lr}
    5004:	1ccd      	adds	r5, r1, #3
    5006:	439d      	bics	r5, r3
    5008:	3508      	adds	r5, #8
    500a:	0006      	movs	r6, r0
    500c:	2d0c      	cmp	r5, #12
    500e:	d201      	bcs.n	5014 <_malloc_r+0x14>
    5010:	250c      	movs	r5, #12
    5012:	e005      	b.n	5020 <_malloc_r+0x20>
    5014:	2d00      	cmp	r5, #0
    5016:	da03      	bge.n	5020 <_malloc_r+0x20>
    5018:	230c      	movs	r3, #12
    501a:	2000      	movs	r0, #0
    501c:	6033      	str	r3, [r6, #0]
    501e:	e040      	b.n	50a2 <_malloc_r+0xa2>
    5020:	42a9      	cmp	r1, r5
    5022:	d8f9      	bhi.n	5018 <_malloc_r+0x18>
    5024:	4b1f      	ldr	r3, [pc, #124]	; (50a4 <_malloc_r+0xa4>)
    5026:	681c      	ldr	r4, [r3, #0]
    5028:	001a      	movs	r2, r3
    502a:	0021      	movs	r1, r4
    502c:	2900      	cmp	r1, #0
    502e:	d013      	beq.n	5058 <_malloc_r+0x58>
    5030:	680b      	ldr	r3, [r1, #0]
    5032:	1b5b      	subs	r3, r3, r5
    5034:	d40d      	bmi.n	5052 <_malloc_r+0x52>
    5036:	2b0b      	cmp	r3, #11
    5038:	d902      	bls.n	5040 <_malloc_r+0x40>
    503a:	600b      	str	r3, [r1, #0]
    503c:	18cc      	adds	r4, r1, r3
    503e:	e01e      	b.n	507e <_malloc_r+0x7e>
    5040:	428c      	cmp	r4, r1
    5042:	d102      	bne.n	504a <_malloc_r+0x4a>
    5044:	6863      	ldr	r3, [r4, #4]
    5046:	6013      	str	r3, [r2, #0]
    5048:	e01a      	b.n	5080 <_malloc_r+0x80>
    504a:	684b      	ldr	r3, [r1, #4]
    504c:	6063      	str	r3, [r4, #4]
    504e:	000c      	movs	r4, r1
    5050:	e016      	b.n	5080 <_malloc_r+0x80>
    5052:	000c      	movs	r4, r1
    5054:	6849      	ldr	r1, [r1, #4]
    5056:	e7e9      	b.n	502c <_malloc_r+0x2c>
    5058:	4c13      	ldr	r4, [pc, #76]	; (50a8 <_malloc_r+0xa8>)
    505a:	6823      	ldr	r3, [r4, #0]
    505c:	2b00      	cmp	r3, #0
    505e:	d103      	bne.n	5068 <_malloc_r+0x68>
    5060:	0030      	movs	r0, r6
    5062:	f000 f823 	bl	50ac <_sbrk_r>
    5066:	6020      	str	r0, [r4, #0]
    5068:	0029      	movs	r1, r5
    506a:	0030      	movs	r0, r6
    506c:	f000 f81e 	bl	50ac <_sbrk_r>
    5070:	1c43      	adds	r3, r0, #1
    5072:	d0d1      	beq.n	5018 <_malloc_r+0x18>
    5074:	2303      	movs	r3, #3
    5076:	1cc4      	adds	r4, r0, #3
    5078:	439c      	bics	r4, r3
    507a:	42a0      	cmp	r0, r4
    507c:	d10a      	bne.n	5094 <_malloc_r+0x94>
    507e:	6025      	str	r5, [r4, #0]
    5080:	0020      	movs	r0, r4
    5082:	2207      	movs	r2, #7
    5084:	300b      	adds	r0, #11
    5086:	1d23      	adds	r3, r4, #4
    5088:	4390      	bics	r0, r2
    508a:	1ac3      	subs	r3, r0, r3
    508c:	d009      	beq.n	50a2 <_malloc_r+0xa2>
    508e:	425a      	negs	r2, r3
    5090:	50e2      	str	r2, [r4, r3]
    5092:	e006      	b.n	50a2 <_malloc_r+0xa2>
    5094:	1a21      	subs	r1, r4, r0
    5096:	0030      	movs	r0, r6
    5098:	f000 f808 	bl	50ac <_sbrk_r>
    509c:	1c43      	adds	r3, r0, #1
    509e:	d1ee      	bne.n	507e <_malloc_r+0x7e>
    50a0:	e7ba      	b.n	5018 <_malloc_r+0x18>
    50a2:	bd70      	pop	{r4, r5, r6, pc}
    50a4:	20000124 	.word	0x20000124
    50a8:	20000120 	.word	0x20000120

000050ac <_sbrk_r>:
    50ac:	2300      	movs	r3, #0
    50ae:	b570      	push	{r4, r5, r6, lr}
    50b0:	4c06      	ldr	r4, [pc, #24]	; (50cc <_sbrk_r+0x20>)
    50b2:	0005      	movs	r5, r0
    50b4:	0008      	movs	r0, r1
    50b6:	6023      	str	r3, [r4, #0]
    50b8:	f7ff faa6 	bl	4608 <_sbrk>
    50bc:	1c43      	adds	r3, r0, #1
    50be:	d103      	bne.n	50c8 <_sbrk_r+0x1c>
    50c0:	6823      	ldr	r3, [r4, #0]
    50c2:	2b00      	cmp	r3, #0
    50c4:	d000      	beq.n	50c8 <_sbrk_r+0x1c>
    50c6:	602b      	str	r3, [r5, #0]
    50c8:	bd70      	pop	{r4, r5, r6, pc}
    50ca:	46c0      	nop			; (mov r8, r8)
    50cc:	200003c4 	.word	0x200003c4

000050d0 <__sread>:
    50d0:	b570      	push	{r4, r5, r6, lr}
    50d2:	000c      	movs	r4, r1
    50d4:	250e      	movs	r5, #14
    50d6:	5f49      	ldrsh	r1, [r1, r5]
    50d8:	f000 f892 	bl	5200 <_read_r>
    50dc:	2800      	cmp	r0, #0
    50de:	db03      	blt.n	50e8 <__sread+0x18>
    50e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    50e2:	181b      	adds	r3, r3, r0
    50e4:	6563      	str	r3, [r4, #84]	; 0x54
    50e6:	e003      	b.n	50f0 <__sread+0x20>
    50e8:	89a2      	ldrh	r2, [r4, #12]
    50ea:	4b02      	ldr	r3, [pc, #8]	; (50f4 <__sread+0x24>)
    50ec:	4013      	ands	r3, r2
    50ee:	81a3      	strh	r3, [r4, #12]
    50f0:	bd70      	pop	{r4, r5, r6, pc}
    50f2:	46c0      	nop			; (mov r8, r8)
    50f4:	ffffefff 	.word	0xffffefff

000050f8 <__swrite>:
    50f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    50fa:	001f      	movs	r7, r3
    50fc:	898b      	ldrh	r3, [r1, #12]
    50fe:	0005      	movs	r5, r0
    5100:	000c      	movs	r4, r1
    5102:	0016      	movs	r6, r2
    5104:	05db      	lsls	r3, r3, #23
    5106:	d505      	bpl.n	5114 <__swrite+0x1c>
    5108:	230e      	movs	r3, #14
    510a:	5ec9      	ldrsh	r1, [r1, r3]
    510c:	2200      	movs	r2, #0
    510e:	2302      	movs	r3, #2
    5110:	f000 f862 	bl	51d8 <_lseek_r>
    5114:	89a2      	ldrh	r2, [r4, #12]
    5116:	4b05      	ldr	r3, [pc, #20]	; (512c <__swrite+0x34>)
    5118:	0028      	movs	r0, r5
    511a:	4013      	ands	r3, r2
    511c:	81a3      	strh	r3, [r4, #12]
    511e:	0032      	movs	r2, r6
    5120:	230e      	movs	r3, #14
    5122:	5ee1      	ldrsh	r1, [r4, r3]
    5124:	003b      	movs	r3, r7
    5126:	f000 f81f 	bl	5168 <_write_r>
    512a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    512c:	ffffefff 	.word	0xffffefff

00005130 <__sseek>:
    5130:	b570      	push	{r4, r5, r6, lr}
    5132:	000c      	movs	r4, r1
    5134:	250e      	movs	r5, #14
    5136:	5f49      	ldrsh	r1, [r1, r5]
    5138:	f000 f84e 	bl	51d8 <_lseek_r>
    513c:	89a3      	ldrh	r3, [r4, #12]
    513e:	1c42      	adds	r2, r0, #1
    5140:	d103      	bne.n	514a <__sseek+0x1a>
    5142:	4a05      	ldr	r2, [pc, #20]	; (5158 <__sseek+0x28>)
    5144:	4013      	ands	r3, r2
    5146:	81a3      	strh	r3, [r4, #12]
    5148:	e004      	b.n	5154 <__sseek+0x24>
    514a:	2280      	movs	r2, #128	; 0x80
    514c:	0152      	lsls	r2, r2, #5
    514e:	4313      	orrs	r3, r2
    5150:	81a3      	strh	r3, [r4, #12]
    5152:	6560      	str	r0, [r4, #84]	; 0x54
    5154:	bd70      	pop	{r4, r5, r6, pc}
    5156:	46c0      	nop			; (mov r8, r8)
    5158:	ffffefff 	.word	0xffffefff

0000515c <__sclose>:
    515c:	b510      	push	{r4, lr}
    515e:	230e      	movs	r3, #14
    5160:	5ec9      	ldrsh	r1, [r1, r3]
    5162:	f000 f815 	bl	5190 <_close_r>
    5166:	bd10      	pop	{r4, pc}

00005168 <_write_r>:
    5168:	b570      	push	{r4, r5, r6, lr}
    516a:	0005      	movs	r5, r0
    516c:	0008      	movs	r0, r1
    516e:	0011      	movs	r1, r2
    5170:	2200      	movs	r2, #0
    5172:	4c06      	ldr	r4, [pc, #24]	; (518c <_write_r+0x24>)
    5174:	6022      	str	r2, [r4, #0]
    5176:	001a      	movs	r2, r3
    5178:	f7fe fed4 	bl	3f24 <_write>
    517c:	1c43      	adds	r3, r0, #1
    517e:	d103      	bne.n	5188 <_write_r+0x20>
    5180:	6823      	ldr	r3, [r4, #0]
    5182:	2b00      	cmp	r3, #0
    5184:	d000      	beq.n	5188 <_write_r+0x20>
    5186:	602b      	str	r3, [r5, #0]
    5188:	bd70      	pop	{r4, r5, r6, pc}
    518a:	46c0      	nop			; (mov r8, r8)
    518c:	200003c4 	.word	0x200003c4

00005190 <_close_r>:
    5190:	2300      	movs	r3, #0
    5192:	b570      	push	{r4, r5, r6, lr}
    5194:	4c06      	ldr	r4, [pc, #24]	; (51b0 <_close_r+0x20>)
    5196:	0005      	movs	r5, r0
    5198:	0008      	movs	r0, r1
    519a:	6023      	str	r3, [r4, #0]
    519c:	f7ff fa46 	bl	462c <_close>
    51a0:	1c43      	adds	r3, r0, #1
    51a2:	d103      	bne.n	51ac <_close_r+0x1c>
    51a4:	6823      	ldr	r3, [r4, #0]
    51a6:	2b00      	cmp	r3, #0
    51a8:	d000      	beq.n	51ac <_close_r+0x1c>
    51aa:	602b      	str	r3, [r5, #0]
    51ac:	bd70      	pop	{r4, r5, r6, pc}
    51ae:	46c0      	nop			; (mov r8, r8)
    51b0:	200003c4 	.word	0x200003c4

000051b4 <_fstat_r>:
    51b4:	2300      	movs	r3, #0
    51b6:	b570      	push	{r4, r5, r6, lr}
    51b8:	4c06      	ldr	r4, [pc, #24]	; (51d4 <_fstat_r+0x20>)
    51ba:	0005      	movs	r5, r0
    51bc:	0008      	movs	r0, r1
    51be:	0011      	movs	r1, r2
    51c0:	6023      	str	r3, [r4, #0]
    51c2:	f7ff fa37 	bl	4634 <_fstat>
    51c6:	1c43      	adds	r3, r0, #1
    51c8:	d103      	bne.n	51d2 <_fstat_r+0x1e>
    51ca:	6823      	ldr	r3, [r4, #0]
    51cc:	2b00      	cmp	r3, #0
    51ce:	d000      	beq.n	51d2 <_fstat_r+0x1e>
    51d0:	602b      	str	r3, [r5, #0]
    51d2:	bd70      	pop	{r4, r5, r6, pc}
    51d4:	200003c4 	.word	0x200003c4

000051d8 <_lseek_r>:
    51d8:	b570      	push	{r4, r5, r6, lr}
    51da:	0005      	movs	r5, r0
    51dc:	0008      	movs	r0, r1
    51de:	0011      	movs	r1, r2
    51e0:	2200      	movs	r2, #0
    51e2:	4c06      	ldr	r4, [pc, #24]	; (51fc <_lseek_r+0x24>)
    51e4:	6022      	str	r2, [r4, #0]
    51e6:	001a      	movs	r2, r3
    51e8:	f7ff fa2a 	bl	4640 <_lseek>
    51ec:	1c43      	adds	r3, r0, #1
    51ee:	d103      	bne.n	51f8 <_lseek_r+0x20>
    51f0:	6823      	ldr	r3, [r4, #0]
    51f2:	2b00      	cmp	r3, #0
    51f4:	d000      	beq.n	51f8 <_lseek_r+0x20>
    51f6:	602b      	str	r3, [r5, #0]
    51f8:	bd70      	pop	{r4, r5, r6, pc}
    51fa:	46c0      	nop			; (mov r8, r8)
    51fc:	200003c4 	.word	0x200003c4

00005200 <_read_r>:
    5200:	b570      	push	{r4, r5, r6, lr}
    5202:	0005      	movs	r5, r0
    5204:	0008      	movs	r0, r1
    5206:	0011      	movs	r1, r2
    5208:	2200      	movs	r2, #0
    520a:	4c06      	ldr	r4, [pc, #24]	; (5224 <_read_r+0x24>)
    520c:	6022      	str	r2, [r4, #0]
    520e:	001a      	movs	r2, r3
    5210:	f7fe fe68 	bl	3ee4 <_read>
    5214:	1c43      	adds	r3, r0, #1
    5216:	d103      	bne.n	5220 <_read_r+0x20>
    5218:	6823      	ldr	r3, [r4, #0]
    521a:	2b00      	cmp	r3, #0
    521c:	d000      	beq.n	5220 <_read_r+0x20>
    521e:	602b      	str	r3, [r5, #0]
    5220:	bd70      	pop	{r4, r5, r6, pc}
    5222:	46c0      	nop			; (mov r8, r8)
    5224:	200003c4 	.word	0x200003c4

00005228 <TEMP_AD_TABLE>:
    5228:	3b5b3b99 3ad73b1a 3a473a90 39ad39fc     .;[;.;.:.:G:.9.9
    5238:	3907395b 385538b0 379737f8 36ce3734     [9.9.8U8.7.747.6
    5248:	35f83664 35163588 342934a1 333033ae     d6.5.5.5.4)4.303
    5258:	322c32af 311e31a6 30063093 2ee52f76     .2,2.1.1.0.0v/..
    5268:	2dbc2e51 2c8b2d24 2b542bf0 2a182ab7     Q..-$-.,.+T+.*.*
    5278:	28d82979 27952837 265026f2 250a25ad     y).(7(.'.&P&.%.%
    5288:	23c42467 22802322 213e21df 2000209e     g$.#"#.".!>!. . 
    5298:	1ec51f62 1d901e2a 1c611cf8 1b381bcb     b...*.....a...8.
    52a8:	1a161aa6 18fb1988 17e91871 16df1763     ........q...c...
    52b8:	15dd165d 14e41560 13f4146b 130d137f     ]...`...k.......
    52c8:	122f129d 115911c3 108c10f2 0fc81029     ../...Y.....)...
    52d8:	0f0d0f69 0e590eb2 0dae0e02 0d0a0d5b     i.....Y.....[...
    52e8:	0c6e0cbb 0bda0c23 0b4c0b92 0ac50b08     ..n.#.....L.....
    52f8:	0a450a84 09cb0a07 09570990 08e9091f     ..E.......W.....
    5308:	088008b3 081c084d 07bd07ec 07630790     ....M.........c.
    5318:	070e0738 06bd06e5 06700696 0626064b     8.........p.K.&.
    5328:	05e10603 059d05bf 0559057b 05150537     ........{.Y.7...
    5338:	04d104f3 048d04af 0449046b              ........k.I.

00005344 <TEMP_TABLE>:
    5344:	e5e4e3e2 e9e8e7e6 edecebea f1f0efee     ................
    5354:	f5f4f3f2 f9f8f7f6 fdfcfbfa 0100fffe     ................
    5364:	05040302 09080706 0d0c0b0a 11100f0e     ................
    5374:	15141312 19181716 1d1c1b1a 21201f1e     .............. !
    5384:	25242322 29282726 2d2c2b2a 31302f2e     "#$%&'()*+,-./01
    5394:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
    53a4:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ
    53b4:	55545352 59585756 5d5c5b5a 61605f5e     RSTUVWXYZ[\]^_`a
    53c4:	65646362 69686766 6d6c6b6a 00006f6e     bcdefghijklmno..

000053d4 <Cell_volt>:
    53d4:	0cfc0ceb 0d1f0d0e 0d420d30 0d640d53     ........0.B.S.d.
    53e4:	0d870d75 0da10d98 0db20daa 0dc40dbb     u...............
    53f4:	0dd60dcd 0de70dde 0df50df0 0e000dfb     ................
    5404:	0e0b0e05 0e150e10 0e200e1a 0e280e25     .......... .%.(.
    5414:	0e2e0e2b 0e340e31 0e3a0e37 0e400e3d     +...1.4.7.:.=.@.
    5424:	0e470e43 0e4e0e4a 0e550e51 0e5c0e58     C.G.J.N.Q.U.X.\.
    5434:	0e630e5f 0e6e0e66 0e7e0e76 0e8f0e86     _.c.f.n.v.~.....
    5444:	0e9f0e97 0eaf0ea7 0ec00eb7 0ed10ec8     ................
    5454:	0ee20ed9 0ef30eea 0f040efb 0f160f0c     ................
    5464:	0f290f1f 0f3c0f32 0f4f0f45 0f620f58     ..).2.<.E.O.X.b.
    5474:	0f760f6b 0f8b0f80 0fa10f96 0fb60fab     k.v.............
    5484:	0fcb0fc1 0fe20fd6 0ffa0fee 10131006     ................
    5494:	102b101f 10431037 0000104f              ..+.7.C.O...

000054a0 <ucCRC_tCalc>:
    54a0:	aa7fd500 54812bfe 8356fc29 7da802d7     .....+.T).V....}
    54b0:	f82d8752 06d379ac d104ae7b 2ffa5085     R.-..y..{....P./
    54c0:	0edb71a4 f0258f5a 27f2588d d90ca673     .q..Z.%..X.'s...
    54d0:	5c8923f6 a277dd08 75a00adf 8b5ef421     .#.\..w....u!.^.
    54e0:	37e2489d c91cb663 1ecb61b4 e0359f4a     .H.7c....a..J.5.
    54f0:	65b01acf 9b4ee431 4c9933e6 b267cd18     ...e1.N..3.L..g.
    5500:	9346ec39 6db812c7 ba6fc510 44913bee     9.F....m..o..;.D
    5510:	c114be6b 3fea4095 e83d9742 16c369bc     k....@.?B.=..i..
    5520:	45903aef bb6ec411 6cb913c6 9247ed38     .:.E..n....l8.G.
    5530:	17c268bd e93c9643 3eeb4194 c015bf6a     .h..C.<..A.>j...
    5540:	e1349e4b 1fca60b5 c81db762 36e3499c     K.4..`..b....I.6
    5550:	b366cc19 4d9832e7 9a4fe530 64b11bce     ..f..2.M0.O....d
    5560:	d80da772 26f3598c f1248e5b 0fda70a5     r....Y.&[.$..p..
    5570:	8a5ff520 74a10bde a376dc09 5d8822f7      ._....t..v..".]
    5580:	7ca903d6 8257fd28 55802aff ab7ed401     ...|(.W..*.U..~.
    5590:	2efb5184 d005af7a 07d278ad f92c8653     .Q..z....x..S.,.
    55a0:	00002afa 00002afa 00002af0 00002afa     .*...*...*...*..
    55b0:	00002af0 00002ad6 00002ad6 00002afa     .*...*...*...*..
    55c0:	00002afa 00002afa 00002afa 00002afa     .*...*...*...*..
    55d0:	00002afa 00002afa 00002afa 00002afa     .*...*...*...*..
    55e0:	00002afa 00002afa 00002afa 00002afa     .*...*...*...*..
    55f0:	00002afa 00002afa 00002afa 00002afa     .*...*...*...*..
    5600:	00002afa 00002afa 00002af0 00002afa     .*...*...*...*..
    5610:	00002af0 00002afa 00002afa 00002afa     .*...*...*...*..
    5620:	00002afa 00002afa 00002afa 00002afa     .*...*...*...*..
    5630:	00002afa 00002afa 00002afa 00002afa     .*...*...*...*..
    5640:	00002afa 00002afa 00002afa 00002afa     .*...*...*...*..
    5650:	00002afa 00002afa 00002afa 00002afa     .*...*...*...*..
    5660:	00002afa 00002afa 00002afa 00002afa     .*...*...*...*..
    5670:	00002afa 00002afa 00002afa 00002afa     .*...*...*...*..
    5680:	00002afa 00002afa 00002afa 00002afa     .*...*...*...*..
    5690:	00002afa 00002afa 00002afa 00002afa     .*...*...*...*..
    56a0:	00002af0 00002af0 00002b02 00002b02     .*...*...+...+..
    56b0:	00002b02 00002b02 42000400 42000800     .+...+.....B...B
    56c0:	42000c00 42001000 42001400 42001800     ...B...B...B...B
    56d0:	0c0b0a09 00000e0d 00004176 00004172     ........vA..rA..
    56e0:	00004172 000041a4 000041a4 0000418e     rA...A...A...A..
    56f0:	0000417c 00004194 00000043              |A...A..C...

000056fc <_global_impure_ptr>:
    56fc:	2000000c                                ... 

00005700 <__sf_fake_stdin>:
	...

00005720 <__sf_fake_stdout>:
	...

00005740 <__sf_fake_stderr>:
	...

00005760 <_init>:
    5760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5762:	46c0      	nop			; (mov r8, r8)
    5764:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5766:	bc08      	pop	{r3}
    5768:	469e      	mov	lr, r3
    576a:	4770      	bx	lr

0000576c <__init_array_start>:
    576c:	000000e5 	.word	0x000000e5

00005770 <_fini>:
    5770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5772:	46c0      	nop			; (mov r8, r8)
    5774:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5776:	bc08      	pop	{r3}
    5778:	469e      	mov	lr, r3
    577a:	4770      	bx	lr

0000577c <__fini_array_start>:
    577c:	000000bd 	.word	0x000000bd
