

================================================================
== Vivado HLS Report for 'ImageProcess'
================================================================
* Date:           Tue Jul 11 15:32:39 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Convolutions
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.089|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2919044|  4147844|  2919044|  4147844|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |  2918400|  4147200|  38 ~ 54 |          -|          -|  76800|    no    |
        | + Loop 1.1      |       33|       33|        11|          -|          -|      3|    no    |
        |  ++ Loop 1.1.1  |        9|        9|         3|          -|          -|      3|    no    |
        | + Loop 1.2      |       15|       15|         5|          -|          -|      3|    no    |
        |  ++ Loop 1.2.1  |        3|        3|         1|          -|          -|      3|    no    |
        | + Loop 1.3      |       15|       15|         5|          -|          -|      3|    no    |
        |  ++ Loop 1.3.1  |        3|        3|         1|          -|          -|      3|    no    |
        | + Loop 1.4      |       15|       15|         5|          -|          -|      3|    no    |
        |  ++ Loop 1.4.1  |        3|        3|         1|          -|          -|      3|    no    |
        |- Loop 2         |      642|      642|         2|          -|          -|    321|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	16  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	14  / (exitcond2 & !or_cond) | (exitcond2 & operation_read != 0 & operation_read != 1 & operation_read != 2)
	8  / (exitcond2 & or_cond & operation_read == 2)
	10  / (exitcond2 & or_cond & operation_read == 1)
	12  / (exitcond2 & or_cond & operation_read == 0)
5 --> 
	6  / (!exitcond3)
	4  / (exitcond3)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / (!exitcond1_i2)
	14  / (exitcond1_i2)
9 --> 
	9  / (!exitcond_i2)
	8  / (exitcond_i2)
10 --> 
	11  / (!exitcond1_i1)
	14  / (exitcond1_i1)
11 --> 
	11  / (!exitcond_i1)
	10  / (exitcond_i1)
12 --> 
	13  / (!exitcond1_i)
	14  / (exitcond1_i)
13 --> 
	13  / (!exitcond_i)
	12  / (exitcond_i)
14 --> 
	15  / true
15 --> 
	2  / true
16 --> 
	17  / (!exitcond)
17 --> 
	16  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_val_2_2 = alloca i16"   --->   Operation 18 'alloca' 'window_val_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%window_val_2_2_1 = alloca i16"   --->   Operation 19 'alloca' 'window_val_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%window_val_2_2_2 = alloca i16"   --->   Operation 20 'alloca' 'window_val_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%window_val_2_2_3 = alloca i16"   --->   Operation 21 'alloca' 'window_val_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%window_val_2_2_4 = alloca i16"   --->   Operation 22 'alloca' 'window_val_2_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%window_val_2_2_5 = alloca i16"   --->   Operation 23 'alloca' 'window_val_2_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%window_val_2_2_6 = alloca i16"   --->   Operation 24 'alloca' 'window_val_2_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%window_val_2_2_7 = alloca i16"   --->   Operation 25 'alloca' 'window_val_2_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%window_val_2_2_8 = alloca i16"   --->   Operation 26 'alloca' 'window_val_2_2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !87"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !91"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !95"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !99"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !103"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !107"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !111"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_data_V), !map !115"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_keep_V), !map !119"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_strb_V), !map !123"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !127"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !131"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !135"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !139"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %kernel), !map !143"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %operation), !map !149"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ImageProcess_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%operation_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %operation)"   --->   Operation 44 'read' 'operation_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lineBuff_val_0 = alloca [320 x i8], align 1" [Convolutions/core.cpp:10]   --->   Operation 45 'alloca' 'lineBuff_val_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lineBuff_val_1 = alloca [320 x i8], align 1" [Convolutions/core.cpp:10]   --->   Operation 46 'alloca' 'lineBuff_val_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lineBuff_val_2 = alloca [320 x i8], align 1" [Convolutions/core.cpp:10]   --->   Operation 47 'alloca' 'lineBuff_val_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Convolutions/core.cpp:4]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %operation, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Convolutions/core.cpp:5]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i8]* %kernel, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)"   --->   Operation 50 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i8]* %kernel, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Convolutions/core.cpp:7]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [Convolutions/core.cpp:8]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 54 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind"   --->   Operation 55 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %1" [Convolutions/core.cpp:24]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%dataOutSideChannel_i = phi i5 [ undef, %0 ], [ %tmp_id_V_1, %._crit_edge144 ]"   --->   Operation 57 'phi' 'dataOutSideChannel_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%dataOutSideChannel_u = phi i2 [ undef, %0 ], [ %tmp_user_V_1, %._crit_edge144 ]"   --->   Operation 58 'phi' 'dataOutSideChannel_u' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%dataOutSideChannel_s = phi i1 [ undef, %0 ], [ %tmp_strb_V_1, %._crit_edge144 ]"   --->   Operation 59 'phi' 'dataOutSideChannel_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%dataOutSideChannel_k = phi i1 [ undef, %0 ], [ %tmp_keep_V_1, %._crit_edge144 ]"   --->   Operation 60 'phi' 'dataOutSideChannel_k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%dataOutSideChannel_d = phi i6 [ undef, %0 ], [ %tmp_dest_V_1, %._crit_edge144 ]"   --->   Operation 61 'phi' 'dataOutSideChannel_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%col_assign = phi i32 [ 0, %0 ], [ %col_1, %._crit_edge144 ]"   --->   Operation 62 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%row = phi i32 [ 0, %0 ], [ %row_1, %._crit_edge144 ]"   --->   Operation 63 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%pixConvolved = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge144 ]" [Convolutions/core.cpp:62]   --->   Operation 64 'phi' 'pixConvolved' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%countWait = phi i17 [ 1, %0 ], [ %phitmp, %._crit_edge144 ]" [Convolutions/core.cpp:24]   --->   Operation 65 'phi' 'countWait' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.43ns)   --->   "%exitcond1 = icmp eq i17 %countWait, -54271" [Convolutions/core.cpp:24]   --->   Operation 66 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800)"   --->   Operation 67 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %.preheader.preheader.i.i" [Convolutions/core.cpp:24]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (0.00ns)   --->   "%empty_19 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [Convolutions/core.cpp:26]   --->   Operation 69 'read' 'empty_19' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %col_assign to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 70 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr = getelementptr [320 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_s" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 71 'getelementptr' 'lineBuff_val_1_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 72 'load' 'lineBuff_val_1_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr = getelementptr [320 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_s" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 73 'getelementptr' 'lineBuff_val_2_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 74 'load' 'lineBuff_val_2_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_2 : Operation 75 [1/1] (1.76ns)   --->   "br label %.preheader" [Convolutions/core.cpp:99]   --->   Operation 75 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 76 [1/2] (0.00ns)   --->   "%empty_19 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [Convolutions/core.cpp:26]   --->   Operation 76 'read' 'empty_19' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_19, 0" [Convolutions/core.cpp:26]   --->   Operation 77 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_19, 1" [Convolutions/core.cpp:26]   --->   Operation 78 'extractvalue' 'tmp_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_19, 2" [Convolutions/core.cpp:26]   --->   Operation 79 'extractvalue' 'tmp_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_19, 3" [Convolutions/core.cpp:26]   --->   Operation 80 'extractvalue' 'tmp_user_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_19, 5" [Convolutions/core.cpp:26]   --->   Operation 81 'extractvalue' 'tmp_id_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_19, 6" [Convolutions/core.cpp:26]   --->   Operation 82 'extractvalue' 'tmp_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 83 'load' 'lineBuff_val_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr = getelementptr [320 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_s" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 84 'getelementptr' 'lineBuff_val_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_1_load, i8* %lineBuff_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 85 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 86 'load' 'lineBuff_val_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 87 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_2_load, i8* %lineBuff_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 88 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V_1, i8* %lineBuff_val_2_addr, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:765->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:883->Convolutions/core.cpp:30]   --->   Operation 88 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 89 [1/1] (1.76ns)   --->   "br label %.loopexit" [Convolutions/core.cpp:32]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.21>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%row_assign = phi i2 [ 0, %.preheader.preheader.i.i ], [ %WinRow, %.loopexit.loopexit ]"   --->   Operation 90 'phi' 'row_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%row_assign_cast = zext i2 %row_assign to i5" [Convolutions/core.cpp:32]   --->   Operation 91 'zext' 'row_assign_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %row_assign, -1" [Convolutions/core.cpp:32]   --->   Operation 92 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 93 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.56ns)   --->   "%WinRow = add i2 %row_assign, 1" [Convolutions/core.cpp:32]   --->   Operation 94 'add' 'WinRow' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader73.preheader" [Convolutions/core.cpp:32]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_assign, i2 0)" [Convolutions/core.cpp:36]   --->   Operation 96 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl to i5" [Convolutions/core.cpp:36]   --->   Operation 97 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.73ns)   --->   "%tmp_4 = sub i5 %p_shl_cast, %row_assign_cast" [Convolutions/core.cpp:36]   --->   Operation 98 'sub' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.76ns)   --->   "br label %.preheader73" [Convolutions/core.cpp:33]   --->   Operation 99 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %row, i32 1, i32 31)" [Convolutions/core.cpp:42]   --->   Operation 100 'partselect' 'tmp_2' <Predicate = (exitcond2)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_2, 0" [Convolutions/core.cpp:42]   --->   Operation 101 'icmp' 'icmp' <Predicate = (exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)" [Convolutions/core.cpp:42]   --->   Operation 102 'partselect' 'tmp_3' <Predicate = (exitcond2)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.47ns)   --->   "%icmp7 = icmp sgt i31 %tmp_3, 0" [Convolutions/core.cpp:42]   --->   Operation 103 'icmp' 'icmp7' <Predicate = (exitcond2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %icmp7" [Convolutions/core.cpp:42]   --->   Operation 104 'and' 'or_cond' <Predicate = (exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.76ns)   --->   "br i1 %or_cond, label %3, label %._crit_edge" [Convolutions/core.cpp:42]   --->   Operation 105 'br' <Predicate = (exitcond2)> <Delay = 1.76>
ST_4 : Operation 106 [1/1] (1.86ns)   --->   "switch i32 %operation_read, label %._crit_edge143 [
    i32 0, label %.preheader131.preheader
    i32 1, label %.preheader130.preheader
    i32 2, label %.preheader129.preheader
  ]" [Convolutions/core.cpp:43]   --->   Operation 106 'switch' <Predicate = (exitcond2 & or_cond)> <Delay = 1.86>
ST_4 : Operation 107 [1/1] (1.76ns)   --->   "br label %.preheader129" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 107 'br' <Predicate = (exitcond2 & or_cond & operation_read == 2)> <Delay = 1.76>
ST_4 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader130" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 108 'br' <Predicate = (exitcond2 & or_cond & operation_read == 1)> <Delay = 1.76>
ST_4 : Operation 109 [1/1] (1.76ns)   --->   "br label %.preheader131" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 109 'br' <Predicate = (exitcond2 & or_cond & operation_read == 0)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%col_assign_2 = phi i2 [ 0, %.preheader73.preheader ], [ %WinCol, %.preheader73.backedge ]"   --->   Operation 110 'phi' 'col_assign_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%col_assign_2_cast = zext i2 %col_assign_2 to i5" [Convolutions/core.cpp:33]   --->   Operation 111 'zext' 'col_assign_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%col_assign_2_cast1 = zext i2 %col_assign_2 to i32" [Convolutions/core.cpp:33]   --->   Operation 112 'zext' 'col_assign_2_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %col_assign_2, -1" [Convolutions/core.cpp:33]   --->   Operation 113 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 114 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.56ns)   --->   "%WinCol = add i2 %col_assign_2, 1" [Convolutions/core.cpp:33]   --->   Operation 115 'add' 'WinCol' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %getval.exit" [Convolutions/core.cpp:33]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (2.55ns)   --->   "%col_assign_1 = add nsw i32 %pixConvolved, %col_assign_2_cast1" [Convolutions/core.cpp:34]   --->   Operation 117 'add' 'col_assign_1' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_6 = zext i32 %col_assign_1 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 118 'zext' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_1 = getelementptr [320 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 119 'getelementptr' 'lineBuff_val_0_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 120 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 120 'load' 'lineBuff_val_0_load' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_1 = getelementptr [320 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 121 'getelementptr' 'lineBuff_val_1_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 122 'load' 'lineBuff_val_1_load_1' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_1 = getelementptr [320 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 123 'getelementptr' 'lineBuff_val_2_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 124 'load' 'lineBuff_val_2_load_1' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_5 : Operation 125 [1/1] (1.78ns)   --->   "%tmp_7 = add i5 %col_assign_2_cast, %tmp_4" [Convolutions/core.cpp:36]   --->   Operation 125 'add' 'tmp_7' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 126 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.02>
ST_6 : Operation 127 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 127 'load' 'lineBuff_val_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_6 : Operation 128 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 128 'load' 'lineBuff_val_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_6 : Operation 129 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 129 'load' 'lineBuff_val_2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_6 : Operation 130 [1/1] (1.77ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %lineBuff_val_0_load, i8 %lineBuff_val_1_load_1, i8 %lineBuff_val_2_load_1, i2 %row_assign)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34]   --->   Operation 130 'mux' 'tmp' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i5 %tmp_7 to i32" [Convolutions/core.cpp:36]   --->   Operation 131 'sext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %tmp_7_cast to i64" [Convolutions/core.cpp:36]   --->   Operation 132 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i8]* %kernel, i64 0, i64 %tmp_8" [Convolutions/core.cpp:36]   --->   Operation 133 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (2.32ns)   --->   "%kernel_load = load i8* %kernel_addr, align 1" [Convolutions/core.cpp:36]   --->   Operation 134 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 6.49>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%val = zext i8 %tmp to i16" [Convolutions/core.cpp:34]   --->   Operation 135 'zext' 'val' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/2] (2.32ns)   --->   "%kernel_load = load i8* %kernel_addr, align 1" [Convolutions/core.cpp:36]   --->   Operation 136 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_9 = sext i8 %kernel_load to i16" [Convolutions/core.cpp:36]   --->   Operation 137 'sext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (4.17ns)   --->   "%window_val_2_0 = mul i16 %tmp_9, %val" [Convolutions/core.cpp:36]   --->   Operation 138 'mul' 'window_val_2_0' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (1.13ns)   --->   "switch i2 %row_assign, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 139 'switch' <Predicate = true> <Delay = 1.13>
ST_7 : Operation 140 [1/1] (1.13ns)   --->   "switch i2 %col_assign_2, label %branch8 [
    i2 0, label %branch1..preheader73.backedge_crit_edge
    i2 1, label %branch7
  ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 140 'switch' <Predicate = (row_assign == 1)> <Delay = 1.13>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 141 'store' <Predicate = (row_assign == 1 & col_assign_2 == 1)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 142 'br' <Predicate = (row_assign == 1 & col_assign_2 == 1)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 143 'store' <Predicate = (row_assign == 1 & col_assign_2 == 0)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 144 'br' <Predicate = (row_assign == 1 & col_assign_2 == 0)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 145 'store' <Predicate = (row_assign == 1 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 146 'br' <Predicate = (row_assign == 1 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (1.13ns)   --->   "switch i2 %col_assign_2, label %branch5 [
    i2 0, label %branch0..preheader73.backedge_crit_edge
    i2 1, label %branch4
  ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 147 'switch' <Predicate = (row_assign == 0)> <Delay = 1.13>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 148 'store' <Predicate = (row_assign == 0 & col_assign_2 == 1)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 149 'br' <Predicate = (row_assign == 0 & col_assign_2 == 1)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 150 'store' <Predicate = (row_assign == 0 & col_assign_2 == 0)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 151 'br' <Predicate = (row_assign == 0 & col_assign_2 == 0)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 152 'store' <Predicate = (row_assign == 0 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 153 'br' <Predicate = (row_assign == 0 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (1.13ns)   --->   "switch i2 %col_assign_2, label %branch11 [
    i2 0, label %branch2..preheader73.backedge_crit_edge
    i2 1, label %branch10
  ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 154 'switch' <Predicate = (row_assign != 0 & row_assign != 1)> <Delay = 1.13>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_7" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 155 'store' <Predicate = (row_assign != 0 & row_assign != 1 & col_assign_2 == 1)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 156 'br' <Predicate = (row_assign != 0 & row_assign != 1 & col_assign_2 == 1)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 157 'store' <Predicate = (row_assign != 0 & row_assign != 1 & col_assign_2 == 0)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 158 'br' <Predicate = (row_assign != 0 & row_assign != 1 & col_assign_2 == 0)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "store i16 %window_val_2_0, i16* %window_val_2_2_8" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 159 'store' <Predicate = (row_assign != 0 & row_assign != 1 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader73.backedge" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37]   --->   Operation 160 'br' <Predicate = (row_assign != 0 & row_assign != 1 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader73"   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.86>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%row_assign_3 = phi i2 [ %row_5, %.preheader129.loopexit ], [ 0, %.preheader129.preheader ]"   --->   Operation 162 'phi' 'row_assign_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%maxValue_i = phi i8 [ %maxValue_1_i, %.preheader129.loopexit ], [ 0, %.preheader129.preheader ]" [Convolutions/core.cpp:135->Convolutions/core.cpp:57]   --->   Operation 163 'phi' 'maxValue_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.95ns)   --->   "%exitcond1_i2 = icmp eq i2 %row_assign_3, -1" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 164 'icmp' 'exitcond1_i2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 165 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (1.56ns)   --->   "%row_5 = add i2 %row_assign_3, 1" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 166 'add' 'row_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i2, label %._crit_edge143.loopexit, label %.preheader.i121.preheader" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_12_i = zext i2 %row_assign_3 to i4" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 168 'zext' 'tmp_12_i' <Predicate = (!exitcond1_i2)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%p_shl_i2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_assign_3, i2 0)" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 169 'bitconcatenate' 'p_shl_i2' <Predicate = (!exitcond1_i2)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (1.73ns)   --->   "%tmp_13_i = sub i4 %p_shl_i2, %tmp_12_i" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 170 'sub' 'tmp_13_i' <Predicate = (!exitcond1_i2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (1.76ns)   --->   "br label %.preheader.i121" [Convolutions/core.cpp:132->Convolutions/core.cpp:57]   --->   Operation 171 'br' <Predicate = (!exitcond1_i2)> <Delay = 1.76>
ST_8 : Operation 172 [1/1] (1.86ns)   --->   "br label %._crit_edge143"   --->   Operation 172 'br' <Predicate = (exitcond1_i2)> <Delay = 1.86>

State 9 <SV = 5> <Delay = 7.08>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%maxValue_1_i = phi i8 [ %valInWindow_0_maxVal, %getval.exit.i126 ], [ %maxValue_i, %.preheader.i121.preheader ]" [Convolutions/core.cpp:135->Convolutions/core.cpp:57]   --->   Operation 173 'phi' 'maxValue_1_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%col_assign_5 = phi i2 [ %col_4, %getval.exit.i126 ], [ 0, %.preheader.i121.preheader ]"   --->   Operation 174 'phi' 'col_assign_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.95ns)   --->   "%exitcond_i2 = icmp eq i2 %col_assign_5, -1" [Convolutions/core.cpp:132->Convolutions/core.cpp:57]   --->   Operation 175 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 176 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (1.56ns)   --->   "%col_4 = add i2 %col_assign_5, 1" [Convolutions/core.cpp:132->Convolutions/core.cpp:57]   --->   Operation 177 'add' 'col_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %.preheader129.loopexit, label %getval.exit.i126" [Convolutions/core.cpp:132->Convolutions/core.cpp:57]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%window_val_2_2_loa_2 = load i16* %window_val_2_2"   --->   Operation 179 'load' 'window_val_2_2_loa_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%window_val_2_2_1_l_2 = load i16* %window_val_2_2_1"   --->   Operation 180 'load' 'window_val_2_2_1_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%window_val_2_2_2_l_2 = load i16* %window_val_2_2_2"   --->   Operation 181 'load' 'window_val_2_2_2_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%window_val_2_2_3_l_2 = load i16* %window_val_2_2_3"   --->   Operation 182 'load' 'window_val_2_2_3_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%window_val_2_2_4_l_2 = load i16* %window_val_2_2_4"   --->   Operation 183 'load' 'window_val_2_2_4_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%window_val_2_2_5_l_2 = load i16* %window_val_2_2_5"   --->   Operation 184 'load' 'window_val_2_2_5_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%window_val_2_2_6_l_2 = load i16* %window_val_2_2_6"   --->   Operation 185 'load' 'window_val_2_2_6_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%window_val_2_2_7_l_2 = load i16* %window_val_2_2_7"   --->   Operation 186 'load' 'window_val_2_2_7_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%window_val_2_2_8_l_2 = load i16* %window_val_2_2_8"   --->   Operation 187 'load' 'window_val_2_2_8_l_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_14_i = zext i2 %col_assign_5 to i4" [Convolutions/core.cpp:132->Convolutions/core.cpp:57]   --->   Operation 188 'zext' 'tmp_14_i' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (1.73ns)   --->   "%tmp_15_i = add i4 %tmp_13_i, %tmp_14_i" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 189 'add' 'tmp_15_i' <Predicate = (!exitcond_i2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (2.55ns)   --->   "%tmp_13 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %window_val_2_2_loa_2, i16 %window_val_2_2_1_l_2, i16 %window_val_2_2_2_l_2, i16 %window_val_2_2_3_l_2, i16 %window_val_2_2_4_l_2, i16 %window_val_2_2_5_l_2, i16 %window_val_2_2_6_l_2, i16 %window_val_2_2_7_l_2, i16 %window_val_2_2_8_l_2, i4 %tmp_15_i)" [Convolutions/core.cpp:131->Convolutions/core.cpp:57]   --->   Operation 190 'mux' 'tmp_13' <Predicate = (!exitcond_i2)> <Delay = 2.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%maxValue = trunc i16 %tmp_13 to i8" [Convolutions/core.cpp:134->Convolutions/core.cpp:57]   --->   Operation 191 'trunc' 'maxValue' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (1.55ns)   --->   "%tmp_i_28 = icmp ugt i8 %maxValue, %maxValue_1_i" [Convolutions/core.cpp:135->Convolutions/core.cpp:57]   --->   Operation 192 'icmp' 'tmp_i_28' <Predicate = (!exitcond_i2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (1.24ns)   --->   "%valInWindow_0_maxVal = select i1 %tmp_i_28, i8 %maxValue, i8 %maxValue_1_i" [Convolutions/core.cpp:135->Convolutions/core.cpp:57]   --->   Operation 193 'select' 'valInWindow_0_maxVal' <Predicate = (!exitcond_i2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader.i121" [Convolutions/core.cpp:132->Convolutions/core.cpp:57]   --->   Operation 194 'br' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "br label %.preheader129"   --->   Operation 195 'br' <Predicate = (exitcond_i2)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 1.86>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%row_assign_2 = phi i2 [ %row_4, %.preheader130.loopexit ], [ 0, %.preheader130.preheader ]"   --->   Operation 196 'phi' 'row_assign_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%minValue_i = phi i8 [ %minValue_1_i, %.preheader130.loopexit ], [ -1, %.preheader130.preheader ]" [Convolutions/core.cpp:121->Convolutions/core.cpp:53]   --->   Operation 197 'phi' 'minValue_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.95ns)   --->   "%exitcond1_i1 = icmp eq i2 %row_assign_2, -1" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 198 'icmp' 'exitcond1_i1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 199 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (1.56ns)   --->   "%row_4 = add i2 %row_assign_2, 1" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 200 'add' 'row_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i1, label %._crit_edge143.loopexit27, label %.preheader.i109.preheader" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_6_i = zext i2 %row_assign_2 to i4" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 202 'zext' 'tmp_6_i' <Predicate = (!exitcond1_i1)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%p_shl_i1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_assign_2, i2 0)" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 203 'bitconcatenate' 'p_shl_i1' <Predicate = (!exitcond1_i1)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (1.73ns)   --->   "%tmp_7_i = sub i4 %p_shl_i1, %tmp_6_i" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 204 'sub' 'tmp_7_i' <Predicate = (!exitcond1_i1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (1.76ns)   --->   "br label %.preheader.i109" [Convolutions/core.cpp:118->Convolutions/core.cpp:53]   --->   Operation 205 'br' <Predicate = (!exitcond1_i1)> <Delay = 1.76>
ST_10 : Operation 206 [1/1] (1.86ns)   --->   "br label %._crit_edge143"   --->   Operation 206 'br' <Predicate = (exitcond1_i1)> <Delay = 1.86>

State 11 <SV = 5> <Delay = 7.08>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%minValue_1_i = phi i8 [ %valInWindow_0_minVal, %getval.exit.i114 ], [ %minValue_i, %.preheader.i109.preheader ]" [Convolutions/core.cpp:121->Convolutions/core.cpp:53]   --->   Operation 207 'phi' 'minValue_1_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%col_assign_4 = phi i2 [ %col_3, %getval.exit.i114 ], [ 0, %.preheader.i109.preheader ]"   --->   Operation 208 'phi' 'col_assign_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.95ns)   --->   "%exitcond_i1 = icmp eq i2 %col_assign_4, -1" [Convolutions/core.cpp:118->Convolutions/core.cpp:53]   --->   Operation 209 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 210 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (1.56ns)   --->   "%col_3 = add i2 %col_assign_4, 1" [Convolutions/core.cpp:118->Convolutions/core.cpp:53]   --->   Operation 211 'add' 'col_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %.preheader130.loopexit, label %getval.exit.i114" [Convolutions/core.cpp:118->Convolutions/core.cpp:53]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%window_val_2_2_loa_1 = load i16* %window_val_2_2"   --->   Operation 213 'load' 'window_val_2_2_loa_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%window_val_2_2_1_l_1 = load i16* %window_val_2_2_1"   --->   Operation 214 'load' 'window_val_2_2_1_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%window_val_2_2_2_l_1 = load i16* %window_val_2_2_2"   --->   Operation 215 'load' 'window_val_2_2_2_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%window_val_2_2_3_l_1 = load i16* %window_val_2_2_3"   --->   Operation 216 'load' 'window_val_2_2_3_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%window_val_2_2_4_l_1 = load i16* %window_val_2_2_4"   --->   Operation 217 'load' 'window_val_2_2_4_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%window_val_2_2_5_l_1 = load i16* %window_val_2_2_5"   --->   Operation 218 'load' 'window_val_2_2_5_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%window_val_2_2_6_l_1 = load i16* %window_val_2_2_6"   --->   Operation 219 'load' 'window_val_2_2_6_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%window_val_2_2_7_l_1 = load i16* %window_val_2_2_7"   --->   Operation 220 'load' 'window_val_2_2_7_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%window_val_2_2_8_l_1 = load i16* %window_val_2_2_8"   --->   Operation 221 'load' 'window_val_2_2_8_l_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i2 %col_assign_4 to i4" [Convolutions/core.cpp:118->Convolutions/core.cpp:53]   --->   Operation 222 'zext' 'tmp_8_i' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (1.73ns)   --->   "%tmp_9_i = add i4 %tmp_7_i, %tmp_8_i" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 223 'add' 'tmp_9_i' <Predicate = (!exitcond_i1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (2.55ns)   --->   "%tmp_12 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %window_val_2_2_loa_1, i16 %window_val_2_2_1_l_1, i16 %window_val_2_2_2_l_1, i16 %window_val_2_2_3_l_1, i16 %window_val_2_2_4_l_1, i16 %window_val_2_2_5_l_1, i16 %window_val_2_2_6_l_1, i16 %window_val_2_2_7_l_1, i16 %window_val_2_2_8_l_1, i4 %tmp_9_i)" [Convolutions/core.cpp:117->Convolutions/core.cpp:53]   --->   Operation 224 'mux' 'tmp_12' <Predicate = (!exitcond_i1)> <Delay = 2.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%minValue = trunc i16 %tmp_12 to i8" [Convolutions/core.cpp:120->Convolutions/core.cpp:53]   --->   Operation 225 'trunc' 'minValue' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (1.55ns)   --->   "%tmp_5_i = icmp ult i8 %minValue, %minValue_1_i" [Convolutions/core.cpp:121->Convolutions/core.cpp:53]   --->   Operation 226 'icmp' 'tmp_5_i' <Predicate = (!exitcond_i1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (1.24ns)   --->   "%valInWindow_0_minVal = select i1 %tmp_5_i, i8 %minValue, i8 %minValue_1_i" [Convolutions/core.cpp:121->Convolutions/core.cpp:53]   --->   Operation 227 'select' 'valInWindow_0_minVal' <Predicate = (!exitcond_i1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "br label %.preheader.i109" [Convolutions/core.cpp:118->Convolutions/core.cpp:53]   --->   Operation 228 'br' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "br label %.preheader130"   --->   Operation 229 'br' <Predicate = (exitcond_i1)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.86>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%row_assign_1 = phi i2 [ %row_3, %.preheader131.loopexit ], [ 0, %.preheader131.preheader ]"   --->   Operation 230 'phi' 'row_assign_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%valOutput = phi i16 [ %accumulator_1_i, %.preheader131.loopexit ], [ 0, %.preheader131.preheader ]" [Convolutions/core.cpp:147->Convolutions/core.cpp:46]   --->   Operation 231 'phi' 'valOutput' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.95ns)   --->   "%exitcond1_i = icmp eq i2 %row_assign_1, -1" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 232 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 233 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (1.56ns)   --->   "%row_3 = add i2 %row_assign_1, 1" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 234 'add' 'row_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %sumWindow.exit, label %.preheader.i.preheader" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_i = zext i2 %row_assign_1 to i4" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 236 'zext' 'tmp_i' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%p_shl_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_assign_1, i2 0)" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 237 'bitconcatenate' 'p_shl_i' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (1.73ns)   --->   "%tmp_1_i = sub i4 %p_shl_i, %tmp_i" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 238 'sub' 'tmp_1_i' <Predicate = (!exitcond1_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [1/1] (1.76ns)   --->   "br label %.preheader.i" [Convolutions/core.cpp:146->Convolutions/core.cpp:46]   --->   Operation 239 'br' <Predicate = (!exitcond1_i)> <Delay = 1.76>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i16 %valOutput to i8" [Convolutions/core.cpp:87]   --->   Operation 240 'trunc' 'tmp_5' <Predicate = (exitcond1_i)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %valOutput, i32 15)" [Convolutions/core.cpp:47]   --->   Operation 241 'bitselect' 'tmp_14' <Predicate = (exitcond1_i)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (1.24ns)   --->   "%p_s = select i1 %tmp_14, i8 0, i8 %tmp_5" [Convolutions/core.cpp:87]   --->   Operation 242 'select' 'p_s' <Predicate = (exitcond1_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 243 [1/1] (1.86ns)   --->   "br label %._crit_edge143" [Convolutions/core.cpp:50]   --->   Operation 243 'br' <Predicate = (exitcond1_i)> <Delay = 1.86>

State 13 <SV = 5> <Delay = 6.36>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%accumulator_1_i = phi i16 [ %accumulator, %getval.exit.i ], [ %valOutput, %.preheader.i.preheader ]"   --->   Operation 244 'phi' 'accumulator_1_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%col_assign_3 = phi i2 [ %col_2, %getval.exit.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 245 'phi' 'col_assign_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %col_assign_3, -1" [Convolutions/core.cpp:146->Convolutions/core.cpp:46]   --->   Operation 246 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 247 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (1.56ns)   --->   "%col_2 = add i2 %col_assign_3, 1" [Convolutions/core.cpp:146->Convolutions/core.cpp:46]   --->   Operation 248 'add' 'col_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.preheader131.loopexit, label %getval.exit.i" [Convolutions/core.cpp:146->Convolutions/core.cpp:46]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%window_val_2_2_loa = load i16* %window_val_2_2"   --->   Operation 250 'load' 'window_val_2_2_loa' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%window_val_2_2_1_l = load i16* %window_val_2_2_1"   --->   Operation 251 'load' 'window_val_2_2_1_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%window_val_2_2_2_l = load i16* %window_val_2_2_2"   --->   Operation 252 'load' 'window_val_2_2_2_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%window_val_2_2_3_l = load i16* %window_val_2_2_3"   --->   Operation 253 'load' 'window_val_2_2_3_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%window_val_2_2_4_l = load i16* %window_val_2_2_4"   --->   Operation 254 'load' 'window_val_2_2_4_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%window_val_2_2_5_l = load i16* %window_val_2_2_5"   --->   Operation 255 'load' 'window_val_2_2_5_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%window_val_2_2_6_l = load i16* %window_val_2_2_6"   --->   Operation 256 'load' 'window_val_2_2_6_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%window_val_2_2_7_l = load i16* %window_val_2_2_7"   --->   Operation 257 'load' 'window_val_2_2_7_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%window_val_2_2_8_l = load i16* %window_val_2_2_8"   --->   Operation 258 'load' 'window_val_2_2_8_l' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i2 %col_assign_3 to i4" [Convolutions/core.cpp:146->Convolutions/core.cpp:46]   --->   Operation 259 'zext' 'tmp_2_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (1.73ns)   --->   "%tmp_3_i = add i4 %tmp_1_i, %tmp_2_i" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 260 'add' 'tmp_3_i' <Predicate = (!exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [1/1] (2.55ns)   --->   "%tmp_11 = call i16 @_ssdm_op_Mux.ap_auto.9i16.i4(i16 %window_val_2_2_loa, i16 %window_val_2_2_1_l, i16 %window_val_2_2_2_l, i16 %window_val_2_2_3_l, i16 %window_val_2_2_4_l, i16 %window_val_2_2_5_l, i16 %window_val_2_2_6_l, i16 %window_val_2_2_7_l, i16 %window_val_2_2_8_l, i4 %tmp_3_i)" [Convolutions/core.cpp:145->Convolutions/core.cpp:46]   --->   Operation 261 'mux' 'tmp_11' <Predicate = (!exitcond_i)> <Delay = 2.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [1/1] (2.07ns)   --->   "%accumulator = add i16 %tmp_11, %accumulator_1_i" [Convolutions/core.cpp:147->Convolutions/core.cpp:46]   --->   Operation 262 'add' 'accumulator' <Predicate = (!exitcond_i)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "br label %.preheader.i" [Convolutions/core.cpp:146->Convolutions/core.cpp:46]   --->   Operation 263 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "br label %.preheader131"   --->   Operation 264 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.01>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%valOutput_1 = phi i8 [ %p_s, %sumWindow.exit ], [ 0, %3 ], [ %maxValue_i, %._crit_edge143.loopexit ], [ %minValue_i, %._crit_edge143.loopexit27 ]" [Convolutions/core.cpp:87]   --->   Operation 265 'phi' 'valOutput_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (2.55ns)   --->   "%pixConvolved_3 = add nsw i32 %pixConvolved, 1" [Convolutions/core.cpp:60]   --->   Operation 266 'add' 'pixConvolved_3' <Predicate = (or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [1/1] (1.76ns)   --->   "br label %._crit_edge" [Convolutions/core.cpp:61]   --->   Operation 267 'br' <Predicate = (or_cond)> <Delay = 1.76>
ST_14 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node pixConvolved_2)   --->   "%pixConvolved_1 = phi i32 [ %pixConvolved_3, %._crit_edge143 ], [ %pixConvolved, %2 ]"   --->   Operation 268 'phi' 'pixConvolved_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%dataOutSideChannel_d_1 = phi i8 [ %valOutput_1, %._crit_edge143 ], [ 0, %2 ]" [Convolutions/core.cpp:87]   --->   Operation 269 'phi' 'dataOutSideChannel_d_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (2.47ns)   --->   "%tmp_1 = icmp slt i32 %col_assign, 319" [Convolutions/core.cpp:62]   --->   Operation 270 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [1/1] (2.55ns)   --->   "%col = add nsw i32 %col_assign, 1" [Convolutions/core.cpp:63]   --->   Operation 271 'add' 'col' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (2.55ns)   --->   "%row_2 = add nsw i32 %row, 1" [Convolutions/core.cpp:66]   --->   Operation 272 'add' 'row_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 273 [1/1] (0.69ns)   --->   "%col_1 = select i1 %tmp_1, i32 %col, i32 0" [Convolutions/core.cpp:62]   --->   Operation 273 'select' 'col_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (0.69ns)   --->   "%row_1 = select i1 %tmp_1, i32 %row, i32 %row_2" [Convolutions/core.cpp:62]   --->   Operation 274 'select' 'row_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 275 [1/1] (0.69ns) (out node of the LUT)   --->   "%pixConvolved_2 = select i1 %tmp_1, i32 %pixConvolved_1, i32 0" [Convolutions/core.cpp:62]   --->   Operation 275 'select' 'pixConvolved_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 276 [1/1] (2.43ns)   --->   "%tmp_10 = icmp ugt i17 %countWait, 321" [Convolutions/core.cpp:86]   --->   Operation 276 'icmp' 'tmp_10' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %4, label %._crit_edge144" [Convolutions/core.cpp:86]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 278 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %dataOutSideChannel_d_1, i1 %tmp_keep_V_1, i1 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 false, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)" [Convolutions/core.cpp:94]   --->   Operation 278 'write' <Predicate = (tmp_10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 6> <Delay = 2.10>
ST_15 : Operation 279 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %dataOutSideChannel_d_1, i1 %tmp_keep_V_1, i1 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 false, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)" [Convolutions/core.cpp:94]   --->   Operation 279 'write' <Predicate = (tmp_10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "br label %._crit_edge144" [Convolutions/core.cpp:96]   --->   Operation 280 'br' <Predicate = (tmp_10)> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (2.10ns)   --->   "%phitmp = add i17 %countWait, 1" [Convolutions/core.cpp:24]   --->   Operation 281 'add' 'phitmp' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "br label %1" [Convolutions/core.cpp:24]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 1.82>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%countWait_1 = phi i9 [ %countWait_2, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 283 'phi' 'countWait_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %countWait_1, -191" [Convolutions/core.cpp:99]   --->   Operation 284 'icmp' 'exitcond' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 321, i64 321, i64 321)"   --->   Operation 285 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (1.82ns)   --->   "%countWait_2 = add i9 %countWait_1, 1" [Convolutions/core.cpp:99]   --->   Operation 286 'add' 'countWait_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [Convolutions/core.cpp:99]   --->   Operation 287 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (1.66ns)   --->   "%tmp_last_V = icmp ult i9 %countWait_1, -192" [Convolutions/core.cpp:104]   --->   Operation 288 'icmp' 'tmp_last_V' <Predicate = (!exitcond)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 0, i1 %dataOutSideChannel_k, i1 %dataOutSideChannel_s, i2 %dataOutSideChannel_u, i1 %tmp_last_V, i5 %dataOutSideChannel_i, i6 %dataOutSideChannel_d)" [Convolutions/core.cpp:111]   --->   Operation 289 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "ret void" [Convolutions/core.cpp:113]   --->   Operation 290 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.00>
ST_17 : Operation 291 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 0, i1 %dataOutSideChannel_k, i1 %dataOutSideChannel_s, i2 %dataOutSideChannel_u, i1 %tmp_last_V, i5 %dataOutSideChannel_i, i6 %dataOutSideChannel_d)" [Convolutions/core.cpp:111]   --->   Operation 291 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "br label %.preheader" [Convolutions/core.cpp:99]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.id.V') with incoming values : ('tmp.id.V', Convolutions/core.cpp:26) [57]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', Convolutions/core.cpp:62) [62]  (0 ns)
	'getelementptr' operation ('lineBuff_val_1_addr', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29) [78]  (0 ns)
	'load' operation ('lineBuff_val_1_load', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29) on array 'lineBuff.val[1]', Convolutions/core.cpp:10 [79]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('lineBuff_val_1_load', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29) on array 'lineBuff.val[1]', Convolutions/core.cpp:10 [79]  (3.25 ns)
	'store' operation (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29) of variable 'lineBuff_val_1_load', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->Convolutions/core.cpp:29 on array 'lineBuff.val[0]', Convolutions/core.cpp:10 [81]  (3.25 ns)

 <State 4>: 5.22ns
The critical path consists of the following:
	'icmp' operation ('icmp', Convolutions/core.cpp:42) [165]  (2.47 ns)
	'and' operation ('or_cond', Convolutions/core.cpp:42) [168]  (0.978 ns)
	multiplexor before 'phi' operation ('pixConvolved') with incoming values : ('pixConvolved', Convolutions/core.cpp:60) ('pixConvolved_2', Convolutions/core.cpp:62) [304]  (1.77 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'phi' operation ('WinCol') with incoming values : ('WinCol', Convolutions/core.cpp:33) [100]  (0 ns)
	'add' operation ('col', Convolutions/core.cpp:34) [108]  (2.55 ns)
	'getelementptr' operation ('lineBuff_val_2_addr_1', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34) [114]  (0 ns)
	'load' operation ('lineBuff_val_2_load_1', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34) on array 'lineBuff.val[2]', Convolutions/core.cpp:10 [115]  (3.25 ns)

 <State 6>: 5.03ns
The critical path consists of the following:
	'load' operation ('lineBuff_val_0_load', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34) on array 'lineBuff.val[0]', Convolutions/core.cpp:10 [111]  (3.25 ns)
	'mux' operation ('tmp', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->Convolutions/core.cpp:34) [116]  (1.77 ns)

 <State 7>: 6.49ns
The critical path consists of the following:
	'load' operation ('kernel_load', Convolutions/core.cpp:36) on array 'kernel' [122]  (2.32 ns)
	'mul' operation ('window.val[2][0]', Convolutions/core.cpp:36) [124]  (4.17 ns)
	'store' operation (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:274->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:573->Convolutions/core.cpp:37) of variable 'window.val[2][0]', Convolutions/core.cpp:36 on local variable 'window.val[2][2]' [129]  (0 ns)

 <State 8>: 1.86ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('valOutput_1', Convolutions/core.cpp:87) with incoming values : ('valInWindow_0_maxVal', Convolutions/core.cpp:135->Convolutions/core.cpp:57) ('valInWindow_0_minVal', Convolutions/core.cpp:121->Convolutions/core.cpp:53) ('p_s', Convolutions/core.cpp:87) [300]  (1.86 ns)

 <State 9>: 7.09ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', Convolutions/core.cpp:132->Convolutions/core.cpp:57) [188]  (0 ns)
	'add' operation ('tmp_15_i', Convolutions/core.cpp:131->Convolutions/core.cpp:57) [204]  (1.74 ns)
	'mux' operation ('tmp_13', Convolutions/core.cpp:131->Convolutions/core.cpp:57) [205]  (2.55 ns)
	'icmp' operation ('tmp_i_28', Convolutions/core.cpp:135->Convolutions/core.cpp:57) [207]  (1.55 ns)
	'select' operation ('valInWindow_0_maxVal', Convolutions/core.cpp:135->Convolutions/core.cpp:57) [208]  (1.25 ns)

 <State 10>: 1.86ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('valOutput_1', Convolutions/core.cpp:87) with incoming values : ('valInWindow_0_maxVal', Convolutions/core.cpp:135->Convolutions/core.cpp:57) ('valInWindow_0_minVal', Convolutions/core.cpp:121->Convolutions/core.cpp:53) ('p_s', Convolutions/core.cpp:87) [300]  (1.86 ns)

 <State 11>: 7.09ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', Convolutions/core.cpp:118->Convolutions/core.cpp:53) [230]  (0 ns)
	'add' operation ('tmp_9_i', Convolutions/core.cpp:117->Convolutions/core.cpp:53) [246]  (1.74 ns)
	'mux' operation ('tmp_12', Convolutions/core.cpp:117->Convolutions/core.cpp:53) [247]  (2.55 ns)
	'icmp' operation ('tmp_5_i', Convolutions/core.cpp:121->Convolutions/core.cpp:53) [249]  (1.55 ns)
	'select' operation ('valInWindow_0_minVal', Convolutions/core.cpp:121->Convolutions/core.cpp:53) [250]  (1.25 ns)

 <State 12>: 1.86ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('valOutput_1', Convolutions/core.cpp:87) with incoming values : ('valInWindow_0_maxVal', Convolutions/core.cpp:135->Convolutions/core.cpp:57) ('valInWindow_0_minVal', Convolutions/core.cpp:121->Convolutions/core.cpp:53) ('p_s', Convolutions/core.cpp:87) [300]  (1.86 ns)

 <State 13>: 6.37ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', Convolutions/core.cpp:146->Convolutions/core.cpp:46) [272]  (0 ns)
	'add' operation ('tmp_3_i', Convolutions/core.cpp:145->Convolutions/core.cpp:46) [288]  (1.74 ns)
	'mux' operation ('tmp_11', Convolutions/core.cpp:145->Convolutions/core.cpp:46) [289]  (2.55 ns)
	'add' operation ('accumulator', Convolutions/core.cpp:147->Convolutions/core.cpp:46) [290]  (2.08 ns)

 <State 14>: 5.02ns
The critical path consists of the following:
	'add' operation ('pixConvolved', Convolutions/core.cpp:60) [301]  (2.55 ns)
	multiplexor before 'phi' operation ('pixConvolved') with incoming values : ('pixConvolved', Convolutions/core.cpp:60) ('pixConvolved_2', Convolutions/core.cpp:62) [304]  (1.77 ns)
	'phi' operation ('pixConvolved') with incoming values : ('pixConvolved', Convolutions/core.cpp:60) ('pixConvolved_2', Convolutions/core.cpp:62) [304]  (0 ns)
	'select' operation ('pixConvolved_2', Convolutions/core.cpp:62) [311]  (0.698 ns)

 <State 15>: 2.11ns
The critical path consists of the following:
	'add' operation ('phitmp', Convolutions/core.cpp:24) [318]  (2.11 ns)

 <State 16>: 1.82ns
The critical path consists of the following:
	'phi' operation ('countWait') with incoming values : ('countWait', Convolutions/core.cpp:99) [323]  (0 ns)
	'add' operation ('countWait', Convolutions/core.cpp:99) [326]  (1.82 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
