# Compile of MRELBP_CI_R2.v was successful.
# Compile of MRELBP_CI_R2_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.MRELBP_CI_R2_tb
# vsim -gui work.MRELBP_CI_R2_tb 
# Start time: 06:43:47 on Dec 04,2024
# Loading work.MRELBP_CI_R2_tb
# Loading work.MRELBP_CI_R2
add wave *
run
# ci_o =   0, done_o = 0
# ** Note: $finish    : D:/Thesis/Src/MRELBP_CI_R2_tb.v(72)
#    Time: 80 ps  Iteration: 0  Instance: /MRELBP_CI_R2_tb
# 1
# Break in Module MRELBP_CI_R2_tb at D:/Thesis/Src/MRELBP_CI_R2_tb.v line 72
# Compile of MRELBP_CI_R2.v was successful.
# Compile of MRELBP_CI_R2_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.MRELBP_CI_R2_tb
# End time: 06:44:37 on Dec 04,2024, Elapsed time: 0:00:50
# Errors: 0, Warnings: 3
# vsim -gui work.MRELBP_CI_R2_tb 
# Start time: 06:44:37 on Dec 04,2024
# Loading work.MRELBP_CI_R2_tb
# Loading work.MRELBP_CI_R2
add wave *
run
# ci_o =   1, done_o = 0
# ** Note: $finish    : D:/Thesis/Src/MRELBP_CI_R2_tb.v(73)
#    Time: 80 ps  Iteration: 0  Instance: /MRELBP_CI_R2_tb
# 1
# Break in Module MRELBP_CI_R2_tb at D:/Thesis/Src/MRELBP_CI_R2_tb.v line 73
# End time: 06:45:02 on Dec 04,2024, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
