// Seed: 2009808454
module module_0 ();
  wire id_1;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd96
) (
    output uwire id_0,
    output wire  id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  tri1  id_4,
    output wand  id_5,
    input  tri0  id_6
);
  assign id_5 = id_6;
  localparam id_8 = (-1);
  parameter id_9 = (id_8);
  assign id_5 = id_3;
  wire id_10;
  ;
  assign id_1 = id_3 == -1'h0;
  wire [-1 : -1] id_11;
  assign id_5 = id_2;
  wire [id_8 : 1  &  1] id_12;
  module_0 modCall_1 ();
  if (-1) begin : LABEL_0
    integer \id_13 = id_6;
  end else begin : LABEL_1
    genvar id_14;
  end
  assign id_5 = id_10;
  wire id_15;
endmodule
