<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1500374892">
  <File Type="RDS-PROPCONSTRS" Name="Task4_m_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="Task4_m_utilization_synth.rpt"/>
  <File Type="RDS-RDS" Name="Task4_m.vds"/>
  <File Type="VDS-TIMING-PB" Name="Task4_m_timing_summary_synth.pb"/>
  <File Type="PA-TCL" Name="Task4_m.tcl"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Task4_m_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="Task4_m.dcp"/>
  <File Type="RDS-UTIL-PB" Name="Task4_m_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/AXI4_Stream_Absolute_Square_m.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/abs_sqr_control_unit_m.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/abs_sqr_operative_part_m.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/register_m.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Sistemi_Embedded/Final_project/Test_moduli/Square_AXI4_Stream/Square_AXI4_Stream.srcs/sources_1/imports/Moduli/Radice_quadrata/Comb_sqrt/Comb_sqrt.srcs/sources_1/imports/new/register_m.vhd"/>
        <Attr Name="ImportTime" Val="1500151979"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/mod_quad_oper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Sistemi_Embedded/Final_project/Test_moduli/Square_AXI4_Stream/Square_AXI4_Stream.srcs/sources_1/imports/Moduli/Modulo_quadro/quad_module_DSP/quad_module_DSP.srcs/sources_1/new/mod_quad_oper.vhd"/>
        <Attr Name="ImportTime" Val="1500211568"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AXI4_Stream_Square_Root_m.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Task4_m.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Task4_m"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="AXI4_Stream_Divider_m"/>
</GenRun>
