<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
&#160;

<h3><a id="index__5F" name="index__5F"></a>- _ -</h3><ul>
<li>__ADC12_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabe7e11fce558e2053cdb0ae751126536">stm32_hal_legacy.h</a></li>
<li>__ADC12_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga122c5ade42bf95733284ef8204a4506b">stm32_hal_legacy.h</a></li>
<li>__ADC12_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacbc2844f7655815ba4ae65f4ca715dbb">stm32_hal_legacy.h</a></li>
<li>__ADC12_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9464b6c06f15be9e00a1c1ed79dbe8d6">stm32_hal_legacy.h</a></li>
<li>__ADC12_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4ba622ec6ed0408b17c9c68523fa6629">stm32_hal_legacy.h</a></li>
<li>__ADC12_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaccd3e06d5b914cebaaacbc94d05c7660">stm32_hal_legacy.h</a></li>
<li>__ADC1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6506d98e0a44a0fd83fc893acdea24b6">stm32_hal_legacy.h</a></li>
<li>__ADC1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9a9d5243d8f3d6747cfbb026fdf2e0b7">stm32_hal_legacy.h</a></li>
<li>__ADC1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab6f5f7285730b9e581578c27eb407246">stm32_hal_legacy.h</a></li>
<li>__ADC1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9ce0348811aae0a082ef462e050bdbfa">stm32_hal_legacy.h</a></li>
<li>__ADC1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga74c96fb6dcb3e5ac23637040874f742a">stm32_hal_legacy.h</a></li>
<li>__ADC1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga72176a626f4a7bafd415028cc446093e">stm32_hal_legacy.h</a></li>
<li>__ADC1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9c6a5800240c7a38160f7b55d993d014">stm32_hal_legacy.h</a></li>
<li>__ADC1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga58dc5da806adc545da8e62b986f6c4f4">stm32_hal_legacy.h</a></li>
<li>__ADC2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae27221f87c3db8c7e520cd404e530a49">stm32_hal_legacy.h</a></li>
<li>__ADC2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga926fc527f079e5e0b3c57b899d32188c">stm32_hal_legacy.h</a></li>
<li>__ADC2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaccf07903e462de87910e343822775936">stm32_hal_legacy.h</a></li>
<li>__ADC2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafe24a48e39c495dbd65a3b0b0703d7a5">stm32_hal_legacy.h</a></li>
<li>__ADC2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8fff7cb98695cd6db61d658e07b3f7a0">stm32_hal_legacy.h</a></li>
<li>__ADC2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga950dedd481bcb1024279b78abc7f80d9">stm32_hal_legacy.h</a></li>
<li>__ADC34_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7d658c3accc90e210938a08bb313a6be">stm32_hal_legacy.h</a></li>
<li>__ADC34_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad254ae5b9760ec6cc0b9be3f542b22db">stm32_hal_legacy.h</a></li>
<li>__ADC34_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9d32ad39aa9a52a93e5cc48977fac1a1">stm32_hal_legacy.h</a></li>
<li>__ADC34_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga93f6d4d2538e3cffb09d7ceda988c85c">stm32_hal_legacy.h</a></li>
<li>__ADC34_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5f63de772d3934e3fd5e31cfd91ec6de">stm32_hal_legacy.h</a></li>
<li>__ADC34_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad758bcf779fd9cab005fcc8fc6bf23ae">stm32_hal_legacy.h</a></li>
<li>__ADC3_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga05c6b7d579c500a86114a5e70421e154">stm32_hal_legacy.h</a></li>
<li>__ADC3_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga96ef8d5f9623cc70e65c86d0806e3e86">stm32_hal_legacy.h</a></li>
<li>__ADC3_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa9fc68ed09451ca236c66d73424084b3">stm32_hal_legacy.h</a></li>
<li>__ADC3_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga70dc337170018b5b412db6b7c0859737">stm32_hal_legacy.h</a></li>
<li>__ADC3_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad312edcb949947577c55a2d45a9518ac">stm32_hal_legacy.h</a></li>
<li>__ADC3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7a8f6b458fbba95a8649e1989b58eaf5">stm32_hal_legacy.h</a></li>
<li>__ADC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0b7b1fa138a7e4d601466f5b427579cd">stm32_hal_legacy.h</a></li>
<li>__ADC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3c9e07dfc357910bdd8241d83e1ab404">stm32_hal_legacy.h</a></li>
<li>__ADC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaea979d2b065299f4699d49fbf7dc1162">stm32_hal_legacy.h</a></li>
<li>__ADC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac919ab7c7218c3d5be119a7a66727cf8">stm32_hal_legacy.h</a></li>
<li>__ADC_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga6a8dfa9e047c1ac8f70d2fe3ae3fd4dc">stm32_hal_legacy.h</a></li>
<li>__ADC_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gade2e452da8695130dbc0b8b516ec16ff">stm32_hal_legacy.h</a></li>
<li>__ADC_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac2ca60c797339b8fb2407e1cd19268b7">stm32_hal_legacy.h</a></li>
<li>__ADC_IS_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga32e5ccb7060b98a06749eb20d922d51b">stm32_hal_legacy.h</a></li>
<li>__ADC_MULTIMODE_IS_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gaa5b9fcac48711d597023aecdb11afc51">stm32_hal_legacy.h</a></li>
<li>__ADC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2d1f1b26b6536e9c64d5aadc3477166b">stm32_hal_legacy.h</a></li>
<li>__ADDR_1st_CYCLE&#160;:&#160;<a class="el" href="group___h_a_l___n_a_n_d___aliased___defines.html#ga1e95b9f6b605085f2b0ad95794841a7b">stm32_hal_legacy.h</a></li>
<li>__ADDR_2nd_CYCLE&#160;:&#160;<a class="el" href="group___h_a_l___n_a_n_d___aliased___defines.html#gaa1477fe89e780f7da3e780d29a97a9b1">stm32_hal_legacy.h</a></li>
<li>__ADDR_3rd_CYCLE&#160;:&#160;<a class="el" href="group___h_a_l___n_a_n_d___aliased___defines.html#ga4316e40c7905baa397537633d191fa31">stm32_hal_legacy.h</a></li>
<li>__ADDR_4th_CYCLE&#160;:&#160;<a class="el" href="group___h_a_l___n_a_n_d___aliased___defines.html#ga012bb903469430b21f4bbca8ce3c7654">stm32_hal_legacy.h</a></li>
<li>__AES_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafed074f52db05d4c07cf496232bb3153">stm32_hal_legacy.h</a></li>
<li>__AES_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0c5aad08bba28d384dc7e1181fee6b67">stm32_hal_legacy.h</a></li>
<li>__AES_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga709b3ad783f3e2b16fe5f07cf5cd9ad9">stm32_hal_legacy.h</a></li>
<li>__AES_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab14654c7c6b702e39853f88b35228b3d">stm32_hal_legacy.h</a></li>
<li>__AES_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1f40700201086bcf1ec079634db1a5e4">stm32_hal_legacy.h</a></li>
<li>__AES_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga223935e6b265768f91c37310d4f56205">stm32_hal_legacy.h</a></li>
<li>__AFIO_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga35e6ac63d013180c4eb9505f3d2b6bc0">stm32_hal_legacy.h</a></li>
<li>__AFIO_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf4c3e6fd0199c64f366becccf3e7a3ed">stm32_hal_legacy.h</a></li>
<li>__AFIO_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga841e59e167589985ea9819b41bbf6bf3">stm32_hal_legacy.h</a></li>
<li>__AFIO_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaadb5113bd9b830d9b8db0fa5764b23af">stm32_hal_legacy.h</a></li>
<li>__AHB1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga254ce7a1ec636007ff532aca4f2d7b30">stm32_hal_legacy.h</a></li>
<li>__AHB1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga86aa3cb593141469e24fb5d133413484">stm32_hal_legacy.h</a></li>
<li>__AHB2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabf07e4804f7486e35e0f0054675fab77">stm32_hal_legacy.h</a></li>
<li>__AHB2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9757b88e34916ad449503457d065b844">stm32_hal_legacy.h</a></li>
<li>__AHB3_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga967e453f7a2dc917a2f43041bc3530bc">stm32_hal_legacy.h</a></li>
<li>__AHB3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacf2ccc00726b7722836cddb8f42db97c">stm32_hal_legacy.h</a></li>
<li>__AHB_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1cc42f2b9cb1a6c13f6d2453f8fd6451">stm32_hal_legacy.h</a></li>
<li>__AHB_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafd2237a0d990dfe8f203436c0e0315ee">stm32_hal_legacy.h</a></li>
<li>__ALIGN_END&#160;:&#160;<a class="el" href="stm32g4xx__hal__def_8h.html#aaa12b03c58e2eb296bd7aa915ee540f3">stm32g4xx_hal_def.h</a></li>
<li>__ALIGNED&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#aa65ef8f7a5e8b7a6ea6c1d48b4c78e55">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#aa65ef8f7a5e8b7a6ea6c1d48b4c78e55">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#aa65ef8f7a5e8b7a6ea6c1d48b4c78e55">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#aa65ef8f7a5e8b7a6ea6c1d48b4c78e55">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#aa65ef8f7a5e8b7a6ea6c1d48b4c78e55">cmsis_iccarm.h</a></li>
<li>__APB1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad52dd8358580ee80c5d66fb0ae3208fa">stm32_hal_legacy.h</a></li>
<li>__APB1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga497e83304224dd4740b388fe296beaf0">stm32_hal_legacy.h</a></li>
<li>__APB2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga92a0e6fcc37827864d686e5d023d8472">stm32_hal_legacy.h</a></li>
<li>__APB2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga68340225a9f3449d73f454972cf01726">stm32_hal_legacy.h</a></li>
<li>__ARM_ARCH_8M_MAIN__&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#ad424c7143edd08c982dddad0ff65f4cd">core_armv81mml.h</a></li>
<li>__ARMv81MML_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#a43e1dc3e23f446a89cdf488b34fcc44d">core_armv81mml.h</a></li>
<li>__ARMv81MML_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#a822b00ede8572d38f1e8a58e61dfb5dc">core_armv81mml.h</a></li>
<li>__ARMv81MML_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#ab2bdf37bdd6a170d2951d9ffe29ad19e">core_armv81mml.h</a></li>
<li>__ARMv8MBL_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__armv8mbl_8h.html#a27f9fea702a532f8aaead620abf2b354">core_armv8mbl.h</a></li>
<li>__ARMv8MBL_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__armv8mbl_8h.html#ad360c1ab5b1061b28437fa428c2442ad">core_armv8mbl.h</a></li>
<li>__ARMv8MBL_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__armv8mbl_8h.html#aaf33addabe421d1792882dc889f449c2">core_armv8mbl.h</a></li>
<li>__ARMv8MML_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__armv8mml_8h.html#ac4ca8d84908fe15a41d4893b797916aa">core_armv8mml.h</a></li>
<li>__ARMv8MML_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__armv8mml_8h.html#a944c72e5a3750004b62e7c49f6138563">core_armv8mml.h</a></li>
<li>__ARMv8MML_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__armv8mml_8h.html#a2562fe5bfb80c16579c2af7241c1cbf2">core_armv8mml.h</a></li>
<li>__ARRAY_ADDRESS&#160;:&#160;<a class="el" href="group___h_a_l___n_a_n_d___aliased___defines.html#gaeaae78138cfccceb8668c896eb8fb634">stm32_hal_legacy.h</a></li>
<li>__ASM&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a1378040bcf22428955c6e3ce9c2053cd">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a1378040bcf22428955c6e3ce9c2053cd">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a1378040bcf22428955c6e3ce9c2053cd">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a1378040bcf22428955c6e3ce9c2053cd">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a1378040bcf22428955c6e3ce9c2053cd">cmsis_iccarm.h</a></li>
<li>__BKP_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga266ad5c1a161c961123d8f3d6db2fc69">stm32_hal_legacy.h</a></li>
<li>__BKP_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga04daaca6a8e6c062dfc6dc3e50341b26">stm32_hal_legacy.h</a></li>
<li>__BKP_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga91a4e9e2dcb7942be268a76e233c4bf2">stm32_hal_legacy.h</a></li>
<li>__BKP_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3b4efa57000a06d76a4c40feff772416">stm32_hal_legacy.h</a></li>
<li>__BKPSRAM_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8bdedfe40e391ab3fea620a0655aa221">stm32_hal_legacy.h</a></li>
<li>__BKPSRAM_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1ef09e51c04879938b3c77bab8fee584">stm32_hal_legacy.h</a></li>
<li>__BKPSRAM_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga350a0726c08b726815f58e4c5689db5a">stm32_hal_legacy.h</a></li>
<li>__BKPSRAM_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1d57b2bcc7d644008f0fa757ef43f06e">stm32_hal_legacy.h</a></li>
<li>__BKPT&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga15ea6bd3c507d3e81c3b3a1258e46397">cmsis_armcc.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga15ea6bd3c507d3e81c3b3a1258e46397">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga15ea6bd3c507d3e81c3b3a1258e46397">cmsis_armclang_ltm.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga15ea6bd3c507d3e81c3b3a1258e46397">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a15ea6bd3c507d3e81c3b3a1258e46397">cmsis_iccarm.h</a></li>
<li>__CAN1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga069d17c79a340a1635b26ddd76b677f0">stm32_hal_legacy.h</a></li>
<li>__CAN1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga87260dd9425f0d8224e8422f73288e20">stm32_hal_legacy.h</a></li>
<li>__CAN1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf7ed90e300d365c10dbc7edf38d71cd9">stm32_hal_legacy.h</a></li>
<li>__CAN1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5c4f52b3a404de36c14b7e004c764f7d">stm32_hal_legacy.h</a></li>
<li>__CAN1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa24eae8792489be2147d968eba01d7d9">stm32_hal_legacy.h</a></li>
<li>__CAN1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0e51838a3ca9bd8f2c04ed1acd78c6a0">stm32_hal_legacy.h</a></li>
<li>__CAN2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0e19c4cf4794f8001f4b61cc23d330bb">stm32_hal_legacy.h</a></li>
<li>__CAN2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacd5af93932804a6d0daf1a57756a2624">stm32_hal_legacy.h</a></li>
<li>__CAN2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga16eabcc8f86bb233d98aae3e2891fb3d">stm32_hal_legacy.h</a></li>
<li>__CAN2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0ba6af31be85ac831c35647b797b5e7b">stm32_hal_legacy.h</a></li>
<li>__CAN2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0758ced4a5165755753da05edd59734c">stm32_hal_legacy.h</a></li>
<li>__CAN2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9d24d2c5718973a68c2e6b523d0cd8cf">stm32_hal_legacy.h</a></li>
<li>__CAN_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6220a8791572fb0238df8d71e7717e82">stm32_hal_legacy.h</a></li>
<li>__CAN_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1f1f9b1511361f0cfebe7983143b0005">stm32_hal_legacy.h</a></li>
<li>__CAN_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf5c34ac74804a9d5b5847ae0cc9a549a">stm32_hal_legacy.h</a></li>
<li>__CAN_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacc167159c85593d2ba0a5b90c693656b">stm32_hal_legacy.h</a></li>
<li>__CCMDATARAMEN_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga25851169ddbfc457b597cfacc91173bd">stm32_hal_legacy.h</a></li>
<li>__CCMDATARAMEN_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa16691622e4f4f03061ab0c5778934dd">stm32_hal_legacy.h</a></li>
<li>__CEC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae6139fc836b41ec3314464257ac120b5">stm32_hal_legacy.h</a></li>
<li>__CEC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacd96e6033b91cf91492c3e1c69d4cdbd">stm32_hal_legacy.h</a></li>
<li>__CEC_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa0ae35657ca362e06303e65c49af90ca">stm32_hal_legacy.h</a></li>
<li>__CEC_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga737ee1eac2e1da1c1296e4d61254af98">stm32_hal_legacy.h</a></li>
<li>__CEC_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa689c0774ae390c72456584c62c95e7d">stm32_hal_legacy.h</a></li>
<li>__CEC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac2245e2719e46e154ed818c690ed2ec8">stm32_hal_legacy.h</a></li>
<li>__CLZ&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga5d5bb1527e042be4a9fa5a33f65cc248">cmsis_armcc.h</a></li>
<li>__CM0_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__cm0_8h.html#af233a7b7b2818cc6194e7a9386faccd8">core_cm0.h</a></li>
<li>__CM0_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__cm0_8h.html#acd01bf0a654a7f15f606593aa636bc72">core_cm0.h</a></li>
<li>__CM0_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__cm0_8h.html#ab6a85b0d3b2fbcfb62003006ece175cc">core_cm0.h</a></li>
<li>__CM0PLUS_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__cm0plus_8h.html#afbc98e5d6904c90236f737adb89af711">core_cm0plus.h</a></li>
<li>__CM0PLUS_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__cm0plus_8h.html#a31329dc8c47fc34ca3cacbfd4c66a19a">core_cm0plus.h</a></li>
<li>__CM0PLUS_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__cm0plus_8h.html#a70604168ca42eff80802c151188a59d1">core_cm0plus.h</a></li>
<li>__CM1_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__cm1_8h.html#a6854d2a637d0e642d95fc78bff79c989">core_cm1.h</a></li>
<li>__CM1_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__cm1_8h.html#ab6ddd130b9f1f7ac55bfc1379ff020c5">core_cm1.h</a></li>
<li>__CM1_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__cm1_8h.html#aa771981ad7c673c8c9c49e163bbfc8b3">core_cm1.h</a></li>
<li>__CM23_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__cm23_8h.html#a63739e209e214e81e30a4071f429565e">core_cm23.h</a></li>
<li>__CM23_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__cm23_8h.html#a9daf6e3b1459d15dc2b3aa52a69ea955">core_cm23.h</a></li>
<li>__CM23_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__cm23_8h.html#af346576e2b4e975e9ac00dfb48e13cbe">core_cm23.h</a></li>
<li>__CM33_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__cm33_8h.html#acebad456e0752e4b06377d8e6fd96069">core_cm33.h</a></li>
<li>__CM33_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__cm33_8h.html#a3d7a5b61467ad0538e0f861404d2564c">core_cm33.h</a></li>
<li>__CM33_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__cm33_8h.html#a70f6db15309ee7e9c35be21963c291c0">core_cm33.h</a></li>
<li>__CM35P_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__cm35p_8h.html#a3ef9de44b90043b1dc3cefd671b09365">core_cm35p.h</a></li>
<li>__CM35P_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__cm35p_8h.html#a1c70135b83bcdd68fe52bcd603a952dd">core_cm35p.h</a></li>
<li>__CM35P_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__cm35p_8h.html#aaaef6c209aa9abc50d8e39572d6b1718">core_cm35p.h</a></li>
<li>__CM3_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__cm3_8h.html#af888c651cd8c93fd25364f9e74306a1c">core_cm3.h</a></li>
<li>__CM3_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__cm3_8h.html#ac1c1120e9fe082fac8225c60143ac79a">core_cm3.h</a></li>
<li>__CM3_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__cm3_8h.html#a9ff7a998d4b8b3c87bfaca6e78607950">core_cm3.h</a></li>
<li>__CM4_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__cm4_8h.html#acb6f5d2c3271c95d0a02fd06723af25d">core_cm4.h</a></li>
<li>__CM4_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__cm4_8h.html#a90ffc8179476f80347379bfe29639edc">core_cm4.h</a></li>
<li>__CM4_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__cm4_8h.html#afc7392964da961a44e916fcff7add532">core_cm4.h</a></li>
<li>__CM4_REV&#160;:&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">stm32g474xx.h</a></li>
<li>__CM7_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__cm7_8h.html#a01193e5d87d92fd273f2e3197d6e2c39">core_cm7.h</a></li>
<li>__CM7_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__cm7_8h.html#a2d071afe48f81677ceacf30467456e3f">core_cm7.h</a></li>
<li>__CM7_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__cm7_8h.html#aeff13b17591f5ace9534759f9dd2fed3">core_cm7.h</a></li>
<li>__CM_CMSIS_VERSION&#160;:&#160;<a class="el" href="cmsis__version_8h.html#a39f3d64ff95fb58feccc7639e537ff89">cmsis_version.h</a></li>
<li>__CM_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="cmsis__version_8h.html#a85987c5fcc1e012d7ac01369ee6ca2b5">cmsis_version.h</a></li>
<li>__CM_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="cmsis__version_8h.html#a22083cbe7f0606cfd538ec12b2e41608">cmsis_version.h</a></li>
<li>__CMSIS_GCC_OUT_REG&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gabc17e391c13c71702366c67cba39c276">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gabc17e391c13c71702366c67cba39c276">cmsis_armclang_ltm.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gabc17e391c13c71702366c67cba39c276">cmsis_gcc.h</a></li>
<li>__CMSIS_GCC_RW_REG&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga03179f79efee45c226dddfb8d824ad83">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga03179f79efee45c226dddfb8d824ad83">cmsis_gcc.h</a></li>
<li>__CMSIS_GCC_USE_REG&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga9d94dee7402367961d2cf0accc00fd97">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga9d94dee7402367961d2cf0accc00fd97">cmsis_armclang_ltm.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga9d94dee7402367961d2cf0accc00fd97">cmsis_gcc.h</a></li>
<li>__CMSIS_VERSION_H&#160;:&#160;<a class="el" href="cmsis__version_8h.html#a0e68288d1a62fe81c634a5a5844bb0f2">cmsis_version.h</a></li>
<li>__COMP_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab36bc33375b159e27da274aa0a719371">stm32_hal_legacy.h</a></li>
<li>__COMP_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga27473848b33e4d60a45f8b426a9582b8">stm32_hal_legacy.h</a></li>
<li>__COMP_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4fdd3a1c0df6042d50c0a047a886f9db">stm32_hal_legacy.h</a></li>
<li>__COMP_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7f3baf67404cc71a6c2b4e822daf84b4">stm32_hal_legacy.h</a></li>
<li>__COMP_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacf0479c92472c77e5b4016b57cd2a932">stm32_hal_legacy.h</a></li>
<li>__COMP_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadee677453c7afbbae5acb992debe1e3b">stm32_hal_legacy.h</a></li>
<li>__COMPILER_BARRIER&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a6516fb12ab0dd45c734f8cef7d921af6">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a6516fb12ab0dd45c734f8cef7d921af6">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a6516fb12ab0dd45c734f8cef7d921af6">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a6516fb12ab0dd45c734f8cef7d921af6">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a6516fb12ab0dd45c734f8cef7d921af6">cmsis_iccarm.h</a></li>
<li>__CORE_ARMV81MML_H_DEPENDANT&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#a8668eedf7876133b34c8722c7cd8f254">core_armv81mml.h</a></li>
<li>__CORE_ARMV81MML_H_GENERIC&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#a6e3093e3f8f78406fa3b2428052ab8e7">core_armv81mml.h</a></li>
<li>__CORE_ARMV8MBL_H_DEPENDANT&#160;:&#160;<a class="el" href="core__armv8mbl_8h.html#af3526e1930b24c3d8724b94fd16411e7">core_armv8mbl.h</a></li>
<li>__CORE_ARMV8MBL_H_GENERIC&#160;:&#160;<a class="el" href="core__armv8mbl_8h.html#af4942be198906efc77f7ea287a1efd08">core_armv8mbl.h</a></li>
<li>__CORE_ARMV8MML_H_DEPENDANT&#160;:&#160;<a class="el" href="core__armv8mml_8h.html#a0bb8502624c962b1c9b99025b73b2527">core_armv8mml.h</a></li>
<li>__CORE_ARMV8MML_H_GENERIC&#160;:&#160;<a class="el" href="core__armv8mml_8h.html#aa6b605fff1a98f9baa5a6218544a9464">core_armv8mml.h</a></li>
<li>__CORE_CM0_H_DEPENDANT&#160;:&#160;<a class="el" href="core__cm0_8h.html#ac1e2acb34ba7f2543bcb2249bead4aee">core_cm0.h</a></li>
<li>__CORE_CM0_H_GENERIC&#160;:&#160;<a class="el" href="core__cm0_8h.html#a1c7b83f58ef7b4d6b5f50ec1e294b34e">core_cm0.h</a></li>
<li>__CORE_CM0PLUS_H_DEPENDANT&#160;:&#160;<a class="el" href="core__cm0plus_8h.html#a699ef1e735efd9d08c9ed63d1ee8a54b">core_cm0plus.h</a></li>
<li>__CORE_CM0PLUS_H_GENERIC&#160;:&#160;<a class="el" href="core__cm0plus_8h.html#aa2747a55d8923d29e5bfba2c17b1a26a">core_cm0plus.h</a></li>
<li>__CORE_CM1_H_DEPENDANT&#160;:&#160;<a class="el" href="core__cm1_8h.html#a6c607f922505e2666d6671b84bbda615">core_cm1.h</a></li>
<li>__CORE_CM1_H_GENERIC&#160;:&#160;<a class="el" href="core__cm1_8h.html#abc34497ea83652681983a6ad178fb8c2">core_cm1.h</a></li>
<li>__CORE_CM23_H_DEPENDANT&#160;:&#160;<a class="el" href="core__cm23_8h.html#a80754e07f75ece6700775a728b9f159f">core_cm23.h</a></li>
<li>__CORE_CM23_H_GENERIC&#160;:&#160;<a class="el" href="core__cm23_8h.html#a5c5209f3a1e268a95d6b145d80796601">core_cm23.h</a></li>
<li>__CORE_CM33_H_DEPENDANT&#160;:&#160;<a class="el" href="core__cm33_8h.html#ada772bb9648ecc7c89583fef1012f6e1">core_cm33.h</a></li>
<li>__CORE_CM33_H_GENERIC&#160;:&#160;<a class="el" href="core__cm33_8h.html#aa712914d3e782dae348aa8ffb42504b2">core_cm33.h</a></li>
<li>__CORE_CM35P_H_DEPENDANT&#160;:&#160;<a class="el" href="core__cm35p_8h.html#a623e4cbbcab2fcae8f87d152c15fb18d">core_cm35p.h</a></li>
<li>__CORE_CM35P_H_GENERIC&#160;:&#160;<a class="el" href="core__cm35p_8h.html#aeddb4f2231fc44fd3eb28710b319eebc">core_cm35p.h</a></li>
<li>__CORE_CM3_H_DEPENDANT&#160;:&#160;<a class="el" href="core__cm3_8h.html#a8fbb068b8003976152cf1d6197778e95">core_cm3.h</a></li>
<li>__CORE_CM3_H_GENERIC&#160;:&#160;<a class="el" href="core__cm3_8h.html#a68d87accd99e9916d1f887e4867a2603">core_cm3.h</a></li>
<li>__CORE_CM4_H_DEPENDANT&#160;:&#160;<a class="el" href="core__cm4_8h.html#a65104fb6a96df4ec7f7e72781b561060">core_cm4.h</a></li>
<li>__CORE_CM4_H_GENERIC&#160;:&#160;<a class="el" href="core__cm4_8h.html#a041c3808b4c105d23b90b54646e2eeb6">core_cm4.h</a></li>
<li>__CORE_CM7_H_DEPENDANT&#160;:&#160;<a class="el" href="core__cm7_8h.html#a76e250b42b4822b2f4567c644c743764">core_cm7.h</a></li>
<li>__CORE_CM7_H_GENERIC&#160;:&#160;<a class="el" href="core__cm7_8h.html#a2abe20b9221a4b7f3e8ece8e8a9ea581">core_cm7.h</a></li>
<li>__CORE_SC000_H_DEPENDANT&#160;:&#160;<a class="el" href="core__sc000_8h.html#abc438394ed790c96e51ecad0759f6b25">core_sc000.h</a></li>
<li>__CORE_SC000_H_GENERIC&#160;:&#160;<a class="el" href="core__sc000_8h.html#a8d4bcdd595ecb80166aaf288c1b37345">core_sc000.h</a></li>
<li>__CORE_SC300_H_DEPENDANT&#160;:&#160;<a class="el" href="core__sc300_8h.html#aadad4c0658681cbf7e6381003eb53edd">core_sc300.h</a></li>
<li>__CORE_SC300_H_GENERIC&#160;:&#160;<a class="el" href="core__sc300_8h.html#a32cf30313ec877936fc83e8af3e4cc24">core_sc300.h</a></li>
<li>__CORTEX_M&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#a63ea62503c88acab19fcf3d5743009e3">core_armv81mml.h</a>, <a class="el" href="core__armv8mbl_8h.html#a63ea62503c88acab19fcf3d5743009e3">core_armv8mbl.h</a>, <a class="el" href="core__armv8mml_8h.html#a63ea62503c88acab19fcf3d5743009e3">core_armv8mml.h</a>, <a class="el" href="core__cm0_8h.html#a63ea62503c88acab19fcf3d5743009e3">core_cm0.h</a>, <a class="el" href="core__cm0plus_8h.html#a63ea62503c88acab19fcf3d5743009e3">core_cm0plus.h</a>, <a class="el" href="core__cm1_8h.html#a63ea62503c88acab19fcf3d5743009e3">core_cm1.h</a>, <a class="el" href="core__cm23_8h.html#a63ea62503c88acab19fcf3d5743009e3">core_cm23.h</a>, <a class="el" href="core__cm3_8h.html#a63ea62503c88acab19fcf3d5743009e3">core_cm3.h</a>, <a class="el" href="core__cm33_8h.html#a63ea62503c88acab19fcf3d5743009e3">core_cm33.h</a>, <a class="el" href="core__cm35p_8h.html#a63ea62503c88acab19fcf3d5743009e3">core_cm35p.h</a>, <a class="el" href="core__cm4_8h.html#a63ea62503c88acab19fcf3d5743009e3">core_cm4.h</a>, <a class="el" href="core__cm7_8h.html#a63ea62503c88acab19fcf3d5743009e3">core_cm7.h</a></li>
<li>__CORTEX_SC&#160;:&#160;<a class="el" href="core__sc000_8h.html#aeaaf66c86e5ae02a0e1fe542cb7f4d8c">core_sc000.h</a>, <a class="el" href="core__sc300_8h.html#aeaaf66c86e5ae02a0e1fe542cb7f4d8c">core_sc300.h</a></li>
<li>__CRC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga74ee972cc90d4c53df5ee0a143c7d383">stm32_hal_legacy.h</a></li>
<li>__CRC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga212c2a16ed2c43e0123d70cc9c87bfa7">stm32_hal_legacy.h</a></li>
<li>__CRC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaada0cd2d2a82866dccf1340de75e3c45">stm32_hal_legacy.h</a></li>
<li>__CRC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8ffcd0f32b2bec3cf768fb881b67848c">stm32_hal_legacy.h</a></li>
<li>__CRC_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac941965d29951a88423ecb539ce31beb">stm32_hal_legacy.h</a></li>
<li>__CRC_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8fc4c0275c6936b2f636c3bb4dc48385">stm32_hal_legacy.h</a></li>
<li>__CRC_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga134978ca782086807d3340e1d9bc5c70">stm32_hal_legacy.h</a></li>
<li>__CRC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa29b35e6b9f42b156e326efbb353b8f2">stm32_hal_legacy.h</a></li>
<li>__CRS_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga84ae58b90f4c98fd88358a01820a8758">stm32_hal_legacy.h</a></li>
<li>__CRS_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga52eccec80baca3fd78a15dd06cd38e26">stm32_hal_legacy.h</a></li>
<li>__CRS_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga109eb744a73866e3b6acd86d7a3078b6">stm32_hal_legacy.h</a></li>
<li>__CRS_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga021f37b26826b71eb190799dca3c9c8e">stm32_hal_legacy.h</a></li>
<li>__CRS_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9e67e2882448dc0477a13ff77b08ae93">stm32_hal_legacy.h</a></li>
<li>__CRS_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaee653fe1285dc71584a287f1752deef6">stm32_hal_legacy.h</a></li>
<li>__CRYP_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaab68329f44bc446bbfa67aa7328f28d5">stm32_hal_legacy.h</a></li>
<li>__CRYP_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga044bf8666afaa469662c187c65807fd9">stm32_hal_legacy.h</a></li>
<li>__CRYP_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac488d20c2d3434a03757a62b47688854">stm32_hal_legacy.h</a></li>
<li>__CRYP_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga639e05198e1aa4cf5e2f811cfd5478a9">stm32_hal_legacy.h</a></li>
<li>__CRYP_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga01c73ed1328524317b1a87b0c65a8b8a">stm32_hal_legacy.h</a></li>
<li>__CRYP_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0bfbfb4f9ecc493c450fb949d53c304d">stm32_hal_legacy.h</a></li>
<li>__DAC1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7c25ff5fcaf15c3c3667584c18c4b8b7">stm32_hal_legacy.h</a></li>
<li>__DAC1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabd1fb5dfac0255c80e1a18dc3a536006">stm32_hal_legacy.h</a></li>
<li>__DAC1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga475e99075ae36a0f7018cd5183a3bb17">stm32_hal_legacy.h</a></li>
<li>__DAC1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga26e27afc0dbb8047108c4d858cc1f9c1">stm32_hal_legacy.h</a></li>
<li>__DAC1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf0e724beab212d0055d9186d7790bccd">stm32_hal_legacy.h</a></li>
<li>__DAC1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1f690182f7520375d42f4ea913191af7">stm32_hal_legacy.h</a></li>
<li>__DAC1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga167f94eac0b5ff0a51306a69365c4956">stm32_hal_legacy.h</a></li>
<li>__DAC1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7492fedac23dcce3cf6fcac88c4a5688">stm32_hal_legacy.h</a></li>
<li>__DAC2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacfc9ef4fb5d3565351542b14e6d7830e">stm32_hal_legacy.h</a></li>
<li>__DAC2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae4c367c2fb13b1c443b9c2ead24c2589">stm32_hal_legacy.h</a></li>
<li>__DAC2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf8cc5ae83a56884ca8e347a876f425b3">stm32_hal_legacy.h</a></li>
<li>__DAC2_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2701288e709e6bc30d7bc10732e7f854">stm32_hal_legacy.h</a></li>
<li>__DAC2_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad47e165f1cc2ccd6296e01c01cbf34f6">stm32_hal_legacy.h</a></li>
<li>__DAC2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2ca6c2de66e0242e9941d090e8e99ecd">stm32_hal_legacy.h</a></li>
<li>__DAC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8c9160056752d1daf7a39b2e4560eb9d">stm32_hal_legacy.h</a></li>
<li>__DAC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga702a2f0ecb75be8f6b277f0b344f92de">stm32_hal_legacy.h</a></li>
<li>__DAC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9142ad3f5c2df9a2613f6cb16ba7fa67">stm32_hal_legacy.h</a></li>
<li>__DAC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9838ddb17caefb289bc820d7725d23d3">stm32_hal_legacy.h</a></li>
<li>__DAC_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3ad903bd351d3f99ebbc3a9cadec68e2">stm32_hal_legacy.h</a></li>
<li>__DAC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga27ea810f1968458f867faa45bb70bbe7">stm32_hal_legacy.h</a></li>
<li>__DBGMCU_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2f545f52b81246ca674c70fbd6c4d558">stm32_hal_legacy.h</a></li>
<li>__DBGMCU_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga22d83d5c92b7c06f58299bf76c0ba1ef">stm32_hal_legacy.h</a></li>
<li>__DBGMCU_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad77740fa4597914c4cd28b6b322ea714">stm32_hal_legacy.h</a></li>
<li>__DBGMCU_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga48cf864f29a3c9a1bd73664291824538">stm32_hal_legacy.h</a></li>
<li>__DCMI_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacfebd1d5cc89592b9313e683e9a6c00a">stm32_hal_legacy.h</a></li>
<li>__DCMI_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5d0a441280f3b8efaa24cb93242dcc3a">stm32_hal_legacy.h</a></li>
<li>__DCMI_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac8a3efddee5662625e8e6600dd1ecbee">stm32_hal_legacy.h</a></li>
<li>__DCMI_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaecedc3114ebbd77adfa55b4bbc2d8b57">stm32_hal_legacy.h</a></li>
<li>__DCMI_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga083e8a8aedb1087763c550f8e1fb55c3">stm32_hal_legacy.h</a></li>
<li>__DCMI_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6b90a9b7940aa1bd160945c302c5bb09">stm32_hal_legacy.h</a></li>
<li>__DFSDM_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7cc3dfa13e529c36891e9fda56d63e08">stm32_hal_legacy.h</a></li>
<li>__DFSDM_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6ceaf4bc0064de3b57614a5c306b5d33">stm32_hal_legacy.h</a></li>
<li>__DFSDM_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga246eaf4f4f43fdb80ff77317ee626601">stm32_hal_legacy.h</a></li>
<li>__DFSDM_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6f4f605ead06c11755915994afd63063">stm32_hal_legacy.h</a></li>
<li>__DFSDM_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadd88a8e0907c4d62b6582adfd75e2c6f">stm32_hal_legacy.h</a></li>
<li>__DFSDM_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf9a8039a705ed8210b2bedc0c0edc91e">stm32_hal_legacy.h</a></li>
<li>__disable_irq&#160;:&#160;<a class="el" href="cmsis__iccarm_8h.html#a6cb98c1adc8a28bc3b48649a3421195d">cmsis_iccarm.h</a></li>
<li>__DIV_LPUART&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#gaa81cd3c42fac5a329fd499964658c20e">stm32_hal_legacy.h</a></li>
<li>__DIV_SAMPLING16&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga95b08a06aee2ed42542ac95224cf13a8">stm32_hal_legacy.h</a></li>
<li>__DIV_SAMPLING8&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga5cba2faadc25e5ece57cd3322adf4151">stm32_hal_legacy.h</a></li>
<li>__DIVFRAQ_SAMPLING16&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga165ca293ce5aa1dc825ce6e69f104f99">stm32_hal_legacy.h</a></li>
<li>__DIVFRAQ_SAMPLING8&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#gac09eaea0db063364f5aac90f47791989">stm32_hal_legacy.h</a></li>
<li>__DIVMANT_SAMPLING16&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#gaae0a8a1c78ef85c5d4e980f123dce2cb">stm32_hal_legacy.h</a></li>
<li>__DIVMANT_SAMPLING8&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga79e617709be4f56d9a327ca3a7dc316f">stm32_hal_legacy.h</a></li>
<li>__DMA1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga153f57f9b39b25f0e6cde82e6d84473d">stm32_hal_legacy.h</a></li>
<li>__DMA1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab7bc4cf6efeb1ea610682993cea17995">stm32_hal_legacy.h</a></li>
<li>__DMA1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga78df1bf8400fee8e98d8ba43312bdc5e">stm32_hal_legacy.h</a></li>
<li>__DMA1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga38e380cb1fa25bab0fe185f9dc8a1c03">stm32_hal_legacy.h</a></li>
<li>__DMA1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1b49adf6ce960db1fc3e97c015904a4e">stm32_hal_legacy.h</a></li>
<li>__DMA1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8f56d12b7d9fe3f69bed24d627a12aef">stm32_hal_legacy.h</a></li>
<li>__DMA1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab8af7da04e61260adcd91c8337e6a0b1">stm32_hal_legacy.h</a></li>
<li>__DMA1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga30b3a917fca9f9ea9004c310ed3cefe6">stm32_hal_legacy.h</a></li>
<li>__DMA2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3666b12e99818df90eca5d8c53376d0f">stm32_hal_legacy.h</a></li>
<li>__DMA2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac2d5e13fd9b6bf9608a8fdba50558dce">stm32_hal_legacy.h</a></li>
<li>__DMA2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6ac46665d831d56d75994809778459ce">stm32_hal_legacy.h</a></li>
<li>__DMA2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf81a26ac7c46c241b8c8c38194bca9e2">stm32_hal_legacy.h</a></li>
<li>__DMA2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac4c41afd72bb5ab0fe1da7f4444ff213">stm32_hal_legacy.h</a></li>
<li>__DMA2_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5343915fc6c9e81fe74c806bac95dc9c">stm32_hal_legacy.h</a></li>
<li>__DMA2_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacca89b6e7c7ee7e75d4b296c7f414d7d">stm32_hal_legacy.h</a></li>
<li>__DMA2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaea54267740103243fa99cba644aaffcc">stm32_hal_legacy.h</a></li>
<li>__DMA2D_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab1531390432dc2c531464eb1507dcf3f">stm32_hal_legacy.h</a></li>
<li>__DMA2D_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae062b5b5fc826afc4ad7a44434c4ce6d">stm32_hal_legacy.h</a></li>
<li>__DMA2D_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga110cab59300981de86087cbc6469fc22">stm32_hal_legacy.h</a></li>
<li>__DMA2D_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadaa25978a7572300aeac9a3d6d57d8ce">stm32_hal_legacy.h</a></li>
<li>__DMA2D_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8e258b69f763083aca55602dc6d61353">stm32_hal_legacy.h</a></li>
<li>__DMA2D_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga90c57750464803782f28e36f4949995e">stm32_hal_legacy.h</a></li>
<li>__DMB&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga671101179b5943990785f36f8c1e2269">cmsis_armcc.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga671101179b5943990785f36f8c1e2269">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga671101179b5943990785f36f8c1e2269">cmsis_armclang_ltm.h</a></li>
<li>__DSB&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">cmsis_armcc.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga067d257a2b34565410acefb5afef2203">cmsis_armclang_ltm.h</a></li>
<li>__enable_irq&#160;:&#160;<a class="el" href="cmsis__iccarm_8h.html#a6c141f2890d12b9c0f56eaed4e4846c8">cmsis_iccarm.h</a></li>
<li>__ETH_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga79a0882631a52ff9b86a89822122a41e">stm32_hal_legacy.h</a></li>
<li>__ETH_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2e62d1334a35dec7840abd947e7c5e08">stm32_hal_legacy.h</a></li>
<li>__ETHMAC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga66ef6d7fc598a25a812e475c9382a730">stm32_hal_legacy.h</a></li>
<li>__ETHMAC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga13de83bd7b04abc2ea4b6c7475727318">stm32_hal_legacy.h</a></li>
<li>__ETHMAC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac126a734a698ab6ea80dc14acb166bcc">stm32_hal_legacy.h</a></li>
<li>__ETHMAC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga719cdae441aa9421f0714b6359d02375">stm32_hal_legacy.h</a></li>
<li>__ETHMAC_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga68a672e5bd43e43c4c851f8d6b44c88c">stm32_hal_legacy.h</a></li>
<li>__ETHMAC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad4bf3cdd9d3a359b455185e90512517c">stm32_hal_legacy.h</a></li>
<li>__ETHMACPTP_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaff291385ffdf68d3d1d336cd4fa0f72e">stm32_hal_legacy.h</a></li>
<li>__ETHMACPTP_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga766456044c0297038af8f53d58575c6b">stm32_hal_legacy.h</a></li>
<li>__ETHMACPTP_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaec8c28c7d3756083ad01edb3f5c89af1">stm32_hal_legacy.h</a></li>
<li>__ETHMACPTP_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga87c7d1613c6a412c2bf635b73135b6ee">stm32_hal_legacy.h</a></li>
<li>__ETHMACRX_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2fdcbe11c1caa9f4868d73b309c13b56">stm32_hal_legacy.h</a></li>
<li>__ETHMACRX_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3568b7579d0d56fe1184a8bd8ba6dcc4">stm32_hal_legacy.h</a></li>
<li>__ETHMACRX_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacf62579e4ae8ccbd5acef2cbc3ca7156">stm32_hal_legacy.h</a></li>
<li>__ETHMACRX_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa0ecc6517832ab5b303a184711cafe84">stm32_hal_legacy.h</a></li>
<li>__ETHMACTX_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf41b29b7783e35afef15675e4a8fb4a6">stm32_hal_legacy.h</a></li>
<li>__ETHMACTX_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacbad4e4827b2926b00956035dc5500ee">stm32_hal_legacy.h</a></li>
<li>__ETHMACTX_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2965f3df04e318e630a14190539ed94f">stm32_hal_legacy.h</a></li>
<li>__ETHMACTX_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga821804d4757084a396a5737683660e0c">stm32_hal_legacy.h</a></li>
<li>__FIREWALL_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga65f5c6169ae96aa7bfda9f5ec6003aa0">stm32_hal_legacy.h</a></li>
<li>__FIREWALL_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4bc6556711651ce1fd0fa2ba6de66688">stm32_hal_legacy.h</a></li>
<li>__FLASH_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga201486d4c60a085aae103a6e24686f79">stm32_hal_legacy.h</a></li>
<li>__FLASH_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaed751ca0ecff59ac600a0e37bb48595d">stm32_hal_legacy.h</a></li>
<li>__FLASH_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga693fcefbe588aab88ed03b34cbd654a2">stm32_hal_legacy.h</a></li>
<li>__FLASH_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaef4f7736b82351cdf009eb0a52443fc4">stm32_hal_legacy.h</a></li>
<li>__FLASH_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga61f4844e1d6ead1201a1719955eaedac">stm32_hal_legacy.h</a></li>
<li>__FLASH_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7911a352df6fda64eefb9078dd4689a5">stm32_hal_legacy.h</a></li>
<li>__FLITF_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga12f4502b35811f253e6a23d42a048b82">stm32_hal_legacy.h</a></li>
<li>__FLITF_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga18ea2573c2441635fb10ae66bd5babf2">stm32_hal_legacy.h</a></li>
<li>__FLITF_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3611eb96ece8835c54951f96d980ae95">stm32_hal_legacy.h</a></li>
<li>__FLITF_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6babe617d7f79bed0316d570ad6f6abe">stm32_hal_legacy.h</a></li>
<li>__FLITF_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaabbf02ca51ae6a097a2c0b12cb99c4a5">stm32_hal_legacy.h</a></li>
<li>__FLITF_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2421872586051f72784338c03da58492">stm32_hal_legacy.h</a></li>
<li>__FLITF_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaecf13d120c8b030d3b71ad688fd79518">stm32_hal_legacy.h</a></li>
<li>__FLITF_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0c5dc3f1f18b878e7e9d6448e603218c">stm32_hal_legacy.h</a></li>
<li>__FMC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga22c7b77b26a0507b21fe61a4e2db31e3">stm32_hal_legacy.h</a></li>
<li>__FMC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga407951f6eb69ea219ae97f4e00c1b0b0">stm32_hal_legacy.h</a></li>
<li>__FMC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9e6ab3878854d53e5d689782e0da6c12">stm32_hal_legacy.h</a></li>
<li>__FMC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1a8e1503902302cc5db2c8991e94d1d5">stm32_hal_legacy.h</a></li>
<li>__FMC_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacd251c599d336a530f707c25f999a639">stm32_hal_legacy.h</a></li>
<li>__FMC_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab4d825237a2dcaa1179a16c49ece626c">stm32_hal_legacy.h</a></li>
<li>__FMC_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaefae2949238ac20c67f33302c39bc53e">stm32_hal_legacy.h</a></li>
<li>__FMC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaafeb1568456dc0cfe7b305b98f4ee9a2">stm32_hal_legacy.h</a></li>
<li>__FORCEINLINE&#160;:&#160;<a class="el" href="cmsis__iccarm_8h.html#a2ecb43ce8e7aa73d32f50afa67b42c76">cmsis_iccarm.h</a></li>
<li>__FPU_PRESENT&#160;:&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">stm32g474xx.h</a></li>
<li>__FPU_USED&#160;:&#160;<a class="el" href="core__armv8mbl_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">core_armv8mbl.h</a>, <a class="el" href="core__cm0_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">core_cm0.h</a>, <a class="el" href="core__cm0plus_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">core_cm0plus.h</a>, <a class="el" href="core__cm1_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">core_cm1.h</a>, <a class="el" href="core__cm23_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">core_cm23.h</a>, <a class="el" href="core__cm3_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">core_cm3.h</a>, <a class="el" href="core__sc000_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">core_sc000.h</a>, <a class="el" href="core__sc300_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">core_sc300.h</a></li>
<li>__FSMC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2e6fc3790a97821d4677d08212326dd0">stm32_hal_legacy.h</a></li>
<li>__FSMC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga20b6806843b156dfa5cc96194b7477d3">stm32_hal_legacy.h</a></li>
<li>__FSMC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac9c95b2d35f501bc8c01d3ebe753df84">stm32_hal_legacy.h</a></li>
<li>__FSMC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga404b58c024eb78288250055809bdfec4">stm32_hal_legacy.h</a></li>
<li>__FSMC_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad461d9ba55841153c9feb590b52be1f0">stm32_hal_legacy.h</a></li>
<li>__FSMC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab73fd7208de5015546b98b38c5789c6a">stm32_hal_legacy.h</a></li>
<li>__get_FPSCR&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga4d0739b1355ca5642a7ce76df1271f01">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga6b3a48e13de4b114653b4e06145a601d">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__iccarm_8h.html#af56e3c942846b8643cbf8f5208d6a63b">cmsis_iccarm.h</a></li>
<li>__get_xPSR&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___reg_acc_functions.html#gae0d8e20f8c3c2a502075dabcff733c05">cmsis_iccarm.h</a></li>
<li>__GPIOA_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaeade76c4127a8e0e0f8e0e30d8ed5602">stm32_hal_legacy.h</a></li>
<li>__GPIOA_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae43275a9c80a46273ae4a05cee055cb0">stm32_hal_legacy.h</a></li>
<li>__GPIOA_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac3fe0ce119ec3107d46637f728c85d97">stm32_hal_legacy.h</a></li>
<li>__GPIOA_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga66771d9c903b9555e82911f0235ad591">stm32_hal_legacy.h</a></li>
<li>__GPIOA_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4d10503baeb5dc73fbb588ab1e7b4ddc">stm32_hal_legacy.h</a></li>
<li>__GPIOA_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadaaf5188daab606033dfa7736771f391">stm32_hal_legacy.h</a></li>
<li>__GPIOA_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae1b665ed35a5cbc7919caa954c030fc7">stm32_hal_legacy.h</a></li>
<li>__GPIOA_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3ee01c02d3d446f9ec7894d90803f39f">stm32_hal_legacy.h</a></li>
<li>__GPIOB_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga239e9fd9a5eec0eea9cdd224f556b9af">stm32_hal_legacy.h</a></li>
<li>__GPIOB_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga682feb02f7018ef895fe2ffe8e595aaf">stm32_hal_legacy.h</a></li>
<li>__GPIOB_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga20b3699e4c7ad29d97944199f03c3b43">stm32_hal_legacy.h</a></li>
<li>__GPIOB_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga97469fa272efddfa708b072ea1ead4d9">stm32_hal_legacy.h</a></li>
<li>__GPIOB_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga990dc020ec85121fcb117c62b01e93b8">stm32_hal_legacy.h</a></li>
<li>__GPIOB_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga72a13fc60ce82c923f9c005b17a45fe0">stm32_hal_legacy.h</a></li>
<li>__GPIOB_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf50fd46c52bbb4387130ade81a66638b">stm32_hal_legacy.h</a></li>
<li>__GPIOB_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga87ff49df25db0b75b147e867febc2cbe">stm32_hal_legacy.h</a></li>
<li>__GPIOC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3c482a89bbd8e0ce401003a6c9254e3e">stm32_hal_legacy.h</a></li>
<li>__GPIOC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac7ba91faf1c5236aec74293ecd543657">stm32_hal_legacy.h</a></li>
<li>__GPIOC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3ea55b79a7a043bac63c10aa18d9a3ec">stm32_hal_legacy.h</a></li>
<li>__GPIOC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4a8f5c33409a5639f17aeed39a22f91c">stm32_hal_legacy.h</a></li>
<li>__GPIOC_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga63ef2f2f1329d2647e8659b912e4e9c4">stm32_hal_legacy.h</a></li>
<li>__GPIOC_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga739b2c7a7364dc5d14f36cac8ebe1412">stm32_hal_legacy.h</a></li>
<li>__GPIOC_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga64b0e54296b3947741c70bdce2a3ba57">stm32_hal_legacy.h</a></li>
<li>__GPIOC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga12465c6f9d1cd0fc2d3a8d61298c6da2">stm32_hal_legacy.h</a></li>
<li>__GPIOD_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga547bef54b61ffc8c9aabe04ace7bfa4d">stm32_hal_legacy.h</a></li>
<li>__GPIOD_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga090d866663d7c82b7550745653e766e9">stm32_hal_legacy.h</a></li>
<li>__GPIOD_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaecd23b9cf109d1002f2d85891f2885fa">stm32_hal_legacy.h</a></li>
<li>__GPIOD_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab48888fe0fccfe2c3343571878163026">stm32_hal_legacy.h</a></li>
<li>__GPIOD_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga505e70975bc0901549f467aa9a606bfa">stm32_hal_legacy.h</a></li>
<li>__GPIOD_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf263202e283c076a7ec5befba3668bc1">stm32_hal_legacy.h</a></li>
<li>__GPIOD_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad7fd9332663f795ab809dd14655259bc">stm32_hal_legacy.h</a></li>
<li>__GPIOD_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadffaea7e6b49f7d50e4d0bff38d3a4da">stm32_hal_legacy.h</a></li>
<li>__GPIOE_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8181ceafa56a5eb16680e0fe30bb5fe1">stm32_hal_legacy.h</a></li>
<li>__GPIOE_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3dc0f8e57701da6357860c08670c1898">stm32_hal_legacy.h</a></li>
<li>__GPIOE_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6aed41e94b90a11cbe6c4798ee3b3b9a">stm32_hal_legacy.h</a></li>
<li>__GPIOE_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadc6371db865d9313fbe560c6f25e0768">stm32_hal_legacy.h</a></li>
<li>__GPIOE_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafdfb826bee2c22e04ac51953aeaf3d17">stm32_hal_legacy.h</a></li>
<li>__GPIOE_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac941a0daf1c5b83cca995df7099c19a2">stm32_hal_legacy.h</a></li>
<li>__GPIOE_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga93b12611227bb65b0cf39d2f8e4bfee8">stm32_hal_legacy.h</a></li>
<li>__GPIOE_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga08a018573715830069dc9273ca69e856">stm32_hal_legacy.h</a></li>
<li>__GPIOF_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2ef7d457a77c095aa4b29d3bc8e7384c">stm32_hal_legacy.h</a></li>
<li>__GPIOF_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga503234a173541674667d2898ed8dbca0">stm32_hal_legacy.h</a></li>
<li>__GPIOF_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7f77f1d8c491f667cfe32ed10e274f94">stm32_hal_legacy.h</a></li>
<li>__GPIOF_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga207010d823f26c276bb19983634b37ac">stm32_hal_legacy.h</a></li>
<li>__GPIOF_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga61155994f61ed0c2c6d3bc14aed0b9c4">stm32_hal_legacy.h</a></li>
<li>__GPIOF_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac51cb23651c45bb726d6f5cc73e110d7">stm32_hal_legacy.h</a></li>
<li>__GPIOF_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga67876589bb01694e6817533ed88a16ff">stm32_hal_legacy.h</a></li>
<li>__GPIOF_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad98def6c53d7028877c2f34e16de5b89">stm32_hal_legacy.h</a></li>
<li>__GPIOG_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga92dbcb4535f920a5491868e11679317d">stm32_hal_legacy.h</a></li>
<li>__GPIOG_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae2ca1f890479936f0af6c7babf081333">stm32_hal_legacy.h</a></li>
<li>__GPIOG_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacf397da76245acbf054ecef32284bdfc">stm32_hal_legacy.h</a></li>
<li>__GPIOG_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab096e874f34cac1a17f8304b352145fb">stm32_hal_legacy.h</a></li>
<li>__GPIOG_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga57b6cddde29aedce9ebf483960f1791b">stm32_hal_legacy.h</a></li>
<li>__GPIOG_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga23da605d52cb9d8ead303c3a4cee0e0f">stm32_hal_legacy.h</a></li>
<li>__GPIOG_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0ddda8d7d817c15069062563b279db04">stm32_hal_legacy.h</a></li>
<li>__GPIOG_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga832664434143cecc9b9596da4dbf0b2f">stm32_hal_legacy.h</a></li>
<li>__GPIOH_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad91af796c93891e05794ca2e567c5e19">stm32_hal_legacy.h</a></li>
<li>__GPIOH_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga137644483fad343beaaa3da30fcb38dc">stm32_hal_legacy.h</a></li>
<li>__GPIOH_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae773715af6901369b9c070da4186c482">stm32_hal_legacy.h</a></li>
<li>__GPIOH_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae329633399e09af91b5fe095a3ff869e">stm32_hal_legacy.h</a></li>
<li>__GPIOH_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa91b10bb9316fff010da4ecd09f636d5">stm32_hal_legacy.h</a></li>
<li>__GPIOH_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4e5617180a05e001e52000706cf4d14a">stm32_hal_legacy.h</a></li>
<li>__GPIOH_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7447541153d72d8e96a5939e751d2b12">stm32_hal_legacy.h</a></li>
<li>__GPIOH_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1a00e4a8dc1e9bfbf9c4396ff1344315">stm32_hal_legacy.h</a></li>
<li>__GPIOI_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaec33167cdc798a48f031e5f06b449e6d">stm32_hal_legacy.h</a></li>
<li>__GPIOI_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac43fbb6a098998ec56d389906b708b8c">stm32_hal_legacy.h</a></li>
<li>__GPIOI_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabdcc722303d0c5cc8025cd0654f4352a">stm32_hal_legacy.h</a></li>
<li>__GPIOI_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga21fb63ab15ee9924ef806396fb0d8040">stm32_hal_legacy.h</a></li>
<li>__GPIOI_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga26e794bff0014f0fd53afed5a5aa2979">stm32_hal_legacy.h</a></li>
<li>__GPIOI_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga33dcd5e32000cc2af55b91764ce07218">stm32_hal_legacy.h</a></li>
<li>__GPIOJ_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7b65a354e89d6f3b0ca137395f3851bb">stm32_hal_legacy.h</a></li>
<li>__GPIOJ_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9306d046c939c0d6afb3e8bb48b69974">stm32_hal_legacy.h</a></li>
<li>__GPIOJ_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabd552e9494e8331c78f930d7b6667c5e">stm32_hal_legacy.h</a></li>
<li>__GPIOJ_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6545a12e39e58f09b423f98d40e4e30f">stm32_hal_legacy.h</a></li>
<li>__GPIOJ_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacd1de4b6619359a03c6fe6cca751f054">stm32_hal_legacy.h</a></li>
<li>__GPIOJ_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga352651a646a83613b70dd39b81e7d81e">stm32_hal_legacy.h</a></li>
<li>__GPIOK_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga90f5f4d0c32f259a4cdc27b0321ed877">stm32_hal_legacy.h</a></li>
<li>__GPIOK_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf00d84e5f7050eee401fb7f6e23a69c2">stm32_hal_legacy.h</a></li>
<li>__GPIOK_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac501e53a279698d854bf9767c7590777">stm32_hal_legacy.h</a></li>
<li>__GPIOK_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1803ca1023d1e973906ea33217213506">stm32_hal_legacy.h</a></li>
<li>__GPIOK_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3a1d57ca9cb48a1fab12865a28e37c86">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga616002cefa3a1ba7af4fa612afd02561">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga4038d6abc1b95e035a2a0b51fb999db2">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CALFACT_DIFF_GET&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga04d8142122bd9275a1219043edc63d98">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CALFACT_DIFF_SET&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga0d6a948351847da8e821fd673cd5395c">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR1_AUTOOFF&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gab767937348c3e3b3c22e7316e42004c1">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR1_AUTOWAIT&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga400e3c69f55dad73669df7ce10297066">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR1_CONTINUOUS&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga6e3bc5992840ed200085c9b3ba68d7d2">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR1_DMACONTREQ&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gad36423da25741a685c5aefd3cd0d08ee">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR1_OVERRUN&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga60d5ad7e386833338f43e293120fd20a">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR1_REG_DISCCONTINUOUS&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga3703e313dbcb2af3dea5a07d622e67c6">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR1_SCANDIR&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gacadf737dca92c21560405c914f98ab06">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR_AUTOWAIT&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga2b6be3d51e5b71511f3db77d6781fc85">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR_AWD1CH&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gaf2b93300d6c91bbe5a0253368ade466f">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR_AWD23CR&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga73200fff4fe5aa62989ea33522fa3cfc">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR_CONTINUOUS&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gab45f96be007a67f1251d47410b5c9618">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR_DISCONTINUOUS_NUM&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga6c152cf129addeff1a7f296fa89b04af">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR_DMACONTREQ&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gaa80ebf8b334aa3e040d153ec06c880e2">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR_EXTSEL&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gacc58e207b5fcc238afb480a00997d167">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga16b4ff7c58c0fe8141bd8bf6adf0f27c">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga5010d7820f890534d6b6005438038ef5">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gaeaa692ac73b859de118c28bc0327cf77">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR_OVERRUN&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga4312a4ed4373cdd0302434574aa0c8c9">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CFGR_REG_DISCCONTINUOUS&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gad118cacc67e8c3f930008f5aa6d8dade">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CHSELR_CHANNEL&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gae5547f083abe059cacdcaac3e5066ea2">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CLEAR_ERRORCODE&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga18c93f7ab9df4bb73371bbe50a131d6d">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CLOCK_PRESCALER_RANGE&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gad371b9c9ce847537972a0bc6c1422c45">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_COMMON_ADC_OTHER&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gafa9bcc01aa0b2a887721e8971031ad0b">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_COMMON_CCR_MULTI&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga8bf50f7c58849d4cd141a421d55b148d">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_COMMON_REGISTER&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga00ebbedf4015e4538720e7a6dbacce59">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CONVCYCLES_MAX_RANGE&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gaffcdf78845300c37812650611d2915b4">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CR1_DISCONTINUOUS&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga0906f1443571a5dc173f0a1561f514f4">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CR1_DISCONTINUOUS_NUM&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gab00342d0ece8deb8900df22b5193377e">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CR1_SCAN&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gae645d58040b162666fa506aeb3728f49">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CR1_SCANCONV&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga92d473f3afb5552b6e4a710410fcb2f1">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CR2_CONTINUOUS&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga8b8d36727b15f9d630f633e453c8dc59">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CR2_DMAContReq&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gaedcab24fbd762b1f6b65c7381f910308">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_CR2_EOCSelection&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gafb4baec5d5d5ebf891a3cd8a9a0bfe65">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_DIFSEL_CHANNEL&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga697c5bcf01d90462bf0c65c1434204a2">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_DISABLING_CONDITIONS&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga758e02a9d4e37528e42ff60eff476cbf">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_ENABLING_CONDITIONS&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gaf09405aa65148ec822984b2d81992596">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_GET_CLOCK_PRESCALER&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga0595fba00a50ea5ba7b8baf4cbdd6820">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_GET_RESOLUTION&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gaadc60b61ddd4d5572f3a4c6dbc0520a6">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_IS_CONVERSION_ONGOING&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga64acf0d02a8ef5df5644c4232cef1fca">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga085a3824fd83a50c46bcc8edaf0f986d">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gaf6d1e4fb1fd1bca13b6c22953e805698">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga573771917c650599112d38dc260f785b">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_IS_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga2c78554d5c9d8311297ea8fb01866309">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_IS_SOFTWARE_START_INJECTED&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga5fa40578941f107c4ae1308e14266f7d">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_IS_SOFTWARE_START_REGULAR&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gad995b81efb72f4fe37152863d465bace">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_JSQR&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga920c922d2385fcaab11b2ca7c8630da8">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_JSQR_JEXTSEL&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga362667abab4da4e626e45c9aef345d85">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_JSQR_JL&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga8764a28e2bb7d6a859fc52074e2ec1ec">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_JSQR_RK&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga3f3d0f19ef64dab8816b7e4d563da42c">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_JSQR_RK_JL&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga51b8c1d68c48edfa958f988845d2ea41">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_MULTI_SLAVE&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gaeff1a570027a91c87a339fd79704c3d2">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_MULTIMODE_IS_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga79f75f2e379c482c38441c050efc7225">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga3dceabcf80e81b5a911bbe5ad3ff311a">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_OFFSET_SHIFT_RESOLUTION&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga0f83fc077ad488745139c8e24641d437">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_OFR_CHANNEL&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gad3ba77f5090921040fa9a63ff8d31241">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_SMPR1&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gad8e081521ef7ee963c7833376f52dbfd">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_SMPR2&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#gabd50880ede02b19440d1dbc549b19e8f">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_SQR1&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga7355b4d9c49af127fdb5a1dd7e8b66f0">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_SQR1_L&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga27072f37b7d50adad434a681331755f0">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_SQR1_RK&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga907ae83ff38403071ff564a44d5ad3cb">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_SQR2_RK&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga6821ae59c39afefd2644d278974b2ab6">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_SQR3_RK&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga999c539ac6b3b5ab766461e70dadf0a2">stm32_hal_legacy.h</a></li>
<li>__HAL_ADC_TRX_HIGHTHRESHOLD&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___macros.html#ga33afa59f288d4671512aed3dfb8f70b7">stm32_hal_legacy.h</a></li>
<li>__HAL_CEC_GET_IT&#160;:&#160;<a class="el" href="group___h_a_l___c_e_c___aliased___defines.html#ga15e21b2c6806222aa451549f7c0d902c">stm32_hal_legacy.h</a></li>
<li>__HAL_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#ga5c6118ac714daf269dfcf8b0dc5740cf">stm32_hal_legacy.h</a></li>
<li>__HAL_COMP_EXTI_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___c_o_m_p___aliased___macros.html#gaffc3545b10b38016b1d695e6f6aab1f7">stm32_hal_legacy.h</a></li>
<li>__HAL_COMP_EXTI_DISABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga50d9fdcb3ccb16b52d567bb3a5821d61">stm32_hal_legacy.h</a></li>
<li>__HAL_COMP_EXTI_ENABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga582415dabdca3b746b4713f686b6ddf0">stm32_hal_legacy.h</a></li>
<li>__HAL_COMP_EXTI_FALLING_IT_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga28220cc53eb0155d2f6d3197a464092b">stm32_hal_legacy.h</a></li>
<li>__HAL_COMP_EXTI_FALLING_IT_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga1803e81c3920a4c18f752124e15ee6f7">stm32_hal_legacy.h</a></li>
<li>__HAL_COMP_EXTI_GET_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga9e0b5c7e3923a1eb153917165210db1a">stm32_hal_legacy.h</a></li>
<li>__HAL_COMP_EXTI_RISING_IT_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga234c3825b14ee41458a8a58430a1f448">stm32_hal_legacy.h</a></li>
<li>__HAL_COMP_EXTI_RISING_IT_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga3b6842cbf1a844d87f0ebb50b5322ae9">stm32_hal_legacy.h</a></li>
<li>__HAL_COMP_GET_EXTI_LINE&#160;:&#160;<a class="el" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga76e980c077c5398741f133b81091d5e9">stm32_hal_legacy.h</a></li>
<li>__HAL_CORTEX_SYSTICKCLK_CONFIG&#160;:&#160;<a class="el" href="group___h_a_l___c_o_r_t_e_x___aliased___defines.html#gac1aca630ce4888aa3febf24db3d9ce45">stm32_hal_legacy.h</a></li>
<li>__HAL_DHR12R1_ALIGNEMENT&#160;:&#160;<a class="el" href="group___h_a_l___d_a_c___aliased___macros.html#ga354fd3b8705eea7292d4e4169497da60">stm32_hal_legacy.h</a></li>
<li>__HAL_DHR12R2_ALIGNEMENT&#160;:&#160;<a class="el" href="group___h_a_l___d_a_c___aliased___macros.html#ga2201f928be872705c094e047e49c4b82">stm32_hal_legacy.h</a></li>
<li>__HAL_DHR12RD_ALIGNEMENT&#160;:&#160;<a class="el" href="group___h_a_l___d_a_c___aliased___macros.html#ga32958593af3de40d27a9944ab91a7255">stm32_hal_legacy.h</a></li>
<li>__HAL_DMA_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___d_m_a___exported___macros.html#gabc041fb1c85ea7a3af94e42470ef7f2a">stm32g4xx_hal_dma.h</a></li>
<li>__HAL_DMA_DISABLE&#160;:&#160;<a class="el" href="group___d_m_a___exported___macros.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">stm32g4xx_hal_dma.h</a></li>
<li>__HAL_DMA_DISABLE_IT&#160;:&#160;<a class="el" href="group___d_m_a___exported___macros.html#ga2867eab09398df2daac55c3f327654da">stm32g4xx_hal_dma.h</a></li>
<li>__HAL_DMA_ENABLE&#160;:&#160;<a class="el" href="group___d_m_a___exported___macros.html#ga93900b3ef3f87ef924eb887279a434b4">stm32g4xx_hal_dma.h</a></li>
<li>__HAL_DMA_ENABLE_IT&#160;:&#160;<a class="el" href="group___d_m_a___exported___macros.html#ga2124233229c04ca90b790cd8cddfa98b">stm32g4xx_hal_dma.h</a></li>
<li>__HAL_DMA_GET_COUNTER&#160;:&#160;<a class="el" href="group___d_m_a___exported___macros.html#ga082d691311bac96641dc35a17cfe8e63">stm32g4xx_hal_dma.h</a></li>
<li>__HAL_DMA_GET_IT_SOURCE&#160;:&#160;<a class="el" href="group___d_m_a___exported___macros.html#ga206f24e6bee4600515b9b6b1ec79365b">stm32g4xx_hal_dma.h</a></li>
<li>__HAL_DMA_RESET_HANDLE_STATE&#160;:&#160;<a class="el" href="group___d_m_a___exported___macros.html#gaadcee34f0999c8eafd37de2f69daa0ac">stm32g4xx_hal_dma.h</a></li>
<li>__HAL_ETH_EXTI_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___e_t_h___aliased___macros.html#ga54ff39d1814de51ec16312fb209f2f41">stm32_hal_legacy.h</a></li>
<li>__HAL_ETH_EXTI_DISABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___e_t_h___aliased___macros.html#ga2e18c5d21291947835cdefeecdd061ec">stm32_hal_legacy.h</a></li>
<li>__HAL_ETH_EXTI_ENABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___e_t_h___aliased___macros.html#gad96bacd190bd8ba2523e83be7b1432d8">stm32_hal_legacy.h</a></li>
<li>__HAL_ETH_EXTI_GET_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___e_t_h___aliased___macros.html#gab8cb753cb998d6d2d65f2ce0bee7c384">stm32_hal_legacy.h</a></li>
<li>__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___e_t_h___aliased___macros.html#ga2a6e3b3b6ef975a01c856883cfb14621">stm32_hal_legacy.h</a></li>
<li>__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___e_t_h___aliased___macros.html#ga50a8c65b53a6639779b3e6ec038a0065">stm32_hal_legacy.h</a></li>
<li>__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___e_t_h___aliased___macros.html#gac2ffccd4ff4dd93383c34465f81969ce">stm32_hal_legacy.h</a></li>
<li>__HAL_FLASH_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___f_l_a_s_h___interrupt.html#ga68e49c4675761e2ec35153e747de7622">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_DATA_CACHE_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#ga247f85a1fcc780be21f9fc2f1d29ee7e">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_DATA_CACHE_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#gad94db5b43a234c8dd3dde8fcf0e4cedd">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_DATA_CACHE_RESET&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#ga3b94f4f103ddab361802c8defd3a9c34">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_DISABLE_IT&#160;:&#160;<a class="el" href="group___f_l_a_s_h___interrupt.html#ga1f40f507b5d4b3a4da68e4244a1097ee">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_ENABLE_IT&#160;:&#160;<a class="el" href="group___f_l_a_s_h___interrupt.html#ga13fa137a911f02a2f94fb9fb0762a340">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_GET_FLAG&#160;:&#160;<a class="el" href="group___f_l_a_s_h___interrupt.html#ga0d3dd161fecc0e47c9e109c7c28672c1">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_GET_LATENCY&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#gaa537e44d74ce35ff5bfef80edf03f895">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_INSTRUCTION_CACHE_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#ga01bf00ed6e7c0e74ed0931f3b8b033ed">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_INSTRUCTION_CACHE_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#gaddb00cd85fe48a524fad33c7fe63e038">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_INSTRUCTION_CACHE_RESET&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#ga69dff538775ee23738d54eef4a259b66">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_POWER_DOWN_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#gaf19524e11b9492975bbecc62ae4c4de6">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_POWER_DOWN_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#ga73029745a0042834ae7c332fbafc7bb1">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_PREFETCH_BUFFER_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#ga646a4cb92e85659334d14a8c78f0ede8">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_PREFETCH_BUFFER_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#gad36059641057f824516303ea92734e6f">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_SET_LATENCY&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#gac1c9f459b798cc3700b90a6245df5a1a">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_SLEEP_POWERDOWN_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#gafde0b06ca855f4bb02e94ba21ca8a19b">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FLASH_SLEEP_POWERDOWN_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___exported___macros.html#ga93004e7cf2386d656acd467a5013015e">stm32g4xx_hal_flash.h</a></li>
<li>__HAL_FMC_BANK&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#ga998ba343dd714de7bc84010ef1af5f89">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_CAN1_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga1781f9a122328bdfd756224f4ddb3414">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_CAN2_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga43d0b44177b120d9fc27e89f3e005b6d">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga6e04cdfbd0408018f712455198c8120b">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga2877e6a523cce3f5d72e9fcb746db130">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga76b6e1661062fd15b339f73e4bf06425">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_IWDG_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga683080f08b123e73ee801508fac33188">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_LPTIM1_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga834e086b504768fe1c93f807e99a6182">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_LPTIM2_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gad0e137ee9aa05347e1ffde48f9820f34">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_RTC_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga5cde9c9073ca8e95a084d62aac0931ef">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM10_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gaf3c4cd6fd3c210759028a7fe2625081e">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM11_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gac8155a6100bda9e15b5980c6a3bfee95">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM12_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga26cc09be3020aa8006a2a4db51708af5">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM13_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga958f177a783994c955ac53d010c83c84">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM14_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga860c389b07136ce825179ce76a7a9a84">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM15_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga4335fd0cf07d5e111fdbbedd9bc4c770">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM16_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga90a56093c5a77913d29f5fcc62b72ad9">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM17_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga65b166b61431e09484788066a14f5ed9">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM1_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gac0c5e626811757be9054cdeef7df4980">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM2_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga94f02b5b50bb79574876c05eb507607b">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM3_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gab77737aff6c6ee212a5837dd7320c06b">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM4_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga09debeabdcdea1cb332a0de450baba57">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM5_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga3fc7dba3ede61d40d034a57ffd69eab5">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM6_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gae32a9752e37472f80934c314553a44e5">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM7_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga94b402c3740a7a996eb7a726ac88e76f">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM8_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gad440cb28d99b94098bb778cb0768b0da">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_TIM9_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga833593daa5d8571686e412f17d1f07f5">stm32_hal_legacy.h</a></li>
<li>__HAL_FREEZE_WWDG_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga731d1c183c8d3876895d80f0ba348616">stm32_hal_legacy.h</a></li>
<li>__HAL_GET_BOOT_MODE&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#ga39fe1e2b6eddc3101d95ffb9f1fdfc03">stm32_hal_legacy.h</a></li>
<li>__HAL_GET_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#gabf8f11b57435bd1462f9a2137653c787">stm32_hal_legacy.h</a></li>
<li>__HAL_GPIO_EXTI_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___g_p_i_o___exported___macros.html#ga2f28fc349d1812cdc55a77c68d2b278d">stm32g4xx_hal_gpio.h</a></li>
<li>__HAL_GPIO_EXTI_CLEAR_IT&#160;:&#160;<a class="el" href="group___g_p_i_o___exported___macros.html#ga2a086506eec826f49b200fba64beb9f1">stm32g4xx_hal_gpio.h</a></li>
<li>__HAL_GPIO_EXTI_GENERATE_SWIT&#160;:&#160;<a class="el" href="group___g_p_i_o___exported___macros.html#gac50aef6881e1f76032941ead9c9bce61">stm32g4xx_hal_gpio.h</a></li>
<li>__HAL_GPIO_EXTI_GET_FLAG&#160;:&#160;<a class="el" href="group___g_p_i_o___exported___macros.html#gaae18fc8d92ffa4df2172c78869e712fc">stm32g4xx_hal_gpio.h</a></li>
<li>__HAL_GPIO_EXTI_GET_IT&#160;:&#160;<a class="el" href="group___g_p_i_o___exported___macros.html#ga27f0e1f6c38745169d74620f6a178a94">stm32g4xx_hal_gpio.h</a></li>
<li>__HAL_HRTIM_GetClockPrescaler&#160;:&#160;<a class="el" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga2647242e720056855c36153ef4c19d86">stm32_hal_legacy.h</a></li>
<li>__HAL_HRTIM_GetCompare&#160;:&#160;<a class="el" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga7db344eedd73f9ceccd648e9d43e6ed7">stm32_hal_legacy.h</a></li>
<li>__HAL_HRTIM_GetCounter&#160;:&#160;<a class="el" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga884c22338dec011ab9e4055589c6cd01">stm32_hal_legacy.h</a></li>
<li>__HAL_HRTIM_GetPeriod&#160;:&#160;<a class="el" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga6ca57b361c0d23cb29ed29beddb189a4">stm32_hal_legacy.h</a></li>
<li>__HAL_HRTIM_SetClockPrescaler&#160;:&#160;<a class="el" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#gab5a9ad347b90b2128c7d4fe100758b7d">stm32_hal_legacy.h</a></li>
<li>__HAL_HRTIM_SetCompare&#160;:&#160;<a class="el" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga3a834f00e6fc6eb601cf28f3ecca47d9">stm32_hal_legacy.h</a></li>
<li>__HAL_HRTIM_SetCounter&#160;:&#160;<a class="el" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#gaa11c36c62453d27a8dd6db62917fb463">stm32_hal_legacy.h</a></li>
<li>__HAL_HRTIM_SetPeriod&#160;:&#160;<a class="el" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga3e6ec773e1fd492d3cc4e9ff84054675">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_10BIT_ADDRESS&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#gada8050e1518bf7e92dc2f4dbf7a03ad2">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_10BIT_HEADER_READ&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#ga64663fb18b88675c915c2c79d11cd38f">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_10BIT_HEADER_WRITE&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#gac10ed08f8e6a57a8cac00fce7fe3fb00">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_7BIT_ADD_READ&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#gade14fc1431c1ff134f519b7affce1d67">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_7BIT_ADD_WRITE&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#gaedfa90bb490b4ad07c6f0d7e0255f70a">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_FREQ_RANGE&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#ga4d75b1600113c9dc6b6478d523cf6fa1">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_FREQRANGE&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#gab6eef1876c1418c050cb724dc1f3a3bc">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_GENERATE_START&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#ga0ed346d51a7d33f880be39a99d46ecb3">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_MEM_ADD_LSB&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#ga52194913b0724379d50176a38d64ac2a">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_MEM_ADD_MSB&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#gac49e0a8165df628a4692ff73a92ae444">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_RESET_CR2&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#gaea93e7962941cd318a48facfa56af471">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_RISE_TIME&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#gabb738ef98a989848bd56e047e2e26c39">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_SPEED&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#gac17a40be49ac267bfe753d3006f85596">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_SPEED_FAST&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#gaa98b823b6fa54cae5a441cb21fa99b38">stm32_hal_legacy.h</a></li>
<li>__HAL_I2C_SPEED_STANDARD&#160;:&#160;<a class="el" href="group___h_a_l___i2_c___aliased___macros.html#ga194453c773974cabe77a235ee676da1b">stm32_hal_legacy.h</a></li>
<li>__HAL_IRDA_GETCLOCKSOURCE&#160;:&#160;<a class="el" href="group___h_a_l___i_r_d_a___aliased___macros.html#ga914579d3d8a0ebefab093a54a60bdef4">stm32_hal_legacy.h</a></li>
<li>__HAL_IRDA_MASK_COMPUTATION&#160;:&#160;<a class="el" href="group___h_a_l___i_r_d_a___aliased___macros.html#ga5dfede2931b25ae470e8b9222cd7f276">stm32_hal_legacy.h</a></li>
<li>__HAL_IWDG_DISABLE_WRITE_ACCESS&#160;:&#160;<a class="el" href="group___h_a_l___i_w_d_g___aliased___macros.html#gaf3dfc0b4463f19c4ff31b02ae039861a">stm32_hal_legacy.h</a></li>
<li>__HAL_IWDG_ENABLE_WRITE_ACCESS&#160;:&#160;<a class="el" href="group___h_a_l___i_w_d_g___aliased___macros.html#ga6854cc0a200e2e37d927e76f643a8f6a">stm32_hal_legacy.h</a></li>
<li>__HAL_LINKDMA&#160;:&#160;<a class="el" href="stm32g4xx__hal__def_8h.html#af5b3b3d0eff8c4cb59d4d3909c247311">stm32g4xx_hal_def.h</a></li>
<li>__HAL_LOCK&#160;:&#160;<a class="el" href="stm32g4xx__hal__def_8h.html#ad3d96e1b9022ba76b69eeda91027b36c">stm32g4xx_hal_def.h</a></li>
<li>__HAL_LPTIM_DISABLE_INTERRUPT&#160;:&#160;<a class="el" href="group___h_a_l___l_p_t_i_m___aliased___macros.html#gaa40619690da20c2f1a590227e61c65b4">stm32_hal_legacy.h</a></li>
<li>__HAL_LPTIM_ENABLE_INTERRUPT&#160;:&#160;<a class="el" href="group___h_a_l___l_p_t_i_m___aliased___macros.html#ga54c40dc398eda578b45917f7e4174179">stm32_hal_legacy.h</a></li>
<li>__HAL_LPTIM_GET_ITSTATUS&#160;:&#160;<a class="el" href="group___h_a_l___l_p_t_i_m___aliased___macros.html#ga474f9ecb866e27708fe97496fd57ecaa">stm32_hal_legacy.h</a></li>
<li>__HAL_LTDC_LAYER&#160;:&#160;<a class="el" href="group___h_a_l___l_t_d_c___aliased___macros.html#ga3bd298a3cccf42ab68193701d93fb16d">stm32_hal_legacy.h</a></li>
<li>__HAL_LTDC_RELOAD_CONFIG&#160;:&#160;<a class="el" href="group___h_a_l___l_t_d_c___aliased___macros.html#gabe568494404d4d1f614294966649a20a">stm32_hal_legacy.h</a></li>
<li>__HAL_PVD_EVENT_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga753ef2626ac883dbe32f14a481868ed7">stm32_hal_legacy.h</a></li>
<li>__HAL_PVD_EVENT_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga3f1c9ea32a96a6caec349640558a7122">stm32_hal_legacy.h</a></li>
<li>__HAL_PVD_EXTI_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga534279f1d4354f4372991fe757acad7c">stm32_hal_legacy.h</a></li>
<li>__HAL_PVD_EXTI_DISABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gaaeb62592dbf02f8aa76ac2941090e0ed">stm32_hal_legacy.h</a></li>
<li>__HAL_PVD_EXTI_ENABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga3259ab94dbb26432e4139917a4e04411">stm32_hal_legacy.h</a></li>
<li>__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gab68d377995410ab715753e6cc821ac9b">stm32_hal_legacy.h</a></li>
<li>__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga9f11243b14ca71ec43c78a894fdc14a2">stm32_hal_legacy.h</a></li>
<li>__HAL_PVD_EXTI_GENERATE_SWIT&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gaf9d584e87f1888f0c39976613208a81e">stm32_hal_legacy.h</a></li>
<li>__HAL_PVD_EXTI_GET_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga1d5be8243a9659943e0b861d2d5ce923">stm32_hal_legacy.h</a></li>
<li>__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gae3b63df648b371b5957ecdcb408cb402">stm32_hal_legacy.h</a></li>
<li>__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga1608e4dfa0c4c753ab68e38a40cea4ab">stm32_hal_legacy.h</a></li>
<li>__HAL_PVM_EVENT_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gab12d231c421f03366b7836a06aa1f56f">stm32_hal_legacy.h</a></li>
<li>__HAL_PVM_EVENT_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga304cbc4a6e794a90f9af92c037036a03">stm32_hal_legacy.h</a></li>
<li>__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gae4335ce98bf55ece8ba9b5cbb2c196f4">stm32_hal_legacy.h</a></li>
<li>__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gaccadba375e65b5f60069a416f7c55024">stm32_hal_legacy.h</a></li>
<li>__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gae9adfcfaa1b854813eb292c1a98eb115">stm32_hal_legacy.h</a></li>
<li>__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga1c9b5b08f0208e76f261cc82b1d47215">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#ga96f24bf4b16c9f944cd829100bf746e5">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_GET_FLAG&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#ga2977135bbea35b786805eea640d1c884">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_INTERNALWAKEUP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga08dae9cbb242393b15d2fbaa793676b5">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_INTERNALWAKEUP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga94aa4eb5a81a531ebca4773d808295b7">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga3ef24ab1c151291ee063911a00244e8d">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gadb15c53f7c44954ed13114d2a06310f8">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga288b776e260c65b683ae05a335f5826b">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PVD_EXTI_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#gac0fb2218bc050f5d8fdb1a3f28590352">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_DISABLE_EVENT&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#ga8bd379e960497722450c7cea474a7e7a">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#ga1ca57168205f8cd8d1014e6eb9465f2d">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_DISABLE_IT&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#gad240d7bf8f15191b068497b9aead1f1f">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#ga1ca8fd7f3286a176f6be540c75a004c6">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#ga3f66c9c0c214cd08c24674904dcdc4e0">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_ENABLE_EVENT&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#gae5ba5672fe8cb7c1686c7f2cc211b128">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#ga5b971478563a00e1ee1a9d8ca8054e08">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_ENABLE_IT&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#ga3180f039cf14ef78a64089f387f8f9c2">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#ga7bef3f30c9fe267c99d5240fbf3f878c">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#ga638033d236eb78c1e5ecb9b49c4e7f36">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_EVENT_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga42775d277d6bc8441d6e03a90a133f0b">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PVD_EXTI_EVENT_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga86b9e24e897c84a1441dc92c88435c00">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gaeccf45c0c61b98bd212bd7cf905c65fd">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga03036e3fb46ad3933576789d7d7290e5">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PVD_EXTI_GENERATE_SWIT&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#gaba4a7968f5c4c4ca6a7047b147ba18d4">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_GET_FLAG&#160;:&#160;<a class="el" href="group___p_w_r___exported___macros.html#ga5e66fa75359b51066e0731ac1e5ae438">stm32g4xx_hal_pwr.h</a></li>
<li>__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gadc23ac66f1b8c429fe2bf6727220cfea">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga90e56e3a788760b51a22ffbbf52bb977">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga14336c482ff10c368ab9b7bbf1873894">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga2f1057dd8cf95ab4a33a3dbe5314a5a2">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga372d2bbe37a6db92ba6834ea7ceda508">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_DISABLE_EVENT&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga08575b1941c0e2ef17565ba079b3281a">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga4c997b83049e40ba993babdc40f70154">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_DISABLE_IT&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga8c2594b9089a0b878aa7dfdf7b84e8db">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#gaac446f9119998abbf6d6c727e69229ee">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_DISABLE_RISING_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga7b05eac4fa0417770c1820d3d4746e05">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_ENABLE_EVENT&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga891a484cd03153eaf3a0fe3e49f8b624">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#gae3ee5db9130faf21f6902a2f0e11ba62">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_ENABLE_IT&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#gab3b372913143c1f67eb2e0329d1d72a2">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga63d7fb72a47f5f94884b19d244d024e7">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_ENABLE_RISING_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga68b1a9fd384a820743fa60be3053f096">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_GENERATE_SWIT&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga9c71f477b883e0a718c820fe8091ec5d">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM3_EXTI_GET_FLAG&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga694cca021af0cb428a962525e773bb02">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga9fe2ad7ccd970e4bbaa4780e10e596b9">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_DISABLE_EVENT&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga366d089fba835e36ab2b63e3e2937f67">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga473582e13c86d38a39e9cd6dc2c4c5b4">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_DISABLE_IT&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga90eaff0505ff5426e91c6da409003c48">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga4c056fdc7624a7c874a882573cbc7b39">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_DISABLE_RISING_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga36e273e5425aabf653f41988d8cd36b8">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_ENABLE_EVENT&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga8071f9b0be3e31a595d5fa9bc79ae8ea">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga6720f47eeb45c70c8a39ecec26a6e9ad">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_ENABLE_IT&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#gab9ef491a6fee177f80c2897ee9fcfebd">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga1006b63faced8d97b6d6ff63fd3deb0a">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_ENABLE_RISING_FALLING_EDGE&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#gade33785676616e8f63472aac9541f925">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_GENERATE_SWIT&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#gac123dfff6c27152b702ef52853c28a5a">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM4_EXTI_GET_FLAG&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#gad1f27f35afc941872e7993ced2e518ae">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_PWR_PVM_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gaec66f2306538bb9002387ceafeb38462">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_PVM_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga48b28ca62d86e12f33848cbb20ea16dc">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga3cd8ad30e5e9e533d0a60fecfc541f03">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga6e94fe92e8c944021c1a82cc9ab4b977">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_VDDIO2_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga61f85ad4cd0958d67c8cf027a1b67da5">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_VDDIO2_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga0dabc2d8d35163d52c02fcbd04fd14a6">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga93b3f07014857ba319c24a7e3e8b7ed0">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#gab5cb9dc5b115d7af7a361bf073af54b4">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_VDDUSB_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga203b7ebde33c1eb9c99f0ac45fa521e7">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_VDDUSB_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased___macros.html#ga56a0796742be5992269988f4509011fe">stm32_hal_legacy.h</a></li>
<li>__HAL_PWR_VOLTAGESCALING_CONFIG&#160;:&#160;<a class="el" href="group___p_w_r_ex___exported___macros.html#ga1ee778f7ff494723bd0ef04ec44b0f77">stm32g4xx_hal_pwr_ex.h</a></li>
<li>__HAL_RCC_ADC12_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#gaea3e1b42c6d846c3916a2bc5d37e243f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_ADC12_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#gab9359545aecbdd372d75527e563004ad">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_ADC12_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga648fe32985a490feaf13406d49cbb2c3">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_ADC12_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga7336fd2924664e2428c5f04a1fa75ce8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_ADC12_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gad95d285bfa53cbad467c15724c31b36b">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_ADC12_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gab40eac923930da5e2bbe59d7d21bdac4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_ADC12_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga1f26d3fd5c29028c02c448e914049a20">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_ADC12_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga891c5f28951eb33a3b14885d48fc25fc">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_ADC12_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gaf40601b803ae6495021ee70a608aad45">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_ADC12_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gaacfd31147f3f7e34f8a865f7c9acc9c8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_ADC12_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gac7a3cc8218bb6d61eba1f5a85b9bc5bd">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_AHB1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga87d828d91e67aaa931853a60779826c2">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_AHB1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga23b6a1e77c4f045c29cc36a4b1e910b0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_AHB2_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gae82cd541f933be46ec8d6c3ea50d402c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_AHB2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gae5bd400860d81b996fafa310df1f2eec">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_AHB3_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b3___force___release___reset.html#ga230a57ed6c129076b4fd17bdb07d79f6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_AHB3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b3___force___release___reset.html#ga200c904f6644fc13da81eed085bc6850">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_APB1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga6f6e7048eca1abd1be132027f5b79465">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_APB1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_APB2_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga8788da8c644ad0cc54912baede7d49b4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_APB2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gae1e413d623154942d5bbe89769161ece">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_BACKUPRESET_FORCE&#160;:&#160;<a class="el" href="group___r_c_c___backup___domain___reset.html#ga3bf7da608ff985873ca8e248fb1dc4f0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_BACKUPRESET_RELEASE&#160;:&#160;<a class="el" href="group___r_c_c___backup___domain___reset.html#ga14f32622c65f4ae239ba8cb00d510321">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CCM_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga5234a3596b31edba49e429c82db3024e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CCM_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#gafe5cf722271537f1990feed19347b050">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CCM_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gac809c0275e0eb8c6e4e4363871f5d5de">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CCM_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga1c221b3b30bcbb9e66da386fc82128af">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CLEAR_IT&#160;:&#160;<a class="el" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CLEAR_RESET_FLAGS&#160;:&#160;<a class="el" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CORDIC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#gac6220df3f443a2e7a0bede26b47610e9">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CORDIC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga66eea7cdd2d7af54adca2a1d1e092b5e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CORDIC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#gac1e78136a0a36b1c49dfbf98449a3ef0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CORDIC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#ga78fc4445840631b3aa09fd2caf968e4a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CORDIC_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga91d3f609de5a9558f5f2995d42f0439c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CORDIC_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga407e89adfa2e7fe4c9064fe9309f351d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CORDIC_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga5933b16764548972cd3c10b2f1a42865">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CORDIC_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#ga1c02288faec9f51e1507bbe01bb0bab1">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CORDIC_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#gad615ca21c95c9aeb386752458f97264d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CORDIC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga4088b6eae18eeceee5f2dfeeb77ab6a5">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga170a30954a78a81a8f9b381378e0c9af">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga5222bac3ebfec517c93055ae065303da">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#gaf63d9f5ce9a6922314054a94ee85eac0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#gab9b6703f096a151a86df9d76d4945cda">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRC_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gaf12ffda90699081f29cf76dab39b1944">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRC_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga3d2645916b9ee9bad8c724a719c621d9">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRC_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga0e1b25cbf589c1c47c1d069e4c803d56">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#gacb97eeee02557f4c5a3afd480227dd1c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#ga1983077cf8fed9d77dbb4950a46a3b7e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gab7426b24c0b9d6aaec3c17f98735a178">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c_ex___c_r_s___extended___features.html#ga1a3b49219a5d79ba0688074b56d33122">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c_ex___c_r_s___extended___features.html#gabed68fe74d544b1c602aa5a22a7af786">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_CRS_CALCULATE_RELOADVALUE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga116f9acbd5f6b61002ea1a6d3b17fdcd">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_CRS_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gaf8b5160a2401847e5b9410c9a01e5922">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_CRS_CLEAR_IT&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga8f7ada1acec652afe441dfc4515e18be">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_CRS_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga67a011bda249fc860fe44a88f7b03ff6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRS_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaacbeee793dfe93384ba7526eb243f6cc">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRS_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga37f3316b0cfa308ebc3ef3aa84329ff0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRS_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga01c12160e77cd6927939b64a90261a4b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1a09d18c05bd1f6fbbd78ffaecc3d96f">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4fde79e50cae4f2d38db5c547037b84b">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_CRS_DISABLE_IT&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga83218d96e4d75af9508a18cb81ad1254">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5995b6b81fd33e5ea35834afb5869f1e">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae1dcfa2b4d26da3bd30866860476fe97">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_CRS_ENABLE_IT&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gae7a58e5b7b665d6fdd5af5f444d8ca8a">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_CRS_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga03a62cae9d5aa34f2809ec31fd0c6e36">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c_ex___c_r_s___extended___features.html#ga92d96e3857c138d9a313f74de163e833">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c_ex___c_r_s___extended___features.html#ga59fe9365920d435138c487b85068cab0">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_CRS_GET_FLAG&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gad40507a114061cddd85528ecc7555e1b">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_CRS_GET_IT_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga86642491c37c596d1c07699030d40d48">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_CRS_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga20f05b209c652dd7105da6c3f7762b4c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRS_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#gadeca04d4641a3c80d8f98617696be2c6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gae42efe2b704fd28cb1111dc9661be826">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga5789d67fc7f3ba6bd9dd5f3bb422f724">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRS_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga17634ef4587b3247b81e73af7e0b32be">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_CRS_RELOADVALUE_CALCULATE&#160;:&#160;<a class="el" href="group___r_c_c_ex___c_r_s___extended___features.html#ga5c48aa81c5416362a3cbb499754754a1">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_DAC1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#gae8e69d69d23e698a427c5182b6aa319b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#gad0339acc249a0075cc51535cb54dc5f5">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#gadc709172e271af6fcdede83673279969">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#gadd251d53dbab95b47da9fd24dcdc0430">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#ga842d00a6c3b2a9887b24b08469695b44">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga0fe756cbae2fd6772d5094efe152af8a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga4c449f003b0f20661285fb6a792f741e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC1_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga157cf5e5e61d9cd5c39cd66eea078a44">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC1_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga284a5ed2ff90c30f9c8009b2eb8c6b11">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#ga9dbf0a091364cd174e9548fa3f519ce1">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC3_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga54a2c1c62ba26e229087b3e1128f4020">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC3_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga22e0f327f58bd29a03fbe59949ca6043">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC3_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga59413fdd423ebe879a670645e1b988c8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC3_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga9d4382be83000dd36b137d85574e6e4d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC3_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#ga51c4d342ff6b1cf6bccd5efaec70abad">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC3_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#gad08ba46d7995500483e463dbccd5cf54">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC3_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#gab9b696b4fb15cd66d3b6ad180df96e38">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC3_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga50110a27b138f1ce37adc03c4da69107">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC3_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gadf3c87c37f25be2baa35f23742840878">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DAC3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#ga33f72d3f963e071b68acae6ccb84f851">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DFSDM_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2ac6a3d5b835993a5ecd5d3e384f936a">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_DFSDM_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad3863899a558adce00ea80316fc21e8b">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga56b44094824dc5ae5ba6ad440340ce98">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa16e14c4b4364315f3940c2845dd2804">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_DFSDM_CONFIG&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7539e94e5f9445ea0cb18f8fae72579e">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_DFSDM_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5db5c43d3f1b5ba44aec4efa8036119a">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_DFSDM_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf56f10b32c0371bdb4e4b9dcaf3069ea">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_DFSDM_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga48f2e45cb7731ed895e7f96e02dd149c">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga77b4638afd73a8c4e43baa279655341f">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga046dcf6fbcb61994b79a54ba541320ec">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_DFSDM_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7f7f6307995533d12f293732193ba31e">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_DISABLE_IT&#160;:&#160;<a class="el" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#ga8786d21490439ef0564edff087203245">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#ga568e4d004285fe009bc4e5d33e13af61">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga9135dece327ecc27f333f86dcf3ba8ee">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#gae89d94d6252c79e450623f69eb939ed6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#gaab05e603c9cadd72e4b6397837b46cef">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#gac5b14fe76c4661619636fcdf08e2a874">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#ga2840d82c5565e7690a69a6848fa50fea">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga8f7eef8316c35175df11d77f5106d334">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#gaa97383d7ee14e9a638eb8c9ba35658f0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga1b5c4bd52d8e7c70e105dd415a191afd">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#ga6af5c50e1a578bcc17c9514c5ab976c9">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#ga16c048816a705de87bb5fd3ce4003a82">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA2_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gaf0be736e6cdebf31eeded223acc25613">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA2_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga725d2a38d8519867922438d48a5885cf">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA2_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#gad0ccdaf669ea327e80c455db4dc36177">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#gaef7e3ef7b34fec8e351c0d35a0c0b914">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#gaffd54b2e17f88a7dbf9f3d30c728d8f1">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMA2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gab7d22b3d82cd2616c8e3fa930e437757">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMAMUX1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga733bf236faf16c9ac6658dad7d746a42">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMAMUX1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga8b493ec5db2507bf6ab72e60b1fbf8a8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMAMUX1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#ga914fd2f40317c4abb2ce2683e40b8626">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMAMUX1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#gae2b3f9ae2f2c0545d22d4dec67069556">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMAMUX1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gac08019940ac62ad1bcfb77e7dd30f57b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMAMUX1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga46725a8d51bb19304237ab34e43ce109">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMAMUX1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga9da9742d5246b6237c701ef483ecde99">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMAMUX1_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#ga9092541f51d41367903c70d3a1609cda">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMAMUX1_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#ga23198aaf4a23a26c673ef84ba7858f9e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_DMAMUX1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gaa0267f189d47ce74249231ca0766fe30">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_ENABLE_IT&#160;:&#160;<a class="el" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FLASH_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga3deb18cb63e5d380dc0987da283f7577">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FLASH_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#gaa6cf6cd8bf214d169901a8a976743169">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FLASH_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#ga929bb0b8ae2f4da5481d73f265cacce0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FLASH_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#ga48733d5087a91250ee7248adc6b835b2">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FLASH_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga8b4f2a9ac8d2f458fdfc46be211cf2c8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FLASH_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga2a09cde9411c951a02b82ef8b5129d6d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FLASH_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#gacc14db2565af722699ef4b29221d2acd">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#ga4695f616857083134141c3cd2e4a70fb">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#gaa385b298d6125a8dc4fd3b49e23f0d26">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FLASH_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gac79372a9136c0932a622b7c40b6f2f8e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FMAC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga61202702e39f426a2f00109badc87f1c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FMAC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga61cc8d1f298e2906d7dfe45d126f12f4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FMAC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#gaf0f3c1707b8d3514a619e054abcecbb8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FMAC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#ga85e820cd650e5646d9424022541888c9">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FMAC_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#gab894cde74ac80ca74b52c1f9fe187b58">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FMAC_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#gaa897d9b7d5ab8502150a7b1d4bfc40d8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FMAC_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga5c49a65e0a3529ec8a3baf50ff59de0d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FMAC_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#gaf37f8bba0cc29e327481be6cdc033f1a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FMAC_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#gac7a7be9be0985dd07266140b7f9dc1c4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_FMAC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___force___release___reset.html#ga9457a0ae8e19ed747289aa7e4a1aa9fd">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GET_ADC12_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga9121a3d4947df923549edb5c123d3265">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_GET_DFSDM_SOURCE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad4a161eff1e0026f34cee8c33eff569b">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_GET_FLAG&#160;:&#160;<a class="el" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GET_I2C1_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_GET_I2C2_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga374d6807df83720c548fdea1d86d3852">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_GET_I2C3_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_GET_I2S_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gad6a15f6428cdb7c430d2171e7c317cc7">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_GET_IT&#160;:&#160;<a class="el" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GET_IT_SOURCE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabfda03424b7b180eec4bad4bf9c76799">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_GET_LPTIM1_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_GET_LPUART1_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_GET_PLL_OSCSOURCE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GET_PLLCLKOUT_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga8df63b4aaea1551f9d4ba3fe22360cbb">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GET_RNG_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_GET_RTC_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GET_SAI1_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_GET_SYSCLK_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GET_USART1_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_GET_USART2_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_GET_USART3_SOURCE&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gab52c0cea73126e6f71f7ea7cb9d37378">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_GPIOA_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga7083e491e6a1e165d064d199304bd2f0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOA_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#gad6753edbd9047eeac39ae4f234642942">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#gaff8820b47bd3764e7cded76b9368460b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOA_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gab329bd497cccffd979bcca9fd42bbc79">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOA_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga2d73b007700fe1576c7965ce677148bd">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOA_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#gad1edbd9407c814110f04c1a609a214e4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gafb90a4c788e0b1e1dee61e462ada7f17">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gabfca340e2266b35f9eb8bda9f24fb272">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOA_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gad56e47c2eacd972491f94296053d0cc3">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOB_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga60be1be419b57dafbbb93df67d68a424">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOB_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga0a20ad851a2ef9e1ccdbf280dcd1dc44">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga0e718efc965ab07752cd865c3f33551a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOB_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOB_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga9b9353035473ac5f144f6e5385c4bebb">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOB_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga2eac033c5d40d9e6eda85985322ece6f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gae5f9c8d570ca5ce52bd3d1766ad96265">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOB_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gaf03da3b36478071844fbd77df618a686">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga5ebfeb136612f370950f52306d29b6fd">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga293f9870ba631d23f8011bad12420f83">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#gac62505cc695d985fcf18ca1fd2f1a421">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOC_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOC_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga5e939d98ecca025c028bd1d837b84c81">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOC_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga528029c120a0154dfd7cfd6159e8debe">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga4dd6a13690da372d5ea52476d0f972c8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga91d9bb261e4eb51ae5c83276ca94ba9e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#ga1df0e3536d3450435bdccdbe9c878736">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOD_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#gaeaefe364dafdc0c22353969595421422">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOD_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga74340ce0f556e370aafc2b8ecdf2dd31">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga8520028c77aa2ecdd497c313665fa381">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga5f04963ee5709230888d50574008372f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOD_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gaf0f7c49787fc94edeea74aa4218aeaf6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOD_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga01c2b4166bbcf59a529cd3c5f8b93d76">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOD_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga7a8a0e334d69163b25692f0450dc569a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gafdc54fb0d223358257ea5c9f2d9c2db6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga9be4e7cb3610f3242eedb2c38f05cafe">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOD_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#ga29fbf71f71ea27ffa38e7283b6dce03d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOE_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#gad8982750e98b22493ae0677b3021b01b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOE_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga2cba7d47b6aee57d469f1d8972d442f1">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga2204e5cccaf75bc541f901fd2beb7381">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga18d20464a11db42973a0cc6df21b0e22">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOE_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#ga00bf47b2dc642a42de9c96477db2a2c3">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOE_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga04deb9fe7c5fad8f1644682c1114613f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOE_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga2c0dd8ae5cf2026dab691c05f55fa384">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gaf8ff1048471b8b380eed743946d73b73">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gaaaf7c0b082ec2d976c4ac33c4f1fd461">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOE_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#ga38fcc37f656d6f5e5698d9eb01d4c552">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOF_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga84c2248eab0a30bd8f4912233abbf34a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOF_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga84098c3c8735d401024a1fb762e9527f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga035d018d1c3984de9cc06dcb661fff60">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#gac520a0043affccd819818a11b19523a2">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOF_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gaddfca42e493e7c163e9decf0462183df">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOF_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga843a7fcc2441b978cadacbea548dff93">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOF_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga5c997b15dc4bc3fd8e5b43193e4b1a2d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gac1d248974d2d16be159c52beb41bb648">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gab2fca3cfeeeb50539e2c5702cff4d719">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOF_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#ga9f9a67f57c0ca219d0cf0c2e07114f27">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOG_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga9d4578e9566823639e049fe69cbaba69">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOG_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#gaf0816a01f8153700ff758c8783e84e9e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga296c8414e577cab553cc903752315a88">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#gab1d4773e76bae0871b8dace747971fc4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOG_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gaf9d186d1ede1071931d87645bddb07d0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOG_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga56838183bdecd8b53c8b23bfcad5b28f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOG_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga3770796716f63a656285dcfedf8c0651">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga965ed6d910633d0f9006e287f96bbc68">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga6696a0a055bb4707b05e237c8a10334b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_GPIOG_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gae5e39d5fdc6dee36bba521d096ca320d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_HSE_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gaa3d98648399f15d02645ef84f6ca8e4b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_HSI48_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga963c000b8bce770c16acb68476919120">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_HSI48_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga93d851ecdcd6c910044b0533261945f3">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga74c3b20fdb9a7672c50aa97bb46537b1">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_HSI_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga0c0dc8bc0ef58703782f45b4e487c031">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_HSI_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gaab944f562b53fc74bcc0e4958388fd42">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_HSISTOP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gaca5ca4b6c2cbd0e638b4c3b8b71cbc61">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_HSISTOP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gae069a430441e0547d753a7b47feaebd1">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga490a853eae72da96aad5379a6e939dd8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaeae5b9e93721dd4e34274600996baeb">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gac7dc1c5239cd70bee94eefa3d91cdd7a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga894dbeada170b01faef303d35de84917">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C1_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_I2C1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga551c171f88af86ca985db634ac9e3275">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga8868ab331b4bb14a1d5cc55c9133e4de">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga7570e5654fd61b44dabe0546e524c906">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga133208873edc0be1774bf4f3c224a2ac">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga39a3efabea0fb3cffae7be7726dd668e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga3ebc5988bcf1e2965ed482fd76c67b22">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga7826848ae938c7f59984d12bc883a6f0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga46fe2d4331320cfe49b751b5488fc0cd">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gac0167c77fa1c00add900bb1cf788e68c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C2_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga49280a374f55802d8063a083350572ab">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_I2C2_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaed404dfdc9bc032cf718b7ed17f664f0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C2_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#gae051ecb26de5c5b44f1827923c9837a5">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C2_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga2ae540056d72f4230da38c082b6c34c1">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga901cecc03cce495d9f01a7228a3bce1c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gaffe9902aa539eca59920b6b165bd1c71">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga2fa8cc909b285813af86c253ec110356">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C3_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab015d6340996f59fa36354ddcc10759d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C3_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga1c510498725fb0c1245edaae3d9b1e53">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C3_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga6bd3af59e8a11e3321a41bc29ba51f18">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C3_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga989121c3284e586d4fb14549d15dc0db">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C3_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_I2C3_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf0d824c0c76161daaefa6fd7ba2c0302">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C3_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga8b791b360bab639782613994e9ef0aa6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C3_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#gae291bd8b020dff7ea7f52fec61aa3f9d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga06401c2fc03285cb8a484569d0ec2f3a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gaae09cbe8d45bdf89178a4adfed223f4b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2C3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga383f01978613c3b08659efab5153b4b9">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_I2S_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga209481fd3ab814db3aaa99174e414704">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_I2SCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6b96f4a2f2c7dc9219b24883e8bea223">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_I2SCLK_CONFIG&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadc772f9067a6f4591305fe7dc0603447">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_LPTIM1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaed03071c92bed23b141d05c8409893aa">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPTIM1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga7e1e013e28c2c8049e057d5f797ef077">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga5f05fa1cd35c33e8c10ee13eca75e304">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae4782a5ec14457be65b7329655014ef7">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPTIM1_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LPTIM1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga76cc40a6695938f9b0fb602a68a4ac31">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPTIM1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga82602c2897dd670f007aea02f3a36dc8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPTIM1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga9c3c0f83528521d1122fe9436271ec70">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga4b5d0c823a0efc995389abaa7e8bef4a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gaffbc4ed076ab667f6d48b734a8d2220e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPTIM1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga70b1086ae23902e74a5a2a596a848430">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPUART1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaa2a258a48face94f421a9bf3777e6aa7">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPUART1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga4411749d5b9d76cf908e26239e4b213d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaea69ea8dcb91d9778c2d917ed1f4cf47">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gab94c265a4ca002e409bec72c7554cefb">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPUART1_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gac85728cc36ce921048d46f6f9be3bf39">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LPUART1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gae490f9c0107ca58b2881ee5237653076">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPUART1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga93fe3f9bc0b46640b63f13482637140c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPUART1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga1085236bff0042ce9f1c879f16ba27fb">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga7710f33531a498c0def848039e06827a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gabfabd5ae7c0d36c5971387ed58059f67">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LPUART1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga2353b603aec972b0bc0afa52ce78ad42">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LSE_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga6b2b48f429e347c1c9c469122c64798b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga6171e2da4b75a993142330025862864f">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga20711e52b237c9c598c87d5329a9700f">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga5b8a28d3896b67495b996d001084885e">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_DISABLE_IT&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gaa5c2a31f367b8085be517e315b8c0196">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga2746b06cbf0f080a600f3f895c95f3fb">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gacea34070069d535080039e3067aba82d">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gad5f8173d2752512c30375c9ca7890fbc">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga45a0bf105427b24b377125346b2e597d">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_ENABLE_IT&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gafca78bb6fbfed8a31ef7ee030d424b50">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga14487ed9c109cb494cae4a9762b7c294">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga075e9194bfc08b5da32af130a74e7cb4">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#gac5a7ed26daae142eb6cce551728ee88c">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSECSS_EXTI_GET_FLAG&#160;:&#160;<a class="el" href="group___r_c_c_ex___flags___interrupts___management.html#ga65fa248e1dd8c7258a50ba03c4e2ff85">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_LSEDRIVE_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gad6731530ebbbcc0696e9bd94eb0d2724">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LSI_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga4f96095bb4acda60b7f66d5d927da181">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_LSI_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga560de8b8991db4a296de878a7a8aa58b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_MCO1_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga7e5f7f1efc92794b6f0e96068240b45e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_MCO_CONFIG&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4a5994f41cd6798807bf8672ec3dc423">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_OTGFS_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabc6844528b432554fefc7643de9a9dd9">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_OTGFS_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaaa8e6b2c2a37901c0312f877f5845c3d">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3e46182659039e69ad95eada6df0261e">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga33ebf3c332b4cc9093720cd9959a57c3">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_OTGHS_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaba098ab8f27b638745864ad795ac250a">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf3cd4d85b55fc5bfd19d839d315eaa80">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadad70bfa003e6cd32f8d16102216c02e">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_OTGHS_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga286e97629c121fbc1de30fe10102f34d">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac2ca3744cd2801d4d67b745cc7efc725">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga53cf7b3f9670f3595220a196e54f2efa">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadfa02523b89387ab4a5c377ded562699">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga43aa27fabbbe7bf33b77e0e1d8579c55">stm32_hal_legacy.h</a></li>
<li>__HAL_RCC_PLL_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga2e63bb89de4a4f0c2365fe9033bd4f48">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PLL_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga718a6afcb1492cc2796be78445a7d5ab">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PLL_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gaaf196a2df41b0bcbc32745c2b218e696">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PLL_PLLM_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gabca62f581e6c2553cca7ef0d7a2a4b7f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PLL_PLLSOURCE_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gaf9a8466f991888332ec978dc92c62d7d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PLLCLKOUT_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gaee19cf9a5cb792b5c9a94ad88103ab93">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PLLCLKOUT_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gaab70beccea4c82e4acc69befcdb5e862">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PWR_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PWR_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6c7399cc977622172aeda52a86ceed92">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PWR_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga7b9889044ebfe2c9328d0f6733fda87d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PWR_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PWR_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PWR_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PWR_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga850f4fd113303ed7322577ad023cf748">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga13a44a1aacea32084e5bcdba69e4a636">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga898edde3fc183744da208db023828303">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_PWR_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaaa5a340d38d50e508243f48bbb47dd32">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RNG_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga8f885339c99130e538e4d7474933d470">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RNG_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga01b37cc75f9a14a55b9e89e8ccfac8af">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RNG_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#gae85e4ea41a2b365ee27c459ddcb9a3a1">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RNG_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga03ec704e7309312630b3a572fb6f8856">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RNG_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gae4028fc77f79b25d655d43c5e0cd9b75">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_RNG_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gad5f1fa1feca39e3aaa09aee9a14015b9">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RNG_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#ga9b17b31dc3e560ead96b7d8a74c8c679">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RNG_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___enable___disable___status.html#gabb083459b7bbd56c9b89db59bb75fdc2">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#gac7b5c1c60774ca2af36591d897eb352b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga536dc31ed0e24ad8b82f5b8c2a920b42">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RNG_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___force___release___reset.html#gabdd1350e70f9c77e25ea67c9929003e8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RTC_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RTC_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RTC_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RTCAPB_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gad3ec940a13a275a574d438af19f164c4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RTCAPB_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga5f588c7262a5ff7a3882157abbbcd625">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga522131685c8187c60751f28bddd4c907">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga29c965bb75607a232984ea40981b2991">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RTCAPB_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#gaa23d6a22248ebaf14aa93ac136d69085">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RTCAPB_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga64f92ab0c50168d2a218774cab279a4c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RTCAPB_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga131f851a75fe9964f421202b368f0fc2">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga5725eae36a3d882c47e39d00667cfdd6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SAI1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga1f8e5c20350d611721053981830bbb12">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SAI1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf00544b52c47b22490cd0bdf32c8ccfb">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SAI1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga443ab84b0451a65d63416c0b8750a238">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SAI1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#gaeb86a4570fd6d66626d25d45b7e9d86e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SAI1_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gad07478b1f46ceb538cf11afe64e3319f">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_SAI1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga08adabe36014364464e61606606e184d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SAI1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#ga6ab9ff98419017940fdd2c608e2f4db0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SAI1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#ga64dcc05f8484e6a139d0f6f4e1531fff">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga260939535e89c796b23f9c79a23967e6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga9104ce5c4edc990dbea591e10e221d76">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SAI1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga6f43cdb59c0bf2f5315ff8a576db05ef">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga856c7460aa481976644736c703c6702d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga2abe90eeb15890f45e28e8926bf70838">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga41997855b2cc7563c8ed0c9873d32daf">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gabd506be27916f029d2214e88bc48f6df">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gab1787d7cdf591c099b8d96848aee835e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#gab9a82b96c7950398956ee6f58c3d5dda">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga2db4e1edb831584a39e791c16edfea28">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gad7b4bc8c8a9146529a175c45eecf25e5">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gabb56a85a6424a60da8edc681f3a1c918">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga12352adbb876f2b827d6ac3a04d94e26">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga4fff9b3416d2940cac20962e6d5655ec">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga8a281ca72aff1c9fa87755c3854cc316">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI2_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga869e4f5c1132e3dfce084099cf454c51">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI2_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#gaab213cf8807d6e7e8b3867ffb404d763">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI2_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga282522dda9557cf715be3ee13c031a5b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga38ba0cbb661739ca615881f2ecfcd1c4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gad6ee3d390b2b2748575725f5b0c42cfc">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gacb910fd0c3c5a27d020ef3df20fce4c7">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI3_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gadc6ab93c1c538a7f2ee24a85a6831274">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI3_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga16612e19c1a7d4cd3c601bf2be916026">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI3_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaf53bea66d100b5039d4db0140a9948bf">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI3_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae6fb9249362d38de5191ea0bf8bb1922">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI3_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gafb0c679992eba330a2d47ac722a5c143">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI3_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga625e04cf32d6c74d418ba29368f680d4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI3_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga3de049f8b2ad6c2d4561863021f9e2f9">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga1cb97681bfd048c5adda494d33b18392">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga817817bac995cdace960abeeea6a26b6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SPI3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga1fb7a5367cfed25545058af0eb4f55f1">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#ga725f14ee455c726c2a99be4714180dac">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable.html#ga94b6e96c9d5058f9bf0e0c1aaf19ab37">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#ga80892166d5a107df14d2420859bbd4e0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#ga2efc49cf2ff318aa9ce6300b77b01a6c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga6313cca024215b6681c273ea588e2ecf">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable.html#ga485ced56558657be69e01a48e5d62f6d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga78941ee33c71aa732c6e865048574d37">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html#ga39511ffeafa47299604652cb2603e519">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SYSCFG_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf04a5f1f0d6d8577706022a866f4528e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SYSCFG_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gafc3ffcbb86e4913ae336ba094ca199e1">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga04863ff5c2174552387c549f0410df43">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga6e3a8ca9e554e3aa7aba57d034725655">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SYSCFG_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga143ff27d8f59a39732efd79539e3765a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SYSCFG_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SYSCFG_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga564fe78887dba5a7da7da1b9f2ffb372">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga0e518b9a088d789d700d121db458403a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SYSCFG_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga56de80d50f5ab276ebdeee16a0e2a31b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_SYSCLK_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c___exported___macros.html#gaa29be28740b3d480e83efbc2e695c1b8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM15_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga71501a0d6be9e1d0a17ff4c27a7cd8e6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM15_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gae809da64734c2dbfef1fb6ac8d00d39c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM15_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga4e21e14c5cf621bcfc7d7cb248f5e11a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM15_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga3f40eb9b31422b08cb8b6bc7a9274e43">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM15_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gaff60b9ea69452692f5d15054cf45c0d5">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM15_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gaa649af8007f817b25312fe2a82a2dc2d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM15_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gab8bba755c5ee38df4fb1e27d32cada06">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga0dd995c3eeef42487d978242fcc9327b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga44817c5edd50805a6a4a101c463e2578">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM15_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga2a3e73be86af6fa124bbd5447b732de4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM16_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga4f23f7c1565e07731f200059c8ed4db9">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM16_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga9753b09f531d9d48d31abd4f74c26d26">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM16_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#gaa98366992888d759ed4cd6734fd1e706">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM16_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga9d7cd1e7ba9c04c2a37cf547b07a27aa">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM16_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga08cdf6a4295cfb02eae6a70aecf2e3ee">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM16_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#ga55adb9971771c35d36a549a1948b7b1e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM16_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#ga52afd021e3f0970ce10549dbfb69abac">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga9b203fb1b015bc48bd3a707654d501ba">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#gacb9f81eb8d1fe44a89ac57c1fc3a5b2f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM16_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gaccce3b7168e4357d179cb5c978a7bfe6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM17_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga6c046db26bd6495179e6171dc6caeff3">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM17_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga983ec0b6719bbf98e40818a8e6817c58">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM17_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga9fd10178bcccbf50e734d39da1340cdf">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM17_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#gaa4eb2686ca0bb9c4c816e7f708b03c1c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM17_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga829f154bfefa2317311c97650f1264aa">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM17_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gaf55e3121b3ce93da44a1ac83f3cdac8a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM17_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#ga9cb697e01267c3ee783f0fabf3eefda1">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga6907183c65e23c16e829a0a9cbeda1fb">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga29de4124122709afb5d1497b9de3926b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM17_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga48ebe709fd10e1594c70752a05644a85">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa9eacfb8ee244074ec63dae0b9f621c2">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gad693d7300ed7134b60bb1a645e762358">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga990bf7664ac6c430c239eab292ec7ed5">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga6ce02f1b2689c664010bebc2363d1db4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gac423d6a52fa42423119844e4a7d68c7b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#ga7116893adbb7fc144102af49de55350b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gad2b7c3a381d791c4ee728e303935832a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga78a957797ebffd3e539bb4c833c29a3d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga0b265851c7557da6b372ff462819caa9">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga1857f223177c9548ce1bae9753e0a7b4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gad2def81b1df0e62cd322ab60b31ba59f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga2e895257faa38376b9cdfcd756909a43">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga65aef0935a6eb3e1ee17e9d19ec6ee8e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga975142c90b4e1baf21b361524518235d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM2_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga1010b7c4a9122449860babb341f01d7b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM2_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#gacaaa75c78c8ef4cf85f30fb20d522054">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM2_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#gadee5016adb1c8b62a5bb05f055859de0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga0a89c97a19d5057d710e475ff24b71ec">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gaf38181befdeecf6a61c03885d3645bf1">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga4b1b3b45c95788edb29ccd2bf6994826">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM3_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga9fb7035f007ec272b725e51018a36b23">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM3_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf62d32fdde03df10072d856515692c8d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM3_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaf380a14a537b7a6e1c0e20fea72d65aa">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM3_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga2e165dd342f4ab6ea9b2edab08723cf8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM3_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga80ff127f3c25bde58ee5c1f224e2dca4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM3_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga50f8e043a42eaf534c1efa2477078c0a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM3_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#gaf6090239db6a8a6917b3f3accea15ed0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gade73c47dc34e5841b826a0e641220801">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gabe8c0a343d9bb288dae09aadbab028a6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga27cf9c39217fff6ae9bce2285d9aff8c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM4_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga8888dfd8a1e50f8019f581506ec776d8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM4_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf9b08205c361d1779b6c7a3afdb67e7c">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM4_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga6d1fd6d4f7375b4abf93bd2ec4948d1d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM4_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga7911836a0e66ab2e4719b298f74b783b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM4_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga16ff4de009e6cf02e8bfff068866837a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM4_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga30913be6e4b95cf2ebdf79647af18f34">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM4_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga62bee605d886067f86f890ee3af68eb5">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gaa138ce5c7fcfcfd42726b03e7de02c41">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga57a6fc55a53a8c9d8cc0303ec5d7177e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM4_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaab43d37f4682740d15c4b1fadb908d51">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM6_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga1ee14a6e314a50eee7a1a09482a25abf">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM6_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga669982035ad2dd6cf095fd8b281f9dab">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM6_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3dd5073cae99e103545801e21f6e25fb">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM6_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga906c45719dcf2113473f2c3281926368">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM6_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga3446c3ea4d5e101b591fcb0222d0fb10">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM6_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga70e84a0b11a0dab64a048f8dd6bbafb2">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM6_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#gabb273361eaae66c857b5db26b639ff45">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gaafa07cf3cfeac5be4071e52201dfcc7d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga8d5d8a349946a4c0698d754ee107c3cf">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM6_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga7eba1763b83169bc7cec3e10bfbccf20">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM7_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga865f11c3f70a9b85ebc5f09baf60eec9">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM7_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga92313068bbe6883497ca424b24f31d44">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM7_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga65016901a197f433425aca0a206b0c77">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM7_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga2a1c22a18251e0dac7f77ba8398af543">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM7_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga350e60b0e21e094ff1624e1da9855e65">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM7_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#gac230813514cd9ee769f8f46b83d83f23">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM7_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga5642c4226ce18792efeca9d39cb0c5e0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga64c55482f4bb2cdb236796b18c28d786">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gab1c825aefb8ae4ab199150ce061e7a8e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM7_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga4451d9cbc82223d913fae1f6b8187996">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM8_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gabb93b1527822da05736d8fcae78597c9">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM8_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaaa5393a02b936b1d6de896a6c09103a4">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM8_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga95ea11d39c41c23f619668ce078d4d8d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM8_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga0b7b3e090b53ddcf951239d450c5d23e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM8_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gabec722f05fbf534feb64a767b1bac1ba">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM8_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gae8d9acd515c3fa3a3607c4d527d431c5">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM8_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gadbc388ef3676e37b227320df83e9d1f2">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga605970ce7bf7802eba14e5edf27973f6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga9a9f2ce9884285efd81f5fa66242cc9f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_TIM8_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga1eb65ddc0b32886b140d71e252dc4727">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_UCPD1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga886f0331b23240f0fefabd05b1b24190">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_UCPD1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga0195294d1914da9d154b3647bf7c5be5">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_UCPD1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga5611dfe2ac5ad7d001637f82cc3b4f8a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_UCPD1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gabbe36ae688463a5cd68e144d5194ad2f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_UCPD1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf0847a60efced59010268512af923d83">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_UCPD1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga94ad16d81c9de843bb8f014df3499f90">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_UCPD1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga5c6121f0869fe4d4cb8ff75de5db6690">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_UCPD1_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga78eeb348d3755316ed7228177884fad6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_UCPD1_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga5fed80442dcdc09838d8a956b939456f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_UCPD1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gac2b6c716e6f84ef518285d803cf65aaf">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gae0050944298552e9f02f56ec8634f5a6">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga75ec6abe2e15eaa24893a8cc83f4cb50">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga454514918be60a95069da332eb212712">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART1_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_USART1_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#ga22c9d59ac6062298a71eed0d6a4a9afd">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#ga59bd3cd20df76f885695fcdad1edce27">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga2123ed8a27c8cf060899c1e7a923b8c8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga1059a391a514543547809a524b4cdf0d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga243061674e38d05d222697046d43813a">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga1edc6c83fbebf8b4265ef9500aa04b04">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaf50c7d2265d978fab8fbb68a518096d">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga3ad038000c76cee2e7ca00d56ba64c17">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga12132da4a7f5c62f32cd9d91b1c99495">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART2_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_USART2_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gab4de80173ffa0e599baab0e76d562cc3">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART2_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga61e4b1f3e82831cdc7508d4c38312eab">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART2_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#gad3bbe0639658ed2cc56f8328b26373ea">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gad83f4e02928278fc0d9373020a82f4e0">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga91dc6d0fdf5c1c70158336df3bf5e097">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga8baebf28a2739de5f3c5ef72519b9499">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART3_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga5b0866dac14f73ddeafa6308ac447bec">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART3_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga34a7bf921d694c001b67dcd531c807a3">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART3_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa395d9d235caf02cac62e5dfb1d0c957">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART3_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga2a18798b0e216c3ccc3caa76e741a689">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART3_CONFIG&#160;:&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga732383844537c59f16d5882a8fa1670d">stm32g4xx_hal_rcc_ex.h</a></li>
<li>__HAL_RCC_USART3_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga8902e16d49b4335d213b6a115c19127b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART3_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga9c6b66352f998564a6492d3e5d6aa536">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART3_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga5addec8b6604857d81c1386cad21c391">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gad5c5c2cf7612ea68ae679de26f0bc26e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga998cffc84c7d5866a7e4cfae1f764327">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USART3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga25b71d0f7fb3b9455fb360fcb780c492">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USB_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga248a0f9f8b79b169d2e5ba5bd87b03c7">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USB_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gacba2aebfe03cd3fd174f5c37a1d62769">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USB_FORCE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga3d05fde29c4ac7d73fea2b1a107b28bc">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USB_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga59dc128f70029f5fba46edd0fb30f94b">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USB_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#gab9ea1fbdc9d23388137d087f37a42390">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USB_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga7b1c994ebff003ec3728850962bd9be8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_USB_RELEASE_RESET&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga8cdd5ad1a3d93937c9e9917e7d40f003">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_WWDG_CLK_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6afa0a633cf2553743a494d97aa5b997">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_WWDG_CLK_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab0c13cc10b36c32d750be226d2fda3b2">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_WWDG_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae61c24ac6b36e7edbabc5b050b38d63e">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_WWDG_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa3978a2e193b921dc24976880dce7a26">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_WWDG_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga21d4e081c859ddccd4492343743bb245">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_WWDG_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga9b26aff2638d1e0613b0ce0530f0cd48">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga3cbf3b3683a84bac98b6d15d921f5ec8">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga60b229aff9ca29a44a5470f52a48bb2f">stm32g4xx_hal_rcc.h</a></li>
<li>__HAL_REMAPDMA_CHANNEL_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___d_m_a___aliased___defines.html#ga6bdaf74acc4e075354d1d31bf5f69f06">stm32_hal_legacy.h</a></li>
<li>__HAL_REMAPDMA_CHANNEL_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___d_m_a___aliased___defines.html#gabe3d38b912b94fa014e2bdf898804671">stm32_hal_legacy.h</a></li>
<li>__HAL_REMAPMEMORY_FLASH&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#ga981a56c85b0612c1085c1d84cf879b35">stm32_hal_legacy.h</a></li>
<li>__HAL_REMAPMEMORY_FMC&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#gaa188d9f34a61a5601aefa808e8d3053e">stm32_hal_legacy.h</a></li>
<li>__HAL_REMAPMEMORY_FMC_SDRAM&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#ga366da658d4d21e3b2192803ffc1a15f9">stm32_hal_legacy.h</a></li>
<li>__HAL_REMAPMEMORY_FSMC&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#gace8e26327633559ff2a31f3abfb0b43b">stm32_hal_legacy.h</a></li>
<li>__HAL_REMAPMEMORY_QUADSPI&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#gabec43ae4c792da49cd660bba7bf21133">stm32_hal_legacy.h</a></li>
<li>__HAL_REMAPMEMORY_SRAM&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#ga8ac9efd3dae480b2d5d6487ddf0f1750">stm32_hal_legacy.h</a></li>
<li>__HAL_REMAPMEMORY_SYSTEMFLASH&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#ga476dbd120dafe0fbe3e1e090f85d01ae">stm32_hal_legacy.h</a></li>
<li>__HAL_RESET_HANDLE_STATE&#160;:&#160;<a class="el" href="stm32g4xx__hal__def_8h.html#a5850085e1bb7a96a417756f235b16aea">stm32g4xx_hal_def.h</a></li>
<li>__HAL_RTC_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___macros.html#gaf8b41c0f2f096d2e71f304c00d183e4d">stm32_hal_legacy.h</a></li>
<li>__HAL_RTC_DISABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___macros.html#gae758f64dcd336b7e63308d205cd92697">stm32_hal_legacy.h</a></li>
<li>__HAL_RTC_ENABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___macros.html#ga530c1a5aba6a657bf37fbfb6fb6c4ebc">stm32_hal_legacy.h</a></li>
<li>__HAL_RTC_EXTI_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___macros.html#ga70c16094f7c10e5991b608df36ce41f8">stm32_hal_legacy.h</a></li>
<li>__HAL_RTC_EXTI_DISABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___macros.html#ga9b18753e4b04bf550e36d81a6064ba36">stm32_hal_legacy.h</a></li>
<li>__HAL_RTC_EXTI_ENABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___macros.html#ga16764e0df245c740813dbeb302e67da5">stm32_hal_legacy.h</a></li>
<li>__HAL_RTC_EXTI_GENERATE_SWIT&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___macros.html#ga757e6b82b6c280b6a924c0d8ac4bfef7">stm32_hal_legacy.h</a></li>
<li>__HAL_RTC_EXTI_GET_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___macros.html#ga7ff2ab63c65042a0a9ef683d345abf49">stm32_hal_legacy.h</a></li>
<li>__HAL_SMARTCARD_GETCLOCKSOURCE&#160;:&#160;<a class="el" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#ga94815bec2412334dadbc50408ff955f2">stm32_hal_legacy.h</a></li>
<li>__HAL_SMBUS_GENERATE_START&#160;:&#160;<a class="el" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#gaf2c39644ee8411a47a0e439e008ac559">stm32_hal_legacy.h</a></li>
<li>__HAL_SMBUS_GET_ADDR_MATCH&#160;:&#160;<a class="el" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#ga913762172b8ae232aaa16c5b8f36c7e9">stm32_hal_legacy.h</a></li>
<li>__HAL_SMBUS_GET_ALERT_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#gaa60bf234087ae7f6c3d912ca6b65897c">stm32_hal_legacy.h</a></li>
<li>__HAL_SMBUS_GET_DIR&#160;:&#160;<a class="el" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#ga8c90e18710300f757820a2d859f2c831">stm32_hal_legacy.h</a></li>
<li>__HAL_SMBUS_GET_PEC_MODE&#160;:&#160;<a class="el" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#gaba8cf3309454005de9d6f470b30dcda8">stm32_hal_legacy.h</a></li>
<li>__HAL_SMBUS_GET_STOP_MODE&#160;:&#160;<a class="el" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#gae2ed3da7b973e48e3dbe0a3a4591cdb8">stm32_hal_legacy.h</a></li>
<li>__HAL_SMBUS_RESET_CR1&#160;:&#160;<a class="el" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#ga6a63af46bb422e4406613f0053d202d3">stm32_hal_legacy.h</a></li>
<li>__HAL_SMBUS_RESET_CR2&#160;:&#160;<a class="el" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#ga070a7fc0c22c90fab03d5b17b0cdd896">stm32_hal_legacy.h</a></li>
<li>__HAL_SPI_1LINE_RX&#160;:&#160;<a class="el" href="group___h_a_l___s_p_i___aliased___macros.html#ga34ee4bd3329208207be8fca1f2b6e614">stm32_hal_legacy.h</a></li>
<li>__HAL_SPI_1LINE_TX&#160;:&#160;<a class="el" href="group___h_a_l___s_p_i___aliased___macros.html#gab21df59cf07dc6839768a4aed3219801">stm32_hal_legacy.h</a></li>
<li>__HAL_SPI_RESET_CRC&#160;:&#160;<a class="el" href="group___h_a_l___s_p_i___aliased___macros.html#gaf58ad00b4183d30205773445099d066b">stm32_hal_legacy.h</a></li>
<li>__HAL_SYSCFG_BREAK_ECC_LOCK&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#gab24317e13f473c7c93771ac11ad893c3">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_BREAK_LOCKUP_LOCK&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#gaf8339b79c4009bcc95d2582b990d56ec">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_BREAK_PVD_LOCK&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#gadfaca1cb2ee6df46e27aead12fe01e0c">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_BREAK_SRAMPARITY_LOCK&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#gac689c750434ae295da2e2d620a399262">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_CCMSRAM_ERASE&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#gaaf839e193b6eb1f0f6f9d846f550bd09">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_CCMSRAM_WRP_0_31_ENABLE&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#gadfb9764986e7cdd49658525fcde98774">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_CCMSRAM_WRP_1_31_ENABLE&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#gaa48378a5ce8fae1d6bbf5735fb01578a">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_CCMSRAM_WRP_UNLOCK&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#ga3d8767462a43643e6245be3bdd943028">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#ga78c5423e17aa4c8cda0872ca3003e71c">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_FASTMODEPLUS_DISABLE&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#ga5f20cbc8ad78101d527209003dc014f2">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_FASTMODEPLUS_ENABLE&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#ga61181f4b4955f17858475485f8cd366c">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_FPU_INTERRUPT_DISABLE&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#ga324c2649ac0c3758a4d037546da558ab">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_FPU_INTERRUPT_ENABLE&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#ga5eb3af3fdab913ed132afd9db241e6b9">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_GET_BOOT_MODE&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#ga0e71eb2b553f1a7b8172710184a89caa">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_GET_FLAG&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#ga558077cbd3fbb7ed10ff16f58eaebf77">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_REMAPMEMORY_FLASH&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#ga9500619e1ec21659bd32b1dfecd5afc1">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_REMAPMEMORY_SRAM&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#ga86d36fdb1571fd56ffeecfaed80c6805">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH&#160;:&#160;<a class="el" href="group___s_y_s_c_f_g___exported___macros.html#ga59782d94690fd538b25def536c81c3ed">stm32g4xx_hal.h</a></li>
<li>__HAL_SYSCFG_SRAM2_WRP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#gacc4f47478d9502c7f9326378ddf68967">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_CALC_PERIOD&#160;:&#160;<a class="el" href="group___t_i_m_ex___exported___macros.html#gaae4a0aa35725e4f8837987452730f4b6">stm32g4xx_hal_tim_ex.h</a></li>
<li>__HAL_TIM_CALC_PERIOD_BY_DELAY&#160;:&#160;<a class="el" href="group___t_i_m_ex___exported___macros.html#gadc665862694b5df8289bc64e393a3e96">stm32g4xx_hal_tim_ex.h</a></li>
<li>__HAL_TIM_CALC_PERIOD_DITHER&#160;:&#160;<a class="el" href="group___t_i_m_ex___exported___macros.html#ga82ac43175c1c810736565f73b82c8f81">stm32g4xx_hal_tim_ex.h</a></li>
<li>__HAL_TIM_CALC_PERIOD_DITHER_BY_DELAY&#160;:&#160;<a class="el" href="group___t_i_m_ex___exported___macros.html#ga363488c0614ff2a86a0eb75287bcfa0b">stm32g4xx_hal_tim_ex.h</a></li>
<li>__HAL_TIM_CALC_PSC&#160;:&#160;<a class="el" href="group___t_i_m_ex___exported___macros.html#ga387fd2a264748c993642c9e819d7680c">stm32g4xx_hal_tim_ex.h</a></li>
<li>__HAL_TIM_CALC_PULSE&#160;:&#160;<a class="el" href="group___t_i_m_ex___exported___macros.html#gaf98bdecd200a44292a5860e718f00e0d">stm32g4xx_hal_tim_ex.h</a></li>
<li>__HAL_TIM_CALC_PULSE_DITHER&#160;:&#160;<a class="el" href="group___t_i_m_ex___exported___macros.html#ga9e90ab95ebb90c1a474513a2746e8f35">stm32g4xx_hal_tim_ex.h</a></li>
<li>__HAL_TIM_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga2fe74db6b8cb4badd04ed48e0f5ac7b4">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_CLEAR_IT&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gaea68155ce77e591e0c2582def061d6f0">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_DIRECTION_STATUS&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#ga76886ef4a5712e8627ea09ff564cdff2">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_DISABLE&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga6a5e653e0e06a04151b74eb1a5f96eb6">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_DISABLE_DMA&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga1a6e8b19efd23fd0295802d904c4702f">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_DISABLE_IT&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga31d67e905bc62e3142179dc4bbf8ba64">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_DISABLE_OCxFAST&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gab9f8dc78886759192b5f044c7b9b0aa7">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_DISABLE_OCxPRELOAD&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga3e0ec4eb797b54c408a3be067f41a2f8">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_ENABLE&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga1a90544705059e9f19f991651623b0c0">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_ENABLE_DMA&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gabb91ccd46cd7204c87170a1ea5b38135">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_ENABLE_IT&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga4d69943bc4716743c78e3194e259097e">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_ENABLE_OCxFAST&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga390795eb198214e5d4ed235ae3f751e4">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_ENABLE_OCxPRELOAD&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga199e848f0a301987a500faea0db2dd70">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_GET_AUTORELOAD&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gaa7a5c7645695bad15bacd402513a028a">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_GET_CLOCKDIVISION&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gae6bc91bb5940bce52828c690f24001b8">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_GET_COMPARE&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gaa40722f56910966e1da5241b610eed84">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_GET_COUNTER&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gaf1af08014b9d06efbbb091d58d47c8ba">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_GET_FLAG&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga96d98c66ad9d85f00c148de99888ef19">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_GET_ICPRESCALER&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gabfeec6b3c67a5747c7dbd20aff61d8e2">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_GET_IT_SOURCE&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga644babf93470a6eee6bce8906c4da5c5">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_GET_ITSTATUS&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#ga5b35f7cd15ac31c7b1a9596ac8521f36">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_GET_UIFCPY&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga12126f9a7655afcd862fc2e82686e9b9">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_GetAutoreload&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#gae96afd3a280ee1faf2551537e6618ee4">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_GetClockDivision&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#gaaf835e3864f2ba2e2026d417ad0d5e40">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_GetCompare&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#ga6c5f81acbdba730e0cd6a67f06e97de2">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_GetCounter&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#ga074ff6af2efe776a0e76622bf8d4c85a">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_GetICPrescaler&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#gae8d82e4e04e81f7a023a45b73c9705b7">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_IS_TIM_COUNTING_DOWN&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gac73f5e7669d92971830481e7298e98ba">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_MOE_DISABLE&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga69d63e147faeca8909e9679f684c0325">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_MOE_DISABLE_UNCONDITIONALLY&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gaa5c4053e8e57dc234efecbb698287b55">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_MOE_ENABLE&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga04890dcef3ed061854721a3672585607">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_PRESCALER&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#ga64fdbe2a68fc8459071ee0dcb9096e34">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_RESET_HANDLE_STATE&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gace20fd4e38231b9682fbc83a80ec19a3">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_ResetICPrescalerValue&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#gac171a25ce55eafe62671d40d7397d721">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_SET_AUTORELOAD&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga1e6300cab1e34ecaaf490dc7d4812d69">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_SET_CAPTUREPOLARITY&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gac5d6989516caa67fae23a9329228cdc7">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_SET_CLOCKDIVISION&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga8aa84d77c670890408092630f9b2bdc4">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_SET_COMPARE&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga300d0c9624c3b072d3afeb7cef639b66">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_SET_COUNTER&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga9746ac75e4cd25cec1a9ebac8cb82b97">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_SET_ICPRESCALER&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gaeb106399b95ef02cec502f58276a0e92">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_SET_PRESCALER&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gafdc5a06eab07e0c24e729fd492bdb27c">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_SetAutoreload&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#ga8857297381807be432e6b6eb98fdb591">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_SetClockDivision&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#ga8b8f3cf144c4058ec55e6e3659c6a68f">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_SetCompare&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#ga03feb77e8c86f3563d671c1ec2439e76">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_SetCounter&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#ga23ef14334077dc01d9e6d8bfa6614260">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_SetICPrescaler&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#ga1cb3c9854441539ebe076fba62c36d22">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_SetICPrescalerValue&#160;:&#160;<a class="el" href="group___h_a_l___t_i_m___aliased___macros.html#ga1f487f25516b3fd87b864f5be8229b7e">stm32_hal_legacy.h</a></li>
<li>__HAL_TIM_UIFREMAP_DISABLE&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga3ad980b67f6a9d43e97cd71603421ad8">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_UIFREMAP_ENABLE&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga70b3690dfed282ade70d503801b8bfd0">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_URS_DISABLE&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#gafacb551a4c537e62a0fe740b2f12236c">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_TIM_URS_ENABLE&#160;:&#160;<a class="el" href="group___t_i_m___exported___macros.html#ga3b06856bd6d7e10cfff342b1726db51d">stm32g4xx_hal_tim.h</a></li>
<li>__HAL_UART_CLEAR_FEFLAG&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#gae1dfc7777b089a10464841045b524caa">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga9bd035161d41cde4f2568c7af06493bf">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_CLEAR_IDLEFLAG&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga1345aa0af53d82269b13835c225e91d0">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_CLEAR_IT&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#gaa81e0f2503bd2a699e7e478507946bb2">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_CLEAR_NEFLAG&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#gaa1f69421585b3ada4d2b81d502a3ae6b">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_CLEAR_OREFLAG&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga9cdc2f2d55eaaa7895996bf6848df42e">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_CLEAR_PEFLAG&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#gaba5e19c60e0f37341b1585a380b84d49">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_CLEAR_TXFECF&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga590d72bb6cccc36563d67697e53fe6cf">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#gad2f9fbdb4adf3a09939e201eaeea072f">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_DISABLE_IT&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga3c29b33f38658acbf592e9aaf84c6f33">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga49eb5ea4996a957afeb8be2793ba3fe9">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_ENABLE_IT&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#gaba94165ed584d49c1ec12df9819bd4bb">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_FLUSH_DRREGISTER&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#gafc4f20cb0f29ba146c9bc14167c52744">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_GET_FLAG&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga261fe8a2afe84ec048113654266c5bf6">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_GET_IT&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga89c4cb1b623c15cfdea2c0a864c8b1e4">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_GET_IT_SOURCE&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#gab53dbf1d75f241330428bf426b2963d1">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_GETCLOCKSOURCE&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___macros.html#ga42daa2078cec8482c126dd059211feea">stm32_hal_legacy.h</a></li>
<li>__HAL_UART_HWCONTROL_CTS_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga0a26cb3a576c2700f76a7c697c86a499">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_HWCONTROL_CTS_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga4a77213945844bca4c22ba6a14b7ee4c">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_HWCONTROL_RTS_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga8c034e96ad8f263cafeb5898ff7311fd">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_HWCONTROL_RTS_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga017ec9001ff33136f87cc4034b2709a6">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_MASK_COMPUTATION&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___macros.html#gaf30b26158e4eaa99871067016049156d">stm32_hal_legacy.h</a></li>
<li>__HAL_UART_ONE_BIT_SAMPLE_DISABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga2dbd7e6592e8c5999f817b69f0fd24bb">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_ONE_BIT_SAMPLE_ENABLE&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga3524747e5896296ab066d786431503ce">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_ONEBIT_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga93fcc521745111012558544b198be1ce">stm32_hal_legacy.h</a></li>
<li>__HAL_UART_ONEBIT_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#gaf1ec2145d7a73ee2f74ec334c8210092">stm32_hal_legacy.h</a></li>
<li>__HAL_UART_RESET_HANDLE_STATE&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga19deab848407b106998416c78092fa9b">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UART_SEND_REQ&#160;:&#160;<a class="el" href="group___u_a_r_t___exported___macros.html#ga568a15495a9e2a9d230474b9e8bcc8e4">stm32g4xx_hal_uart.h</a></li>
<li>__HAL_UNFREEZE_CAN1_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga2481aaaf4c950e9ecb27fe5616115164">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_CAN2_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gae3d5f3cd8eb21e021fc1fb24c8449b99">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gae0a68ca652c73463c72c0d6f164ef675">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga7f8561c59b23e6157a2a4854bfd7a152">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gacf563c1860e9d768762ef5fbece8c9ee">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_IWDG_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga73aaa0abfab57e061c9e64ee39f5e3c8">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_LPTIM1_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga2f9eea260a1f4d006e8b00b05816e7ba">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_LPTIM2_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga7490754801ed1bcaf3e31d15757a883c">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_RTC_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga95995ebdcbfbdc73e7d53d0d2ae2724e">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM10_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga2d2973e29dc79b768084c8dd20a51902">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM11_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga38be002f00b5e705d536fd044961ad79">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM12_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga5b17b5b165b725d296edbce1d57f96b9">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM13_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga3011a6972f4002f1a80635ccc46f6382">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM14_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga2f7f66b854108c4de12d6aa914df45aa">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM15_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga5c58c742b90ca9312c3fce0e40b9bf17">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM16_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga10b34e377b65a92c0d50ad6909abd9d8">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM17_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga8917b91d64c02daa61bfd4e80c920ea3">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM1_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga331504a5985db6b71dfbb29a4fc4d670">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM2_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gaf710a524a97565d4a117321ce7a6571c">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM3_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga3f10f260e5d0f57927abfaa221852adc">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM4_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gac8c490bc65df67f5ffd791f98bff8684">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM5_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gaaf52c2c670e73f52ef844a7f81c1a80d">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM6_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga2a08c6ac06f114fa3ee71f3105f1ed8a">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM7_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gaa577c06b61b5993796a534133a453d98">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM8_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gae4e7f5991a446063e45b7cfeb8e79ae4">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_TIM9_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga83347551ffc6925558f8b279a5c87e95">stm32_hal_legacy.h</a></li>
<li>__HAL_UNFREEZE_WWDG_DBGMCU&#160;:&#160;<a class="el" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gab0af7647542a9615339bd1b0b1fc4c27">stm32_hal_legacy.h</a></li>
<li>__HAL_UNLOCK&#160;:&#160;<a class="el" href="stm32g4xx__hal__def_8h.html#a7c2c23627aed2bb71d8c1ad071cda004">stm32g4xx_hal_def.h</a></li>
<li>__HAL_USART_GETCLOCKSOURCE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___macros.html#ga0ed768f9a18f877413306078c442a2a5">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_EXTI_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#gabaf7fe70f4008c0b9a81a0032b7b38fb">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_EXTI_DISABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga9ae38cfb5026c3868e5d9e9325ab801c">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_EXTI_ENABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga8c010632fff5661d2424e4a656216044">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_EXTI_GET_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga6eac2b0cbade80df102638ce9eec5fff">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga852708fb3258bdc4b7d6b246d9ac32b9">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#gab88741810e4ac8773680c0cc6b948e37">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#gaef664a7c509860ae0f3a1abb427cf4f7">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_FS_EXTI_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga50dabd1d5a2ad8d58e598a9faf24d812">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_FS_EXTI_DISABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#gac7f83957a48d47ee7f44742dd7e30ff3">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_FS_EXTI_ENABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga31a23737a111962f4231725129dcebde">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_FS_EXTI_GENERATE_SWIT&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#gacd4ec43a3a9636070ad5546851ea6623">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_FS_EXTI_GET_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#gabf961284ea86d34de9e320e6f04fa8af">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga68573497dbc5121fc85cc2c1b5ef14e0">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga9ea9069919f81db08800a1b92ee2c6ed">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga0b77287493d393b314f03576b105134e">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_HS_EXTI_CLEAR_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#gae44d0cdfd6c4408c8fbfa1977e31bf4f">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_HS_EXTI_DISABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga909208358d7e962ec3328278d80b0dfb">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_HS_EXTI_ENABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga57d438cdca8b644cd03124ffcb8ca763">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_HS_EXTI_GENERATE_SWIT&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga5439cec1ebe6cc15a3a9d3f30f9fa617">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_HS_EXTI_GET_FLAG&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga025ca30b0d6182705d3a59af868ce771">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#gaa70bce4e16d41ad8d3e0232b0c235c80">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga112c32a1dea904f42275b7067ca4f4d1">stm32_hal_legacy.h</a></li>
<li>__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER&#160;:&#160;<a class="el" href="group___h_a_l___u_s_b___aliased___macros.html#ga146bc9a6b749f5745487f41bae1bff29">stm32_hal_legacy.h</a></li>
<li>__HAL_VREFINT_OUT_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#ga8ef2904e9bea234864ed664771aeed49">stm32_hal_legacy.h</a></li>
<li>__HAL_VREFINT_OUT_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___aliased___macros.html#gac1dfd2bab2879b5106f1dc496e3c356c">stm32_hal_legacy.h</a></li>
<li>__has_builtin&#160;:&#160;<a class="el" href="cmsis__gcc_8h.html#a447121dcab4275b7839a56082b7a1ab8">cmsis_gcc.h</a></li>
<li>__HASH_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab3f5c7465d76625b7f6150aceec5780e">stm32_hal_legacy.h</a></li>
<li>__HASH_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga27a43502b6e59c8eb666781a340b412b">stm32_hal_legacy.h</a></li>
<li>__HASH_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1e1531b67894be54ccf3e76229a96e68">stm32_hal_legacy.h</a></li>
<li>__HASH_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae9acd455370cd79310252130c349f838">stm32_hal_legacy.h</a></li>
<li>__HASH_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2dd43b4ddd51ec5b1242492e094d3a13">stm32_hal_legacy.h</a></li>
<li>__HASH_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac3ede6a3866857961ca8374a199bfa69">stm32_hal_legacy.h</a></li>
<li>__HRTIM1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa4f872cf7c18f0c24f989024d5c6578f">stm32_hal_legacy.h</a></li>
<li>__HRTIM1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa8ef9aa8aac2736d3795d30295bef523">stm32_hal_legacy.h</a></li>
<li>__HRTIM1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0ae3e0425993ce111901795d509024d6">stm32_hal_legacy.h</a></li>
<li>__HRTIM1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga85ad0fee52b035d3663383cb1726c851">stm32_hal_legacy.h</a></li>
<li>__HRTIM1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae84c10963c2caf54c3937a2238a53a94">stm32_hal_legacy.h</a></li>
<li>__HRTIM1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga94826174a601c902e37f88bcee03059a">stm32_hal_legacy.h</a></li>
<li>__I&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_armv81mml.h</a>, <a class="el" href="core__armv8mbl_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_armv8mbl.h</a>, <a class="el" href="core__armv8mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_armv8mml.h</a>, <a class="el" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_cm0.h</a>, <a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_cm0plus.h</a>, <a class="el" href="core__cm1_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_cm1.h</a>, <a class="el" href="core__cm23_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_cm23.h</a>, <a class="el" href="core__cm3_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_cm3.h</a>, <a class="el" href="core__cm33_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_cm33.h</a>, <a class="el" href="core__cm35p_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_cm35p.h</a>, <a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_cm4.h</a>, <a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_cm7.h</a>, <a class="el" href="core__sc000_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_sc000.h</a>, <a class="el" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">core_sc300.h</a></li>
<li>__I2C1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad83d5f0a6ae6eef9cf5a0daf817c8e41">stm32_hal_legacy.h</a></li>
<li>__I2C1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga57473cd6a4f76fedbac6dae08c8c6e78">stm32_hal_legacy.h</a></li>
<li>__I2C1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7bbdc41f3b1b13f8fe2a9c090050ed7f">stm32_hal_legacy.h</a></li>
<li>__I2C1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae34832665142d53a98bf833c9f9558b8">stm32_hal_legacy.h</a></li>
<li>__I2C1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae84da6d623ad78feba69961ea4f776bf">stm32_hal_legacy.h</a></li>
<li>__I2C1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadd1e2d944945531b64d71bf9e261a777">stm32_hal_legacy.h</a></li>
<li>__I2C1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafa49d489dd7544b4bcf0c5edca14f721">stm32_hal_legacy.h</a></li>
<li>__I2C1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae58af756d3706dcb17376b4674e70ed8">stm32_hal_legacy.h</a></li>
<li>__I2C2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4035dd0ee6f7b6386fd8531181786c97">stm32_hal_legacy.h</a></li>
<li>__I2C2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5cef079b7e35da960f9871a7d1ed1816">stm32_hal_legacy.h</a></li>
<li>__I2C2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9433bf9082b7128475bf4a4073bcdca1">stm32_hal_legacy.h</a></li>
<li>__I2C2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga64ad1beac30d497e381d374778b1a953">stm32_hal_legacy.h</a></li>
<li>__I2C2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga07143f105327507321078f673940461d">stm32_hal_legacy.h</a></li>
<li>__I2C2_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2c2789ff86b604021d9f66c2f689babb">stm32_hal_legacy.h</a></li>
<li>__I2C2_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga06cc90a44300051aaa95e148297f3172">stm32_hal_legacy.h</a></li>
<li>__I2C2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf7a482f23ba23252ef88c00e86edde9a">stm32_hal_legacy.h</a></li>
<li>__I2C3_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7da00da30c1b02d1c1299dd878214db2">stm32_hal_legacy.h</a></li>
<li>__I2C3_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf7f71023839a5cad83bada95ff73741f">stm32_hal_legacy.h</a></li>
<li>__I2C3_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga35accdf6700c08b879d2540130cf19aa">stm32_hal_legacy.h</a></li>
<li>__I2C3_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabd22a89f4561c5988d6553525c4f2ace">stm32_hal_legacy.h</a></li>
<li>__I2C3_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga82bddd15cceee64406a35ffc4f31591f">stm32_hal_legacy.h</a></li>
<li>__I2C3_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad11394fc5ca1e4456726571e5f35db88">stm32_hal_legacy.h</a></li>
<li>__I2C3_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga02be11fc2d70c7132b634b27595cf577">stm32_hal_legacy.h</a></li>
<li>__I2C3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad171d101f4540442a523779af94780a7">stm32_hal_legacy.h</a></li>
<li>__IAR_FT&#160;:&#160;<a class="el" href="cmsis__iccarm_8h.html#a3e769b5b7bc4f5d17d8da74663073393">cmsis_iccarm.h</a></li>
<li>__IAR_M0_FAMILY&#160;:&#160;<a class="el" href="cmsis__iccarm_8h.html#a6c0c4e21065cda012c4275eeb205d18e">cmsis_iccarm.h</a></li>
<li>__ICCARM_INTRINSICS_VERSION__&#160;:&#160;<a class="el" href="cmsis__iccarm_8h.html#a2cf5e66520f87c928ab4395d5787e4df">cmsis_iccarm.h</a></li>
<li>__ICCARM_V8&#160;:&#160;<a class="el" href="cmsis__iccarm_8h.html#ada3e360f585385631c8548f73fa59e09">cmsis_iccarm.h</a></li>
<li>__IM&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_armv81mml.h</a>, <a class="el" href="core__armv8mbl_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_armv8mbl.h</a>, <a class="el" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_armv8mml.h</a>, <a class="el" href="core__cm0_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_cm0.h</a>, <a class="el" href="core__cm0plus_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_cm0plus.h</a>, <a class="el" href="core__cm1_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_cm1.h</a>, <a class="el" href="core__cm23_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_cm23.h</a>, <a class="el" href="core__cm3_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_cm3.h</a>, <a class="el" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_cm33.h</a>, <a class="el" href="core__cm35p_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_cm35p.h</a>, <a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_cm4.h</a>, <a class="el" href="core__cm7_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_cm7.h</a>, <a class="el" href="core__sc000_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_sc000.h</a>, <a class="el" href="core__sc300_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">core_sc300.h</a></li>
<li>__INITIAL_SP&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a1002e751427b1189f92787d4e4eef965">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a1002e751427b1189f92787d4e4eef965">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a1002e751427b1189f92787d4e4eef965">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a1002e751427b1189f92787d4e4eef965">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a1002e751427b1189f92787d4e4eef965">cmsis_iccarm.h</a></li>
<li>__INLINE&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#ade2d8d7118f8ff49547f60aa0c3382bb">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#ade2d8d7118f8ff49547f60aa0c3382bb">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#ade2d8d7118f8ff49547f60aa0c3382bb">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#ade2d8d7118f8ff49547f60aa0c3382bb">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#ade2d8d7118f8ff49547f60aa0c3382bb">cmsis_iccarm.h</a></li>
<li>__IO&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">core_armv81mml.h</a>, <a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">core_armv8mbl.h</a>, <a class="el" href="core__armv8mml_8h.html#aec43007d9998a0a0e01faede4133d6be">core_armv8mml.h</a>, <a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">core_cm0.h</a>, <a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">core_cm0plus.h</a>, <a class="el" href="core__cm1_8h.html#aec43007d9998a0a0e01faede4133d6be">core_cm1.h</a>, <a class="el" href="core__cm23_8h.html#aec43007d9998a0a0e01faede4133d6be">core_cm23.h</a>, <a class="el" href="core__cm3_8h.html#aec43007d9998a0a0e01faede4133d6be">core_cm3.h</a>, <a class="el" href="core__cm33_8h.html#aec43007d9998a0a0e01faede4133d6be">core_cm33.h</a>, <a class="el" href="core__cm35p_8h.html#aec43007d9998a0a0e01faede4133d6be">core_cm35p.h</a>, <a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">core_cm4.h</a>, <a class="el" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">core_cm7.h</a>, <a class="el" href="core__sc000_8h.html#aec43007d9998a0a0e01faede4133d6be">core_sc000.h</a>, <a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">core_sc300.h</a></li>
<li>__IOM&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_armv81mml.h</a>, <a class="el" href="core__armv8mbl_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_armv8mbl.h</a>, <a class="el" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_armv8mml.h</a>, <a class="el" href="core__cm0_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_cm0.h</a>, <a class="el" href="core__cm0plus_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_cm0plus.h</a>, <a class="el" href="core__cm1_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_cm1.h</a>, <a class="el" href="core__cm23_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_cm23.h</a>, <a class="el" href="core__cm3_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_cm3.h</a>, <a class="el" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_cm33.h</a>, <a class="el" href="core__cm35p_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_cm35p.h</a>, <a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_cm4.h</a>, <a class="el" href="core__cm7_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_cm7.h</a>, <a class="el" href="core__sc000_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_sc000.h</a>, <a class="el" href="core__sc300_8h.html#ab6caba5853a60a17e8e04499b52bf691">core_sc300.h</a></li>
<li>__IRDA_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___i_r_d_a___aliased___macros.html#gae107b46fa75a7f1f5eb0734cbb24e997">stm32_hal_legacy.h</a></li>
<li>__IRDA_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___i_r_d_a___aliased___macros.html#ga30e950fea9b8b878eb721ef488572f93">stm32_hal_legacy.h</a></li>
<li>__IRDA_GETCLOCKSOURCE&#160;:&#160;<a class="el" href="group___h_a_l___i_r_d_a___aliased___macros.html#ga91d8bac965400b5b1e0a9be356a9e477">stm32_hal_legacy.h</a></li>
<li>__IRDA_MASK_COMPUTATION&#160;:&#160;<a class="el" href="group___h_a_l___i_r_d_a___aliased___macros.html#gaf50dbfc5425aee78a33582322b187616">stm32_hal_legacy.h</a></li>
<li>__ISB&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">cmsis_armcc.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaad233022e850a009fc6f7602be1182f6">cmsis_armclang_ltm.h</a></li>
<li>__LCD_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga00955b2f1f6c5709acc566689563e727">stm32_hal_legacy.h</a></li>
<li>__LCD_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5719fad27a70ec9e4512bb6fa8df1148">stm32_hal_legacy.h</a></li>
<li>__LCD_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga16ae30997238082c03c1ba2dd42736d4">stm32_hal_legacy.h</a></li>
<li>__LCD_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4e3f32f549a41a5d9e4afb607bb61593">stm32_hal_legacy.h</a></li>
<li>__LCD_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac78590e594ded3821d92f4a6fbd623bc">stm32_hal_legacy.h</a></li>
<li>__LCD_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga93aaa79e2c11077ea32d96e01e64adeb">stm32_hal_legacy.h</a></li>
<li>__LL_RCC_CALC_HCLK_FREQ&#160;:&#160;<a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga49278d42cf8bff0cb67906156cddd42c">stm32g4xx_ll_rcc.h</a></li>
<li>__LL_RCC_CALC_PCLK1_FREQ&#160;:&#160;<a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gae2ec8161a253e802118432ec9ca5422c">stm32g4xx_ll_rcc.h</a></li>
<li>__LL_RCC_CALC_PCLK2_FREQ&#160;:&#160;<a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga67c9b1b48e2b3391c1c9d3d88c9f96f5">stm32g4xx_ll_rcc.h</a></li>
<li>__LL_RCC_CALC_PLLCLK_48M_FREQ&#160;:&#160;<a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gacdeec592d0ce229c48871deedf5b5a95">stm32g4xx_ll_rcc.h</a></li>
<li>__LL_RCC_CALC_PLLCLK_ADC_FREQ&#160;:&#160;<a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gac79745c8240aa1116b0ef05c828b7bed">stm32g4xx_ll_rcc.h</a></li>
<li>__LL_RCC_CALC_PLLCLK_FREQ&#160;:&#160;<a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gaece6f01c8d2eb19007c7c206421b41f1">stm32g4xx_ll_rcc.h</a></li>
<li>__LPTIM1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8fe43bce0133b27a915fb7bac43c54dc">stm32_hal_legacy.h</a></li>
<li>__LPTIM1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae24b86ed5b928dd5f5702e92a28547cf">stm32_hal_legacy.h</a></li>
<li>__LPTIM1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2794aea3c932ca4bd7d2e001f7e8ce0a">stm32_hal_legacy.h</a></li>
<li>__LPTIM1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga517cc9953c8cdb3b4ea249401bf2cf3b">stm32_hal_legacy.h</a></li>
<li>__LPTIM1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaef3ee46d85a0a59c82eb8ef772c8061a">stm32_hal_legacy.h</a></li>
<li>__LPTIM1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad894e461dd243be2f7107de7b94d5e4f">stm32_hal_legacy.h</a></li>
<li>__LPTIM2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae4daf45ea16d3d30f8118ca34c8a4519">stm32_hal_legacy.h</a></li>
<li>__LPTIM2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabb780b00e76662c8ea7f55b1d333ba17">stm32_hal_legacy.h</a></li>
<li>__LPTIM2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5521c5857e0afe9d16e1649f3099cfbb">stm32_hal_legacy.h</a></li>
<li>__LPTIM2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1befaabde57db93bcf04e28dffd1d468">stm32_hal_legacy.h</a></li>
<li>__LPTIM2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga65872113839cb5569f584e6373e2e006">stm32_hal_legacy.h</a></li>
<li>__LPTIM2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadd807afbe3725b62026e46e99531efac">stm32_hal_legacy.h</a></li>
<li>__LPUART1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaed58b8ae517de9035a76e9c804087fa6">stm32_hal_legacy.h</a></li>
<li>__LPUART1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga31a3336329cc12613dc4741af218dcca">stm32_hal_legacy.h</a></li>
<li>__LPUART1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga932fe128bb4feb05c8feec3783e08499">stm32_hal_legacy.h</a></li>
<li>__LPUART1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac9485ddfd5a22a336990ed612758384e">stm32_hal_legacy.h</a></li>
<li>__LPUART1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaee163600587d77d2a199481ca6935c1b">stm32_hal_legacy.h</a></li>
<li>__LPUART1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa785c5b0b6b59ec86a4a33307071d8b1">stm32_hal_legacy.h</a></li>
<li>__LTDC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga36beee830404c49d03697162869ec113">stm32_hal_legacy.h</a></li>
<li>__LTDC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad84cdc420c9416fde8536d43f12b9807">stm32_hal_legacy.h</a></li>
<li>__LTDC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3f970fe5172ef41349997acb72e5b92c">stm32_hal_legacy.h</a></li>
<li>__LTDC_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga768b510b2c77d1d9e28b8cba9ed5ae76">stm32_hal_legacy.h</a></li>
<li>__LTDC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga481cafca3c88f7c7da318f9a6ab50cdb">stm32_hal_legacy.h</a></li>
<li>__MPU_PRESENT&#160;:&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">stm32g474xx.h</a></li>
<li>__NO_RETURN&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a153a4a31b276a9758959580538720a51">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a153a4a31b276a9758959580538720a51">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a153a4a31b276a9758959580538720a51">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a153a4a31b276a9758959580538720a51">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a153a4a31b276a9758959580538720a51">cmsis_iccarm.h</a></li>
<li>__NOP&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">cmsis_armcc.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">cmsis_armclang_ltm.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga0b13f3617dd4af2cd2eb3a311073f717">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#abd585ddc865fb9b7f2493af1eee1a572">cmsis_iccarm.h</a></li>
<li>__NOR_ADDR_SHIFT&#160;:&#160;<a class="el" href="group___h_a_l___n_o_r___aliased___defines.html#ga0fbcfd18de611ae4687a6bc41f427249">stm32_hal_legacy.h</a></li>
<li>__NOR_WRITE&#160;:&#160;<a class="el" href="group___h_a_l___n_o_r___aliased___defines.html#ga7b65a23e48189016e4f22ba4b84773ad">stm32_hal_legacy.h</a></li>
<li>__NVIC_GetPriorityGrouping&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae1de06155d072758b3453edb07d12459">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gab2072fe50f6d7cd208f6768919f59fae">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gab2072fe50f6d7cd208f6768919f59fae">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gab2072fe50f6d7cd208f6768919f59fae">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gab2072fe50f6d7cd208f6768919f59fae">core_cm23.h</a></li>
<li>__NVIC_PRIO_BITS&#160;:&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">stm32g474xx.h</a></li>
<li>__NVIC_SetPriorityGrouping&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6834dd8c9c59394f1b544b57665293a4">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6834dd8c9c59394f1b544b57665293a4">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6834dd8c9c59394f1b544b57665293a4">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6834dd8c9c59394f1b544b57665293a4">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6834dd8c9c59394f1b544b57665293a4">core_cm23.h</a></li>
<li>__O&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_armv81mml.h</a>, <a class="el" href="core__armv8mbl_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_armv8mbl.h</a>, <a class="el" href="core__armv8mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_armv8mml.h</a>, <a class="el" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_cm0.h</a>, <a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_cm0plus.h</a>, <a class="el" href="core__cm1_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_cm1.h</a>, <a class="el" href="core__cm23_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_cm23.h</a>, <a class="el" href="core__cm3_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_cm3.h</a>, <a class="el" href="core__cm33_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_cm33.h</a>, <a class="el" href="core__cm35p_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_cm35p.h</a>, <a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_cm4.h</a>, <a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_cm7.h</a>, <a class="el" href="core__sc000_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_sc000.h</a>, <a class="el" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">core_sc300.h</a></li>
<li>__OM&#160;:&#160;<a class="el" href="core__armv81mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_armv81mml.h</a>, <a class="el" href="core__armv8mbl_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_armv8mbl.h</a>, <a class="el" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_armv8mml.h</a>, <a class="el" href="core__cm0_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_cm0.h</a>, <a class="el" href="core__cm0plus_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_cm0plus.h</a>, <a class="el" href="core__cm1_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_cm1.h</a>, <a class="el" href="core__cm23_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_cm23.h</a>, <a class="el" href="core__cm3_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_cm3.h</a>, <a class="el" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_cm33.h</a>, <a class="el" href="core__cm35p_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_cm35p.h</a>, <a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_cm4.h</a>, <a class="el" href="core__cm7_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_cm7.h</a>, <a class="el" href="core__sc000_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_sc000.h</a>, <a class="el" href="core__sc300_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">core_sc300.h</a></li>
<li>__OPAMP_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga57437cfe118604cf72d55a9f85461322">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga35ce4b63f0079be9008cdd6466ba22b7">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad7e06b8ade3d2d9956bf8ec61b5df71f">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6525dcd963caaf31be5ae47cb6c548d4">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CSR_ALL_SWITCHES&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga8baa137838166f683fe84ba887fbaae2">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CSR_ANAWSELX&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga7eabece68a39d88bbd36c17dda9da7dc">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CSR_OPAXCAL_H&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga0fec50091b520af8698fddad86932f0d">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CSR_OPAXCAL_L&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga476dfa7349959c398e971c4e96e656ad">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CSR_OPAXCALOUT&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga07a3019c291d8ee540821dec9c5a2bd0">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CSR_OPAXLPM&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#gad32527d90ee52b1a01ca9d4708d49546">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CSR_OPAXPD&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga718b230e8a238b0e5de1a23055ebcfe9">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CSR_S3SELX&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga03dc06c2d84b2dda47d894897ff92eeb">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CSR_S4SELX&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#gaad8ed366f8e8a3c3db8525d5d960a934">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CSR_S5SELX&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga1e45efa042b54fcd97e76a96d36324ae">stm32_hal_legacy.h</a></li>
<li>__OPAMP_CSR_S6SELX&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#gae692a184865ac585c51facbb18dc03cb">stm32_hal_legacy.h</a></li>
<li>__OPAMP_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac393453e90d645ba3ebf635611fe7a9b">stm32_hal_legacy.h</a></li>
<li>__OPAMP_OFFSET_TRIM_BITSPOSITION&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga45a1e3e121f1289a77b4f43b91d050aa">stm32_hal_legacy.h</a></li>
<li>__OPAMP_OFFSET_TRIM_SET&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga1b8216e44e3f38a0c394d4451fae1255">stm32_hal_legacy.h</a></li>
<li>__OPAMP_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0730e1df8bbed2f4b2174739fdb629ba">stm32_hal_legacy.h</a></li>
<li>__OTGFS_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae094c2bb538319468322f107da0e0928">stm32_hal_legacy.h</a></li>
<li>__OTGFS_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3703949f8a2d819cb3097098883a5922">stm32_hal_legacy.h</a></li>
<li>__OTGFS_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8a660adfdaf43449bcaa7febee65c64b">stm32_hal_legacy.h</a></li>
<li>__OTGFS_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8f38b03c4194f0f482144aadcb00ab8f">stm32_hal_legacy.h</a></li>
<li>__OTGFS_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga594ca5912c4170fab0422fb9063e3ced">stm32_hal_legacy.h</a></li>
<li>__OTGFS_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafe14baff640d24ba82665e9b513beb8f">stm32_hal_legacy.h</a></li>
<li>__OTGHS_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga77eea2dcfeb357b89e47b20498fec495">stm32_hal_legacy.h</a></li>
<li>__OTGHS_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7aa05a4c64e6d307e0538338cb5346ae">stm32_hal_legacy.h</a></li>
<li>__OTGHS_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaec3f4bab1369b3387a356f9b6cd72e4e">stm32_hal_legacy.h</a></li>
<li>__OTGHS_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5ef24faa523bf384944f24d3f151b730">stm32_hal_legacy.h</a></li>
<li>__OTGHSULPI_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0e57c00bbe387c32eab17d0bd990a314">stm32_hal_legacy.h</a></li>
<li>__OTGHSULPI_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab87bb1271d72ce25a81fdd16cae6c0c9">stm32_hal_legacy.h</a></li>
<li>__PACKED&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#abe8996d3d985ee1529475443cc635bf1">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#abe8996d3d985ee1529475443cc635bf1">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#abe8996d3d985ee1529475443cc635bf1">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#abe8996d3d985ee1529475443cc635bf1">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#abe8996d3d985ee1529475443cc635bf1">cmsis_iccarm.h</a></li>
<li>__PACKED_STRUCT&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a4dbb70fab85207c27b581ecb6532b314">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a4dbb70fab85207c27b581ecb6532b314">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a4dbb70fab85207c27b581ecb6532b314">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a4dbb70fab85207c27b581ecb6532b314">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a4dbb70fab85207c27b581ecb6532b314">cmsis_iccarm.h</a></li>
<li>__PACKED_UNION&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a6fba34d08b0a526830b4231d2ea0b89a">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a6fba34d08b0a526830b4231d2ea0b89a">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a6fba34d08b0a526830b4231d2ea0b89a">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a6fba34d08b0a526830b4231d2ea0b89a">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a6fba34d08b0a526830b4231d2ea0b89a">cmsis_iccarm.h</a></li>
<li>__PROGRAM_START&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a72db8b026c5e100254080fefabd9fd88">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a72db8b026c5e100254080fefabd9fd88">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a72db8b026c5e100254080fefabd9fd88">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a72db8b026c5e100254080fefabd9fd88">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a72db8b026c5e100254080fefabd9fd88">cmsis_iccarm.h</a></li>
<li>__PWR_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga618cc267c53fbccdcfeea3d953346693">stm32_hal_legacy.h</a></li>
<li>__PWR_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa17a85c19b592523e867e5ace160d548">stm32_hal_legacy.h</a></li>
<li>__PWR_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga67d15dd9401936a16ba4fdd94a0c86e3">stm32_hal_legacy.h</a></li>
<li>__PWR_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae4c3fb6253fe1ea5fab7511ab41caae7">stm32_hal_legacy.h</a></li>
<li>__PWR_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa878da3a908b357042a24fc177d6244d">stm32_hal_legacy.h</a></li>
<li>__PWR_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa01b51b10e9f5ff9335ea6108c09fa0a">stm32_hal_legacy.h</a></li>
<li>__PWR_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga25e09e85ad3b2897d98591413f859a92">stm32_hal_legacy.h</a></li>
<li>__PWR_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0898b8766cef7eba2878aee8bd444b52">stm32_hal_legacy.h</a></li>
<li>__QSPI_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gade92ff9561e889107d8daba67473989a">stm32_hal_legacy.h</a></li>
<li>__QSPI_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadd658ac1a5f1b0813b14856fd20e2cdb">stm32_hal_legacy.h</a></li>
<li>__QSPI_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaef3881596e019f17e7b5deb7d6d47937">stm32_hal_legacy.h</a></li>
<li>__QSPI_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga09ad8fbbc31c661c5db651cfec1836ee">stm32_hal_legacy.h</a></li>
<li>__QSPI_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga65b316ad66777e7a13f89e3bb6d6cd7e">stm32_hal_legacy.h</a></li>
<li>__QSPI_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac6cfbe77cce17109359af09ea38d6650">stm32_hal_legacy.h</a></li>
<li>__RBIT&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gab83768933a612816fad669db5488366f">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gab83768933a612816fad669db5488366f">cmsis_armclang_ltm.h</a></li>
<li>__RCC_BACKUPRESET_FORCE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga717fc2d87d7b55be19d505a1c55507c5">stm32_hal_legacy.h</a></li>
<li>__RCC_BACKUPRESET_RELEASE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga16e2165e9541a9ffbf34614eb6ef91c2">stm32_hal_legacy.h</a></li>
<li>__RCC_PLLSRC&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga181e9fea5e2a50d09d2b32f5ebf78794">stm32_hal_legacy.h</a></li>
<li>__RESTRICT&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a378ac21329d33f561f90265eef89f564">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a378ac21329d33f561f90265eef89f564">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a378ac21329d33f561f90265eef89f564">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a378ac21329d33f561f90265eef89f564">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a378ac21329d33f561f90265eef89f564">cmsis_iccarm.h</a></li>
<li>__REV&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga14f54807872c0f5e05604c4924abfdae">cmsis_armcc.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaca25a02e09983da5558f5242f2f635bc">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaca25a02e09983da5558f5242f2f635bc">cmsis_armclang_ltm.h</a></li>
<li>__REV16&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gad35497777af37e7809271b5e6f9510ba">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gad35497777af37e7809271b5e6f9510ba">cmsis_armclang_ltm.h</a></li>
<li>__REVSH&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gae580812686119c9c5cf3c11a7519a404">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gae580812686119c9c5cf3c11a7519a404">cmsis_armclang_ltm.h</a></li>
<li>__RNG_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacd4f0db00b9c80187765853cc9ff04a2">stm32_hal_legacy.h</a></li>
<li>__RNG_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga766db26e2cb32163c41af63ea098d17b">stm32_hal_legacy.h</a></li>
<li>__RNG_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacb8c82d2f6524d61f53f4d744b1ea469">stm32_hal_legacy.h</a></li>
<li>__RNG_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga986bcd5b8c1fcb8798117ab1fa762e28">stm32_hal_legacy.h</a></li>
<li>__RNG_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae619bcc84a660ded8baf711bfaca4069">stm32_hal_legacy.h</a></li>
<li>__RNG_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga24e421e3737cdb35e854520e14f29266">stm32_hal_legacy.h</a></li>
<li>__ROR&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#ga95b9bd281ddeda378b85afdb8f2ced86">cmsis_armcc.h</a></li>
<li>__RTC_WRITEPROTECTION_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___macros.html#ga50e1d57530318f33dfa59d44c3f086ce">stm32_hal_legacy.h</a></li>
<li>__RTC_WRITEPROTECTION_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___macros.html#gad93d3e4b8add5593e8a4c0ee4b60c659">stm32_hal_legacy.h</a></li>
<li>__SAI1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga037179746d806a9eb830087a3d11a184">stm32_hal_legacy.h</a></li>
<li>__SAI1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafa304625058568d2853a58c18d3a57f0">stm32_hal_legacy.h</a></li>
<li>__SAI1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad86ef4770d1d2e32c8395ff14dd9fb3e">stm32_hal_legacy.h</a></li>
<li>__SAI1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga930f613f28d57aaec974d8a0e611c373">stm32_hal_legacy.h</a></li>
<li>__SAI1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6fa8759253db7e8a4feaf7e4f5e40a3e">stm32_hal_legacy.h</a></li>
<li>__SAI1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9348bdfef0e79a335e4c4c00cdd77e18">stm32_hal_legacy.h</a></li>
<li>__SAI2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadec8489576c1a83913f620c66517bff6">stm32_hal_legacy.h</a></li>
<li>__SAI2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga918b0825bcbcaadad3cf40c7127c8322">stm32_hal_legacy.h</a></li>
<li>__SAI2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3a28b6eb8d71db32559ae19c0c451588">stm32_hal_legacy.h</a></li>
<li>__SAI2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad98dccd681d974c77f35066e0bc25026">stm32_hal_legacy.h</a></li>
<li>__SAI2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad4787448c5006a6d9e7839e922d7b851">stm32_hal_legacy.h</a></li>
<li>__SAI2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa733091031d11ce795ed05d634e39ee7">stm32_hal_legacy.h</a></li>
<li>__SC000_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__sc000_8h.html#a794ed22b926ab39924705178f2441270">core_sc000.h</a></li>
<li>__SC000_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__sc000_8h.html#a9cca46bbd181abedd1cd6e84ef0b3cf4">core_sc000.h</a></li>
<li>__SC000_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__sc000_8h.html#af4db9bbe5ff5726d8a8c388e52d5685d">core_sc000.h</a></li>
<li>__SC300_CMSIS_VERSION&#160;:&#160;<a class="el" href="core__sc300_8h.html#a2f960c3c99ab33e1cf4b5287821c44dd">core_sc300.h</a></li>
<li>__SC300_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="core__sc300_8h.html#a0e2124db4f74f2b355904314accf1790">core_sc300.h</a></li>
<li>__SC300_CMSIS_VERSION_SUB&#160;:&#160;<a class="el" href="core__sc300_8h.html#a664c9e59952455ddeee28173b864fe9d">core_sc300.h</a></li>
<li>__SCB_DCACHE_LINE_SIZE&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___cache_functions.html#ga8f36551f2593cd3715d1e68e37f97f12">core_cm7.h</a></li>
<li>__SCB_ICACHE_LINE_SIZE&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___cache_functions.html#gadd99421e7a7d7121063ef94b49f97e90">core_cm7.h</a></li>
<li>__SDADC1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7bee6f236c8a299f3b751b46612348a5">stm32_hal_legacy.h</a></li>
<li>__SDADC1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga276bdce4ddd1f6b148ce55ccf3160500">stm32_hal_legacy.h</a></li>
<li>__SDADC1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4772f1a0159530556eafe5771e89396b">stm32_hal_legacy.h</a></li>
<li>__SDADC1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2dfed9a0fbfa7be8f90c4e3ce72c25fe">stm32_hal_legacy.h</a></li>
<li>__SDADC1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa7042e6be9f2529f230c8cd07d23be8b">stm32_hal_legacy.h</a></li>
<li>__SDADC1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4c37af0e1de4a052f0a5a66a13369f49">stm32_hal_legacy.h</a></li>
<li>__SDADC2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga99088247c1f6d91fbc4423f589139445">stm32_hal_legacy.h</a></li>
<li>__SDADC2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga16ecec4c60d069b7d6c99aefc8956d79">stm32_hal_legacy.h</a></li>
<li>__SDADC2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8ac8bc6474aee01e71d62b035fbf6126">stm32_hal_legacy.h</a></li>
<li>__SDADC2_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga81f339353e933bdc48a36ef318981a45">stm32_hal_legacy.h</a></li>
<li>__SDADC2_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaeb4574351930d88897bc5929cdc6dc0a">stm32_hal_legacy.h</a></li>
<li>__SDADC2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2e4a60fcdf3be6c4ce6414cd859b245c">stm32_hal_legacy.h</a></li>
<li>__SDADC3_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga42ec4cf1c87cbddc3b2298baedddba7b">stm32_hal_legacy.h</a></li>
<li>__SDADC3_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga50aefed27799abc72d6b30099a764208">stm32_hal_legacy.h</a></li>
<li>__SDADC3_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6a3f02c81f3fbd193d9d06e429824c68">stm32_hal_legacy.h</a></li>
<li>__SDADC3_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga730e65c79c630f9fcc26822a8935e5c3">stm32_hal_legacy.h</a></li>
<li>__SDADC3_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga41a9d65373a84607fc66101cb870a848">stm32_hal_legacy.h</a></li>
<li>__SDADC3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaeea6e6ea584aed7317914020ccd3e071">stm32_hal_legacy.h</a></li>
<li>__SDIO_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga582de62052cae4fb4a6955b515856c1b">stm32_hal_legacy.h</a></li>
<li>__SDIO_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga49ae2415b1c5125e73624a4a1ca58daf">stm32_hal_legacy.h</a></li>
<li>__SDIO_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5e192ce17bd87c40e3393ad2bd279c0c">stm32_hal_legacy.h</a></li>
<li>__SDIO_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9b44283bbb062d9b9547e1fbcfb2e46a">stm32_hal_legacy.h</a></li>
<li>__SDIO_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabe6865d9e0129c9ff78b5972aed8feaa">stm32_hal_legacy.h</a></li>
<li>__SDIO_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae34e3c64c3752da61570de340b8e61a8">stm32_hal_legacy.h</a></li>
<li>__SDMMC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab78a805200c4766a0af323d852e73c34">stm32_hal_legacy.h</a></li>
<li>__SDMMC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad592b2db4f3a4336e7083a5bbce52de0">stm32_hal_legacy.h</a></li>
<li>__SDMMC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3a7400ba40970d1010750ae7274d07a8">stm32_hal_legacy.h</a></li>
<li>__SDMMC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga874ca8e609a1707ee05251ea08cbcc02">stm32_hal_legacy.h</a></li>
<li>__SDMMC_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7682a64b595f3acd375f5a3ad9be9372">stm32_hal_legacy.h</a></li>
<li>__SDMMC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa5f53ce88ee0263305d9a45473927454">stm32_hal_legacy.h</a></li>
<li>__set_FPSCR&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga3cd91c42ad2793c3f3ae553a1b975512">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___reg_acc_functions.html#ga3cd91c42ad2793c3f3ae553a1b975512">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a63b3bbd6ccb6b92ed6c0bbc489529f0f">cmsis_iccarm.h</a></li>
<li>__SEV&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaab4f296d0022b4b10dc0976eb22052f9">cmsis_armcc.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaab4f296d0022b4b10dc0976eb22052f9">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaab4f296d0022b4b10dc0976eb22052f9">cmsis_armclang_ltm.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gafa58e60fcd2176ad58f96947466ea1fa">cmsis_gcc.h</a></li>
<li>__SMARTCARD_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#ga7765cb32d89b868ca5e775e7b6a571c7">stm32_hal_legacy.h</a></li>
<li>__SMARTCARD_DISABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#ga86c309a6a3c0780c7847062466aaf4cc">stm32_hal_legacy.h</a></li>
<li>__SMARTCARD_DMA_REQUEST_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#gac7fcc6baa98b300ea02656c79c48b2a9">stm32_hal_legacy.h</a></li>
<li>__SMARTCARD_DMA_REQUEST_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#ga758ec49e911579f65f7cb03e11cbf1b7">stm32_hal_legacy.h</a></li>
<li>__SMARTCARD_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#gaa4e29e98414736502d7ee2371481d9f6">stm32_hal_legacy.h</a></li>
<li>__SMARTCARD_ENABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#ga8d5d23bc871cf5aef481120b55f7ac9f">stm32_hal_legacy.h</a></li>
<li>__SMARTCARD_GETCLOCKSOURCE&#160;:&#160;<a class="el" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#gaba3d4f1525efcda959a2a468889af9d6">stm32_hal_legacy.h</a></li>
<li>__SPI1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1e51511e17773155e0ef0a1d45a82829">stm32_hal_legacy.h</a></li>
<li>__SPI1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga449f86b99a03b2929d1fa3c3895d5df9">stm32_hal_legacy.h</a></li>
<li>__SPI1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7a2a76db53db384ea1bc6e056a0190e7">stm32_hal_legacy.h</a></li>
<li>__SPI1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4827d1af8789446e75722131ef5fcd4c">stm32_hal_legacy.h</a></li>
<li>__SPI1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab4534be76388b22aba929a389ce90961">stm32_hal_legacy.h</a></li>
<li>__SPI1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6b94e6985c6bb5875d23a5368294a74f">stm32_hal_legacy.h</a></li>
<li>__SPI1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafea44feca9f74b3fa277a00c482b3be4">stm32_hal_legacy.h</a></li>
<li>__SPI1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad44d06addea92043b0baf1add7ec7d5b">stm32_hal_legacy.h</a></li>
<li>__SPI2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga64cc32462513227e3da046275f99a3ad">stm32_hal_legacy.h</a></li>
<li>__SPI2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga37312dc0b6032476ee2a0bde4d4c601c">stm32_hal_legacy.h</a></li>
<li>__SPI2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac77dfd862a3f8a848bad3f5d02822003">stm32_hal_legacy.h</a></li>
<li>__SPI2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac05baf49d88f18c0f641dca961464abe">stm32_hal_legacy.h</a></li>
<li>__SPI2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae187d618acdf2464672bf0b18c34e5cd">stm32_hal_legacy.h</a></li>
<li>__SPI2_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab99f19a7d6156eee3e682ac8790dba69">stm32_hal_legacy.h</a></li>
<li>__SPI2_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8642a600a9a3192b876e4b65daa00b54">stm32_hal_legacy.h</a></li>
<li>__SPI2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga92a086f3ba8dd0d3afe55ba477704051">stm32_hal_legacy.h</a></li>
<li>__SPI3_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga28cdbd67b8d023f6c6d779ad764be780">stm32_hal_legacy.h</a></li>
<li>__SPI3_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa92d4898892ab4c0fba44fa0b6ac02b4">stm32_hal_legacy.h</a></li>
<li>__SPI3_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7d9b001be65e2b904269e60f476643eb">stm32_hal_legacy.h</a></li>
<li>__SPI3_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaef9852457424d2e92e6e1cb1366b8981">stm32_hal_legacy.h</a></li>
<li>__SPI3_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5c8c0742752582b7b303fab8f23d1b3f">stm32_hal_legacy.h</a></li>
<li>__SPI3_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga36bcdd622174a4d7bea218d00c17f16f">stm32_hal_legacy.h</a></li>
<li>__SPI3_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafc41a76183e7eeb5488ca82849b6c283">stm32_hal_legacy.h</a></li>
<li>__SPI3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1f3cef9cff8877c578e230b3518f041d">stm32_hal_legacy.h</a></li>
<li>__SPI4_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8903b53e01525864794aed36ce5283b2">stm32_hal_legacy.h</a></li>
<li>__SPI4_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga910bbf1355bfeb7eaa6ee38c71073f74">stm32_hal_legacy.h</a></li>
<li>__SPI4_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8b79d6fbaf0e6f31f8f4dfccc92fef26">stm32_hal_legacy.h</a></li>
<li>__SPI4_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9a82b81c574e15e53a930f9c8b127bf1">stm32_hal_legacy.h</a></li>
<li>__SPI4_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab55fe3173b3e14b97dd5c87cd99162b2">stm32_hal_legacy.h</a></li>
<li>__SPI4_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaaf50175966a77411fd792be594bb0c55">stm32_hal_legacy.h</a></li>
<li>__SPI4_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga30d37b49b9b44a979d02cd7ebfad048b">stm32_hal_legacy.h</a></li>
<li>__SPI4_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga13c41edae57cfce264235a5568811bd5">stm32_hal_legacy.h</a></li>
<li>__SPI5_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5b165d3539afb51e2e05bd2de0749ae3">stm32_hal_legacy.h</a></li>
<li>__SPI5_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab2da9ccd3f940c93df709920900fba25">stm32_hal_legacy.h</a></li>
<li>__SPI5_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8ad5af0156ecf5b7fb04992a241103ed">stm32_hal_legacy.h</a></li>
<li>__SPI5_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabbaf71d9b0e2f5d88c3563747d53fc4b">stm32_hal_legacy.h</a></li>
<li>__SPI5_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga58137bdc1c2d10e75f0da96c677e8ead">stm32_hal_legacy.h</a></li>
<li>__SPI5_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabca42c543de06ceaad91178e82cc33de">stm32_hal_legacy.h</a></li>
<li>__SPI6_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga52970a8cdb4096533a1ca3221f3464d9">stm32_hal_legacy.h</a></li>
<li>__SPI6_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaeaff69ae659f6a4c17e27b80ef8a80bc">stm32_hal_legacy.h</a></li>
<li>__SPI6_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga16c38d6834e985f3466c21b9d3b68da2">stm32_hal_legacy.h</a></li>
<li>__SPI6_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab55448bad296383401e9fa959560e3f1">stm32_hal_legacy.h</a></li>
<li>__SPI6_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga949e3288b4d1c612cd52f79baa120bcd">stm32_hal_legacy.h</a></li>
<li>__SPI6_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa4d1b74364d9122068fb087811bbdfcf">stm32_hal_legacy.h</a></li>
<li>__SRAM1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0d71b1d9473d534a251bf5aa021d34c6">stm32_hal_legacy.h</a></li>
<li>__SRAM1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga790fe597a6e1fbe314256d83534bc539">stm32_hal_legacy.h</a></li>
<li>__SRAM2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1459281323d5a30163aa6ef88e4dc18e">stm32_hal_legacy.h</a></li>
<li>__SRAM2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga10a4a62a0e9b308c8b7fdd45951efc71">stm32_hal_legacy.h</a></li>
<li>__SRAM3_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga81ad4f9659b142d685e57aff534047cc">stm32_hal_legacy.h</a></li>
<li>__SRAM_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac14e78a1860eadfef155f497a8660b6b">stm32_hal_legacy.h</a></li>
<li>__SRAM_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabb6fb0307de12ccb1d30d2a167f2e4bb">stm32_hal_legacy.h</a></li>
<li>__SRAM_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7b00de661df4e1dc8b36d9e1976b71a4">stm32_hal_legacy.h</a></li>
<li>__SRAM_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa705610d5a659ed552f87a6d6dc8af1a">stm32_hal_legacy.h</a></li>
<li>__STACK_LIMIT&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a84b0bad4aa39632d3faea46aa1e102a8">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a84b0bad4aa39632d3faea46aa1e102a8">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a84b0bad4aa39632d3faea46aa1e102a8">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a84b0bad4aa39632d3faea46aa1e102a8">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a84b0bad4aa39632d3faea46aa1e102a8">cmsis_iccarm.h</a></li>
<li>__STATIC_FORCEINLINE&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#ab904513442afdf77d4f8c74f23cbb040">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#ab904513442afdf77d4f8c74f23cbb040">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#ab904513442afdf77d4f8c74f23cbb040">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#ab904513442afdf77d4f8c74f23cbb040">cmsis_iccarm.h</a></li>
<li>__STATIC_INLINE&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">cmsis_iccarm.h</a></li>
<li>__STM32G4_CMSIS_VERSION&#160;:&#160;<a class="el" href="group___library__configuration__section.html#ga4b8a502f178f4b719cb4d0054f6eb082">stm32g4xx.h</a></li>
<li>__STM32G4_CMSIS_VERSION_MAIN&#160;:&#160;<a class="el" href="group___library__configuration__section.html#gae893395814f91cdefe9542a3a70f1ab5">stm32g4xx.h</a></li>
<li>__STM32G4_CMSIS_VERSION_RC&#160;:&#160;<a class="el" href="group___library__configuration__section.html#ga48a762d955a8828aab1cf345a66c30c8">stm32g4xx.h</a></li>
<li>__STM32G4_CMSIS_VERSION_SUB1&#160;:&#160;<a class="el" href="group___library__configuration__section.html#gab04b9e361cb377ec9b5952bb3057ae95">stm32g4xx.h</a></li>
<li>__STM32G4_CMSIS_VERSION_SUB2&#160;:&#160;<a class="el" href="group___library__configuration__section.html#ga68233aae2139c5c77608dc4b3602f611">stm32g4xx.h</a></li>
<li>__SWPMI1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gada7c5432ad22e6214be6c30fdbac9638">stm32_hal_legacy.h</a></li>
<li>__SWPMI1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6ebd99e0c438717ba9d0f4c33dfee5c7">stm32_hal_legacy.h</a></li>
<li>__SWPMI1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae4421172c1cea5e53893e6f3f41729bf">stm32_hal_legacy.h</a></li>
<li>__SWPMI1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9b6dd1efff55cda34909be38a9435f08">stm32_hal_legacy.h</a></li>
<li>__SWPMI1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9c0a8cbe546be45dd7c7f0d901b2db76">stm32_hal_legacy.h</a></li>
<li>__SWPMI1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7284a029f95a64809fe509d99fbce6f2">stm32_hal_legacy.h</a></li>
<li>__SYSCFG_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf304a1951b4254ea8aa1ee909338cd55">stm32_hal_legacy.h</a></li>
<li>__SYSCFG_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gade2f257c0606454f62a43e92c9f4da16">stm32_hal_legacy.h</a></li>
<li>__SYSCFG_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaec495cd65b4cd9c5794dc26ab0a99cb8">stm32_hal_legacy.h</a></li>
<li>__SYSCFG_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8c0a2b49a38b694b40590201c0798236">stm32_hal_legacy.h</a></li>
<li>__SYSCFG_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4beacdd25611c64ffc04f6b7e6981e65">stm32_hal_legacy.h</a></li>
<li>__SYSCFG_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadde476f7114c1e6239bda846adbb9c3c">stm32_hal_legacy.h</a></li>
<li>__SYSCFG_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga16af3115d73d7dff282a9ccb86b3ea63">stm32_hal_legacy.h</a></li>
<li>__SYSCFG_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9460d38c3a8c209620b68453a12c6c56">stm32_hal_legacy.h</a></li>
<li>__TIM10_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6015db503657bee4d141974992681af4">stm32_hal_legacy.h</a></li>
<li>__TIM10_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaaede2703ebcc0edcfe2508364b465ba2">stm32_hal_legacy.h</a></li>
<li>__TIM10_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga66de9f2e0f7f60d24c3b44f15c8523c6">stm32_hal_legacy.h</a></li>
<li>__TIM10_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf1904f04654e232acf4caca31f544a33">stm32_hal_legacy.h</a></li>
<li>__TIM10_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga51608836d363e8f56bcd43ef9846cec4">stm32_hal_legacy.h</a></li>
<li>__TIM10_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga69408398d8d314c1ad20868dc155bd1a">stm32_hal_legacy.h</a></li>
<li>__TIM11_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga976ce9e8e4584c22a293cac41a8c681a">stm32_hal_legacy.h</a></li>
<li>__TIM11_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6cc8eb068efb87a58f7e4ed1c052bda6">stm32_hal_legacy.h</a></li>
<li>__TIM11_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga690afa8116fd35919a36e091a8cf5c23">stm32_hal_legacy.h</a></li>
<li>__TIM11_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4393063c2f3b735337d6732e01ee8978">stm32_hal_legacy.h</a></li>
<li>__TIM11_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabd9681b9a7bba79cd54826cce394f45a">stm32_hal_legacy.h</a></li>
<li>__TIM11_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga824e2559156eae3f0a571246d3698431">stm32_hal_legacy.h</a></li>
<li>__TIM12_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab8ee1eb9468f1037ae0b82dae47b4e36">stm32_hal_legacy.h</a></li>
<li>__TIM12_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa238e8a1840193501450360652992b0a">stm32_hal_legacy.h</a></li>
<li>__TIM12_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf929e8c66960c8ea6504cfd0045f152b">stm32_hal_legacy.h</a></li>
<li>__TIM12_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa109db9698df3dd4643a186a11058390">stm32_hal_legacy.h</a></li>
<li>__TIM12_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae56b393a7c3f23192414bb515d3e0ce7">stm32_hal_legacy.h</a></li>
<li>__TIM12_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaaab56663d7cb19bdd60f4e3554b747c7">stm32_hal_legacy.h</a></li>
<li>__TIM12_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0c5637eebc7a41d8e9d9d7ff1fb9deec">stm32_hal_legacy.h</a></li>
<li>__TIM12_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab3ad7993389232812fa3634cb8f7909f">stm32_hal_legacy.h</a></li>
<li>__TIM13_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacfec356657ad501040bd9429cbdaa07f">stm32_hal_legacy.h</a></li>
<li>__TIM13_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaad8f664f4f9f4425f5ca94591107a7a7">stm32_hal_legacy.h</a></li>
<li>__TIM13_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga880e7b66246643be14a3c67d5b60ee81">stm32_hal_legacy.h</a></li>
<li>__TIM13_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga77169f2e1382485bcd9659b59f89e124">stm32_hal_legacy.h</a></li>
<li>__TIM13_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga93a1ee53bfd837e622370714d258835e">stm32_hal_legacy.h</a></li>
<li>__TIM13_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga166d8de45811451c662442f48bcfd5d2">stm32_hal_legacy.h</a></li>
<li>__TIM13_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8188c745262e4d7a49becae198d81bc0">stm32_hal_legacy.h</a></li>
<li>__TIM13_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6f650b47d31086ec19b1c1a146124930">stm32_hal_legacy.h</a></li>
<li>__TIM14_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae9d1d7754509af407addaa6e96e35e95">stm32_hal_legacy.h</a></li>
<li>__TIM14_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga17ea8a6c97269b92eb4c267565e1504c">stm32_hal_legacy.h</a></li>
<li>__TIM14_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga71fcbff820f7263e13dbbb2b1ae224dc">stm32_hal_legacy.h</a></li>
<li>__TIM14_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga665eb8ea877917808e0be7ef467d1a0d">stm32_hal_legacy.h</a></li>
<li>__TIM14_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae83b078b087527043d44dcb3c00b2396">stm32_hal_legacy.h</a></li>
<li>__TIM14_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaeb26f1a267eb972d5bfac74e576b1f64">stm32_hal_legacy.h</a></li>
<li>__TIM14_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4347652552bdd9de4852bc95885e14ae">stm32_hal_legacy.h</a></li>
<li>__TIM14_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadb150e0f413bbb69889b787e2633254b">stm32_hal_legacy.h</a></li>
<li>__TIM15_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf520deb7e38c475a833720a8c449bfcd">stm32_hal_legacy.h</a></li>
<li>__TIM15_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga26324fde431019435e70c6f9546a9116">stm32_hal_legacy.h</a></li>
<li>__TIM15_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2edf101c47e6e927889d454f7c3e4c08">stm32_hal_legacy.h</a></li>
<li>__TIM15_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9d37421bcf87efc7643928dfafabecf3">stm32_hal_legacy.h</a></li>
<li>__TIM15_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga03c43f6aa09a714c4d091331110a209a">stm32_hal_legacy.h</a></li>
<li>__TIM15_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae23f2016afbcc226f8eb5c22739ff33e">stm32_hal_legacy.h</a></li>
<li>__TIM15_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2e7ecc7a174a07f86b79de885ebb5280">stm32_hal_legacy.h</a></li>
<li>__TIM15_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1b9c6bc76d9ee78a55710eb7773a2bbc">stm32_hal_legacy.h</a></li>
<li>__TIM16_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga20a13035ec7902e5ca5fdf878cb51ec3">stm32_hal_legacy.h</a></li>
<li>__TIM16_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9dc682b745cf3b2bb955bcc5feb4bcd3">stm32_hal_legacy.h</a></li>
<li>__TIM16_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga95b0b3e155fea0b19e66b5d38f4a3810">stm32_hal_legacy.h</a></li>
<li>__TIM16_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gade54c71fcbd16e23c401a6f219df9eaf">stm32_hal_legacy.h</a></li>
<li>__TIM16_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0e1e4dcad1f5857030a9a6aec4ba4750">stm32_hal_legacy.h</a></li>
<li>__TIM16_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga74fe7a2ca9ea8792a67e08e34c4b25b5">stm32_hal_legacy.h</a></li>
<li>__TIM16_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf37f50c5f648828da154ddad55c82d0e">stm32_hal_legacy.h</a></li>
<li>__TIM16_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabc91257ee41523107cae6d7f3413750b">stm32_hal_legacy.h</a></li>
<li>__TIM17_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga221f536db3bd69c4a9617067509cc328">stm32_hal_legacy.h</a></li>
<li>__TIM17_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0208b98e98d5baeb46f39c7ed5ae3351">stm32_hal_legacy.h</a></li>
<li>__TIM17_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacad0cfe779960cb0b9444620e6ee7997">stm32_hal_legacy.h</a></li>
<li>__TIM17_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7a2dbc1a3fd9cc044f437f3b3760138f">stm32_hal_legacy.h</a></li>
<li>__TIM17_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga86bf9b6f86bc9071e215bc664c8e0923">stm32_hal_legacy.h</a></li>
<li>__TIM17_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab464919b131d5b3cb1799e5c306e8cb0">stm32_hal_legacy.h</a></li>
<li>__TIM17_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7607b2ea34cb142f526c9e771a854777">stm32_hal_legacy.h</a></li>
<li>__TIM17_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab8e7ecf7c59c1db06b2ba69bd7527e3f">stm32_hal_legacy.h</a></li>
<li>__TIM18_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad29b4581580af1d318589d2c0403f4ab">stm32_hal_legacy.h</a></li>
<li>__TIM18_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga299d99f2c8deaffbee002dd70a5c8f15">stm32_hal_legacy.h</a></li>
<li>__TIM18_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6b03e584a99a7145ffd9953327722870">stm32_hal_legacy.h</a></li>
<li>__TIM18_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4d9c249dc0f822a21b7ebe77f6f9c091">stm32_hal_legacy.h</a></li>
<li>__TIM18_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga689f73387fa43ec3bd6e2ffc45d6c720">stm32_hal_legacy.h</a></li>
<li>__TIM18_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga062debe81b59ed9a88bcf4258e09dbaf">stm32_hal_legacy.h</a></li>
<li>__TIM19_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3b32538dedb67006d1b9c9aa210ed5f3">stm32_hal_legacy.h</a></li>
<li>__TIM19_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6e908d1b2908430d1ed2af109dd81d31">stm32_hal_legacy.h</a></li>
<li>__TIM19_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9e4eca7dac56bd682758cf5072f4e063">stm32_hal_legacy.h</a></li>
<li>__TIM19_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga612107385d789986a2200f18f05bfc9f">stm32_hal_legacy.h</a></li>
<li>__TIM19_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga71f720ee852e32bd677cb76758e1a2d6">stm32_hal_legacy.h</a></li>
<li>__TIM19_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga16341f8a1420c4029215b0c89de8bda5">stm32_hal_legacy.h</a></li>
<li>__TIM1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac374cff1e951672a19aa5857c58674f7">stm32_hal_legacy.h</a></li>
<li>__TIM1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaca66d24989c6306dabafd38dd3b2a34f">stm32_hal_legacy.h</a></li>
<li>__TIM1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4c6a5618073539cc5ae7f4662dfa96d9">stm32_hal_legacy.h</a></li>
<li>__TIM1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3ffdcca982a4a5d4b024e43cbcb5f1fe">stm32_hal_legacy.h</a></li>
<li>__TIM1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga42e9934d811e4a1eb3e1315ced3f9616">stm32_hal_legacy.h</a></li>
<li>__TIM1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0105023c626e29aa2288e6e7d3cc524f">stm32_hal_legacy.h</a></li>
<li>__TIM1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6f1ed81157e63c93719376c7077e4784">stm32_hal_legacy.h</a></li>
<li>__TIM1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga11d22b1ab7d4d7b9e21f70feca19d595">stm32_hal_legacy.h</a></li>
<li>__TIM20_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac795b2f6f86b1444869608b8cdd2ded5">stm32_hal_legacy.h</a></li>
<li>__TIM20_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1be7819837c9d5ce89b5006858aa2c78">stm32_hal_legacy.h</a></li>
<li>__TIM20_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab06074cd313cdabefa42d60b6480abc1">stm32_hal_legacy.h</a></li>
<li>__TIM20_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4507c4cdece09b9b9819081d451cd1c9">stm32_hal_legacy.h</a></li>
<li>__TIM20_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga295f0f8b21ce49903a7cf27a7185f8c5">stm32_hal_legacy.h</a></li>
<li>__TIM20_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabc15a945f5f92e4dff05caf959715131">stm32_hal_legacy.h</a></li>
<li>__TIM21_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga73cc7df88569f682f8f5dafb8fa76fab">stm32_hal_legacy.h</a></li>
<li>__TIM21_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5e5f6e02491ba4544c8e5e788c9914f9">stm32_hal_legacy.h</a></li>
<li>__TIM21_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2079771896a6ffc761933edb8bcaaa11">stm32_hal_legacy.h</a></li>
<li>__TIM21_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga92b381109bd6db49c8ad5a607ed3a99b">stm32_hal_legacy.h</a></li>
<li>__TIM21_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6d2dbc31d955310a9360e55fe7748065">stm32_hal_legacy.h</a></li>
<li>__TIM21_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9058ce5ea35581c862efa9d0be0a991e">stm32_hal_legacy.h</a></li>
<li>__TIM22_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga866ebd9a0fc9021e63853457d20b24da">stm32_hal_legacy.h</a></li>
<li>__TIM22_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1cb31ba98237a6cf0ef42a744cb85492">stm32_hal_legacy.h</a></li>
<li>__TIM22_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa0747e8119f9798cffed35b6312a90ca">stm32_hal_legacy.h</a></li>
<li>__TIM22_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga97b8627f8f78a55d70a6c50241c43a2f">stm32_hal_legacy.h</a></li>
<li>__TIM22_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3366750cb7794db4d1d46dd8d968038d">stm32_hal_legacy.h</a></li>
<li>__TIM22_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1519bba7d69761e2198845ce7697a92b">stm32_hal_legacy.h</a></li>
<li>__TIM2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga44d19f521b4c0161d7fb28c96bf5fbb7">stm32_hal_legacy.h</a></li>
<li>__TIM2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae06cbd87c2db5dbb2aee0d47888374af">stm32_hal_legacy.h</a></li>
<li>__TIM2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6f8e4c63d5473a6af21a776fb1c20d1d">stm32_hal_legacy.h</a></li>
<li>__TIM2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaad6d1c9176e1ca4c3eb67bfbd1d3be57">stm32_hal_legacy.h</a></li>
<li>__TIM2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga436568ac94926e275ddcb03dc505af7d">stm32_hal_legacy.h</a></li>
<li>__TIM2_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae39de686b2eac091789e171236cb2456">stm32_hal_legacy.h</a></li>
<li>__TIM2_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab47df1a0dae3104f5ead354b24c37a1e">stm32_hal_legacy.h</a></li>
<li>__TIM2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1e9358e947f8948c6a07915a5d291ca5">stm32_hal_legacy.h</a></li>
<li>__TIM3_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae6a6297aa614c719a6c8f8da6aa03149">stm32_hal_legacy.h</a></li>
<li>__TIM3_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaba986ca28ba487793c6eaa1f659ada7c">stm32_hal_legacy.h</a></li>
<li>__TIM3_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6fbed2df3a86b61e52b2bdcea4d29988">stm32_hal_legacy.h</a></li>
<li>__TIM3_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae893042ae5e7b7f5df7dddacb5b3698e">stm32_hal_legacy.h</a></li>
<li>__TIM3_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga97d9c3f9b7a082c72411747907d3adde">stm32_hal_legacy.h</a></li>
<li>__TIM3_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga282a0aadb354b24a4ec554b29a4916f8">stm32_hal_legacy.h</a></li>
<li>__TIM3_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7a81a91683178ecfc7ec096653e9afc8">stm32_hal_legacy.h</a></li>
<li>__TIM3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8b8192c731e744d5018630a86deb118b">stm32_hal_legacy.h</a></li>
<li>__TIM4_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga489be82d36ad4def594b8ae60320f3c6">stm32_hal_legacy.h</a></li>
<li>__TIM4_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa07342539b69e7fc53a934d91f6915e2">stm32_hal_legacy.h</a></li>
<li>__TIM4_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac785e48843cc0930737a7865794d502e">stm32_hal_legacy.h</a></li>
<li>__TIM4_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4800dcd32761c733ad412cb7480f7f5a">stm32_hal_legacy.h</a></li>
<li>__TIM4_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab4e910ec77744c42b35ba6fe5e5b902b">stm32_hal_legacy.h</a></li>
<li>__TIM4_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga18e5f75acae53aeff4a5ca7108096acb">stm32_hal_legacy.h</a></li>
<li>__TIM4_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga88c7174931d62e7126a2d5f966377894">stm32_hal_legacy.h</a></li>
<li>__TIM4_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae07e507d12b6112b856c71866d6a62f1">stm32_hal_legacy.h</a></li>
<li>__TIM5_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga182d511999875bd31812852b1b78f4e6">stm32_hal_legacy.h</a></li>
<li>__TIM5_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga88ce7393e694b7304832f859e79bbb45">stm32_hal_legacy.h</a></li>
<li>__TIM5_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6ef0270755ff81bb2bbdfabbe4565041">stm32_hal_legacy.h</a></li>
<li>__TIM5_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa24fdb3b0088008c20c6e5ecccd3f6b6">stm32_hal_legacy.h</a></li>
<li>__TIM5_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa07976dd4fea46ea3607d60c91135d57">stm32_hal_legacy.h</a></li>
<li>__TIM5_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4cd9d73f820261630786460fd3aa0453">stm32_hal_legacy.h</a></li>
<li>__TIM5_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa8c5734b25ae1c3f802d6c0b8472209d">stm32_hal_legacy.h</a></li>
<li>__TIM5_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9147d36f3775a32d40f0abcf2fd38fef">stm32_hal_legacy.h</a></li>
<li>__TIM6_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga16facf74d71ea54b2a9da63cffe0c99a">stm32_hal_legacy.h</a></li>
<li>__TIM6_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa4a746941c7432e4c3cbf7530cbd0b36">stm32_hal_legacy.h</a></li>
<li>__TIM6_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga03bbe3efed06a8df35996cb58c890af4">stm32_hal_legacy.h</a></li>
<li>__TIM6_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0dd96378a8b3691ff2f29d93e80f4291">stm32_hal_legacy.h</a></li>
<li>__TIM6_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga24edb732ed2e5e6ac7724695b5f21954">stm32_hal_legacy.h</a></li>
<li>__TIM6_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7388045de140441a9623a6a3b10fd60f">stm32_hal_legacy.h</a></li>
<li>__TIM6_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab97e01d763b85c9b63bf8b76591e541b">stm32_hal_legacy.h</a></li>
<li>__TIM6_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabdf7ef03c9de1208b413d09be54bbac7">stm32_hal_legacy.h</a></li>
<li>__TIM7_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga51e8c84a72ecac4490fa36cffd5e05b1">stm32_hal_legacy.h</a></li>
<li>__TIM7_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabbecf6d3f327c8dbd1047470bb578a0a">stm32_hal_legacy.h</a></li>
<li>__TIM7_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4c16bf990b994cdc00d0d4802c5d234a">stm32_hal_legacy.h</a></li>
<li>__TIM7_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga96f4fdc9e740dc843f6b31f82441f097">stm32_hal_legacy.h</a></li>
<li>__TIM7_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga63998a20f793d6defe0441970e8af993">stm32_hal_legacy.h</a></li>
<li>__TIM7_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5060996ff360bbc9ff44e7089d970e14">stm32_hal_legacy.h</a></li>
<li>__TIM7_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa484c04105e0d337939113a91662be6d">stm32_hal_legacy.h</a></li>
<li>__TIM7_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9bcfc1ba097bb8fbf4edef318cd34fb6">stm32_hal_legacy.h</a></li>
<li>__TIM8_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8c2578c8b1027bd9d554276d7c641a03">stm32_hal_legacy.h</a></li>
<li>__TIM8_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaabcfb93496a0ddb827e34bdeb9f00f1c">stm32_hal_legacy.h</a></li>
<li>__TIM8_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae89db54c079131d2b38ea73963460103">stm32_hal_legacy.h</a></li>
<li>__TIM8_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7e509c99ad069e570a410c60d9d4fb61">stm32_hal_legacy.h</a></li>
<li>__TIM8_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga835e7ae84e532db77f3712753bf49d8a">stm32_hal_legacy.h</a></li>
<li>__TIM8_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac644d31214f71a4b97900297ce75fbc3">stm32_hal_legacy.h</a></li>
<li>__TIM8_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf47e9207e83e8bfdd1ccedca25adb919">stm32_hal_legacy.h</a></li>
<li>__TIM8_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4e2c51ab362d5c8dc0271d3bf6841b8f">stm32_hal_legacy.h</a></li>
<li>__TIM9_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga64ffa78e1f919fc30de9d32ed533dc3c">stm32_hal_legacy.h</a></li>
<li>__TIM9_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf62dcd57ef37f2836c3f222e774d25a4">stm32_hal_legacy.h</a></li>
<li>__TIM9_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7f52505d183acb87448424209f9399aa">stm32_hal_legacy.h</a></li>
<li>__TIM9_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac9bbf39b89a6473c844e17e11a3eab9f">stm32_hal_legacy.h</a></li>
<li>__TIM9_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga81fb5cbbf251d0b3b42a650399f327f2">stm32_hal_legacy.h</a></li>
<li>__TIM9_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadd936f6a03bac25d239ce2111dd77048">stm32_hal_legacy.h</a></li>
<li>__TSC_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9fd4d359940ac569114e5dd75e6ccef7">stm32_hal_legacy.h</a></li>
<li>__TSC_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae675868b2ceace795fcc61e356cce397">stm32_hal_legacy.h</a></li>
<li>__TSC_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaae6ea218d3a94e736dfac2c2386c8189">stm32_hal_legacy.h</a></li>
<li>__TSC_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7b5f8a9297ad0b44ae5a8f138b3ec36e">stm32_hal_legacy.h</a></li>
<li>__TSC_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacce146f2929b942c64a8e5aec1f21e3c">stm32_hal_legacy.h</a></li>
<li>__TSC_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga26cfc13289aa205af204bcb46b4e6ed6">stm32_hal_legacy.h</a></li>
<li>__TSC_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga688b5814881327ab38b80de587427a83">stm32_hal_legacy.h</a></li>
<li>__TSC_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga43df0cf8789c4ad5c6b75de0238cbb5b">stm32_hal_legacy.h</a></li>
<li>__UART4_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9cafabe9be45837925e0381029311698">stm32_hal_legacy.h</a></li>
<li>__UART4_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa7d235e31461e6946366a789a12d2a58">stm32_hal_legacy.h</a></li>
<li>__UART4_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6eabcf2af5aee392a64df6c80f653d8c">stm32_hal_legacy.h</a></li>
<li>__UART4_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4c3526cdbbac0bdd4c1b71ff91685d08">stm32_hal_legacy.h</a></li>
<li>__UART4_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3fa11393865d20cc6a9dd7a3bb49a7e8">stm32_hal_legacy.h</a></li>
<li>__UART4_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa11f06c9b2c1c950e217e551c9bb24c4">stm32_hal_legacy.h</a></li>
<li>__UART4_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga37af363ea4a9ef8343ff19ebc2ac15c3">stm32_hal_legacy.h</a></li>
<li>__UART4_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0ba28f261c094e2f6df78da62042fb59">stm32_hal_legacy.h</a></li>
<li>__UART5_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafe498a3d4cfc62755072abdb7b20b865">stm32_hal_legacy.h</a></li>
<li>__UART5_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7b4b49db3dac7e83c37beed3dfd19980">stm32_hal_legacy.h</a></li>
<li>__UART5_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga82f8f6e08fbeea0ab37d22c5d02526ea">stm32_hal_legacy.h</a></li>
<li>__UART5_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4a91f9d4af6a747b6e37e343101c4757">stm32_hal_legacy.h</a></li>
<li>__UART5_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa862c1dd316cef6f49cf1d8b75fc98ab">stm32_hal_legacy.h</a></li>
<li>__UART5_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9c9ebd9d85dd7aae9fc3ed7bf013ce57">stm32_hal_legacy.h</a></li>
<li>__UART5_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac8a52d100f428d3a279d63c67b944d14">stm32_hal_legacy.h</a></li>
<li>__UART5_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac1d6aac067f40a8881b272393db61725">stm32_hal_legacy.h</a></li>
<li>__UART7_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac296bb1fe20a4be61a6572c11021d61d">stm32_hal_legacy.h</a></li>
<li>__UART7_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7bb431add3abe23b0fdc920d818b478a">stm32_hal_legacy.h</a></li>
<li>__UART7_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8bef143f6c75c16d0bfe0e242eb798cb">stm32_hal_legacy.h</a></li>
<li>__UART7_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga947a94806fd8c9b1a322dccf17e05e4a">stm32_hal_legacy.h</a></li>
<li>__UART7_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaaf86ef9f6097817a19c83e97285857ba">stm32_hal_legacy.h</a></li>
<li>__UART7_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5ba5a490c4e274abe50505d7458ee505">stm32_hal_legacy.h</a></li>
<li>__UART8_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga623f01b12af9603571fa4e40f186860c">stm32_hal_legacy.h</a></li>
<li>__UART8_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad5875e7ed7c3a6d37da63cdf41998f52">stm32_hal_legacy.h</a></li>
<li>__UART8_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga030bdf79bf7818a7a086504731c958a0">stm32_hal_legacy.h</a></li>
<li>__UART8_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga75ecbea6d7f140ed4600d5759aca2757">stm32_hal_legacy.h</a></li>
<li>__UART8_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga138e06749e64d444de65bbef30dd3fe1">stm32_hal_legacy.h</a></li>
<li>__UART8_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga88357c03e387b9df7ef294f5d46bb936">stm32_hal_legacy.h</a></li>
<li>__UART_BRR_SAMPLING16&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga4ef81a279eab794f777deede4ef777cd">stm32_hal_legacy.h</a></li>
<li>__UART_BRR_SAMPLING8&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga446f5df9b1c7c4f2bded186402dd4e62">stm32_hal_legacy.h</a></li>
<li>__UART_GETCLOCKSOURCE&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___macros.html#ga62b39e2261e76db74c78d6dbdb677937">stm32_hal_legacy.h</a></li>
<li>__UART_MASK_COMPUTATION&#160;:&#160;<a class="el" href="group___h_a_l___u_a_r_t___aliased___macros.html#ga4361b9637b14e21ac5a32f8d298bd270">stm32_hal_legacy.h</a></li>
<li>__UNALIGNED_UINT16_READ&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#ab71b66e5ce403158d3dee62a59f9175f">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#ab71b66e5ce403158d3dee62a59f9175f">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#ab71b66e5ce403158d3dee62a59f9175f">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#ab71b66e5ce403158d3dee62a59f9175f">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#affc86c22f56e906edc36b79fc834ac54">cmsis_iccarm.h</a></li>
<li>__UNALIGNED_UINT16_WRITE&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a5103fb373cae9837cc4a384be55dc87f">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a5103fb373cae9837cc4a384be55dc87f">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a5103fb373cae9837cc4a384be55dc87f">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a5103fb373cae9837cc4a384be55dc87f">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a5020b449a1efa49e9acd6e1e4544ad77">cmsis_iccarm.h</a></li>
<li>__UNALIGNED_UINT32&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#ac8a13aacd0453758fdfd01a57a2a6a3d">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#ac8a13aacd0453758fdfd01a57a2a6a3d">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#ac8a13aacd0453758fdfd01a57a2a6a3d">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#ac8a13aacd0453758fdfd01a57a2a6a3d">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a683ea97ff9463291187253f7861ebc56">cmsis_iccarm.h</a></li>
<li>__UNALIGNED_UINT32_READ&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a3b931f0b051b8c1a6377a3dcc7559b5e">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a3b931f0b051b8c1a6377a3dcc7559b5e">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a3b931f0b051b8c1a6377a3dcc7559b5e">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a3b931f0b051b8c1a6377a3dcc7559b5e">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a9f1782e04d6a7d8fe1639383b5ca1bf9">cmsis_iccarm.h</a></li>
<li>__UNALIGNED_UINT32_WRITE&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a203f593d140ed88b81bc189edc861110">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a203f593d140ed88b81bc189edc861110">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a203f593d140ed88b81bc189edc861110">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a203f593d140ed88b81bc189edc861110">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#af746f04ad965c639fdd4eb8d086e19dd">cmsis_iccarm.h</a></li>
<li>__USART1_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa5da6139eb7a5c1432f3bbdb29021f03">stm32_hal_legacy.h</a></li>
<li>__USART1_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae10e7a83f9766bc578dbc39727751fa8">stm32_hal_legacy.h</a></li>
<li>__USART1_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa4dced1323153e27e9c29faebee35ddb">stm32_hal_legacy.h</a></li>
<li>__USART1_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6378b19a4a228da0e399b703b018f10c">stm32_hal_legacy.h</a></li>
<li>__USART1_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf29da865725f4aa165fa9f551c40025e">stm32_hal_legacy.h</a></li>
<li>__USART1_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5fe42363e1af6ecad731290b6e295865">stm32_hal_legacy.h</a></li>
<li>__USART1_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga68f879347beda3f37030ad4ffaf87f8a">stm32_hal_legacy.h</a></li>
<li>__USART1_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga705c0a674be8a0f70f013a31f7f2ee1c">stm32_hal_legacy.h</a></li>
<li>__USART2_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad87c7e24f846f645280bcab507705301">stm32_hal_legacy.h</a></li>
<li>__USART2_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8d6e2f7f87edd62b54140152a8f662c4">stm32_hal_legacy.h</a></li>
<li>__USART2_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7996fe6f4f857778c4acbd62a106bdce">stm32_hal_legacy.h</a></li>
<li>__USART2_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad7970d225de9a77f3fc745293ca316ed">stm32_hal_legacy.h</a></li>
<li>__USART2_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga979c0d058e16fdea1923807ab635f4dd">stm32_hal_legacy.h</a></li>
<li>__USART2_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab5889d1f5773072ac716fecf8e03f555">stm32_hal_legacy.h</a></li>
<li>__USART2_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab3ab022f37b6c36986ce59b53a092bda">stm32_hal_legacy.h</a></li>
<li>__USART2_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0b8442b95cc856fb66c66874d511c5bb">stm32_hal_legacy.h</a></li>
<li>__USART3_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5493319829b9739c7495cc765162f4b3">stm32_hal_legacy.h</a></li>
<li>__USART3_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga821236fc8d13c8b707128514c0a42a02">stm32_hal_legacy.h</a></li>
<li>__USART3_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga32b28245d8d5a75b7182779315cb74d8">stm32_hal_legacy.h</a></li>
<li>__USART3_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad2b6888f9a8ef85b727f7eabf6501d2f">stm32_hal_legacy.h</a></li>
<li>__USART3_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4f128e1456098323bd12668d7c934522">stm32_hal_legacy.h</a></li>
<li>__USART3_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga63cc13fc0f33d6f17bf36333cb2d3b54">stm32_hal_legacy.h</a></li>
<li>__USART3_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2d73a8b92c06fcea1ec92c9031ef2462">stm32_hal_legacy.h</a></li>
<li>__USART3_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaab6dbb36cc19bb8ec325c5236fa8effe">stm32_hal_legacy.h</a></li>
<li>__USART4_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac6106654699e6d24b5d4c59830b55923">stm32_hal_legacy.h</a></li>
<li>__USART4_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf3e74387a8d428bfc2251ce0b4ca795c">stm32_hal_legacy.h</a></li>
<li>__USART4_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga521d2e55e5207d611debbe98b2a7a22e">stm32_hal_legacy.h</a></li>
<li>__USART4_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae998f7bc7193852b391c17b3d919dc6b">stm32_hal_legacy.h</a></li>
<li>__USART4_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga342c60e019e63a7d8e932557a6dfc35a">stm32_hal_legacy.h</a></li>
<li>__USART4_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3381ddee2f7d2103d68173317808e96e">stm32_hal_legacy.h</a></li>
<li>__USART5_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadca81993c4e9a134d292ee509f2108da">stm32_hal_legacy.h</a></li>
<li>__USART5_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad959221f7e570f55a18bc2bf2e849b06">stm32_hal_legacy.h</a></li>
<li>__USART5_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3ebcd8aa43ec53601b15d7ddd88c7a5f">stm32_hal_legacy.h</a></li>
<li>__USART5_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab2e735cf263fe2d66068649c893f9421">stm32_hal_legacy.h</a></li>
<li>__USART5_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaebc2c005ab8b9526cc9d9aa8d2fbc99d">stm32_hal_legacy.h</a></li>
<li>__USART5_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaef0270121b0ce4da2cf3f994458326ef">stm32_hal_legacy.h</a></li>
<li>__USART6_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0b5f454318d65779b4fcb8f415181852">stm32_hal_legacy.h</a></li>
<li>__USART6_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2dfc83c494279808ed47f7842f0a40e6">stm32_hal_legacy.h</a></li>
<li>__USART6_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafaf27c45d3b3da58e5144c54a6765166">stm32_hal_legacy.h</a></li>
<li>__USART6_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaabd2ca8c095af0b15f7da6145c4bf5ee">stm32_hal_legacy.h</a></li>
<li>__USART6_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1a9db7963c878ef6018ff9bbc439e8ca">stm32_hal_legacy.h</a></li>
<li>__USART6_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga78937fd5dc3a98a2aea8b54a276ab49a">stm32_hal_legacy.h</a></li>
<li>__USART7_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaaf4f90ed2401b149fbda79ca0d8bc141">stm32_hal_legacy.h</a></li>
<li>__USART7_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9686a6b050f6e8e97cbea3e270cb70a4">stm32_hal_legacy.h</a></li>
<li>__USART7_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga06c91b1d0f80f1d44dd7718aa8145eec">stm32_hal_legacy.h</a></li>
<li>__USART7_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafa09a5eefe6ef876ceb35c5c7e927b90">stm32_hal_legacy.h</a></li>
<li>__USART8_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga156c3013249722a6533154a3c34cb8e5">stm32_hal_legacy.h</a></li>
<li>__USART8_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadd38e5a3ecd0dd0f8118af0447a096c9">stm32_hal_legacy.h</a></li>
<li>__USART8_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3a8aed7e7c3dbbb9f4f93d298a813a13">stm32_hal_legacy.h</a></li>
<li>__USART8_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2348b929f206d24fa5bd3c4b3315b13d">stm32_hal_legacy.h</a></li>
<li>__USART_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___macros.html#gac894c090835b348469f36bfed6e78fbd">stm32_hal_legacy.h</a></li>
<li>__USART_DISABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___macros.html#ga12ae7c59b7d95f0f8606fca7bba57db8">stm32_hal_legacy.h</a></li>
<li>__USART_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___macros.html#gae03c01e0ee50608e887842bacbf5b361">stm32_hal_legacy.h</a></li>
<li>__USART_ENABLE_IT&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___macros.html#gab99081ba6bb70f397ab2def3f644c3c1">stm32_hal_legacy.h</a></li>
<li>__USART_GETCLOCKSOURCE&#160;:&#160;<a class="el" href="group___h_a_l___u_s_a_r_t___aliased___macros.html#gaa00a53bf6bc2bee096abb57d4ace2384">stm32_hal_legacy.h</a></li>
<li>__USB_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga008be7939856314751eb981d3d1b59a3">stm32_hal_legacy.h</a></li>
<li>__USB_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf24171e66b567b30d1ecb05bf218043f">stm32_hal_legacy.h</a></li>
<li>__USB_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf172450b93f91a70d86ad5afed46b933">stm32_hal_legacy.h</a></li>
<li>__USB_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8bdfc42836049dfac32f91b006c16592">stm32_hal_legacy.h</a></li>
<li>__USB_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga24aaba01becfa624ec6e3b0ea8890615">stm32_hal_legacy.h</a></li>
<li>__USB_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga85b0605d36fd5aa803d746eca015176f">stm32_hal_legacy.h</a></li>
<li>__USB_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5beb46cff0e9eef7513008300787779a">stm32_hal_legacy.h</a></li>
<li>__USB_OTG_FS_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gae40dc64569aaca471dff7a6547f11abe">stm32_hal_legacy.h</a></li>
<li>__USB_OTG_FS_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf4dca51b5f2f6a142fdffc063f68787f">stm32_hal_legacy.h</a></li>
<li>__USB_OTG_FS_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5e698c23794023e6a3bc1d636f969d29">stm32_hal_legacy.h</a></li>
<li>__USB_OTG_FS_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga86e49075f8526ea61ca22a6f83ca65d7">stm32_hal_legacy.h</a></li>
<li>__USB_OTG_FS_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4cbf3d0cd9c1f29b7f38cd672a7f81a3">stm32_hal_legacy.h</a></li>
<li>__USB_OTG_FS_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0c1425084511fd2205b412ee47165041">stm32_hal_legacy.h</a></li>
<li>__USB_OTG_HS_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa06ceafbbae0701ae30f4f2208063ab2">stm32_hal_legacy.h</a></li>
<li>__USB_OTG_HS_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabb3e2e415cffa49ad11304197a87c815">stm32_hal_legacy.h</a></li>
<li>__USB_OTG_HS_ULPI_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabc6cd0dc76c5ed13a0e7cba823c13312">stm32_hal_legacy.h</a></li>
<li>__USB_OTG_HS_ULPI_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacb7cf172f15526f73b2291f9440577d4">stm32_hal_legacy.h</a></li>
<li>__USB_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga6fb50c3ef9ee8429bcded2b41c75a55e">stm32_hal_legacy.h</a></li>
<li>__USED&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a3e40e4c553fc11588f7a4c2a19e789e0">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a3e40e4c553fc11588f7a4c2a19e789e0">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a3e40e4c553fc11588f7a4c2a19e789e0">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a3e40e4c553fc11588f7a4c2a19e789e0">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a3e40e4c553fc11588f7a4c2a19e789e0">cmsis_iccarm.h</a></li>
<li>__VECTOR_TABLE&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#ab94ebeb20055f1848d7b707d3c7cfc5d">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#ab94ebeb20055f1848d7b707d3c7cfc5d">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#ab94ebeb20055f1848d7b707d3c7cfc5d">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#ab94ebeb20055f1848d7b707d3c7cfc5d">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#ab94ebeb20055f1848d7b707d3c7cfc5d">cmsis_iccarm.h</a></li>
<li>__VECTOR_TABLE_ATTRIBUTE&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#a4f65c96effa79fbd610fea43ee7d745b">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#a4f65c96effa79fbd610fea43ee7d745b">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#a4f65c96effa79fbd610fea43ee7d745b">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#a4f65c96effa79fbd610fea43ee7d745b">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#a4f65c96effa79fbd610fea43ee7d745b">cmsis_iccarm.h</a></li>
<li>__Vendor_SysTickConfig&#160;:&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">stm32g474xx.h</a></li>
<li>__WEAK&#160;:&#160;<a class="el" href="cmsis__armcc_8h.html#ac607bf387b29162be6a9b77fc7999539">cmsis_armcc.h</a>, <a class="el" href="cmsis__armclang_8h.html#ac607bf387b29162be6a9b77fc7999539">cmsis_armclang.h</a>, <a class="el" href="cmsis__armclang__ltm_8h.html#ac607bf387b29162be6a9b77fc7999539">cmsis_armclang_ltm.h</a>, <a class="el" href="cmsis__gcc_8h.html#ac607bf387b29162be6a9b77fc7999539">cmsis_gcc.h</a>, <a class="el" href="cmsis__iccarm_8h.html#ac607bf387b29162be6a9b77fc7999539">cmsis_iccarm.h</a></li>
<li>__WFE&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaac6cc7dd4325d9cb40d3290fa5244b3d">cmsis_armcc.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaac6cc7dd4325d9cb40d3290fa5244b3d">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaac6cc7dd4325d9cb40d3290fa5244b3d">cmsis_armclang_ltm.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gaf0330712223f4cfb6091e4ab84775f73">cmsis_gcc.h</a></li>
<li>__WFI&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">cmsis_armcc.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">cmsis_armclang.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">cmsis_armclang_ltm.h</a>, <a class="el" href="group___c_m_s_i_s___core___instruction_interface.html#gab28e2b328c4cf23c917ab18a23194f8e">cmsis_gcc.h</a></li>
<li>__WWDG_CLK_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga17c18790ccc24f556cd518f5c8ba26ec">stm32_hal_legacy.h</a></li>
<li>__WWDG_CLK_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga57311d1dc58aaf3d021286cc3bbb9d29">stm32_hal_legacy.h</a></li>
<li>__WWDG_CLK_SLEEP_DISABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gac6fa67df82ed82aaafc18a52a39a65a2">stm32_hal_legacy.h</a></li>
<li>__WWDG_CLK_SLEEP_ENABLE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gafe0cf8a80f682f75863f2058608d0567">stm32_hal_legacy.h</a></li>
<li>__WWDG_FORCE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3f066c5b3d2b225967ac2417dae6d569">stm32_hal_legacy.h</a></li>
<li>__WWDG_IS_CLK_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga15d27ad70f9cc20c8a51b4e9eab77349">stm32_hal_legacy.h</a></li>
<li>__WWDG_IS_CLK_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabf1f0e44cf619dc56ee9cf091be090f6">stm32_hal_legacy.h</a></li>
<li>__WWDG_RELEASE_RESET&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga068a4fec4a2fd9ca223b4d28a0fbc6b8">stm32_hal_legacy.h</a></li>
<li>_BIT_SHIFT&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga53c75b28823441c6153269f0ecbed878">core_sc000.h</a></li>
<li>_FLD2VAL&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444">core_sc300.h</a></li>
<li>_IP_IDX&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga370ec4b1751a6a889d849747df3763a9">core_sc000.h</a></li>
<li>_SHP_IDX&#160;:&#160;<a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaee4f7eb5d7e770ad51489dbceabb1755">core_sc000.h</a></li>
<li>_VAL2FLD&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e">core_sc300.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
