
*** Running vivado
    with args -log design_1_srcnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_srcnn_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_srcnn_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 430.801 ; gain = 162.672
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rpais/Desktop/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_srcnn_0_0
Command: synth_design -top design_1_srcnn_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1842.172 ; gain = 360.344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_srcnn_0_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/synth/design_1_srcnn_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'srcnn' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_OUT_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_2_1_16_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mux_2_1_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_2_1_16_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mux_2_1_16_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_2ns_8ns_9_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_2ns_8ns_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_2ns_8ns_9_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_2ns_8ns_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_4ns_8ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_4ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_4ns_8ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_4ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_5ns_8ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_5ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_5ns_8ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_5ns_8ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_8ns_10ns_17_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_8ns_10ns_17_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_8ns_10ns_17_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_16s_16s_32_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_16s_16s_32_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_10s_7ns_7ns_14_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_10s_7ns_7ns_14_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_10s_7ns_7ns_14_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_10s_7ns_7ns_14_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_10s_7ns_7ns_14_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_10s_7ns_7ns_14_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_16s_16s_32s_33_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_16s_16s_32s_33_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_16s_16s_33s_33_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_16s_16s_33s_33_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_flow_control_loop_pipe_sequential_init' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_flow_control_loop_pipe_sequential_init' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_OUT_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_3_2_16_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mux_3_2_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_3_2_16_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mux_3_2_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_3' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_RELU7' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_RELU7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_RELU7' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_RELU7.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_5' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_BW' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_BW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_BW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_BW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv1_Pipeline_BW8' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_BW8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1_Pipeline_BW8' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1_Pipeline_BW8.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_64s_8ns_64_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_64s_8ns_64_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_64s_8ns_64_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_64s_8ns_64_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_9ns_11ns_19_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_9ns_11ns_19_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_9ns_14_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_6ns_9ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_9ns_14_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_6ns_9ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_18ns_23_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_6ns_18ns_23_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_18ns_23_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_6ns_18ns_23_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_10s_8ns_14_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_10s_8ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_10s_8ns_14_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_10s_8ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_am_addmul_8ns_3ns_10ns_19_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_am_addmul_8ns_3ns_10ns_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_am_addmul_8ns_3ns_10ns_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_am_addmul_8ns_3ns_10ns_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_am_addmul_8ns_3ns_10ns_19_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_am_addmul_8ns_3ns_10ns_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_11s_7ns_8ns_11_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_11s_7ns_8ns_11_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_11s_7ns_8ns_11_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_11s_7ns_8ns_11_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_11s_7ns_8ns_11_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_11s_7ns_8ns_11_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_weight_buffer_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs.v:31]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c2' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_load_input_buffer_c2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c2_Pipeline_BH' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_load_input_buffer_c2_Pipeline_BH.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_7ns_18ns_24_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_7ns_18ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_7ns_18ns_24_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_7ns_18ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c2_Pipeline_BH' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_load_input_buffer_c2_Pipeline_BH.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_load_input_buffer_c2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_LOAD_WEIGHTS_L' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_LOAD_WEIGHTS_L' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_LOAD_WEIGHTS_L.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_OUT_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_16s_16s_31ns_31_4_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mac_muladd_16s_16s_31ns_31_4_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_31ns_31_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_OUT_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_OUT_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mux_15_4_16_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mux_15_4_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mux_15_4_16_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mux_15_4_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_4' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_RELU4' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_RELU4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_RELU4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_RELU4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_6' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_BW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_BW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW5' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_BW5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_BW5.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv2_Pipeline_BW6' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_BW6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2_Pipeline_BW6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2_Pipeline_BW6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_5ns_18ns_22_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_5ns_18ns_22_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_5ns_18ns_22_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_5ns_18ns_22_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc.v:7]
INFO: [Synth 8-3876] $readmem data file './srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc.dat' is read successfully [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc.v:41]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc.v:7]
INFO: [Synth 8-6157] synthesizing module 'srcnn_load_input_buffer_c3' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_load_input_buffer_c3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_load_input_buffer_c3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_load_input_buffer_c3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_WEIGHTI_WEIGHTK_L.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_IN_ROW_COL' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_6ns_6ns_11_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_6ns_6ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_6ns_6ns_11_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_6ns_6ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_9ns_9_13_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_urem_9ns_9ns_9_13_1_divider' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_9ns_9_13_1_divider' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_urem_9ns_9ns_9_13_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'srcnn_mul_16s_16s_31_1_1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_16s_16s_31_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_mul_16s_16s_31_1_1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mul_16s_16s_31_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_IN_ROW_COL' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_RELU' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_RELU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_RELU' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_RELU.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_4' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_RELU1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_RELU1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_RELU1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_RELU1.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_6' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_CLEARW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_CLEARW.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW2' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_CLEARW2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_CLEARW2.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_conv3_Pipeline_CLEARW3' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_CLEARW3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3_Pipeline_CLEARW3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_CLEARW3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_conv3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_control_s_axi' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_control_s_axi.v:295]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_control_s_axi' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_store' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_srl' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_srl__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_mem' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_mem' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_srl__parameterized1' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized3' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_srl__parameterized2' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized2' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_store' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_load' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized4' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_srl__parameterized3' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized3' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized5' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_mem__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_mem__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_load' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_write' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_burst_converter' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_reg_slice' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_reg_slice' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_burst_converter' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized6' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_srl__parameterized4' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized4' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_throttle' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_reg_slice__parameterized0' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_reg_slice__parameterized0' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'srcnn_biases_m_axi_fifo__parameterized7' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized5' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized7' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_srl__parameterized6' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_fifo__parameterized8' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_throttle' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2140]
INFO: [Synth 8-6155] done synthesizing module 'srcnn_biases_m_axi_reg_slice__parameterized1' (0#1) [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:2366]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_biases_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_bundle_1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_bundle_1_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_bundle_1_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_bundle_2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_bundle_2_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_bundle_2_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_weights_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_weights_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_weights_m_axi.v:1539]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_control_s_axi.v:422]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_weights_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_weights_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_weights_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_weights_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_weights_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_weights_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_weights_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_weights_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_weights_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_weights_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_bundle_2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_bundle_2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_bundle_2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_bundle_2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_bundle_2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_bundle_2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_bundle_2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_bundle_2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_bundle_2_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_bundle_2_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_bundle_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_bundle_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_bundle_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_bundle_1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_bundle_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_bundle_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_bundle_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_bundle_1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_bundle_1_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_bundle_1_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module srcnn_biases_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module srcnn_biases_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module srcnn_biases_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module srcnn_biases_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module srcnn_biases_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module srcnn_biases_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module srcnn_biases_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module srcnn_biases_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_biases_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module srcnn_biases_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_AWREADY in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_ARREADY in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RVALID in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[15] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[14] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[13] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[12] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[11] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[10] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[9] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[8] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[7] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[6] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[5] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[4] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[3] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[2] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[1] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RDATA[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RLAST in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RID[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[13] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[12] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[11] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[10] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[9] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[8] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[7] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[6] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[5] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[4] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[3] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[2] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[1] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RFIFONUM[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RUSER[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RRESP[1] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_RRESP[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_BVALID in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_BRESP[1] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_BRESP[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_BID[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bundle_2_BUSER[0] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[62] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[61] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[60] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[59] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[58] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[57] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[56] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[55] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[54] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[53] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[52] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[51] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[50] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[49] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[48] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[47] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln149_1[46] in module srcnn_conv3_Pipeline_6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2398.414 ; gain = 916.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2398.414 ; gain = 916.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2398.414 ; gain = 916.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2417.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/constraints/srcnn_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2898.938 ; gain = 32.660
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/constraints/srcnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/design_1_srcnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2898.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3085.883 ; gain = 186.945
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 3085.883 ; gain = 1604.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln99_1_reg_2476_reg' and it is trimmed from '64' to '11' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv1.v:2290]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_urem_9ns_9ns_9_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln39_reg_5080_reg' and it is trimmed from '11' to '10' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_conv3_Pipeline_IN_ROW_COL.v:2843]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'srcnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'srcnn_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_biases_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_biases_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_biases_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_biases_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_bundle_2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_weights_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_weights_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_weights_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'srcnn_weights_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_conv2_p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEjbC:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv2_weight_buffer_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv2_conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_RAM_T2P_Ngs:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTO2iS:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc:/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_4jc:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'srcnn_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'srcnn_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_biases_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_biases_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_biases_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_biases_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_biases_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_bundle_1_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_bundle_1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_bundle_1_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_bundle_1_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_bundle_2_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_bundle_2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_bundle_2_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_bundle_2_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_bundle_2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "srcnn_weights_m_axi_mem:/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "srcnn_weights_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "srcnn_weights_m_axi_mem__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "srcnn_weights_m_axi_mem__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_weights_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_weights_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_weights_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'srcnn_weights_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:17 . Memory (MB): peak = 3085.883 ; gain = 1604.055
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U17' (srcnn_mul_16s_16s_32_1_1) to 'inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U19'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U17' (srcnn_mul_16s_16s_32_1_1) to 'inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U23'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U17' (srcnn_mul_16s_16s_32_1_1) to 'inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U31'
INFO: [Synth 8-223] decloning instance 'inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U21' (srcnn_mul_16s_16s_32_1_1) to 'inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U27'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 35    
	   3 Input   64 Bit       Adders := 2     
	   2 Input   52 Bit       Adders := 8     
	   3 Input   42 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 14    
	   3 Input   19 Bit       Adders := 7     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 165   
	   3 Input   16 Bit       Adders := 3     
	   7 Input   16 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 15    
	   2 Input   13 Bit       Adders := 7     
	   2 Input   12 Bit       Adders := 31    
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 42    
	   2 Input   10 Bit       Adders := 44    
	   3 Input   10 Bit       Adders := 21    
	   2 Input    9 Bit       Adders := 184   
	   3 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 105   
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 15    
	   2 Input    6 Bit       Adders := 17    
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 84    
	   2 Input    4 Bit       Adders := 72    
	   2 Input    3 Bit       Adders := 47    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 28    
	   3 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              108 Bit    Registers := 1     
	               96 Bit    Registers := 24    
	               72 Bit    Registers := 12    
	               64 Bit    Registers := 68    
	               63 Bit    Registers := 8     
	               52 Bit    Registers := 8     
	               51 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               37 Bit    Registers := 5     
	               34 Bit    Registers := 5     
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 41    
	               31 Bit    Registers := 30    
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 296   
	               17 Bit    Registers := 13    
	               16 Bit    Registers := 597   
	               15 Bit    Registers := 140   
	               14 Bit    Registers := 14    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 49    
	               11 Bit    Registers := 41    
	               10 Bit    Registers := 32    
	                9 Bit    Registers := 81    
	                8 Bit    Registers := 122   
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 18    
	                5 Bit    Registers := 40    
	                4 Bit    Registers := 75    
	                3 Bit    Registers := 36    
	                2 Bit    Registers := 53    
	                1 Bit    Registers := 541   
+---Multipliers : 
	               9x64  Multipliers := 1     
+---RAMs : 
	             585K Bit	(37440 X 16 bit)          RAMs := 2     
	             159K Bit	(10200 X 16 bit)          RAMs := 3     
	             135K Bit	(4095 X 34 bit)          RAMs := 3     
	              34K Bit	(2176 X 16 bit)          RAMs := 30    
	              31K Bit	(2024 X 16 bit)          RAMs := 3     
	              12K Bit	(800 X 16 bit)          RAMs := 1     
	              10K Bit	(640 X 16 bit)          RAMs := 2     
	               8K Bit	(511 X 18 bit)          RAMs := 3     
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	               5K Bit	(324 X 16 bit)          RAMs := 2     
	               4K Bit	(256 X 16 bit)          RAMs := 1     
	               3K Bit	(204 X 16 bit)          RAMs := 15    
	              567 Bit	(63 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 4     
	   2 Input  255 Bit        Muxes := 2     
	   2 Input  254 Bit        Muxes := 2     
	   2 Input  253 Bit        Muxes := 2     
	   2 Input  252 Bit        Muxes := 2     
	   2 Input  251 Bit        Muxes := 2     
	   2 Input  250 Bit        Muxes := 2     
	   2 Input  249 Bit        Muxes := 2     
	   2 Input  248 Bit        Muxes := 2     
	   2 Input  247 Bit        Muxes := 2     
	   2 Input  246 Bit        Muxes := 2     
	   2 Input  245 Bit        Muxes := 2     
	   2 Input  244 Bit        Muxes := 2     
	   2 Input  243 Bit        Muxes := 2     
	   2 Input  242 Bit        Muxes := 2     
	   2 Input  241 Bit        Muxes := 2     
	   2 Input  240 Bit        Muxes := 2     
	   2 Input  239 Bit        Muxes := 2     
	   2 Input  238 Bit        Muxes := 2     
	   2 Input  237 Bit        Muxes := 2     
	   2 Input  236 Bit        Muxes := 2     
	   2 Input  235 Bit        Muxes := 2     
	   2 Input  234 Bit        Muxes := 2     
	   2 Input  233 Bit        Muxes := 2     
	   2 Input  232 Bit        Muxes := 2     
	   2 Input  231 Bit        Muxes := 2     
	   2 Input  230 Bit        Muxes := 2     
	   2 Input  229 Bit        Muxes := 2     
	   2 Input  228 Bit        Muxes := 2     
	   2 Input  227 Bit        Muxes := 2     
	   2 Input  226 Bit        Muxes := 2     
	   2 Input  225 Bit        Muxes := 2     
	   2 Input  224 Bit        Muxes := 2     
	   2 Input  223 Bit        Muxes := 2     
	   2 Input  222 Bit        Muxes := 2     
	   2 Input  221 Bit        Muxes := 2     
	   2 Input  220 Bit        Muxes := 2     
	   2 Input  219 Bit        Muxes := 2     
	   2 Input  218 Bit        Muxes := 2     
	   2 Input  217 Bit        Muxes := 2     
	   2 Input  216 Bit        Muxes := 2     
	   2 Input  215 Bit        Muxes := 2     
	   2 Input  214 Bit        Muxes := 2     
	   2 Input  213 Bit        Muxes := 2     
	   2 Input  212 Bit        Muxes := 2     
	   2 Input  211 Bit        Muxes := 2     
	   2 Input  210 Bit        Muxes := 2     
	   2 Input  209 Bit        Muxes := 2     
	   2 Input  208 Bit        Muxes := 2     
	   2 Input  207 Bit        Muxes := 2     
	   2 Input  206 Bit        Muxes := 2     
	   2 Input  205 Bit        Muxes := 2     
	   2 Input  204 Bit        Muxes := 2     
	   2 Input  203 Bit        Muxes := 2     
	   2 Input  202 Bit        Muxes := 2     
	   2 Input  201 Bit        Muxes := 2     
	   2 Input  200 Bit        Muxes := 2     
	   2 Input  199 Bit        Muxes := 2     
	   2 Input  198 Bit        Muxes := 2     
	   2 Input  197 Bit        Muxes := 2     
	   2 Input  196 Bit        Muxes := 2     
	   2 Input  195 Bit        Muxes := 2     
	   2 Input  194 Bit        Muxes := 2     
	   2 Input  193 Bit        Muxes := 2     
	   2 Input  192 Bit        Muxes := 2     
	   2 Input  191 Bit        Muxes := 2     
	   2 Input  190 Bit        Muxes := 2     
	   2 Input  189 Bit        Muxes := 2     
	   2 Input  188 Bit        Muxes := 2     
	   2 Input  187 Bit        Muxes := 2     
	   2 Input  186 Bit        Muxes := 2     
	   2 Input  185 Bit        Muxes := 2     
	   2 Input  184 Bit        Muxes := 2     
	   2 Input  183 Bit        Muxes := 2     
	   2 Input  182 Bit        Muxes := 2     
	   2 Input  181 Bit        Muxes := 2     
	   2 Input  180 Bit        Muxes := 2     
	   2 Input  179 Bit        Muxes := 2     
	   2 Input  178 Bit        Muxes := 2     
	   2 Input  177 Bit        Muxes := 2     
	   2 Input  176 Bit        Muxes := 2     
	   2 Input  175 Bit        Muxes := 2     
	   2 Input  174 Bit        Muxes := 2     
	   2 Input  173 Bit        Muxes := 2     
	   2 Input  172 Bit        Muxes := 2     
	   2 Input  171 Bit        Muxes := 2     
	   2 Input  170 Bit        Muxes := 2     
	   2 Input  169 Bit        Muxes := 2     
	   2 Input  168 Bit        Muxes := 2     
	   2 Input  167 Bit        Muxes := 2     
	   2 Input  166 Bit        Muxes := 2     
	   2 Input  165 Bit        Muxes := 2     
	   2 Input  164 Bit        Muxes := 2     
	   2 Input  163 Bit        Muxes := 2     
	   2 Input  162 Bit        Muxes := 2     
	   2 Input  161 Bit        Muxes := 2     
	   2 Input  160 Bit        Muxes := 2     
	   2 Input  159 Bit        Muxes := 2     
	   2 Input  158 Bit        Muxes := 2     
	   2 Input  157 Bit        Muxes := 2     
	   2 Input  156 Bit        Muxes := 2     
	   2 Input  155 Bit        Muxes := 2     
	   2 Input  154 Bit        Muxes := 2     
	   2 Input  153 Bit        Muxes := 2     
	   2 Input  152 Bit        Muxes := 2     
	   2 Input  151 Bit        Muxes := 2     
	   2 Input  150 Bit        Muxes := 2     
	   2 Input  149 Bit        Muxes := 2     
	   2 Input  148 Bit        Muxes := 2     
	   2 Input  147 Bit        Muxes := 2     
	   2 Input  146 Bit        Muxes := 2     
	   2 Input  145 Bit        Muxes := 2     
	   2 Input  144 Bit        Muxes := 2     
	   2 Input  143 Bit        Muxes := 2     
	   2 Input  142 Bit        Muxes := 2     
	   2 Input  141 Bit        Muxes := 2     
	   2 Input  140 Bit        Muxes := 2     
	   2 Input  139 Bit        Muxes := 2     
	   2 Input  138 Bit        Muxes := 2     
	   2 Input  137 Bit        Muxes := 2     
	   2 Input  136 Bit        Muxes := 2     
	   2 Input  135 Bit        Muxes := 2     
	   2 Input  134 Bit        Muxes := 2     
	   2 Input  133 Bit        Muxes := 2     
	   2 Input  132 Bit        Muxes := 2     
	   2 Input  131 Bit        Muxes := 2     
	   2 Input  130 Bit        Muxes := 2     
	   2 Input  129 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input  127 Bit        Muxes := 2     
	   2 Input  126 Bit        Muxes := 2     
	   2 Input  125 Bit        Muxes := 2     
	   2 Input  124 Bit        Muxes := 2     
	   2 Input  123 Bit        Muxes := 2     
	   2 Input  122 Bit        Muxes := 2     
	   2 Input  121 Bit        Muxes := 2     
	   2 Input  120 Bit        Muxes := 2     
	   2 Input  119 Bit        Muxes := 2     
	   2 Input  118 Bit        Muxes := 2     
	   2 Input  117 Bit        Muxes := 2     
	   2 Input  116 Bit        Muxes := 2     
	   2 Input  115 Bit        Muxes := 2     
	   2 Input  114 Bit        Muxes := 2     
	   2 Input  113 Bit        Muxes := 2     
	   2 Input  112 Bit        Muxes := 2     
	   2 Input  111 Bit        Muxes := 2     
	   2 Input  110 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 2     
	   2 Input  108 Bit        Muxes := 3     
	 109 Input  108 Bit        Muxes := 1     
	   3 Input  107 Bit        Muxes := 1     
	   2 Input  107 Bit        Muxes := 2     
	   2 Input  106 Bit        Muxes := 2     
	   2 Input  105 Bit        Muxes := 3     
	   2 Input  104 Bit        Muxes := 3     
	   2 Input  103 Bit        Muxes := 3     
	   2 Input  102 Bit        Muxes := 2     
	   2 Input  101 Bit        Muxes := 2     
	   2 Input  100 Bit        Muxes := 2     
	   2 Input   99 Bit        Muxes := 3     
	   2 Input   98 Bit        Muxes := 2     
	   2 Input   97 Bit        Muxes := 3     
	   3 Input   96 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 10    
	   2 Input   95 Bit        Muxes := 3     
	   2 Input   94 Bit        Muxes := 2     
	   2 Input   93 Bit        Muxes := 2     
	   2 Input   92 Bit        Muxes := 2     
	   2 Input   91 Bit        Muxes := 3     
	   2 Input   90 Bit        Muxes := 2     
	   2 Input   89 Bit        Muxes := 3     
	   2 Input   88 Bit        Muxes := 2     
	   2 Input   87 Bit        Muxes := 3     
	   2 Input   86 Bit        Muxes := 2     
	   2 Input   85 Bit        Muxes := 2     
	   2 Input   84 Bit        Muxes := 2     
	   2 Input   83 Bit        Muxes := 2     
	   2 Input   82 Bit        Muxes := 2     
	   2 Input   81 Bit        Muxes := 2     
	   2 Input   80 Bit        Muxes := 2     
	   2 Input   79 Bit        Muxes := 3     
	   2 Input   78 Bit        Muxes := 2     
	   2 Input   77 Bit        Muxes := 3     
	   2 Input   76 Bit        Muxes := 3     
	   3 Input   75 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 2     
	   2 Input   74 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 6     
	   2 Input   71 Bit        Muxes := 2     
	   2 Input   70 Bit        Muxes := 2     
	   2 Input   69 Bit        Muxes := 2     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   67 Bit        Muxes := 2     
	   2 Input   66 Bit        Muxes := 3     
	   3 Input   65 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 57    
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 3     
	   2 Input   61 Bit        Muxes := 2     
	   2 Input   60 Bit        Muxes := 2     
	   2 Input   59 Bit        Muxes := 2     
	   2 Input   58 Bit        Muxes := 2     
	   2 Input   57 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 2     
	   2 Input   55 Bit        Muxes := 3     
	   2 Input   54 Bit        Muxes := 2     
	   2 Input   53 Bit        Muxes := 2     
	   2 Input   52 Bit        Muxes := 11    
	  52 Input   51 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 3     
	   2 Input   50 Bit        Muxes := 3     
	   2 Input   49 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   47 Bit        Muxes := 3     
	  48 Input   47 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 3     
	   2 Input   45 Bit        Muxes := 2     
	   2 Input   44 Bit        Muxes := 4     
	   2 Input   43 Bit        Muxes := 3     
	   2 Input   42 Bit        Muxes := 3     
	   2 Input   41 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 3     
	   2 Input   39 Bit        Muxes := 3     
	   2 Input   38 Bit        Muxes := 3     
	   2 Input   37 Bit        Muxes := 5     
	  38 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   3 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 4     
	   2 Input   34 Bit        Muxes := 3     
	   3 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 35    
	  25 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 3     
	   2 Input   30 Bit        Muxes := 3     
	   2 Input   29 Bit        Muxes := 4     
	   2 Input   28 Bit        Muxes := 3     
	   2 Input   27 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 3     
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 3     
	  20 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 150   
	   2 Input   15 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 11    
	  15 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 12    
	   2 Input   12 Bit        Muxes := 15    
	   4 Input   12 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 4     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 30    
	   2 Input    9 Bit        Muxes := 31    
	   2 Input    8 Bit        Muxes := 56    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 8     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 83    
	  25 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 78    
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 55    
	   3 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 312   
	   4 Input    2 Bit        Muxes := 28    
	   5 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 63    
	   2 Input    1 Bit        Muxes := 773   
	   5 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_6ns_18ns_23_1_1_U319/tmp_product, operation Mode is: (A:0x1fc02)*B.
DSP Report: operator mul_6ns_18ns_23_1_1_U319/tmp_product is absorbed into DSP mul_6ns_18ns_23_1_1_U319/tmp_product.
DSP Report: Generating DSP mul_6ns_9ns_14_1_1_U318/tmp_product, operation Mode is: (A:0xa2)*B.
DSP Report: operator mul_6ns_9ns_14_1_1_U318/tmp_product is absorbed into DSP mul_6ns_9ns_14_1_1_U318/tmp_product.
DSP Report: Generating DSP mul_64s_8ns_64_1_1_U315/tmp_product, operation Mode is: A*(B:0x58).
DSP Report: operator mul_64s_8ns_64_1_1_U315/tmp_product is absorbed into DSP mul_64s_8ns_64_1_1_U315/tmp_product.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "inst/bundle_2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/a_reg_reg[26:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Synth 8-4471] merging register 'mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/b_reg_reg[17:0]' into 'mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/b_reg_reg[17:0]' [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:33]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/3d22/hdl/verilog/srcnn_mac_muladd_16s_16s_33s_33_4_1.v:41]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U16/tmp_product, operation Mode is: (A:0x156)*B2.
DSP Report: register mul_8ns_10ns_17_1_1_U16/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U16/tmp_product.
DSP Report: operator mul_8ns_10ns_17_1_1_U16/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U16/tmp_product.
DSP Report: Generating DSP add_ln54_258_reg_15628_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_258_reg_15628_reg is absorbed into DSP add_ln54_258_reg_15628_reg.
DSP Report: register mul_ln39_1_reg_13921_reg is absorbed into DSP add_ln54_258_reg_15628_reg.
DSP Report: operator add_ln54_258_fu_6642_p2 is absorbed into DSP add_ln54_258_reg_15628_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U15/tmp_product is absorbed into DSP add_ln54_258_reg_15628_reg.
DSP Report: Generating DSP add_ln54_256_reg_15618_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_256_reg_15618_reg is absorbed into DSP add_ln54_256_reg_15618_reg.
DSP Report: register mul_ln54_249_reg_13860_reg is absorbed into DSP add_ln54_256_reg_15618_reg.
DSP Report: operator add_ln54_256_fu_6632_p2 is absorbed into DSP add_ln54_256_reg_15618_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U13/tmp_product is absorbed into DSP add_ln54_256_reg_15618_reg.
DSP Report: Generating DSP add_ln54_254_reg_15608_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_254_reg_15608_reg is absorbed into DSP add_ln54_254_reg_15608_reg.
DSP Report: register mul_ln54_247_reg_13804_reg is absorbed into DSP add_ln54_254_reg_15608_reg.
DSP Report: operator add_ln54_254_fu_6622_p2 is absorbed into DSP add_ln54_254_reg_15608_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U11/tmp_product is absorbed into DSP add_ln54_254_reg_15608_reg.
DSP Report: Generating DSP add_ln54_252_reg_15598_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_252_reg_15598_reg is absorbed into DSP add_ln54_252_reg_15598_reg.
DSP Report: register mul_ln54_245_reg_13743_reg is absorbed into DSP add_ln54_252_reg_15598_reg.
DSP Report: operator add_ln54_252_fu_6612_p2 is absorbed into DSP add_ln54_252_reg_15598_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U9/tmp_product is absorbed into DSP add_ln54_252_reg_15598_reg.
DSP Report: Generating DSP add_ln54_250_reg_15588_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_250_reg_15588_reg is absorbed into DSP add_ln54_250_reg_15588_reg.
DSP Report: register mul_ln54_243_reg_13669_reg is absorbed into DSP add_ln54_250_reg_15588_reg.
DSP Report: operator add_ln54_250_fu_6602_p2 is absorbed into DSP add_ln54_250_reg_15588_reg.
DSP Report: operator mul_4ns_8ns_11_1_1_U7/tmp_product is absorbed into DSP add_ln54_250_reg_15588_reg.
DSP Report: Generating DSP add_ln54_248_fu_6491_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_250_reg_13868_reg is absorbed into DSP add_ln54_248_fu_6491_p2.
DSP Report: operator add_ln54_248_fu_6491_p2 is absorbed into DSP add_ln54_248_fu_6491_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U14/tmp_product is absorbed into DSP add_ln54_248_fu_6491_p2.
DSP Report: Generating DSP add_ln54_246_fu_6269_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_248_reg_13812_reg is absorbed into DSP add_ln54_246_fu_6269_p2.
DSP Report: operator add_ln54_246_fu_6269_p2 is absorbed into DSP add_ln54_246_fu_6269_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U12/tmp_product is absorbed into DSP add_ln54_246_fu_6269_p2.
DSP Report: Generating DSP add_ln54_244_fu_6047_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_246_reg_13751_reg is absorbed into DSP add_ln54_244_fu_6047_p2.
DSP Report: operator add_ln54_244_fu_6047_p2 is absorbed into DSP add_ln54_244_fu_6047_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U10/tmp_product is absorbed into DSP add_ln54_244_fu_6047_p2.
DSP Report: Generating DSP add_ln54_242_fu_5833_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_244_reg_13677_reg is absorbed into DSP add_ln54_242_fu_5833_p2.
DSP Report: operator add_ln54_242_fu_5833_p2 is absorbed into DSP add_ln54_242_fu_5833_p2.
DSP Report: operator mul_4ns_8ns_11_1_1_U8/tmp_product is absorbed into DSP add_ln54_242_fu_5833_p2.
DSP Report: Generating DSP add_ln54_231_fu_5177_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln39_1_reg_13921_reg is absorbed into DSP add_ln54_231_fu_5177_p2.
DSP Report: operator add_ln54_231_fu_5177_p2 is absorbed into DSP add_ln54_231_fu_5177_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U15/tmp_product is absorbed into DSP add_ln54_231_fu_5177_p2.
DSP Report: Generating DSP add_ln54_229_fu_5091_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_249_reg_13860_reg is absorbed into DSP add_ln54_229_fu_5091_p2.
DSP Report: operator add_ln54_229_fu_5091_p2 is absorbed into DSP add_ln54_229_fu_5091_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U13/tmp_product is absorbed into DSP add_ln54_229_fu_5091_p2.
DSP Report: Generating DSP add_ln54_227_fu_5009_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_247_reg_13804_reg is absorbed into DSP add_ln54_227_fu_5009_p2.
DSP Report: operator add_ln54_227_fu_5009_p2 is absorbed into DSP add_ln54_227_fu_5009_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U11/tmp_product is absorbed into DSP add_ln54_227_fu_5009_p2.
DSP Report: Generating DSP add_ln54_225_fu_4921_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_245_reg_13743_reg is absorbed into DSP add_ln54_225_fu_4921_p2.
DSP Report: operator add_ln54_225_fu_4921_p2 is absorbed into DSP add_ln54_225_fu_4921_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U9/tmp_product is absorbed into DSP add_ln54_225_fu_4921_p2.
DSP Report: Generating DSP add_ln54_240_fu_5195_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln39_1_reg_13921_reg is absorbed into DSP add_ln54_240_fu_5195_p2.
DSP Report: operator add_ln54_240_fu_5195_p2 is absorbed into DSP add_ln54_240_fu_5195_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U15/tmp_product is absorbed into DSP add_ln54_240_fu_5195_p2.
DSP Report: Generating DSP add_ln54_239_fu_5120_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_250_reg_13868_reg is absorbed into DSP add_ln54_239_fu_5120_p2.
DSP Report: operator add_ln54_239_fu_5120_p2 is absorbed into DSP add_ln54_239_fu_5120_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U14/tmp_product is absorbed into DSP add_ln54_239_fu_5120_p2.
DSP Report: Generating DSP add_ln54_237_fu_5038_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_248_reg_13812_reg is absorbed into DSP add_ln54_237_fu_5038_p2.
DSP Report: operator add_ln54_237_fu_5038_p2 is absorbed into DSP add_ln54_237_fu_5038_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U12/tmp_product is absorbed into DSP add_ln54_237_fu_5038_p2.
DSP Report: Generating DSP add_ln54_235_fu_4956_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_246_reg_13751_reg is absorbed into DSP add_ln54_235_fu_4956_p2.
DSP Report: operator add_ln54_235_fu_4956_p2 is absorbed into DSP add_ln54_235_fu_4956_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U10/tmp_product is absorbed into DSP add_ln54_235_fu_4956_p2.
DSP Report: Generating DSP add_ln54_233_fu_4867_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_244_reg_13677_reg is absorbed into DSP add_ln54_233_fu_4867_p2.
DSP Report: operator add_ln54_233_fu_4867_p2 is absorbed into DSP add_ln54_233_fu_4867_p2.
DSP Report: operator mul_4ns_8ns_11_1_1_U8/tmp_product is absorbed into DSP add_ln54_233_fu_4867_p2.
DSP Report: Generating DSP add_ln54_257_reg_15623_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_257_reg_15623_reg is absorbed into DSP add_ln54_257_reg_15623_reg.
DSP Report: register mul_ln54_250_reg_13868_reg is absorbed into DSP add_ln54_257_reg_15623_reg.
DSP Report: operator add_ln54_257_fu_6637_p2 is absorbed into DSP add_ln54_257_reg_15623_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U14/tmp_product is absorbed into DSP add_ln54_257_reg_15623_reg.
DSP Report: Generating DSP add_ln54_255_reg_15613_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_255_reg_15613_reg is absorbed into DSP add_ln54_255_reg_15613_reg.
DSP Report: register mul_ln54_248_reg_13812_reg is absorbed into DSP add_ln54_255_reg_15613_reg.
DSP Report: operator add_ln54_255_fu_6627_p2 is absorbed into DSP add_ln54_255_reg_15613_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U12/tmp_product is absorbed into DSP add_ln54_255_reg_15613_reg.
DSP Report: Generating DSP add_ln54_253_reg_15603_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_253_reg_15603_reg is absorbed into DSP add_ln54_253_reg_15603_reg.
DSP Report: register mul_ln54_246_reg_13751_reg is absorbed into DSP add_ln54_253_reg_15603_reg.
DSP Report: operator add_ln54_253_fu_6617_p2 is absorbed into DSP add_ln54_253_reg_15603_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U10/tmp_product is absorbed into DSP add_ln54_253_reg_15603_reg.
DSP Report: Generating DSP add_ln54_251_reg_15593_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_251_reg_15593_reg is absorbed into DSP add_ln54_251_reg_15593_reg.
DSP Report: register mul_ln54_244_reg_13677_reg is absorbed into DSP add_ln54_251_reg_15593_reg.
DSP Report: operator add_ln54_251_fu_6607_p2 is absorbed into DSP add_ln54_251_reg_15593_reg.
DSP Report: operator mul_4ns_8ns_11_1_1_U8/tmp_product is absorbed into DSP add_ln54_251_reg_15593_reg.
DSP Report: Generating DSP add_ln54_249_reg_15513_reg, operation Mode is: (C+((A:0x58)*B)')'.
DSP Report: register add_ln54_249_reg_15513_reg is absorbed into DSP add_ln54_249_reg_15513_reg.
DSP Report: register mul_ln39_1_reg_13921_reg is absorbed into DSP add_ln54_249_reg_15513_reg.
DSP Report: operator add_ln54_249_fu_6502_p2 is absorbed into DSP add_ln54_249_reg_15513_reg.
DSP Report: operator mul_5ns_8ns_11_1_1_U15/tmp_product is absorbed into DSP add_ln54_249_reg_15513_reg.
DSP Report: Generating DSP add_ln54_247_fu_6480_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_249_reg_13860_reg is absorbed into DSP add_ln54_247_fu_6480_p2.
DSP Report: operator add_ln54_247_fu_6480_p2 is absorbed into DSP add_ln54_247_fu_6480_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U13/tmp_product is absorbed into DSP add_ln54_247_fu_6480_p2.
DSP Report: Generating DSP add_ln54_245_fu_6258_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_247_reg_13804_reg is absorbed into DSP add_ln54_245_fu_6258_p2.
DSP Report: operator add_ln54_245_fu_6258_p2 is absorbed into DSP add_ln54_245_fu_6258_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U11/tmp_product is absorbed into DSP add_ln54_245_fu_6258_p2.
DSP Report: Generating DSP add_ln54_243_fu_6036_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_245_reg_13743_reg is absorbed into DSP add_ln54_243_fu_6036_p2.
DSP Report: operator add_ln54_243_fu_6036_p2 is absorbed into DSP add_ln54_243_fu_6036_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U9/tmp_product is absorbed into DSP add_ln54_243_fu_6036_p2.
DSP Report: Generating DSP add_ln54_241_fu_5821_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_243_reg_13669_reg is absorbed into DSP add_ln54_241_fu_5821_p2.
DSP Report: operator add_ln54_241_fu_5821_p2 is absorbed into DSP add_ln54_241_fu_5821_p2.
DSP Report: operator mul_4ns_8ns_11_1_1_U7/tmp_product is absorbed into DSP add_ln54_241_fu_5821_p2.
DSP Report: Generating DSP add_ln54_230_fu_5101_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_250_reg_13868_reg is absorbed into DSP add_ln54_230_fu_5101_p2.
DSP Report: operator add_ln54_230_fu_5101_p2 is absorbed into DSP add_ln54_230_fu_5101_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U14/tmp_product is absorbed into DSP add_ln54_230_fu_5101_p2.
DSP Report: Generating DSP add_ln54_228_fu_5019_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_248_reg_13812_reg is absorbed into DSP add_ln54_228_fu_5019_p2.
DSP Report: operator add_ln54_228_fu_5019_p2 is absorbed into DSP add_ln54_228_fu_5019_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U12/tmp_product is absorbed into DSP add_ln54_228_fu_5019_p2.
DSP Report: Generating DSP add_ln54_226_fu_4931_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_246_reg_13751_reg is absorbed into DSP add_ln54_226_fu_4931_p2.
DSP Report: operator add_ln54_226_fu_4931_p2 is absorbed into DSP add_ln54_226_fu_4931_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U10/tmp_product is absorbed into DSP add_ln54_226_fu_4931_p2.
DSP Report: Generating DSP add_ln54_224_fu_4836_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_244_reg_13677_reg is absorbed into DSP add_ln54_224_fu_4836_p2.
DSP Report: operator add_ln54_224_fu_4836_p2 is absorbed into DSP add_ln54_224_fu_4836_p2.
DSP Report: operator mul_4ns_8ns_11_1_1_U8/tmp_product is absorbed into DSP add_ln54_224_fu_4836_p2.
DSP Report: Generating DSP add_ln54_223_fu_4825_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_243_reg_13669_reg is absorbed into DSP add_ln54_223_fu_4825_p2.
DSP Report: operator add_ln54_223_fu_4825_p2 is absorbed into DSP add_ln54_223_fu_4825_p2.
DSP Report: operator mul_4ns_8ns_11_1_1_U7/tmp_product is absorbed into DSP add_ln54_223_fu_4825_p2.
DSP Report: Generating DSP add_ln54_238_fu_5111_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_249_reg_13860_reg is absorbed into DSP add_ln54_238_fu_5111_p2.
DSP Report: operator add_ln54_238_fu_5111_p2 is absorbed into DSP add_ln54_238_fu_5111_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U13/tmp_product is absorbed into DSP add_ln54_238_fu_5111_p2.
DSP Report: Generating DSP add_ln54_236_fu_5029_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_247_reg_13804_reg is absorbed into DSP add_ln54_236_fu_5029_p2.
DSP Report: operator add_ln54_236_fu_5029_p2 is absorbed into DSP add_ln54_236_fu_5029_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U11/tmp_product is absorbed into DSP add_ln54_236_fu_5029_p2.
DSP Report: Generating DSP add_ln54_234_fu_4947_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_245_reg_13743_reg is absorbed into DSP add_ln54_234_fu_4947_p2.
DSP Report: operator add_ln54_234_fu_4947_p2 is absorbed into DSP add_ln54_234_fu_4947_p2.
DSP Report: operator mul_5ns_8ns_11_1_1_U9/tmp_product is absorbed into DSP add_ln54_234_fu_4947_p2.
DSP Report: Generating DSP add_ln54_232_fu_4857_p2, operation Mode is: C+((A:0x58)*B)'.
DSP Report: register mul_ln54_243_reg_13669_reg is absorbed into DSP add_ln54_232_fu_4857_p2.
DSP Report: operator add_ln54_232_fu_4857_p2 is absorbed into DSP add_ln54_232_fu_4857_p2.
DSP Report: operator mul_4ns_8ns_11_1_1_U7/tmp_product is absorbed into DSP add_ln54_232_fu_4857_p2.
DSP Report: Generating DSP mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A2)*(B:0x55)')')'.
DSP Report: register mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator empty_398_fu_4555_p2 is absorbed into DSP mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U17/tmp_product, operation Mode is: A2*B.
DSP Report: register reg_3878_reg is absorbed into DSP mul_16s_16s_32_1_1_U17/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U17/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U17/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U151/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U176/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U21/tmp_product, operation Mode is: A2*B.
DSP Report: register reg_3882_reg is absorbed into DSP mul_16s_16s_32_1_1_U21/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U21/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U21/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U72/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U76/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U185/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U212/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U33/tmp_product, operation Mode is: A2*B.
DSP Report: register reg_3942_reg is absorbed into DSP mul_16s_16s_32_1_1_U33/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U33/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U33/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U87/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U91/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U134/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U161/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U188/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U215/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U242/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U29/tmp_product, operation Mode is: A2*B.
DSP Report: register reg_3919_reg is absorbed into DSP mul_16s_16s_32_1_1_U29/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U29/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U29/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U77/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U81/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U132/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U159/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U186/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U25/tmp_product, operation Mode is: A2*B.
DSP Report: register reg_3905_reg is absorbed into DSP mul_16s_16s_32_1_1_U25/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U25/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U25/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U71/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U130/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U157/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U184/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U211/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U238/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U129/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U156/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U183/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U237/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U127/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U152/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U207/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U232/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U128/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U153/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U182/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U208/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U236/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U82/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U86/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U133/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U160/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U187/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U241/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U18/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_3870_reg is absorbed into DSP mul_16s_16s_32_1_1_U18/tmp_product.
DSP Report: register sext_ln54_1_reg_14387_reg is absorbed into DSP mul_16s_16s_32_1_1_U18/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U18/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U18/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U96/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U135/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U162/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U189/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U216/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U243/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U28/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_3959_reg is absorbed into DSP mul_16s_16s_32_1_1_U28/tmp_product.
DSP Report: register sext_ln54_96_reg_15082_reg is absorbed into DSP mul_16s_16s_32_1_1_U28/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U28/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U28/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U74/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U112/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U140/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U167/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U194/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U221/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U34/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_3996_reg is absorbed into DSP mul_16s_16s_32_1_1_U34/tmp_product.
DSP Report: register sext_ln54_150_reg_15575_reg is absorbed into DSP mul_16s_16s_32_1_1_U34/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U34/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U34/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U88/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U116/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U170/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U251/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U30/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_3870_reg is absorbed into DSP mul_16s_16s_32_1_1_U30/tmp_product.
DSP Report: register sext_ln54_114_reg_15248_reg is absorbed into DSP mul_16s_16s_32_1_1_U30/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U30/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U30/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U79/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U113/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U141/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U168/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U26/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_3947_reg is absorbed into DSP mul_16s_16s_32_1_1_U26/tmp_product.
DSP Report: register sext_ln54_78_reg_14915_reg is absorbed into DSP mul_16s_16s_32_1_1_U26/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U26/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U26/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U111/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U139/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U166/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U193/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U220/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U24/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_3924_reg is absorbed into DSP mul_16s_16s_32_1_1_U24/tmp_product.
DSP Report: register sext_ln54_60_reg_14769_reg is absorbed into DSP mul_16s_16s_32_1_1_U24/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U24/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U24/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U138/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U219/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U246/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U20/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_3887_reg is absorbed into DSP mul_16s_16s_32_1_1_U20/tmp_product.
DSP Report: register sext_ln54_24_reg_14512_reg is absorbed into DSP mul_16s_16s_32_1_1_U20/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U20/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U20/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U101/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U136/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U163/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U190/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U217/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U244/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U22/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_3910_reg is absorbed into DSP mul_16s_16s_32_1_1_U22/tmp_product.
DSP Report: register sext_ln54_42_reg_14633_reg is absorbed into DSP mul_16s_16s_32_1_1_U22/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U22/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U22/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U106/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U137/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U164/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U32/tmp_product, operation Mode is: A''*B.
DSP Report: register reg_3982_reg is absorbed into DSP mul_16s_16s_32_1_1_U32/tmp_product.
DSP Report: register sext_ln54_132_reg_15409_reg is absorbed into DSP mul_16s_16s_32_1_1_U32/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U32/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U32/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U84/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U114/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U142/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U169/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U196/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U223/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U250/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U35/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln36_reg_14565_reg is absorbed into DSP mul_16s_16s_32_1_1_U35/tmp_product.
DSP Report: register reg_3874_reg is absorbed into DSP mul_16s_16s_32_1_1_U35/tmp_product.
DSP Report: register sext_ln54_4_reg_14393_reg is absorbed into DSP mul_16s_16s_32_1_1_U35/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U35/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U35/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U92/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U117/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U144/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U171/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U198/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U225/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U252/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U40/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln36_45_reg_15316_reg is absorbed into DSP mul_16s_16s_32_1_1_U40/tmp_product.
DSP Report: register reg_3964_reg is absorbed into DSP mul_16s_16s_32_1_1_U40/tmp_product.
DSP Report: register sext_ln54_102_reg_15088_reg is absorbed into DSP mul_16s_16s_32_1_1_U40/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U40/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U40/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U122/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U149/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U177/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U230/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U257/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U43/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln36_72_reg_15834_reg is absorbed into DSP mul_16s_16s_32_1_1_U43/tmp_product.
DSP Report: register reg_4001_reg is absorbed into DSP mul_16s_16s_32_1_1_U43/tmp_product.
DSP Report: register sext_ln54_156_reg_15581_reg is absorbed into DSP mul_16s_16s_32_1_1_U43/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U43/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U43/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U155/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U180/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U210/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U235/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U260/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U41/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln36_54_reg_15477_reg is absorbed into DSP mul_16s_16s_32_1_1_U41/tmp_product.
DSP Report: register reg_3874_reg is absorbed into DSP mul_16s_16s_32_1_1_U41/tmp_product.
DSP Report: register sext_ln54_120_reg_15254_reg is absorbed into DSP mul_16s_16s_32_1_1_U41/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U41/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U41/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U123/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U150/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U178/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U204/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U233/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U258/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U39/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln36_36_reg_15155_reg is absorbed into DSP mul_16s_16s_32_1_1_U39/tmp_product.
DSP Report: register reg_3951_reg is absorbed into DSP mul_16s_16s_32_1_1_U39/tmp_product.
DSP Report: register sext_ln54_84_reg_14921_reg is absorbed into DSP mul_16s_16s_32_1_1_U39/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U39/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U39/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U121/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U148/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U175/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U202/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U229/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U38/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln36_27_reg_14988_reg is absorbed into DSP mul_16s_16s_32_1_1_U38/tmp_product.
DSP Report: register reg_3929_reg is absorbed into DSP mul_16s_16s_32_1_1_U38/tmp_product.
DSP Report: register sext_ln54_66_reg_14775_reg is absorbed into DSP mul_16s_16s_32_1_1_U38/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U38/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U38/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U98/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U120/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U147/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U174/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U228/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U255/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U36/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln36_9_reg_14696_reg is absorbed into DSP mul_16s_16s_32_1_1_U36/tmp_product.
DSP Report: register reg_3892_reg is absorbed into DSP mul_16s_16s_32_1_1_U36/tmp_product.
DSP Report: register sext_ln54_30_reg_14518_reg is absorbed into DSP mul_16s_16s_32_1_1_U36/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U36/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U36/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U93/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U118/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U145/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U172/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U199/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U226/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U37/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln36_18_reg_14837_reg is absorbed into DSP mul_16s_16s_32_1_1_U37/tmp_product.
DSP Report: register reg_3915_reg is absorbed into DSP mul_16s_16s_32_1_1_U37/tmp_product.
DSP Report: register sext_ln54_48_reg_14639_reg is absorbed into DSP mul_16s_16s_32_1_1_U37/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U37/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U37/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U97/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U119/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U173/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U254/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U42/tmp_product, operation Mode is: A''*B2.
DSP Report: register sext_ln36_63_reg_15688_reg is absorbed into DSP mul_16s_16s_32_1_1_U42/tmp_product.
DSP Report: register reg_3987_reg is absorbed into DSP mul_16s_16s_32_1_1_U42/tmp_product.
DSP Report: register sext_ln54_138_reg_15415_reg is absorbed into DSP mul_16s_16s_32_1_1_U42/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U42/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U42/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U124/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U154/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U259/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (((D:0x4)+A2)*(B:0x2ab)')'.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/ad_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/m is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/ad is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U317/tmp_product, operation Mode is: (A:0x2ab)*B.
DSP Report: operator mul_9ns_11ns_19_1_1_U317/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U317/tmp_product.
DSP Report: Generating DSP am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (((D:0x4)+A2)*(B:0x2ab)')'.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/ad_reg_reg is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/m is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/ad is absorbed into DSP am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x58)')')'.
DSP Report: register mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/a_reg_reg is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_11s_7ns_8ns_11_4_1_U325/srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_9ns_11ns_19_1_1_U316/tmp_product, operation Mode is: (A:0x2ab)*B.
DSP Report: operator mul_9ns_11ns_19_1_1_U316/tmp_product is absorbed into DSP mul_9ns_11ns_19_1_1_U316/tmp_product.
DSP Report: Generating DSP mul_ln71_1_reg_2804_reg, operation Mode is: ((D'+A)*(B:0x55))'.
DSP Report: register sext_ln70_reg_2784_reg is absorbed into DSP mul_ln71_1_reg_2804_reg.
DSP Report: register mul_ln71_1_reg_2804_reg is absorbed into DSP mul_ln71_1_reg_2804_reg.
DSP Report: operator mul_10s_8ns_14_1_1_U323/tmp_product is absorbed into DSP mul_ln71_1_reg_2804_reg.
DSP Report: operator add_ln75_1_fu_2318_p2 is absorbed into DSP mul_ln71_1_reg_2804_reg.
DSP Report: Generating DSP mul_ln71_reg_2799_reg, operation Mode is: ((D'+A2)*(B:0x55))'.
DSP Report: register sext_ln70_reg_2784_reg is absorbed into DSP mul_ln71_reg_2799_reg.
DSP Report: register mul_ln71_reg_2799_reg is absorbed into DSP mul_ln71_reg_2799_reg.
DSP Report: register mul_ln71_reg_2799_reg is absorbed into DSP mul_ln71_reg_2799_reg.
DSP Report: operator mul_10s_8ns_14_1_1_U322/tmp_product is absorbed into DSP mul_ln71_reg_2799_reg.
DSP Report: operator add_ln75_fu_2288_p2 is absorbed into DSP mul_ln71_reg_2799_reg.
DSP Report: Generating DSP mul_ln134_reg_2723_reg, operation Mode is: ((D'+A2)*(B:0x55))'.
DSP Report: register mul_ln134_reg_2723_reg is absorbed into DSP mul_ln134_reg_2723_reg.
DSP Report: register sext_ln133_reg_2705_reg is absorbed into DSP mul_ln134_reg_2723_reg.
DSP Report: register mul_ln134_reg_2723_reg is absorbed into DSP mul_ln134_reg_2723_reg.
DSP Report: operator mul_10s_8ns_14_1_1_U320/tmp_product is absorbed into DSP mul_ln134_reg_2723_reg.
DSP Report: operator add_ln140_fu_2042_p2 is absorbed into DSP mul_ln134_reg_2723_reg.
DSP Report: Generating DSP mul_ln134_1_reg_2754_reg, operation Mode is: ((D'+A)*(B:0x55))'.
DSP Report: register sext_ln133_reg_2705_reg is absorbed into DSP mul_ln134_1_reg_2754_reg.
DSP Report: register mul_ln134_1_reg_2754_reg is absorbed into DSP mul_ln134_1_reg_2754_reg.
DSP Report: register add_ln140_4_reg_2740_reg is absorbed into DSP mul_ln134_1_reg_2754_reg.
DSP Report: operator mul_10s_8ns_14_1_1_U321/tmp_product is absorbed into DSP mul_ln134_1_reg_2754_reg.
DSP Report: operator add_ln140_4_fu_2178_p2 is absorbed into DSP mul_ln134_1_reg_2754_reg.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 2 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "srcnn_conv1__GB0/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg"
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__7' (FDE) to 'empty_406_reg_2471_reg[0]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__6' (FDE) to 'empty_406_reg_2471_reg[1]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__5' (FDE) to 'empty_406_reg_2471_reg[2]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__4' (FDE) to 'empty_406_reg_2471_reg[3]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__3' (FDE) to 'empty_406_reg_2471_reg[4]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__2' (FDE) to 'empty_406_reg_2471_reg[5]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__1' (FDE) to 'empty_406_reg_2471_reg[6]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__0' (FDE) to 'empty_406_reg_2471_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\am_addmul_8ns_3ns_10ns_19_4_1_U324/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg )
INFO: [Synth 8-3886] merging instance 'zext_ln114_2_reg_2580_reg[5]' (FDR) to 'zext_ln114_2_reg_2580_reg[2]'
INFO: [Synth 8-3886] merging instance 'zext_ln114_2_reg_2580_reg[4]' (FDE) to 'zext_ln114_2_reg_2580_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln114_2_reg_2580_reg[3]' (FDE) to 'zext_ln114_2_reg_2580_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln114_2_reg_2580_reg[2] )
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[0]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/tmp_146_reg_13929_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[1]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/tmp_146_reg_13929_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[2]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/tmp_146_reg_13929_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[3]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/tmp_146_reg_13929_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[4]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/tmp_146_reg_13929_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[5]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/tmp_146_reg_13929_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[6]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/tmp_146_reg_13929_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[7]' (FD) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[8]' (FD) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[9]' (FD) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln54_4_reg_13940_reg[10]' (FD) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/zext_ln39_reg_13705_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1_Pipeline_OUT_ROW_COL_fu_823/\zext_ln39_reg_13705_reg[4] )
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__7' (FDE) to 'empty_432_reg_2541_reg[0]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__6' (FDE) to 'empty_432_reg_2541_reg[1]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__5' (FDE) to 'empty_432_reg_2541_reg[2]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__4' (FDE) to 'empty_432_reg_2541_reg[3]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__3' (FDE) to 'empty_432_reg_2541_reg[4]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__2' (FDE) to 'empty_432_reg_2541_reg[5]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__1' (FDE) to 'empty_432_reg_2541_reg[6]'
INFO: [Synth 8-3886] merging instance 'am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg__0' (FDE) to 'empty_432_reg_2541_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\am_addmul_8ns_3ns_10ns_19_4_1_U326/srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3_U/p_reg_reg )
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[0]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[1]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[2]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[0]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[1]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[2]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[6]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[5]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[4]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[3]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_226_reg_13460_reg[7]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[6]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[5]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[4]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[3]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_316_reg_13582_reg[7]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[0]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[0]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[7]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[6]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[1]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[2]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[3]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_reg_13387_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1_Pipeline_OUT_ROW_COL_fu_823/\empty_reg_13387_reg[8] )
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[7]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[6]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[1]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[2]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[3]' (FDE) to 'grp_conv1_Pipeline_OUT_ROW_COL_fu_823/empty_315_reg_13509_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1_Pipeline_OUT_ROW_COL_fu_823/\empty_315_reg_13509_reg[8] )
INFO: [Synth 8-3886] merging instance 'add_ln71_reg_2812_reg[0]' (FDE) to 'mul_ln71_reg_2799_reg__4'
INFO: [Synth 8-3886] merging instance 'add_ln71_reg_2812_reg[4]' (FDE) to 'mul_ln71_reg_2799_reg__0'
INFO: [Synth 8-3886] merging instance 'add_ln71_reg_2812_reg[2]' (FDE) to 'mul_ln71_reg_2799_reg__2'
INFO: [Synth 8-3886] merging instance 'add_ln71_reg_2812_reg[3]' (FDE) to 'mul_ln71_reg_2799_reg__1'
INFO: [Synth 8-3886] merging instance 'add_ln71_reg_2812_reg[1]' (FDE) to 'mul_ln71_reg_2799_reg__3'
INFO: [Synth 8-3886] merging instance 'shl_ln6_reg_2711_reg[0]' (FD) to 'shl_ln6_reg_2711_reg[1]'
INFO: [Synth 8-3886] merging instance 'shl_ln6_reg_2711_reg[1]' (FD) to 'shl_ln6_reg_2711_reg[2]'
INFO: [Synth 8-3886] merging instance 'shl_ln6_reg_2711_reg[2]' (FD) to 'shl_ln6_reg_2711_reg[3]'
INFO: [Synth 8-3886] merging instance 'shl_ln6_reg_2711_reg[3]' (FD) to 'shl_ln6_reg_2711_reg[4]'
INFO: [Synth 8-3886] merging instance 'shl_ln6_reg_2711_reg[4]' (FD) to 'shl_ln6_reg_2711_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln6_reg_2711_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mul_ln71_reg_2799_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_47/\grp_conv1_Pipeline_BW_fu_897/phi_mul3204_fu_66_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_53/\grp_conv1_Pipeline_BW8_fu_908/phi_mul3209_fu_66_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv1_Pipeline_BW_fu_897/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv1_Pipeline_BW8_fu_908/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_ln32_fu_2272_p2_inferred/\out_reg_719_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_ln32_fu_2272_p2_inferred/\out_reg_719_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_ln32_fu_2272_p2_inferred/\out_reg_719_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1_Pipeline_OUT_ROW_COL_fu_823/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'add_ln134_reg_2766_reg[1]' (FDE) to 'mul_ln134_reg_2723_reg__3'
INFO: [Synth 8-3886] merging instance 'add_ln134_reg_2766_reg[2]' (FDE) to 'mul_ln134_reg_2723_reg__2'
INFO: [Synth 8-3886] merging instance 'add_ln134_reg_2766_reg[3]' (FDE) to 'mul_ln134_reg_2723_reg__1'
INFO: [Synth 8-3886] merging instance 'add_ln134_reg_2766_reg[0]' (FDE) to 'mul_ln134_reg_2723_reg__4'
INFO: [Synth 8-3886] merging instance 'add_ln134_reg_2766_reg[4]' (FDE) to 'mul_ln134_reg_2723_reg__0'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mul_ln134_reg_2723_reg)
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[14]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[0]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[1]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[2]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[3]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[4]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[5]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[6]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[7]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[8]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[9]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[10]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[11]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[12]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln140_cast_reg_327_reg[13]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[0]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[1]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[2]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[3]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[4]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[13]' (FDE) to 'grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU7_fu_870/sext_ln140_cast_reg_327_reg[14]' (FDE) to 'grp_conv1_Pipeline_RELU7_fu_870/sext_ln140_cast_reg_327_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU7_fu_870/sext_ln140_cast_reg_327_reg[0]' (FDE) to 'grp_conv1_Pipeline_RELU7_fu_870/sext_ln140_cast_reg_327_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU7_fu_870/sext_ln140_cast_reg_327_reg[1]' (FDE) to 'grp_conv1_Pipeline_RELU7_fu_870/sext_ln140_cast_reg_327_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU7_fu_870/sext_ln140_cast_reg_327_reg[2]' (FDE) to 'grp_conv1_Pipeline_RELU7_fu_870/sext_ln140_cast_reg_327_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU7_fu_870/sext_ln140_cast_reg_327_reg[3]' (FDE) to 'grp_conv1_Pipeline_RELU7_fu_870/sext_ln140_cast_reg_327_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_conv1_Pipeline_RELU7_fu_870/sext_ln140_cast_reg_327_reg[4]' (FDE) to 'grp_conv1_Pipeline_RELU7_fu_870/sext_ln140_cast_reg_327_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_conv1_Pipeline_BW8_fu_908/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv1_Pipeline_RELU7_fu_870/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv1_Pipeline_RELU_fu_843/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_ln116_fu_1937_p2_inferred/\k_reg_742_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv1_Pipeline_RELU_fu_843/sext_ln137_cast_reg_332_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv1_Pipeline_RELU7_fu_870/sext_ln137_cast_reg_332_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln129_reg_2562_reg[2] )
DSP Report: Generating DSP mul_6ns_18ns_23_1_1_U632/tmp_product, operation Mode is: (A:0x1fc02)*B.
DSP Report: operator mul_6ns_18ns_23_1_1_U632/tmp_product is absorbed into DSP mul_6ns_18ns_23_1_1_U632/tmp_product.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_load_input_buffer_c3_fu_215/\zext_ln99_6_reg_4275_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_buffer_c3_fu_215/\add_ln99_4_reg_4138_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_buffer_c3_fu_215/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp_76_reg_5443_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln56_1_reg_5276_reg is absorbed into DSP tmp_76_reg_5443_reg.
DSP Report: register tmp_76_reg_5443_reg is absorbed into DSP tmp_76_reg_5443_reg.
DSP Report: operator mul_16s_16s_31_1_1_U660/tmp_product is absorbed into DSP tmp_76_reg_5443_reg.
DSP Report: Generating DSP tmp_16_reg_5247_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_16_reg_5247_reg is absorbed into DSP tmp_16_reg_5247_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U653/tmp_product is absorbed into DSP tmp_16_reg_5247_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U680/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U680/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U680/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U680/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U680/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U680/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U680/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U680/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U680/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U680/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U680/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U680/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_51_reg_5319_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_51_reg_5319_reg is absorbed into DSP tmp_51_reg_5319_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U655/tmp_product is absorbed into DSP tmp_51_reg_5319_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_53_reg_5343_reg, operation Mode is: ((A:0x3f1)*B)'.
DSP Report: register tmp_53_reg_5343_reg is absorbed into DSP tmp_53_reg_5343_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U656/tmp_product is absorbed into DSP tmp_53_reg_5343_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_79_reg_5448_reg, operation Mode is: ((A:0x3f1)*B2)'.
DSP Report: register tmp_79_reg_5448_reg is absorbed into DSP tmp_79_reg_5448_reg.
DSP Report: register tmp_79_reg_5448_reg is absorbed into DSP tmp_79_reg_5448_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U661/tmp_product is absorbed into DSP tmp_79_reg_5448_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U718/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_82_reg_5606_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln56_6_reg_5516_reg is absorbed into DSP tmp_82_reg_5606_reg.
DSP Report: register tmp_82_reg_5606_reg is absorbed into DSP tmp_82_reg_5606_reg.
DSP Report: operator mul_16s_16s_31_1_1_U665/tmp_product is absorbed into DSP tmp_82_reg_5606_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U690/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U693/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U697/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U719/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_87_reg_5878_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln56_11_reg_5754_reg is absorbed into DSP tmp_87_reg_5878_reg.
DSP Report: register tmp_87_reg_5878_reg is absorbed into DSP tmp_87_reg_5878_reg.
DSP Report: operator mul_16s_16s_31_1_1_U669/tmp_product is absorbed into DSP tmp_87_reg_5878_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U700/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U704/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U727/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_92_reg_6063_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln56_16_reg_5954_reg is absorbed into DSP tmp_92_reg_6063_reg.
DSP Report: register tmp_92_reg_6063_reg is absorbed into DSP tmp_92_reg_6063_reg.
DSP Report: operator mul_16s_16s_31_1_1_U672/tmp_product is absorbed into DSP tmp_92_reg_6063_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U708/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U711/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U714/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U730/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_97_reg_6305_reg, operation Mode is: (A2*B)'.
DSP Report: register tmp_33_reg_6196_reg is absorbed into DSP tmp_97_reg_6305_reg.
DSP Report: register tmp_97_reg_6305_reg is absorbed into DSP tmp_97_reg_6305_reg.
DSP Report: operator mul_16s_16s_31_1_1_U675/tmp_product is absorbed into DSP tmp_97_reg_6305_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U698/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U715/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U682/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U716/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U686/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U722/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U734/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U663/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln39_reg_5366_reg is absorbed into DSP mul_16s_16s_31_1_1_U663/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U663/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U663/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U681/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U684/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U688/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U667/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln39_5_reg_5539_reg is absorbed into DSP mul_16s_16s_31_1_1_U667/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U667/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U667/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U692/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U695/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U671/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln39_10_reg_5787_reg is absorbed into DSP mul_16s_16s_31_1_1_U671/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U671/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U671/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U696/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U699/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U702/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U706/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U674/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln39_15_reg_5982_reg is absorbed into DSP mul_16s_16s_31_1_1_U674/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U674/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U674/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U703/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U707/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U707/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U707/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U685/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U707/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U707/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U707/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U707/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U707/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U707/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U689/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U707/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U710/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U679/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U713/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_31_1_1_U678/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln39_20_reg_6228_reg is absorbed into DSP mul_16s_16s_31_1_1_U678/tmp_product.
DSP Report: operator mul_16s_16s_31_1_1_U678/tmp_product is absorbed into DSP mul_16s_16s_31_1_1_U678/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U726/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U729/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U733/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U737/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_102_reg_5527_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln39_reg_5366_reg is absorbed into DSP tmp_102_reg_5527_reg.
DSP Report: register sext_ln56_2_reg_5294_reg is absorbed into DSP tmp_102_reg_5527_reg.
DSP Report: register tmp_102_reg_5527_reg is absorbed into DSP tmp_102_reg_5527_reg.
DSP Report: operator mul_16s_16s_31_1_1_U664/tmp_product is absorbed into DSP tmp_102_reg_5527_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U683/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U687/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U720/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_106_reg_5616_reg, operation Mode is: ((A:0x3f1)*B2)'.
DSP Report: register tmp_106_reg_5616_reg is absorbed into DSP tmp_106_reg_5616_reg.
DSP Report: register tmp_106_reg_5616_reg is absorbed into DSP tmp_106_reg_5616_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U666/tmp_product is absorbed into DSP tmp_106_reg_5616_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U723/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_108_reg_5695_reg, operation Mode is: (A2*B2)'.
DSP Report: register sext_ln39_5_reg_5539_reg is absorbed into DSP tmp_108_reg_5695_reg.
DSP Report: register sext_ln56_7_reg_5587_reg is absorbed into DSP tmp_108_reg_5695_reg.
DSP Report: register tmp_108_reg_5695_reg is absorbed into DSP tmp_108_reg_5695_reg.
DSP Report: operator mul_16s_16s_31_1_1_U668/tmp_product is absorbed into DSP tmp_108_reg_5695_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U691/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U694/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U721/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U724/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_112_reg_5888_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln56_12_reg_5760_reg is absorbed into DSP tmp_112_reg_5888_reg.
DSP Report: register tmp_112_reg_5888_reg is absorbed into DSP tmp_112_reg_5888_reg.
DSP Report: operator mul_16s_16s_31_1_1_U670/tmp_product is absorbed into DSP tmp_112_reg_5888_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U701/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U705/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U728/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U731/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_116_reg_6073_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_116_reg_6073_reg is absorbed into DSP tmp_116_reg_6073_reg.
DSP Report: operator mul_16s_16s_31_1_1_U673/tmp_product is absorbed into DSP tmp_116_reg_6073_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U709/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U712/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U732/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U735/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP tmp_120_reg_6315_reg, operation Mode is: (A2*B)'.
DSP Report: register sext_ln56_22_reg_6201_reg is absorbed into DSP tmp_120_reg_6315_reg.
DSP Report: register tmp_120_reg_6315_reg is absorbed into DSP tmp_120_reg_6315_reg.
DSP Report: operator mul_16s_16s_31_1_1_U676/tmp_product is absorbed into DSP tmp_120_reg_6315_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U717/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U725/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U736/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U738/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv3__GB1/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3__GB1/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("srcnn_conv3__GB1/weight_buffer_0_U/ram_reg") is too shallow (depth = 800) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "srcnn_conv3__GB1/weight_buffer_0_U/ram_reg"
INFO: [Synth 8-7124] RAM ("srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7124] RAM ("srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "srcnn_conv3__GB1/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\srcnn_urem_9ns_9ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\srcnn_urem_9ns_9ns_9_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/\zext_ln56_24_reg_5229_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_CLEARW_fu_298/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_CLEARW3_fu_317/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln132_reg_612_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln139_reg_628_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_4_fu_262/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_6_fu_286/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_227/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_CLEARW2_fu_308/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_RELU1_fu_275/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_RELU_fu_250/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_227/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_RELU_fu_250/sext_ln119_1_cast_reg_225_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv3_Pipeline_RELU1_fu_275/sext_ln119_1_cast_reg_225_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_conv3_Pipeline_RELU1_fu_275/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_263_reg_238_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/\zext_ln56_24_reg_5229_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv3_Pipeline_IN_ROW_COL_fu_236/\zext_ln56_31_reg_5301_reg[8] )
DSP Report: Generating DSP mul_7ns_18ns_24_1_1_U345/tmp_product, operation Mode is: (A:0x1fc02)*B.
DSP Report: operator mul_7ns_18ns_24_1_1_U345/tmp_product is absorbed into DSP mul_7ns_18ns_24_1_1_U345/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U432/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U433/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U434/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U435/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U436/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U437/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U438/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U439/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U440/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U441/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U442/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U443/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U444/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U445/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_16s_16s_31ns_31_4_1_U446/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_8ns_10ns_17_1_1_U416/tmp_product, operation Mode is: (A:0x112)*B.
DSP Report: operator mul_8ns_10ns_17_1_1_U416/tmp_product is absorbed into DSP mul_8ns_10ns_17_1_1_U416/tmp_product.
DSP Report: Generating DSP mul_5ns_18ns_22_1_1_U619/tmp_product, operation Mode is: (A:0x1fc02)*B.
DSP Report: operator mul_5ns_18ns_22_1_1_U619/tmp_product is absorbed into DSP mul_5ns_18ns_22_1_1_U619/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg"
RAM ("grp_conv2_fu_328/weight_buffer_U/ram_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "grp_conv2_fu_328/weight_buffer_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "grp_conv2_fu_328/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "grp_conv2_fu_328/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW_fu_718/i_7/\phi_mul1078_fu_114_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW5_fu_754/i_7/\phi_mul1083_fu_114_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW6_fu_789/i_7/\phi_mul1088_fu_114_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW5_fu_754/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW_fu_718/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/add_ln34_fu_1220_p2_inferred/\out_reg_336_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/add_ln34_fu_1220_p2_inferred/\out_reg_336_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW6_fu_789/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW_fu_718/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW5_fu_754/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_BW6_fu_789/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv2_fu_328/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_463/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design srcnn__GCB2 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn__GCB2 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design srcnn__GCB2 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design srcnn__GCB2 has port s_axi_control_RRESP[0] driven by constant 0
INFO: [Synth 8-5784] Optimized 18 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 18 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "weights_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "bundle_1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_weights_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_weights_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_weights_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_weights_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_biases_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_biases_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module srcnn_biases_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module srcnn_biases_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:21 ; elapsed = 00:03:47 . Memory (MB): peak = 3085.883 ; gain = 1604.055
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 293, Available = 288. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|srcnn_conv1__GB0 | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GB0 | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GB0 | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GB0 | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg                      | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 6      | 3,2,1,1         | 
|srcnn_conv1__GB0 | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg                      | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 6      | 3,2,1,1         | 
|srcnn_conv1__GB0 | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg                      | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 6      | 3,2,1,1         | 
|srcnn_conv3__GB1 | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg                       | 640 x 16(READ_FIRST)   | W | R | 640 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|srcnn_conv3__GB1 | conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg             | 640 x 16(READ_FIRST)   | W | R | 640 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|srcnn_conv3__GB1 | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg                       | 36 K x 16(READ_FIRST)  | W | R | 36 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 20     | 4,4,2,5,3,2     | 
|srcnn_conv3__GB1 | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg                       | 36 K x 16(READ_FIRST)  | W | R | 36 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 20     | 4,4,2,5,3,2     | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg             | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328 | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg    | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst             | bundle_2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg                                      | 511 x 18(WRITE_FIRST)  |   | R | 511 x 18(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|inst             | bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|weights_m_axi_U  | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|bundle_1_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                       | 511 x 18(WRITE_FIRST)  |   | R | 511 x 18(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|bundle_1_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|biases_m_axi_U   | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+
|Module Name               | RTL Object                                                                | Inference | Size (Depth x Width) | Primitives                                  | 
+--------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+
|inst                      | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg | Implied   | 512 x 16             | RAM16X1D x 16 RAM64X1D x 16 RAM256X1D x 16  | 
|inst                      | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg   | Implied   | 512 x 16             | RAM16X1D x 16 RAM64X1D x 16 RAM256X1D x 16  | 
|inst                      | weight_buffer_0_U/ram_reg                                                 | Implied   | 1 K x 16             | RAM32X1D x 16 RAM256X1D x 48                | 
|inst/i_4/grp_conv2_fu_328 | weight_buffer_U/ram_reg                                                   | Implied   | 256 x 16             | RAM256X1S x 16                              | 
|inst/i_4/grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U/ram_reg  | Implied   | 256 x 16             | RAM16X1S x 16 RAM64X1S x 16 RAM128X1S x 16  | 
+--------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srcnn_mul_6ns_18ns_23_1_1                    | (A:0x1fc02)*B              | 18     | 7      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_9ns_14_1_1                     | (A:0xa2)*B                 | 7      | 9      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn                                        | A*(B:0x58)                 | 11     | 8      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (A:0x156)*B2               | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+((A:0x58)*B)')'         | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+((A:0x58)*B)')'         | 6      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+((A:0x58)*B)')'         | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+((A:0x58)*B)')'         | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 6      | 8      | 11     | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+((A:0x58)*B)'            | 5      | 8      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+((D+A2)*(B:0x55)')')'   | 5      | 14     | 8      | 9      | 14     | 1    | 1    | 0    | 0    | 1     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A2*B                       | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B2)')'             | 17     | 17     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A2*B                       | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B2)')'             | 17     | 17     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A2*B                       | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B2)')'             | 17     | 17     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A2*B                       | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B2)')'             | 17     | 17     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A2*B                       | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B2)')'             | 17     | 17     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B2)')'             | 17     | 17     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B2)')'             | 17     | 17     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B2)')'             | 17     | 17     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B2)')'             | 17     | 17     | 33     | -      | 33     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B                      | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B                      | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B                      | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B                      | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B                      | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B                      | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B                      | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B                      | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B                      | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B2                     | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B2                     | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B2                     | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B2                     | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B2                     | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B2                     | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B2                     | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B2                     | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B2                     | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 32     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'            | 17     | 17     | 33     | -      | 33     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 33     | -      | 33     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3  | (((D:0x4)+A2)*(B:0x2ab)')' | 9      | 18     | -      | 4      | 29     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|srcnn_mul_9ns_11ns_19_1_1                    | (A:0x2ab)*B                | 10     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3  | (((D:0x4)+A2)*(B:0x2ab)')' | 9      | 18     | -      | 4      | 29     | 1    | 1    | -    | 0    | 1     | 1    | 1    | 
|srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4  | (C+(A2*(B:0x58)')')'       | 11     | 11     | 9      | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_mul_9ns_11ns_19_1_1                    | (A:0x2ab)*B                | 10     | 11     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1__GB0                             | ((D'+A)*(B:0x55))'         | 5      | 8      | -      | 9      | 18     | 0    | 0    | -    | 1    | 0     | 1    | 0    | 
|srcnn_conv1__GB0                             | ((D'+A2)*(B:0x55))'        | 6      | 8      | -      | 9      | 18     | 1    | 0    | -    | 1    | 0     | 1    | 0    | 
|srcnn_conv1__GB0                             | ((D'+A2)*(B:0x55))'        | 6      | 8      | -      | 9      | 18     | 1    | 0    | -    | 1    | 0     | 1    | 0    | 
|srcnn_conv1__GB0                             | ((D'+A)*(B:0x55))'         | 5      | 8      | -      | 9      | 18     | 0    | 0    | -    | 1    | 1     | 1    | 0    | 
|srcnn_mul_6ns_18ns_23_1_1                    | (A:0x1fc02)*B              | 18     | 7      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | ((A:0x3f1)*B)'             | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5 | (C+(A2*B2)')'              | 17     | 17     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | ((A:0x3f1)*B)'             | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | ((A:0x3f1)*B)'             | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | ((A:0x3f1)*B2)'            | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B2                       | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5 | (C+(A2*B2)')'              | 17     | 17     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B2                       | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5 | (C+(A2*B2)')'              | 17     | 17     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5 | (C+(A2*B2)')'              | 17     | 17     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B2)')'             | 17     | 17     | 31     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B2)')'             | 17     | 17     | 31     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B2                       | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B2                       | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B2)')'              | 17     | 17     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B2)')'              | 17     | 17     | 31     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B2)')'             | 17     | 17     | 31     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B2)')'             | 17     | 17     | 31     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B2                       | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B2)'                   | 16     | 16     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | ((A:0x3f1)*B2)'            | 10     | 11     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B2)'                   | 16     | 16     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A*B)'                     | 16     | 16     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'            | 17     | 17     | 31     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A2*B)'                    | 16     | 16     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A2*B'')')'            | 17     | 17     | 31     | -      | 31     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A2*B'')')'             | 17     | 17     | 31     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|srcnn_mul_7ns_18ns_24_1_1                    | (A:0x1fc02)*B              | 18     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5 | (C'+(A2*B2)')'             | 17     | 17     | 31     | -      | 31     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'           | 17     | 17     | 31     | -      | 31     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|srcnn_mul_8ns_10ns_17_1_1                    | (A:0x112)*B                | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_5ns_18ns_22_1_1                    | (A:0x1fc02)*B              | 18     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:42 ; elapsed = 00:04:09 . Memory (MB): peak = 3085.883 ; gain = 1604.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/i_6/weights_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "inst/i_6/weights_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg"
INFO: [Synth 8-5556] The block RAM "inst/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "inst/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "inst/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "inst/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 4 for RAM "inst/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg"
INFO: [Synth 8-5556] The block RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 2 because memory depth for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 4 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:13 ; elapsed = 00:05:41 . Memory (MB): peak = 3281.246 ; gain = 1799.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name              | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|srcnn_conv1__GB0         | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GB0         | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|srcnn_conv1__GB0         | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg                      | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|inst                     | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg                      | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 6      | 3,2,1,1         | 
|inst                     | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg                      | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 6      | 3,2,1,1         | 
|inst                     | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg                      | 9 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 6      | 3,2,1,1         | 
|srcnn_conv3__GB1         | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg                       | 640 x 16(READ_FIRST)   | W | R | 640 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|srcnn_conv3__GB1         | conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg             | 640 x 16(READ_FIRST)   | W | R | 640 x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 1               | 
|inst                     | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg                       | 36 K x 16(READ_FIRST)  | W | R | 36 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 20     | 4,4,2,5,3,2     | 
|inst                     | conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg                       | 36 K x 16(READ_FIRST)  | W | R | 36 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 20     | 4,4,2,5,3,2     | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg  | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U/ram_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
|grp_conv2_fu_328         | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U/ram_reg             | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U/ram_reg                       | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U/ram_reg  | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|grp_conv2_fu_328         | p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U/ram_reg    | 204 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 1               | 
|inst                     | bundle_2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg                                      | 511 x 18(WRITE_FIRST)  |   | R | 511 x 18(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|inst                     | bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg                                       | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|inst/i_6/weights_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|bundle_1_m_axi_U         | store_unit/buff_wdata/U_fifo_mem/mem_reg                                                       | 511 x 18(WRITE_FIRST)  |   | R | 511 x 18(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|bundle_1_m_axi_U         | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|biases_m_axi_U           | load_unit/buff_rdata/U_fifo_mem/mem_reg                                                        | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+--------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+
|Module Name               | RTL Object                                                                | Inference | Size (Depth x Width) | Primitives                                  | 
+--------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+
|inst                      | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U/ram_reg | Implied   | 512 x 16             | RAM16X1D x 16 RAM64X1D x 16 RAM256X1D x 16  | 
|inst                      | conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/ram_reg   | Implied   | 512 x 16             | RAM16X1D x 16 RAM64X1D x 16 RAM256X1D x 16  | 
|inst                      | weight_buffer_0_U/ram_reg                                                 | Implied   | 1 K x 16             | RAM32X1D x 16 RAM256X1D x 48                | 
|inst/i_4/grp_conv2_fu_328 | weight_buffer_U/ram_reg                                                   | Implied   | 256 x 16             | RAM256X1S x 16                              | 
|inst/i_4/grp_conv2_fu_328 | conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U/ram_reg  | Implied   | 256 x 16             | RAM16X1S x 16 RAM64X1S x 16 RAM128X1S x 16  | 
+--------------------------+---------------------------------------------------------------------------+-----------+----------------------+---------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_5/bundle_2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv1_fu_292i_0/grp_conv1_fu_292/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_conv3_fu_436i_3/grp_conv3_fu_436/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U/ram_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_4/grp_conv2_fu_328/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:09 ; elapsed = 00:07:03 . Memory (MB): peak = 3288.988 ; gain = 1807.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:41 ; elapsed = 00:07:36 . Memory (MB): peak = 3307.707 ; gain = 1825.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:41 ; elapsed = 00:07:36 . Memory (MB): peak = 3307.707 ; gain = 1825.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:03 ; elapsed = 00:07:58 . Memory (MB): peak = 3307.707 ; gain = 1825.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:04 ; elapsed = 00:07:59 . Memory (MB): peak = 3307.707 ; gain = 1825.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:06 ; elapsed = 00:08:01 . Memory (MB): peak = 3307.707 ; gain = 1825.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:07 ; elapsed = 00:08:02 . Memory (MB): peak = 3307.707 ; gain = 1825.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|srcnn       | grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8] | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|srcnn       | grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U654/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|srcnn       | grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[6].dividend_tmp_reg[7][8] | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|srcnn       | grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/urem_9ns_9ns_9_13_1_U659/srcnn_urem_9ns_9ns_9_13_1_divider_u/loop[7].dividend_tmp_reg[8][8] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name     | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14]  | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]  | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]  | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__16    | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
|dsrl__24    | mem_reg[14]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__25    | mem_reg[3]   | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__26    | mem_reg[14]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__27    | mem_reg[3]   | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__28    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__29    | mem_reg[14]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__30    | mem_reg[14]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__31    | mem_reg[254] | 37     | 37         | 0      | 296     | 148    | 74     | 0      | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|srcnn_conv1__GB0                             | (D'+A*B)'         | 4      | 7      | -      | 8      | 14     | 0    | 0    | -    | 0    | 0     | 1    | 0    | 
|srcnn_conv1__GB0                             | (D'+A'*B)'        | 5      | 7      | -      | 8      | 14     | 1    | 0    | -    | 0    | 0     | 0    | 1    | 
|srcnn_conv1__GB0                             | (D'+A'*B)'        | 5      | 7      | -      | 8      | 14     | 1    | 0    | -    | 0    | 0     | 0    | 1    | 
|srcnn_conv1__GB0                             | ((D'+A)'*B)'      | 4      | 7      | -      | 8      | 14     | 0    | 0    | -    | 0    | 1     | 1    | 0    | 
|srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3  | (((D+A')'*B)')'   | 8      | 10     | -      | 3      | 19     | 1    | 0    | -    | 0    | 1     | 1    | 1    | 
|srcnn_am_addmul_8ns_3ns_10ns_19_4_1_DSP48_3  | (((D+A')'*B)')'   | 8      | 10     | -      | 3      | 19     | 1    | 0    | -    | 0    | 1     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A*B)')'       | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A*B)')'       | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A*B)')'       | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A*B)')'       | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A*B)')'       | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+(A*B)'          | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+A*B)'          | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+A*B)'          | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+(A*B)'          | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A*B)')'       | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A*B)')'       | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A*B)')'       | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A*B)')'       | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A*B)')'      | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+(A*B)'          | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+(A*B)'          | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+(A*B)'          | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C'+(A*B)'         | 5      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | C+(A*B)'          | 4      | 7      | 7      | -      | 11     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+((D+A')'*B)')' | 4      | 7      | 7      | 8      | 14     | 1    | 0    | 0    | 0    | 1     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B')')'    | 30     | 18     | 48     | -      | 33     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B')')'    | 30     | 18     | 48     | -      | 33     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B')')'    | 30     | 18     | 48     | -      | 33     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B')')'    | 30     | 18     | 48     | -      | 33     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B')')'    | 30     | 18     | 48     | -      | 33     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B')')'    | 30     | 18     | 48     | -      | 33     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B')')'    | 30     | 18     | 48     | -      | 33     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B')')'    | 30     | 18     | 48     | -      | 33     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B')')'    | 30     | 18     | 48     | -      | 33     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | (C+(A''*B'')')'   | 30     | 18     | 48     | -      | 33     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A'*B              | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B             | 30     | 18     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B             | 30     | 18     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A'*B              | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B             | 30     | 18     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B             | 30     | 18     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A'*B              | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B             | 30     | 18     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B             | 30     | 18     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A'*B              | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B             | 30     | 18     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B             | 30     | 18     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A'*B              | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B             | 30     | 18     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B'            | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B'            | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B'            | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B'            | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B'            | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B'            | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B'            | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B'            | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A''*B'            | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|srcnn_conv1_Pipeline_OUT_ROW_COL             | A'*B              | 8      | 9      | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mac_muladd_11s_7ns_8ns_11_4_1_DSP48_4  | (C+(A''*B)')'     | 30     | 7      | 8      | -      | 11     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|srcnn                                        | A*B               | 30     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_18ns_23_1_1                    | A*B               | 17     | 6      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_9ns_14_1_1                     | A*B               | 6      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_9ns_11ns_19_1_1                    | A*B               | 9      | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_9ns_11ns_19_1_1                    | A*B               | 9      | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5 | (C'+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv2_Pipeline_OUT_ROW_COL             | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_mul_8ns_10ns_17_1_1                    | A*B               | 8      | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_7ns_18ns_24_1_1                    | A*B               | 17     | 7      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_5ns_18ns_22_1_1                    | A*B               | 17     | 5      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'          | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A*B)'            | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A*B)'            | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A*B)'            | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B)'           | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'          | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'          | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'          | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'          | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B'')'         | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B)'           | 9      | 10     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B'')'         | 30     | 18     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'          | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A*B')'           | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (A'*B')'          | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5 | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5 | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5 | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_5 | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A''*B'')')'  | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C'+(A'*B'')')'   | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A''*B'')')'   | 30     | 18     | 31     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | (C+(A'*B'')')'    | 30     | 18     | 31     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B''             | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B''             | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B''             | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B''             | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_conv3_Pipeline_IN_ROW_COL              | A*B''             | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|srcnn_mul_6ns_18ns_23_1_1                    | A*B               | 17     | 6      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   653|
|2     |DSP_ALU         |   388|
|4     |DSP_A_B_DATA    |   388|
|13    |DSP_C_DATA      |   388|
|15    |DSP_MULTIPLIER  |   388|
|17    |DSP_M_DATA      |   388|
|19    |DSP_OUTPUT      |   388|
|21    |DSP_PREADD      |   388|
|22    |DSP_PREADD_DATA |   388|
|26    |LUT1            |   524|
|27    |LUT2            |  2520|
|28    |LUT3            |  4375|
|29    |LUT4            |  3126|
|30    |LUT5            |  2901|
|31    |LUT6            |  9097|
|32    |MUXF7           |   490|
|33    |MUXF8           |   196|
|34    |RAM128X1S       |    16|
|35    |RAM16X1D        |    32|
|36    |RAM16X1S        |    16|
|37    |RAM256X1D       |    80|
|38    |RAM256X1S       |    16|
|39    |RAM32X1D        |    16|
|40    |RAM64X1D        |    32|
|41    |RAM64X1S        |    16|
|42    |RAMB18E2        |    22|
|47    |RAMB36E2        |   133|
|71    |SRL16E          |   827|
|72    |SRLC32E         |   592|
|73    |FDRE            | 16752|
|74    |FDSE            |    33|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:07 ; elapsed = 00:08:02 . Memory (MB): peak = 3307.707 ; gain = 1825.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 349 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:34 ; elapsed = 00:07:12 . Memory (MB): peak = 3307.707 ; gain = 1138.410
Synthesis Optimization Complete : Time (s): cpu = 00:07:07 ; elapsed = 00:08:07 . Memory (MB): peak = 3307.707 ; gain = 1825.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3320.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1951 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3424.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 612 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 388 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 80 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

Synth Design complete | Checksum: 1630b9b1
INFO: [Common 17-83] Releasing license: Synthesis
900 Infos, 230 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:42 ; elapsed = 00:08:45 . Memory (MB): peak = 3424.281 ; gain = 2918.168
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.281 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.281 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_srcnn_0_0, cache-ID = 403d5646079b4229
INFO: [Coretcl 2-1174] Renamed 864 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/design_1_srcnn_0_0_synth_1/design_1_srcnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.281 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_srcnn_0_0_utilization_synth.rpt -pb design_1_srcnn_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 20:33:07 2023...
