Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Programing/ComputerOrganization/P6/P6_lwer/mips_txt_isim_beh.exe -prj D:/Programing/ComputerOrganization/P6/P6_lwer/mips_txt_beh.prj work.mips_txt work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/W_REG.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/NPC.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/M_REG.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/MDU.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/IFU.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/GRF.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/E_REG.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/EXT.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/D_REG.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/Controller.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/CMP.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/ALU.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/mips.v" into library work
Analyzing Verilog file "D:/Programing/ComputerOrganization/P6/P6_lwer/mips_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/Programing/ComputerOrganization/P6/P6_lwer/mips.v" Line 203: Port shamt is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/ComputerOrganization/P6/P6_lwer/mips.v" Line 234: Port slt is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/ComputerOrganization/P6/P6_lwer/mips.v" Line 308: Port Imm16 is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/ComputerOrganization/P6/P6_lwer/mips.v" Line 375: Port shamt is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Programing/ComputerOrganization/P6/P6_lwer/mips.v" Line 417: Port shamt is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 160796 KB
Fuse CPU Usage: 186 ms
Compiling module IFU
Compiling module D_REG
Compiling module Controller
Compiling module CMP
Compiling module NPC
Compiling module GRF
Compiling module EXT
Compiling module E_REG
Compiling module MDU
Compiling module ALU
Compiling module M_REG
Compiling module W_REG
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 15 Verilog Units
Built simulation executable D:/Programing/ComputerOrganization/P6/P6_lwer/mips_txt_isim_beh.exe
Fuse Memory Usage: 171860 KB
Fuse CPU Usage: 406 ms
