$comment
	File created using the following command:
		vcd file gA6_lab2.msim.vcd -direction
$end
$date
	Thu Oct 19 17:52:53 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module gA6_lab2_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 4 " code [3:0] $end
$var reg 1 # mode $end
$var reg 6 $ N [5:0] $end
$var reg 32 % seed [31:0] $end
$var wire 1 & P_EN [51] $end
$var wire 1 ' P_EN [50] $end
$var wire 1 ( P_EN [49] $end
$var wire 1 ) P_EN [48] $end
$var wire 1 * P_EN [47] $end
$var wire 1 + P_EN [46] $end
$var wire 1 , P_EN [45] $end
$var wire 1 - P_EN [44] $end
$var wire 1 . P_EN [43] $end
$var wire 1 / P_EN [42] $end
$var wire 1 0 P_EN [41] $end
$var wire 1 1 P_EN [40] $end
$var wire 1 2 P_EN [39] $end
$var wire 1 3 P_EN [38] $end
$var wire 1 4 P_EN [37] $end
$var wire 1 5 P_EN [36] $end
$var wire 1 6 P_EN [35] $end
$var wire 1 7 P_EN [34] $end
$var wire 1 8 P_EN [33] $end
$var wire 1 9 P_EN [32] $end
$var wire 1 : P_EN [31] $end
$var wire 1 ; P_EN [30] $end
$var wire 1 < P_EN [29] $end
$var wire 1 = P_EN [28] $end
$var wire 1 > P_EN [27] $end
$var wire 1 ? P_EN [26] $end
$var wire 1 @ P_EN [25] $end
$var wire 1 A P_EN [24] $end
$var wire 1 B P_EN [23] $end
$var wire 1 C P_EN [22] $end
$var wire 1 D P_EN [21] $end
$var wire 1 E P_EN [20] $end
$var wire 1 F P_EN [19] $end
$var wire 1 G P_EN [18] $end
$var wire 1 H P_EN [17] $end
$var wire 1 I P_EN [16] $end
$var wire 1 J P_EN [15] $end
$var wire 1 K P_EN [14] $end
$var wire 1 L P_EN [13] $end
$var wire 1 M P_EN [12] $end
$var wire 1 N P_EN [11] $end
$var wire 1 O P_EN [10] $end
$var wire 1 P P_EN [9] $end
$var wire 1 Q P_EN [8] $end
$var wire 1 R P_EN [7] $end
$var wire 1 S P_EN [6] $end
$var wire 1 T P_EN [5] $end
$var wire 1 U P_EN [4] $end
$var wire 1 V P_EN [3] $end
$var wire 1 W P_EN [2] $end
$var wire 1 X P_EN [1] $end
$var wire 1 Y P_EN [0] $end
$var wire 1 Z rand [31] $end
$var wire 1 [ rand [30] $end
$var wire 1 \ rand [29] $end
$var wire 1 ] rand [28] $end
$var wire 1 ^ rand [27] $end
$var wire 1 _ rand [26] $end
$var wire 1 ` rand [25] $end
$var wire 1 a rand [24] $end
$var wire 1 b rand [23] $end
$var wire 1 c rand [22] $end
$var wire 1 d rand [21] $end
$var wire 1 e rand [20] $end
$var wire 1 f rand [19] $end
$var wire 1 g rand [18] $end
$var wire 1 h rand [17] $end
$var wire 1 i rand [16] $end
$var wire 1 j rand [15] $end
$var wire 1 k rand [14] $end
$var wire 1 l rand [13] $end
$var wire 1 m rand [12] $end
$var wire 1 n rand [11] $end
$var wire 1 o rand [10] $end
$var wire 1 p rand [9] $end
$var wire 1 q rand [8] $end
$var wire 1 r rand [7] $end
$var wire 1 s rand [6] $end
$var wire 1 t rand [5] $end
$var wire 1 u rand [4] $end
$var wire 1 v rand [3] $end
$var wire 1 w rand [2] $end
$var wire 1 x rand [1] $end
$var wire 1 y rand [0] $end
$var wire 1 z segments_out [6] $end
$var wire 1 { segments_out [5] $end
$var wire 1 | segments_out [4] $end
$var wire 1 } segments_out [3] $end
$var wire 1 ~ segments_out [2] $end
$var wire 1 !! segments_out [1] $end
$var wire 1 "! segments_out [0] $end
$var wire 1 #! sampler $end
$scope module i1 $end
$var wire 1 $! gnd $end
$var wire 1 %! vcc $end
$var wire 1 &! unknown $end
$var tri1 1 '! devclrn $end
$var tri1 1 (! devpor $end
$var tri1 1 )! devoe $end
$var wire 1 *! clk~combout $end
$var wire 1 +! clk~clkctrl_outclk $end
$var wire 1 ,! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~1 $end
$var wire 1 -! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~3 $end
$var wire 1 .! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~5 $end
$var wire 1 /! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~7 $end
$var wire 1 0! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~9 $end
$var wire 1 1! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~11 $end
$var wire 1 2! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~13 $end
$var wire 1 3! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~15 $end
$var wire 1 4! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~17 $end
$var wire 1 5! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~19 $end
$var wire 1 6! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~21 $end
$var wire 1 7! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~23 $end
$var wire 1 8! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~25 $end
$var wire 1 9! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~26_combout $end
$var wire 1 :! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~24_combout $end
$var wire 1 ;! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~22_combout $end
$var wire 1 <! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~20_combout $end
$var wire 1 =! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~18_combout $end
$var wire 1 >! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~14_combout $end
$var wire 1 ?! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~12_combout $end
$var wire 1 @! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~10_combout $end
$var wire 1 A! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~8_combout $end
$var wire 1 B! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~0_combout $end
$var wire 1 C! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~1 $end
$var wire 1 D! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~3 $end
$var wire 1 E! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~5 $end
$var wire 1 F! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~7 $end
$var wire 1 G! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~9 $end
$var wire 1 H! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~11 $end
$var wire 1 I! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~13 $end
$var wire 1 J! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~15 $end
$var wire 1 K! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~17 $end
$var wire 1 L! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~19 $end
$var wire 1 M! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~21 $end
$var wire 1 N! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~23 $end
$var wire 1 O! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~25 $end
$var wire 1 P! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~27 $end
$var wire 1 Q! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~29 $end
$var wire 1 R! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~31 $end
$var wire 1 S! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~33 $end
$var wire 1 T! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~35 $end
$var wire 1 U! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~37 $end
$var wire 1 V! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~39 $end
$var wire 1 W! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~41 $end
$var wire 1 X! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~43 $end
$var wire 1 Y! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~45 $end
$var wire 1 Z! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~47 $end
$var wire 1 [! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~49 $end
$var wire 1 \! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~51 $end
$var wire 1 ]! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~53 $end
$var wire 1 ^! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~55 $end
$var wire 1 _! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~56_combout $end
$var wire 1 `! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~54_combout $end
$var wire 1 a! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~52_combout $end
$var wire 1 b! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~50_combout $end
$var wire 1 c! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~48_combout $end
$var wire 1 d! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~16_combout $end
$var wire 1 e! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~46_combout $end
$var wire 1 f! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~44_combout $end
$var wire 1 g! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~42_combout $end
$var wire 1 h! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~40_combout $end
$var wire 1 i! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~38_combout $end
$var wire 1 j! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~6_combout $end
$var wire 1 k! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~36_combout $end
$var wire 1 l! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~4_combout $end
$var wire 1 m! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~34_combout $end
$var wire 1 n! inst|first_adder|LPM_ADD_SUB_component|auto_generated|op_1~2_combout $end
$var wire 1 o! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~32_combout $end
$var wire 1 p! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~30_combout $end
$var wire 1 q! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~28_combout $end
$var wire 1 r! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~26_combout $end
$var wire 1 s! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~24_combout $end
$var wire 1 t! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~22_combout $end
$var wire 1 u! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~20_combout $end
$var wire 1 v! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~18_combout $end
$var wire 1 w! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~16_combout $end
$var wire 1 x! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~14_combout $end
$var wire 1 y! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~12_combout $end
$var wire 1 z! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~10_combout $end
$var wire 1 {! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~8_combout $end
$var wire 1 |! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~6_combout $end
$var wire 1 }! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~4_combout $end
$var wire 1 ~! inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~2_combout $end
$var wire 1 !" inst|second_adder|LPM_ADD_SUB_component|auto_generated|op_1~0_combout $end
$var wire 1 "" mode~combout $end
$var wire 1 #" inst2|Mux0~1_combout $end
$var wire 1 $" inst2|Mux0~0_combout $end
$var wire 1 %" inst2|Mux0~2_combout $end
$var wire 1 &" inst2|Mux1~1_combout $end
$var wire 1 '" inst2|Mux1~0_combout $end
$var wire 1 (" inst2|Mux1~2_combout $end
$var wire 1 )" inst2|Mux2~0_combout $end
$var wire 1 *" inst2|Mux2~1_combout $end
$var wire 1 +" inst2|Mux3~1_combout $end
$var wire 1 ," inst2|Mux3~0_combout $end
$var wire 1 -" inst2|Mux3~2_combout $end
$var wire 1 ." inst2|Mux4~0_combout $end
$var wire 1 /" inst2|Mux4~1_combout $end
$var wire 1 0" inst2|Mux5~0_combout $end
$var wire 1 1" inst2|Mux5~1_combout $end
$var wire 1 2" inst2|Mux6~0_combout $end
$var wire 1 3" inst2|Mux6~1_combout $end
$var wire 1 4" seed~combout [31] $end
$var wire 1 5" seed~combout [30] $end
$var wire 1 6" seed~combout [29] $end
$var wire 1 7" seed~combout [28] $end
$var wire 1 8" seed~combout [27] $end
$var wire 1 9" seed~combout [26] $end
$var wire 1 :" seed~combout [25] $end
$var wire 1 ;" seed~combout [24] $end
$var wire 1 <" seed~combout [23] $end
$var wire 1 =" seed~combout [22] $end
$var wire 1 >" seed~combout [21] $end
$var wire 1 ?" seed~combout [20] $end
$var wire 1 @" seed~combout [19] $end
$var wire 1 A" seed~combout [18] $end
$var wire 1 B" seed~combout [17] $end
$var wire 1 C" seed~combout [16] $end
$var wire 1 D" seed~combout [15] $end
$var wire 1 E" seed~combout [14] $end
$var wire 1 F" seed~combout [13] $end
$var wire 1 G" seed~combout [12] $end
$var wire 1 H" seed~combout [11] $end
$var wire 1 I" seed~combout [10] $end
$var wire 1 J" seed~combout [9] $end
$var wire 1 K" seed~combout [8] $end
$var wire 1 L" seed~combout [7] $end
$var wire 1 M" seed~combout [6] $end
$var wire 1 N" seed~combout [5] $end
$var wire 1 O" seed~combout [4] $end
$var wire 1 P" seed~combout [3] $end
$var wire 1 Q" seed~combout [2] $end
$var wire 1 R" seed~combout [1] $end
$var wire 1 S" seed~combout [0] $end
$var wire 1 T" code~combout [3] $end
$var wire 1 U" code~combout [2] $end
$var wire 1 V" code~combout [1] $end
$var wire 1 W" code~combout [0] $end
$var wire 1 X" N~combout [5] $end
$var wire 1 Y" N~combout [4] $end
$var wire 1 Z" N~combout [3] $end
$var wire 1 [" N~combout [2] $end
$var wire 1 \" N~combout [1] $end
$var wire 1 ]" N~combout [0] $end
$var wire 1 ^" inst1|lookup_table|srom|rom_block|auto_generated|q_a [51] $end
$var wire 1 _" inst1|lookup_table|srom|rom_block|auto_generated|q_a [50] $end
$var wire 1 `" inst1|lookup_table|srom|rom_block|auto_generated|q_a [49] $end
$var wire 1 a" inst1|lookup_table|srom|rom_block|auto_generated|q_a [48] $end
$var wire 1 b" inst1|lookup_table|srom|rom_block|auto_generated|q_a [47] $end
$var wire 1 c" inst1|lookup_table|srom|rom_block|auto_generated|q_a [46] $end
$var wire 1 d" inst1|lookup_table|srom|rom_block|auto_generated|q_a [45] $end
$var wire 1 e" inst1|lookup_table|srom|rom_block|auto_generated|q_a [44] $end
$var wire 1 f" inst1|lookup_table|srom|rom_block|auto_generated|q_a [43] $end
$var wire 1 g" inst1|lookup_table|srom|rom_block|auto_generated|q_a [42] $end
$var wire 1 h" inst1|lookup_table|srom|rom_block|auto_generated|q_a [41] $end
$var wire 1 i" inst1|lookup_table|srom|rom_block|auto_generated|q_a [40] $end
$var wire 1 j" inst1|lookup_table|srom|rom_block|auto_generated|q_a [39] $end
$var wire 1 k" inst1|lookup_table|srom|rom_block|auto_generated|q_a [38] $end
$var wire 1 l" inst1|lookup_table|srom|rom_block|auto_generated|q_a [37] $end
$var wire 1 m" inst1|lookup_table|srom|rom_block|auto_generated|q_a [36] $end
$var wire 1 n" inst1|lookup_table|srom|rom_block|auto_generated|q_a [35] $end
$var wire 1 o" inst1|lookup_table|srom|rom_block|auto_generated|q_a [34] $end
$var wire 1 p" inst1|lookup_table|srom|rom_block|auto_generated|q_a [33] $end
$var wire 1 q" inst1|lookup_table|srom|rom_block|auto_generated|q_a [32] $end
$var wire 1 r" inst1|lookup_table|srom|rom_block|auto_generated|q_a [31] $end
$var wire 1 s" inst1|lookup_table|srom|rom_block|auto_generated|q_a [30] $end
$var wire 1 t" inst1|lookup_table|srom|rom_block|auto_generated|q_a [29] $end
$var wire 1 u" inst1|lookup_table|srom|rom_block|auto_generated|q_a [28] $end
$var wire 1 v" inst1|lookup_table|srom|rom_block|auto_generated|q_a [27] $end
$var wire 1 w" inst1|lookup_table|srom|rom_block|auto_generated|q_a [26] $end
$var wire 1 x" inst1|lookup_table|srom|rom_block|auto_generated|q_a [25] $end
$var wire 1 y" inst1|lookup_table|srom|rom_block|auto_generated|q_a [24] $end
$var wire 1 z" inst1|lookup_table|srom|rom_block|auto_generated|q_a [23] $end
$var wire 1 {" inst1|lookup_table|srom|rom_block|auto_generated|q_a [22] $end
$var wire 1 |" inst1|lookup_table|srom|rom_block|auto_generated|q_a [21] $end
$var wire 1 }" inst1|lookup_table|srom|rom_block|auto_generated|q_a [20] $end
$var wire 1 ~" inst1|lookup_table|srom|rom_block|auto_generated|q_a [19] $end
$var wire 1 !# inst1|lookup_table|srom|rom_block|auto_generated|q_a [18] $end
$var wire 1 "# inst1|lookup_table|srom|rom_block|auto_generated|q_a [17] $end
$var wire 1 ## inst1|lookup_table|srom|rom_block|auto_generated|q_a [16] $end
$var wire 1 $# inst1|lookup_table|srom|rom_block|auto_generated|q_a [15] $end
$var wire 1 %# inst1|lookup_table|srom|rom_block|auto_generated|q_a [14] $end
$var wire 1 &# inst1|lookup_table|srom|rom_block|auto_generated|q_a [13] $end
$var wire 1 '# inst1|lookup_table|srom|rom_block|auto_generated|q_a [12] $end
$var wire 1 (# inst1|lookup_table|srom|rom_block|auto_generated|q_a [11] $end
$var wire 1 )# inst1|lookup_table|srom|rom_block|auto_generated|q_a [10] $end
$var wire 1 *# inst1|lookup_table|srom|rom_block|auto_generated|q_a [9] $end
$var wire 1 +# inst1|lookup_table|srom|rom_block|auto_generated|q_a [8] $end
$var wire 1 ,# inst1|lookup_table|srom|rom_block|auto_generated|q_a [7] $end
$var wire 1 -# inst1|lookup_table|srom|rom_block|auto_generated|q_a [6] $end
$var wire 1 .# inst1|lookup_table|srom|rom_block|auto_generated|q_a [5] $end
$var wire 1 /# inst1|lookup_table|srom|rom_block|auto_generated|q_a [4] $end
$var wire 1 0# inst1|lookup_table|srom|rom_block|auto_generated|q_a [3] $end
$var wire 1 1# inst1|lookup_table|srom|rom_block|auto_generated|q_a [2] $end
$var wire 1 2# inst1|lookup_table|srom|rom_block|auto_generated|q_a [1] $end
$var wire 1 3# inst1|lookup_table|srom|rom_block|auto_generated|q_a [0] $end
$var wire 1 4# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [35] $end
$var wire 1 5# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [34] $end
$var wire 1 6# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [33] $end
$var wire 1 7# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [32] $end
$var wire 1 8# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [31] $end
$var wire 1 9# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [30] $end
$var wire 1 :# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [29] $end
$var wire 1 ;# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [28] $end
$var wire 1 <# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [27] $end
$var wire 1 =# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [26] $end
$var wire 1 ># inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [25] $end
$var wire 1 ?# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [24] $end
$var wire 1 @# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [23] $end
$var wire 1 A# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [22] $end
$var wire 1 B# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [21] $end
$var wire 1 C# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [20] $end
$var wire 1 D# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [19] $end
$var wire 1 E# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [18] $end
$var wire 1 F# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [17] $end
$var wire 1 G# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [16] $end
$var wire 1 H# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [15] $end
$var wire 1 I# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [14] $end
$var wire 1 J# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [13] $end
$var wire 1 K# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [12] $end
$var wire 1 L# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [11] $end
$var wire 1 M# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [10] $end
$var wire 1 N# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [9] $end
$var wire 1 O# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [8] $end
$var wire 1 P# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [7] $end
$var wire 1 Q# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [6] $end
$var wire 1 R# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [5] $end
$var wire 1 S# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [4] $end
$var wire 1 T# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [3] $end
$var wire 1 U# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [2] $end
$var wire 1 V# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [1] $end
$var wire 1 W# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [0] $end
$var wire 1 X# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 Y# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 Z# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 [# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 \# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 ]# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 ^# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 _# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 `# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 a# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 b# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 c# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 d# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 e# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 f# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 g# inst1|lookup_table|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
bx "
x#
bx $
b1 %
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
1y
1x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
1i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
x"!
x!!
x~
x}
x|
x{
xz
x#!
0$!
1%!
x&!
1'!
1(!
1)!
x*!
x+!
0,!
1-!
0.!
1/!
00!
11!
02!
13!
04!
15!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
0C!
1D!
0E!
1F!
0G!
1H!
0I!
1J!
0K!
1L!
0M!
1N!
0O!
1P!
0Q!
1R!
0S!
1T!
0U!
1V!
0W!
1X!
0Y!
1Z!
0[!
1\!
0]!
1^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
1p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
x""
x#"
x$"
x%"
x&"
x'"
x("
x)"
x*"
x+"
x,"
x-"
x."
x/"
x0"
x1"
x2"
x3"
1S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
zC"
zB"
zA"
z@"
z?"
z>"
z="
z<"
z;"
z:"
z9"
z8"
z7"
z6"
z5"
z4"
xW"
xV"
xU"
xT"
x]"
x\"
x["
xZ"
xY"
xX"
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
$end
#10000
b11 %
b10 %
0S"
1R"
0#!
0B!
1~!
1n!
0y
0p!
1o!
1w
0i
1h
#20000
b11 %
1S"
1#!
1C!
0!"
1B!
1y
0D!
0~!
1p!
0x
1}!
0w
1i
1v
#30000
b111 %
b101 %
b100 %
0S"
0R"
1Q"
0#!
0C!
0B!
0n!
1E!
0}!
1l!
0y
1D!
1~!
0p!
0o!
1|!
1m!
0v
0E!
1}!
1w
0i
0h
1u
1g
0|!
1v
0u
#40000
b101 %
1S"
1#!
1!"
1B!
1y
1p!
1x
1i
#50000
