============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 14:25:12 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.285282s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (83.9%)

RUN-1004 : used memory is 264 MB, reserved memory is 240 MB, peak memory is 269 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93772020973568"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4247722655744"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93772020973568"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83163451752448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 52 trigger nets, 52 data nets.
KIT-1004 : Chipwatcher code = 0011110100010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=52,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01111000,32'sb01111110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=154) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=154) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=52,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01111000,32'sb01111110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=52,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01111000,32'sb01111110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=52,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01111000,32'sb01111110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=154)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=154)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=52,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01111000,32'sb01111110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=52,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01111000,32'sb01111110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 12740/29 useful/useless nets, 10633/18 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 12361/8 useful/useless nets, 11130/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 12345/16 useful/useless nets, 11118/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 494 better
SYN-1014 : Optimize round 2
SYN-1032 : 11971/45 useful/useless nets, 10744/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 48 instances.
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 12519/2 useful/useless nets, 11297/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 51120, tnet num: 12519, tinst num: 11296, tnode num: 62335, tedge num: 82722.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12519 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 272 (3.36), #lev = 7 (1.74)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 263 (3.43), #lev = 7 (1.81)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 624 instances into 263 LUTs, name keeping = 70%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 459 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 144 adder to BLE ...
SYN-4008 : Packed 144 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.804282s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (56.3%)

RUN-1004 : used memory is 293 MB, reserved memory is 269 MB, peak memory is 408 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.893960s wall, 1.781250s user + 0.046875s system = 1.828125s CPU (63.2%)

RUN-1004 : used memory is 293 MB, reserved memory is 270 MB, peak memory is 408 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[15] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net ISP/data_in[7] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[14] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net ISP/data_in[6] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[13] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net ISP/data_in[5] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[12] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net ISP/data_in[4] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[11] will be merged to another kept net isp_din[11]
SYN-5055 WARNING: The kept net ISP/data_in[3] will be merged to another kept net isp_din[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11505/1 useful/useless nets, 10271/0 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (325 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10271 instances
RUN-0007 : 6157 luts, 3189 seqs, 516 mslices, 270 lslices, 101 pads, 30 brams, 3 dsps
RUN-1001 : There are total 11505 nets
RUN-1001 : 6783 nets have 2 pins
RUN-1001 : 3412 nets have [3 - 5] pins
RUN-1001 : 796 nets have [6 - 10] pins
RUN-1001 : 301 nets have [11 - 20] pins
RUN-1001 : 197 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1396     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     794     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  56   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 76
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10269 instances, 6157 luts, 3189 seqs, 786 slices, 148 macros(786 instances: 516 mslices 270 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48897, tnet num: 11503, tinst num: 10269, tnode num: 59554, tedge num: 80106.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.982905s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (52.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.60085e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10269.
PHY-3001 : Level 1 #clusters 1475.
PHY-3001 : End clustering;  0.079219s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 804313, overlap = 313.938
PHY-3002 : Step(2): len = 717989, overlap = 347.469
PHY-3002 : Step(3): len = 529688, overlap = 456.531
PHY-3002 : Step(4): len = 450342, overlap = 483.875
PHY-3002 : Step(5): len = 379407, overlap = 546.438
PHY-3002 : Step(6): len = 330398, overlap = 597.625
PHY-3002 : Step(7): len = 275579, overlap = 647.125
PHY-3002 : Step(8): len = 243985, overlap = 688.094
PHY-3002 : Step(9): len = 216664, overlap = 723.594
PHY-3002 : Step(10): len = 197252, overlap = 755.344
PHY-3002 : Step(11): len = 178644, overlap = 783.938
PHY-3002 : Step(12): len = 167957, overlap = 797.875
PHY-3002 : Step(13): len = 149191, overlap = 809.938
PHY-3002 : Step(14): len = 141437, overlap = 846.969
PHY-3002 : Step(15): len = 131588, overlap = 857.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.11247e-06
PHY-3002 : Step(16): len = 145528, overlap = 839.062
PHY-3002 : Step(17): len = 186205, overlap = 687.969
PHY-3002 : Step(18): len = 194106, overlap = 637.25
PHY-3002 : Step(19): len = 198125, overlap = 651.469
PHY-3002 : Step(20): len = 195356, overlap = 637.844
PHY-3002 : Step(21): len = 191732, overlap = 605
PHY-3002 : Step(22): len = 186864, overlap = 599.25
PHY-3002 : Step(23): len = 182389, overlap = 610.312
PHY-3002 : Step(24): len = 179203, overlap = 617.344
PHY-3002 : Step(25): len = 177023, overlap = 619.938
PHY-3002 : Step(26): len = 175653, overlap = 626.531
PHY-3002 : Step(27): len = 174508, overlap = 634.406
PHY-3002 : Step(28): len = 172944, overlap = 641.938
PHY-3002 : Step(29): len = 172772, overlap = 640.531
PHY-3002 : Step(30): len = 171802, overlap = 617.75
PHY-3002 : Step(31): len = 172153, overlap = 619.469
PHY-3002 : Step(32): len = 171142, overlap = 628.281
PHY-3002 : Step(33): len = 171052, overlap = 615.094
PHY-3002 : Step(34): len = 171110, overlap = 613.344
PHY-3002 : Step(35): len = 170750, overlap = 627.031
PHY-3002 : Step(36): len = 169244, overlap = 635.562
PHY-3002 : Step(37): len = 168715, overlap = 639.281
PHY-3002 : Step(38): len = 168386, overlap = 636.125
PHY-3002 : Step(39): len = 168133, overlap = 650.938
PHY-3002 : Step(40): len = 167955, overlap = 653.531
PHY-3002 : Step(41): len = 167593, overlap = 634.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.22494e-06
PHY-3002 : Step(42): len = 174230, overlap = 628.656
PHY-3002 : Step(43): len = 188595, overlap = 612.156
PHY-3002 : Step(44): len = 193132, overlap = 615.031
PHY-3002 : Step(45): len = 195240, overlap = 615.125
PHY-3002 : Step(46): len = 194640, overlap = 600.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.44989e-06
PHY-3002 : Step(47): len = 205602, overlap = 566.656
PHY-3002 : Step(48): len = 225784, overlap = 486.156
PHY-3002 : Step(49): len = 235840, overlap = 468.719
PHY-3002 : Step(50): len = 240441, overlap = 450.594
PHY-3002 : Step(51): len = 240730, overlap = 442.188
PHY-3002 : Step(52): len = 239510, overlap = 440.062
PHY-3002 : Step(53): len = 238300, overlap = 432.25
PHY-3002 : Step(54): len = 236845, overlap = 423
PHY-3002 : Step(55): len = 236501, overlap = 421.562
PHY-3002 : Step(56): len = 236832, overlap = 420.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.68998e-05
PHY-3002 : Step(57): len = 247534, overlap = 408.375
PHY-3002 : Step(58): len = 265023, overlap = 364.688
PHY-3002 : Step(59): len = 275273, overlap = 329.375
PHY-3002 : Step(60): len = 279040, overlap = 327.844
PHY-3002 : Step(61): len = 279176, overlap = 316.406
PHY-3002 : Step(62): len = 279052, overlap = 299.188
PHY-3002 : Step(63): len = 279258, overlap = 303.781
PHY-3002 : Step(64): len = 279946, overlap = 305.719
PHY-3002 : Step(65): len = 278251, overlap = 289.75
PHY-3002 : Step(66): len = 277185, overlap = 285.719
PHY-3002 : Step(67): len = 275936, overlap = 288.969
PHY-3002 : Step(68): len = 275920, overlap = 295.031
PHY-3002 : Step(69): len = 275705, overlap = 303.812
PHY-3002 : Step(70): len = 274992, overlap = 307.312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.37996e-05
PHY-3002 : Step(71): len = 287934, overlap = 294.469
PHY-3002 : Step(72): len = 300545, overlap = 269.25
PHY-3002 : Step(73): len = 308856, overlap = 233.156
PHY-3002 : Step(74): len = 311717, overlap = 221.375
PHY-3002 : Step(75): len = 312853, overlap = 223.625
PHY-3002 : Step(76): len = 314200, overlap = 228.188
PHY-3002 : Step(77): len = 313629, overlap = 226.906
PHY-3002 : Step(78): len = 312974, overlap = 223.438
PHY-3002 : Step(79): len = 312491, overlap = 227.656
PHY-3002 : Step(80): len = 312592, overlap = 230.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.75991e-05
PHY-3002 : Step(81): len = 325417, overlap = 202.5
PHY-3002 : Step(82): len = 336617, overlap = 180.312
PHY-3002 : Step(83): len = 343113, overlap = 170.875
PHY-3002 : Step(84): len = 347313, overlap = 167.375
PHY-3002 : Step(85): len = 350238, overlap = 171.625
PHY-3002 : Step(86): len = 351617, overlap = 168.062
PHY-3002 : Step(87): len = 349514, overlap = 162.094
PHY-3002 : Step(88): len = 348710, overlap = 154.375
PHY-3002 : Step(89): len = 348196, overlap = 169.781
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000135198
PHY-3002 : Step(90): len = 360280, overlap = 154.625
PHY-3002 : Step(91): len = 369837, overlap = 139.688
PHY-3002 : Step(92): len = 371893, overlap = 136.906
PHY-3002 : Step(93): len = 374370, overlap = 129.906
PHY-3002 : Step(94): len = 378165, overlap = 133.562
PHY-3002 : Step(95): len = 380220, overlap = 132.844
PHY-3002 : Step(96): len = 379614, overlap = 126.938
PHY-3002 : Step(97): len = 379400, overlap = 127.5
PHY-3002 : Step(98): len = 379367, overlap = 131.062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000270396
PHY-3002 : Step(99): len = 388687, overlap = 113.812
PHY-3002 : Step(100): len = 396037, overlap = 99.5938
PHY-3002 : Step(101): len = 396311, overlap = 87.9062
PHY-3002 : Step(102): len = 397640, overlap = 85.75
PHY-3002 : Step(103): len = 401404, overlap = 85
PHY-3002 : Step(104): len = 403696, overlap = 88
PHY-3002 : Step(105): len = 401436, overlap = 80.0625
PHY-3002 : Step(106): len = 401169, overlap = 81.4062
PHY-3002 : Step(107): len = 403481, overlap = 85.5625
PHY-3002 : Step(108): len = 404647, overlap = 86.0312
PHY-3002 : Step(109): len = 401321, overlap = 86.4688
PHY-3002 : Step(110): len = 400158, overlap = 85.5625
PHY-3002 : Step(111): len = 402381, overlap = 90.7188
PHY-3002 : Step(112): len = 403110, overlap = 84.1875
PHY-3002 : Step(113): len = 400936, overlap = 81.5625
PHY-3002 : Step(114): len = 400418, overlap = 84.9688
PHY-3002 : Step(115): len = 401869, overlap = 86.5312
PHY-3002 : Step(116): len = 402358, overlap = 85.5312
PHY-3002 : Step(117): len = 400988, overlap = 79.7188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000481796
PHY-3002 : Step(118): len = 406664, overlap = 81.8125
PHY-3002 : Step(119): len = 410568, overlap = 86.3438
PHY-3002 : Step(120): len = 410550, overlap = 84.6562
PHY-3002 : Step(121): len = 411008, overlap = 84.2812
PHY-3002 : Step(122): len = 413476, overlap = 79.25
PHY-3002 : Step(123): len = 414513, overlap = 75.0938
PHY-3002 : Step(124): len = 413404, overlap = 76.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00079346
PHY-3002 : Step(125): len = 417051, overlap = 74.5625
PHY-3002 : Step(126): len = 419486, overlap = 77.8438
PHY-3002 : Step(127): len = 420065, overlap = 72.1562
PHY-3002 : Step(128): len = 421780, overlap = 68.4688
PHY-3002 : Step(129): len = 424374, overlap = 68.25
PHY-3002 : Step(130): len = 426831, overlap = 66.1562
PHY-3002 : Step(131): len = 426305, overlap = 66.2188
PHY-3002 : Step(132): len = 426856, overlap = 59.9062
PHY-3002 : Step(133): len = 428712, overlap = 58.9062
PHY-3002 : Step(134): len = 429505, overlap = 56.5
PHY-3002 : Step(135): len = 428773, overlap = 61.3438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018862s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11505.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 547304, over cnt = 1331(3%), over = 7776, worst = 35
PHY-1001 : End global iterations;  0.318233s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (9.8%)

PHY-1001 : Congestion index: top1 = 83.32, top5 = 62.76, top10 = 53.09, top15 = 46.67.
PHY-3001 : End congestion estimation;  0.422722s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (33.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.397843s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (47.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000142247
PHY-3002 : Step(136): len = 454383, overlap = 24
PHY-3002 : Step(137): len = 458098, overlap = 22.0625
PHY-3002 : Step(138): len = 458080, overlap = 19
PHY-3002 : Step(139): len = 456417, overlap = 15.5312
PHY-3002 : Step(140): len = 455696, overlap = 17.5938
PHY-3002 : Step(141): len = 456573, overlap = 17.4062
PHY-3002 : Step(142): len = 455461, overlap = 18.4375
PHY-3002 : Step(143): len = 454676, overlap = 17.75
PHY-3002 : Step(144): len = 453348, overlap = 16.5312
PHY-3002 : Step(145): len = 451881, overlap = 16.25
PHY-3002 : Step(146): len = 451050, overlap = 13.75
PHY-3002 : Step(147): len = 450023, overlap = 12.5938
PHY-3002 : Step(148): len = 448870, overlap = 13.8125
PHY-3002 : Step(149): len = 447984, overlap = 11.9688
PHY-3002 : Step(150): len = 448301, overlap = 11.375
PHY-3002 : Step(151): len = 446362, overlap = 11.6875
PHY-3002 : Step(152): len = 444297, overlap = 12.8438
PHY-3002 : Step(153): len = 442608, overlap = 11.9688
PHY-3002 : Step(154): len = 441461, overlap = 12.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000284495
PHY-3002 : Step(155): len = 442341, overlap = 13
PHY-3002 : Step(156): len = 446608, overlap = 13.9062
PHY-3002 : Step(157): len = 450335, overlap = 14.625
PHY-3002 : Step(158): len = 450975, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00056899
PHY-3002 : Step(159): len = 455047, overlap = 17.0312
PHY-3002 : Step(160): len = 470660, overlap = 15.0938
PHY-3002 : Step(161): len = 470736, overlap = 14.25
PHY-3002 : Step(162): len = 471401, overlap = 14.4375
PHY-3002 : Step(163): len = 473689, overlap = 14.4375
PHY-3002 : Step(164): len = 476653, overlap = 13.9688
PHY-3002 : Step(165): len = 477501, overlap = 11.25
PHY-3002 : Step(166): len = 477516, overlap = 9.4375
PHY-3002 : Step(167): len = 478637, overlap = 7.875
PHY-3002 : Step(168): len = 480900, overlap = 8.5
PHY-3002 : Step(169): len = 482124, overlap = 9.625
PHY-3002 : Step(170): len = 481736, overlap = 8.875
PHY-3002 : Step(171): len = 481464, overlap = 9.125
PHY-3002 : Step(172): len = 480190, overlap = 9.5625
PHY-3002 : Step(173): len = 479650, overlap = 10.4062
PHY-3002 : Step(174): len = 479187, overlap = 12.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00113798
PHY-3002 : Step(175): len = 480672, overlap = 13.25
PHY-3002 : Step(176): len = 483085, overlap = 13.4062
PHY-3002 : Step(177): len = 488065, overlap = 15.7188
PHY-3002 : Step(178): len = 492177, overlap = 17.6562
PHY-3002 : Step(179): len = 495376, overlap = 17.8125
PHY-3002 : Step(180): len = 497812, overlap = 18.5312
PHY-3002 : Step(181): len = 500366, overlap = 21.4062
PHY-3002 : Step(182): len = 500850, overlap = 21.4688
PHY-3002 : Step(183): len = 500647, overlap = 22.2812
PHY-3002 : Step(184): len = 501242, overlap = 21.3125
PHY-3002 : Step(185): len = 500002, overlap = 21
PHY-3002 : Step(186): len = 498728, overlap = 19.5
PHY-3002 : Step(187): len = 497645, overlap = 19.4062
PHY-3002 : Step(188): len = 496632, overlap = 18.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00196267
PHY-3002 : Step(189): len = 498034, overlap = 18.4375
PHY-3002 : Step(190): len = 498825, overlap = 18.25
PHY-3002 : Step(191): len = 500167, overlap = 17.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 39/11505.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 591888, over cnt = 1828(5%), over = 7554, worst = 46
PHY-1001 : End global iterations;  0.405986s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (77.0%)

PHY-1001 : Congestion index: top1 = 78.47, top5 = 58.36, top10 = 50.41, top15 = 45.80.
PHY-3001 : End congestion estimation;  0.542020s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (66.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.420758s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (59.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000167916
PHY-3002 : Step(192): len = 500673, overlap = 109.438
PHY-3002 : Step(193): len = 498797, overlap = 94.2188
PHY-3002 : Step(194): len = 493069, overlap = 86
PHY-3002 : Step(195): len = 487545, overlap = 74.4062
PHY-3002 : Step(196): len = 482045, overlap = 76.75
PHY-3002 : Step(197): len = 475846, overlap = 69.6562
PHY-3002 : Step(198): len = 470792, overlap = 66.375
PHY-3002 : Step(199): len = 465400, overlap = 60.0938
PHY-3002 : Step(200): len = 460698, overlap = 63.8125
PHY-3002 : Step(201): len = 456437, overlap = 68
PHY-3002 : Step(202): len = 452176, overlap = 65.7188
PHY-3002 : Step(203): len = 447997, overlap = 68.2812
PHY-3002 : Step(204): len = 443509, overlap = 68.4688
PHY-3002 : Step(205): len = 439231, overlap = 72.2188
PHY-3002 : Step(206): len = 435278, overlap = 76.875
PHY-3002 : Step(207): len = 431530, overlap = 75.7812
PHY-3002 : Step(208): len = 428460, overlap = 78.6562
PHY-3002 : Step(209): len = 426375, overlap = 82.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000335832
PHY-3002 : Step(210): len = 429024, overlap = 72.0312
PHY-3002 : Step(211): len = 433874, overlap = 64.5938
PHY-3002 : Step(212): len = 436073, overlap = 63.2188
PHY-3002 : Step(213): len = 435766, overlap = 64.0938
PHY-3002 : Step(214): len = 436548, overlap = 65.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000671663
PHY-3002 : Step(215): len = 438886, overlap = 62.375
PHY-3002 : Step(216): len = 445650, overlap = 52.8125
PHY-3002 : Step(217): len = 451942, overlap = 45.125
PHY-3002 : Step(218): len = 452957, overlap = 46.4375
PHY-3002 : Step(219): len = 453267, overlap = 45.3438
PHY-3002 : Step(220): len = 453802, overlap = 43.875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48897, tnet num: 11503, tinst num: 10269, tnode num: 59554, tedge num: 80106.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 294.91 peak overflow 4.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 131/11505.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 558984, over cnt = 1920(5%), over = 6400, worst = 29
PHY-1001 : End global iterations;  0.455803s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.4%)

PHY-1001 : Congestion index: top1 = 60.97, top5 = 49.01, top10 = 44.04, top15 = 40.94.
PHY-1001 : End incremental global routing;  0.580838s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (59.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.441255s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (35.4%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10160 has valid locations, 43 needs to be replaced
PHY-3001 : design contains 10307 instances, 6161 luts, 3223 seqs, 786 slices, 148 macros(786 instances: 516 mslices 270 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 457653
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9700/11543.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 562456, over cnt = 1926(5%), over = 6405, worst = 29
PHY-1001 : End global iterations;  0.072770s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (42.9%)

PHY-1001 : Congestion index: top1 = 60.97, top5 = 49.14, top10 = 44.10, top15 = 40.99.
PHY-3001 : End congestion estimation;  0.219180s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (64.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49049, tnet num: 11541, tinst num: 10307, tnode num: 59808, tedge num: 80334.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11541 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.186445s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (63.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(221): len = 457404, overlap = 0
PHY-3002 : Step(222): len = 457373, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9715/11543.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 561896, over cnt = 1925(5%), over = 6422, worst = 29
PHY-1001 : End global iterations;  0.071339s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.6%)

PHY-1001 : Congestion index: top1 = 61.14, top5 = 49.17, top10 = 44.12, top15 = 41.01.
PHY-3001 : End congestion estimation;  0.238509s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (91.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11541 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.413239s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (68.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00106206
PHY-3002 : Step(223): len = 457364, overlap = 44.375
PHY-3002 : Step(224): len = 457550, overlap = 44.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00212412
PHY-3002 : Step(225): len = 457584, overlap = 43.9688
PHY-3002 : Step(226): len = 457621, overlap = 43.875
PHY-3001 : Final: Len = 457621, Over = 43.875
PHY-3001 : End incremental placement;  2.368274s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (61.4%)

OPT-1001 : Total overflow 295.03 peak overflow 4.34
OPT-1001 : End high-fanout net optimization;  3.623628s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (58.6%)

OPT-1001 : Current memory(MB): used = 518, reserve = 501, peak = 522.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9708/11543.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 562240, over cnt = 1909(5%), over = 6312, worst = 29
PHY-1002 : len = 596128, over cnt = 1194(3%), over = 2728, worst = 16
PHY-1002 : len = 611984, over cnt = 492(1%), over = 1120, worst = 16
PHY-1002 : len = 620368, over cnt = 156(0%), over = 351, worst = 10
PHY-1002 : len = 624536, over cnt = 4(0%), over = 16, worst = 8
PHY-1001 : End global iterations;  0.732576s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (64.0%)

PHY-1001 : Congestion index: top1 = 50.84, top5 = 44.52, top10 = 40.96, top15 = 38.67.
OPT-1001 : End congestion update;  0.890116s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (64.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11541 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.356463s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (65.8%)

OPT-0007 : Start: WNS -2845 TNS -27245 NUM_FEPS 19
OPT-0007 : Iter 1: improved WNS -2845 TNS -27145 NUM_FEPS 19 with 17 cells processed and 200 slack improved
OPT-0007 : Iter 2: improved WNS -2845 TNS -27145 NUM_FEPS 19 with 2 cells processed and 50 slack improved
OPT-0007 : Iter 3: improved WNS -2845 TNS -27145 NUM_FEPS 19 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.267114s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (65.4%)

OPT-1001 : Current memory(MB): used = 518, reserve = 501, peak = 522.
OPT-1001 : End physical optimization;  5.929008s wall, 3.406250s user + 0.031250s system = 3.437500s CPU (58.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6161 LUT to BLE ...
SYN-4008 : Packed 6161 LUT and 1156 SEQ to BLE.
SYN-4003 : Packing 2067 remaining SEQ's ...
SYN-4005 : Packed 1522 SEQ with LUT/SLICE
SYN-4006 : 3629 single LUT's are left
SYN-4006 : 545 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6706/8061 primitive instances ...
PHY-3001 : End packing;  0.428804s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (83.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4627 instances
RUN-1001 : 2244 mslices, 2244 lslices, 101 pads, 30 brams, 3 dsps
RUN-1001 : There are total 10586 nets
RUN-1001 : 5564 nets have 2 pins
RUN-1001 : 3570 nets have [3 - 5] pins
RUN-1001 : 890 nets have [6 - 10] pins
RUN-1001 : 313 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4625 instances, 4488 slices, 148 macros(786 instances: 516 mslices 270 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 472867, Over = 103.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5448/10586.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 614464, over cnt = 1213(3%), over = 1854, worst = 9
PHY-1002 : len = 619312, over cnt = 725(2%), over = 932, worst = 8
PHY-1002 : len = 625640, over cnt = 317(0%), over = 377, worst = 5
PHY-1002 : len = 629112, over cnt = 73(0%), over = 86, worst = 3
PHY-1002 : len = 630120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.712443s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (76.8%)

PHY-1001 : Congestion index: top1 = 52.07, top5 = 45.17, top10 = 41.44, top15 = 39.09.
PHY-3001 : End congestion estimation;  0.913911s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (76.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46216, tnet num: 10584, tinst num: 4625, tnode num: 54699, tedge num: 78187.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.323254s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (80.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.64784e-05
PHY-3002 : Step(227): len = 465557, overlap = 100.25
PHY-3002 : Step(228): len = 460908, overlap = 104
PHY-3002 : Step(229): len = 457550, overlap = 110.25
PHY-3002 : Step(230): len = 455282, overlap = 119.5
PHY-3002 : Step(231): len = 453929, overlap = 130.5
PHY-3002 : Step(232): len = 452205, overlap = 131.75
PHY-3002 : Step(233): len = 450608, overlap = 135.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000132957
PHY-3002 : Step(234): len = 456280, overlap = 122
PHY-3002 : Step(235): len = 461729, overlap = 112
PHY-3002 : Step(236): len = 462330, overlap = 112
PHY-3002 : Step(237): len = 463689, overlap = 110
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000265914
PHY-3002 : Step(238): len = 471152, overlap = 90.75
PHY-3002 : Step(239): len = 480643, overlap = 84.25
PHY-3002 : Step(240): len = 484430, overlap = 79.5
PHY-3002 : Step(241): len = 485019, overlap = 73.5
PHY-3002 : Step(242): len = 484817, overlap = 73.5
PHY-3002 : Step(243): len = 484993, overlap = 76.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.893386s wall, 0.093750s user + 0.234375s system = 0.328125s CPU (36.7%)

PHY-3001 : Trial Legalized: Len = 522418
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 823/10586.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637648, over cnt = 1539(4%), over = 2474, worst = 7
PHY-1002 : len = 648152, over cnt = 756(2%), over = 1015, worst = 6
PHY-1002 : len = 654088, over cnt = 368(1%), over = 483, worst = 4
PHY-1002 : len = 659168, over cnt = 112(0%), over = 144, worst = 4
PHY-1002 : len = 661216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.983192s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (69.9%)

PHY-1001 : Congestion index: top1 = 51.96, top5 = 45.72, top10 = 42.05, top15 = 39.52.
PHY-3001 : End congestion estimation;  1.210053s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (69.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439159s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (74.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000163386
PHY-3002 : Step(244): len = 508081, overlap = 12.25
PHY-3002 : Step(245): len = 500186, overlap = 19.25
PHY-3002 : Step(246): len = 492738, overlap = 30.75
PHY-3002 : Step(247): len = 488192, overlap = 38.5
PHY-3002 : Step(248): len = 485520, overlap = 44.75
PHY-3002 : Step(249): len = 483781, overlap = 50.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000326772
PHY-3002 : Step(250): len = 489186, overlap = 44.75
PHY-3002 : Step(251): len = 492134, overlap = 42.75
PHY-3002 : Step(252): len = 495009, overlap = 41.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000653544
PHY-3002 : Step(253): len = 500249, overlap = 38.5
PHY-3002 : Step(254): len = 508198, overlap = 36.25
PHY-3002 : Step(255): len = 510073, overlap = 37.5
PHY-3002 : Step(256): len = 511101, overlap = 35.5
PHY-3002 : Step(257): len = 512852, overlap = 34.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010831s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 524617, Over = 0
PHY-3001 : Spreading special nets. 44 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030163s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 55 instances has been re-located, deltaX = 10, deltaY = 40, maxDist = 1.
PHY-3001 : Final: Len = 525767, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46216, tnet num: 10584, tinst num: 4625, tnode num: 54699, tedge num: 78187.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.088771s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (61.7%)

RUN-1004 : used memory is 489 MB, reserved memory is 483 MB, peak memory is 536 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2271/10586.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 653856, over cnt = 1433(4%), over = 2281, worst = 7
PHY-1002 : len = 662576, over cnt = 703(1%), over = 959, worst = 7
PHY-1002 : len = 668864, over cnt = 247(0%), over = 354, worst = 7
PHY-1002 : len = 672200, over cnt = 42(0%), over = 54, worst = 4
PHY-1002 : len = 672872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.938752s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (49.9%)

PHY-1001 : Congestion index: top1 = 48.86, top5 = 43.24, top10 = 39.91, top15 = 37.75.
PHY-1001 : End incremental global routing;  1.163615s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (53.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10584 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.454599s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.6%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4519 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 4631 instances, 4494 slices, 148 macros(786 instances: 516 mslices 270 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 526854
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9717/10592.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 674176, over cnt = 27(0%), over = 33, worst = 3
PHY-1002 : len = 674200, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 674408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.271911s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (57.5%)

PHY-1001 : Congestion index: top1 = 48.86, top5 = 43.28, top10 = 39.94, top15 = 37.77.
PHY-3001 : End congestion estimation;  0.486006s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (54.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46282, tnet num: 10590, tinst num: 4631, tnode num: 54783, tedge num: 78289.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10590 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.437358s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (60.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(258): len = 526397, overlap = 0
PHY-3002 : Step(259): len = 526384, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9710/10592.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 673664, over cnt = 18(0%), over = 23, worst = 2
PHY-1002 : len = 673712, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 673768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.283904s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (55.0%)

PHY-1001 : Congestion index: top1 = 48.51, top5 = 43.28, top10 = 39.93, top15 = 37.77.
PHY-3001 : End congestion estimation;  0.506397s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (52.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10590 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.457626s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (47.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000163718
PHY-3002 : Step(260): len = 526368, overlap = 0
PHY-3002 : Step(261): len = 526368, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 526390, Over = 0
PHY-3001 : End spreading;  0.026913s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 526390, Over = 0
PHY-3001 : End incremental placement;  3.167922s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (54.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.068363s wall, 2.703125s user + 0.031250s system = 2.734375s CPU (53.9%)

OPT-1001 : Current memory(MB): used = 550, reserve = 536, peak = 552.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9710/10592.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 673896, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 673992, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 673992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.279980s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (44.6%)

PHY-1001 : Congestion index: top1 = 48.69, top5 = 43.28, top10 = 39.94, top15 = 37.76.
OPT-1001 : End congestion update;  0.496143s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (53.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10590 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.358947s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (39.2%)

OPT-0007 : Start: WNS -2761 TNS -25829 NUM_FEPS 15
OPT-0007 : Iter 1: improved WNS -2761 TNS -25829 NUM_FEPS 15 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.886740s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (45.8%)

OPT-1001 : Current memory(MB): used = 550, reserve = 536, peak = 552.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10590 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.357024s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (43.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9724/10592.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 673992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.080621s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (58.1%)

PHY-1001 : Congestion index: top1 = 48.69, top5 = 43.28, top10 = 39.94, top15 = 37.76.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10590 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.385380s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (20.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2761 TNS -25829 NUM_FEPS 15
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.275862
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2761ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10592 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10592 nets
OPT-1001 : End physical optimization;  8.275954s wall, 4.250000s user + 0.046875s system = 4.296875s CPU (51.9%)

RUN-1003 : finish command "place" in  29.129207s wall, 13.765625s user + 0.640625s system = 14.406250s CPU (49.5%)

RUN-1004 : used memory is 485 MB, reserved memory is 471 MB, peak memory is 552 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.125252s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (91.6%)

RUN-1004 : used memory is 485 MB, reserved memory is 471 MB, peak memory is 552 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4633 instances
RUN-1001 : 2244 mslices, 2250 lslices, 101 pads, 30 brams, 3 dsps
RUN-1001 : There are total 10592 nets
RUN-1001 : 5560 nets have 2 pins
RUN-1001 : 3576 nets have [3 - 5] pins
RUN-1001 : 888 nets have [6 - 10] pins
RUN-1001 : 316 nets have [11 - 20] pins
RUN-1001 : 244 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46282, tnet num: 10590, tinst num: 4631, tnode num: 54783, tedge num: 78289.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2244 mslices, 2250 lslices, 101 pads, 30 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10590 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 640872, over cnt = 1480(4%), over = 2424, worst = 8
PHY-1002 : len = 650576, over cnt = 786(2%), over = 1102, worst = 7
PHY-1002 : len = 657296, over cnt = 390(1%), over = 541, worst = 5
PHY-1002 : len = 663704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.725738s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (40.9%)

PHY-1001 : Congestion index: top1 = 48.12, top5 = 42.61, top10 = 39.42, top15 = 37.26.
PHY-1001 : End global routing;  0.925852s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (35.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 553, reserve = 540, peak = 553.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 809, reserve = 797, peak = 809.
PHY-1001 : End build detailed router design. 2.825476s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (34.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 135352, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.517426s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (41.2%)

PHY-1001 : Current memory(MB): used = 844, reserve = 833, peak = 844.
PHY-1001 : End phase 1; 1.523005s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (41.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.81554e+06, over cnt = 646(0%), over = 646, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 847, reserve = 835, peak = 848.
PHY-1001 : End initial routed; 14.013257s wall, 6.515625s user + 0.000000s system = 6.515625s CPU (46.5%)

PHY-1001 : Update timing.....
PHY-1001 : 128/9906(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.903   |  -96.362  |  61   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.612894s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (45.5%)

PHY-1001 : Current memory(MB): used = 854, reserve = 842, peak = 854.
PHY-1001 : End phase 2; 15.626216s wall, 7.234375s user + 0.015625s system = 7.250000s CPU (46.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 18 pins with SWNS -2.899ns STNS -90.717ns FEP 58.
PHY-1001 : End OPT Iter 1; 0.123398s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (25.3%)

PHY-1022 : len = 1.8157e+06, over cnt = 652(0%), over = 652, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.250366s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (49.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.79772e+06, over cnt = 209(0%), over = 209, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.938435s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (73.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.79034e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.529196s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (76.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.79025e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.139279s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (67.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.79026e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.113702s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (68.7%)

PHY-1001 : Update timing.....
PHY-1001 : 128/9906(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.899   |  -90.766  |  59   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.672539s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (36.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 216 feed throughs used by 125 nets
PHY-1001 : End commit to database; 1.149952s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (54.4%)

PHY-1001 : Current memory(MB): used = 919, reserve = 910, peak = 919.
PHY-1001 : End phase 3; 4.983231s wall, 2.734375s user + 0.015625s system = 2.750000s CPU (55.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 12 pins with SWNS -2.899ns STNS -90.150ns FEP 58.
PHY-1001 : End OPT Iter 1; 0.125091s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (37.5%)

PHY-1022 : len = 1.79022e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.247174s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (37.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-2.899ns, -90.150ns, 58}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.79022e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.098068s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (31.9%)

PHY-1001 : Update timing.....
PHY-1001 : 128/9906(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.899   |  -90.199  |  59   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.621741s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (58.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 218 feed throughs used by 127 nets
PHY-1001 : End commit to database; 1.197232s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (56.1%)

PHY-1001 : Current memory(MB): used = 925, reserve = 915, peak = 925.
PHY-1001 : End phase 4; 3.190041s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (54.9%)

PHY-1003 : Routed, final wirelength = 1.79022e+06
PHY-1001 : Current memory(MB): used = 926, reserve = 917, peak = 926.
PHY-1001 : End export database. 0.029931s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.4%)

PHY-1001 : End detail routing;  28.415123s wall, 13.406250s user + 0.062500s system = 13.468750s CPU (47.4%)

RUN-1003 : finish command "route" in  30.765814s wall, 14.515625s user + 0.078125s system = 14.593750s CPU (47.4%)

RUN-1004 : used memory is 874 MB, reserved memory is 863 MB, peak memory is 926 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8133   out of  19600   41.49%
#reg                     3358   out of  19600   17.13%
#le                      8666
  #lut only              5308   out of   8666   61.25%
  #reg only               533   out of   8666    6.15%
  #lut&reg               2825   out of   8666   32.60%
#dsp                        3   out of     29   10.34%
#bram                      22   out of     64   34.38%
  #bram9k                  22
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1645
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    258
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    201
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               195
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 83
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8666   |7347    |786     |3374    |30      |3       |
|  ISP                               |AHBISP                                        |1193   |573     |317     |687     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |604    |256     |145     |344     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |72     |28      |18      |44      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |4       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |73     |30      |18      |48      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |68     |30      |18      |43      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |7       |0       |7       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |69     |31      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |7       |0       |7       |2       |0       |
|    u_bypass                        |bypass                                        |129    |89      |40      |40      |0       |0       |
|    u_demosaic                      |demosaic                                      |389    |157     |132     |262     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |105    |30      |30      |78      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |65     |24      |23      |43      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |74     |32      |29      |44      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |89     |42      |33      |67      |0       |0       |
|    u_gamma                         |gamma                                         |16     |16      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |4      |4       |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |2      |2       |0       |2       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |5      |5       |0       |2       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |3      |3       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |10     |10      |0       |6       |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |29     |29      |0       |13      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |7      |7       |0       |2       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |6      |6       |0       |2       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |8      |8       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |2      |2       |0       |1       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |19     |19      |0       |9       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |140    |100     |18      |109     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |12     |12      |0       |12      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |34     |24      |0       |34      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |34     |33      |0       |34      |0       |0       |
|  sd_reader                         |sd_reader                                     |620    |510     |100     |265     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |293    |258     |34      |145     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |781    |595     |118     |423     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |408    |270     |72      |280     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |146    |90      |18      |118     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |14     |14      |0       |14      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |26      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |33     |22      |0       |33      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |175    |117     |30      |130     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |38     |29      |0       |38      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |25      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |29      |0       |33      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |373    |325     |46      |143     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |63     |51      |12      |25      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |60     |60      |0       |16      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |43     |37      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |131    |113     |18      |41      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |76     |64      |12      |32      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5008   |4943    |51      |1374    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |154    |89      |65      |37      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |655    |436     |111     |413     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |655    |436     |111     |413     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |294    |199     |0       |279     |0       |0       |
|        reg_inst                    |register                                      |294    |199     |0       |279     |0       |0       |
|      trigger_inst                  |trigger                                       |361    |237     |111     |134     |0       |0       |
|        bus_inst                    |bus_top                                       |153    |96      |54      |50      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |51     |33      |18      |19      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |50     |32      |18      |15      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                       |50     |30      |18      |14      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |119    |88      |29      |56      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5514  
    #2          2       2071  
    #3          3       879   
    #4          4       626   
    #5        5-10      939   
    #6        11-50     490   
    #7       51-100      17   
    #8       101-500     2    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.384508s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (111.7%)

RUN-1004 : used memory is 875 MB, reserved memory is 864 MB, peak memory is 930 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46282, tnet num: 10590, tinst num: 4631, tnode num: 54783, tedge num: 78289.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10590 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 25b54a07577fe8bfd82a49a4f1fe6e5b3e35c6703e640f6f58a23fb88aaaa6e8 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4631
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10592, pip num: 120223
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 218
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3169 valid insts, and 325159 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011110110011110100010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.713267s wall, 78.546875s user + 1.015625s system = 79.562500s CPU (449.2%)

RUN-1004 : used memory is 933 MB, reserved memory is 929 MB, peak memory is 1101 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_142512.log"
