\doxysection{stm32wlxx\+\_\+ll\+\_\+bus.\+h}
\hypertarget{stm32wlxx__ll__bus_8h_source}{}\label{stm32wlxx__ll__bus_8h_source}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_ll\_bus.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_ll\_bus.h}}
\mbox{\hyperlink{stm32wlxx__ll__bus_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00036}00036\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00037}00037\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32WLxx\_LL\_BUS\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00038}00038\ \textcolor{preprocessor}{\#define\ \_\_STM32WLxx\_LL\_BUS\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00039}00039\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00040}00040\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00041}00041\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00042}00042\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00043}00043\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00044}00044\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00045}00045\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx_8h}{stm32wlxx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00046}00046\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00051}00051\ \textcolor{preprocessor}{\#if\ defined(RCC)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00052}00052\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00057}00057\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00058}00058\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00060}00060\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00061}00061\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00062}00062\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00063}00063\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00064}00064\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00065}00065\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00066}00066\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00074}00074\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00075}00075\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_DMA1\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00076}00076\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_DMA2\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA2EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00077}00077\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_DMAMUX1\ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMAMUX1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00078}00078\ \textcolor{preprocessor}{\#define\ LL\_AHB1\_GRP1\_PERIPH\_CRC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_CRCEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00086}00086\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00087}00087\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOA\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOAEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00088}00088\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOB\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOBEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00089}00089\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOC\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOCEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00090}00090\ \textcolor{preprocessor}{\#define\ LL\_AHB2\_GRP1\_PERIPH\_GPIOH\ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOHEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00098}00098\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00099}00099\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_PKA\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_PKAEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00100}00100\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_AES\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_AESEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00101}00101\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_RNG\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_RNGEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00102}00102\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_HSEM\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_HSEMEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00103}00103\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00104}00104\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_IPCC\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_IPCCEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00105}00105\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00106}00106\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_SRAM1\ \ \ \ \ \ \ \ \ \ RCC\_AHB3SMENR\_SRAM1SMEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00107}00107\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_SRAM2\ \ \ \ \ \ \ \ \ \ RCC\_AHB3SMENR\_SRAM2SMEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00108}00108\ \textcolor{preprocessor}{\#define\ LL\_AHB3\_GRP1\_PERIPH\_FLASH\ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_FLASHEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00116}00116\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00117}00117\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_TIM2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM2EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00118}00118\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_RTCAPB\ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_RTCAPBEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00119}00119\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_WWDG\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_WWDGEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00120}00120\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_SPI2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_SPI2EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00121}00121\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_USART2\ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_USART2EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00122}00122\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_I2C1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00123}00123\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_I2C2\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C2EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00124}00124\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_I2C3\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C3EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00125}00125\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_DAC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_DACEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00126}00126\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP1\_PERIPH\_LPTIM1\ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_LPTIM1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00135}00135\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00136}00136\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_LPUART1\ \ \ \ \ \ \ \ RCC\_APB1ENR2\_LPUART1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00137}00137\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_LPTIM2\ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_LPTIM2EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00138}00138\ \textcolor{preprocessor}{\#define\ LL\_APB1\_GRP2\_PERIPH\_LPTIM3\ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_LPTIM3EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00146}00146\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00147}00147\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_ADC\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_ADCEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00148}00148\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00149}00149\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_SPI1\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SPI1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00150}00150\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_USART1\ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_USART1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00151}00151\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM16\ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM16EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00152}00152\ \textcolor{preprocessor}{\#define\ LL\_APB2\_GRP1\_PERIPH\_TIM17\ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM17EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00160}00160\ \textcolor{preprocessor}{\#define\ LL\_APB3\_GRP1\_PERIPH\_ALL\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00161}00161\ \textcolor{preprocessor}{\#define\ LL\_APB3\_GRP1\_PERIPH\_SUBGHZSPI\ \ \ \ \ \ RCC\_APB3ENR\_SUBGHZSPIEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00166}00166\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00170}00170\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB1\_GRP1\_PERIPH\_DMA1\ \ \ \ \ \ \ \ \ RCC\_C2AHB1ENR\_DMA1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00171}00171\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB1\_GRP1\_PERIPH\_DMA2\ \ \ \ \ \ \ \ \ RCC\_C2AHB1ENR\_DMA2EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00172}00172\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB1\_GRP1\_PERIPH\_DMAMUX1\ \ \ \ \ \ RCC\_C2AHB1ENR\_DMAMUX1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00173}00173\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB1\_GRP1\_PERIPH\_CRC\ \ \ \ \ \ \ \ \ \ RCC\_C2AHB1ENR\_CRCEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00182}00182\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOA\ \ \ \ \ \ \ \ RCC\_C2AHB2ENR\_GPIOAEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00183}00183\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOB\ \ \ \ \ \ \ \ RCC\_C2AHB2ENR\_GPIOBEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00184}00184\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOC\ \ \ \ \ \ \ \ RCC\_C2AHB2ENR\_GPIOCEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00185}00185\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB2\_GRP1\_PERIPH\_GPIOH\ \ \ \ \ \ \ \ RCC\_C2AHB2ENR\_GPIOHEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00194}00194\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB3\_GRP1\_PERIPH\_PKA\ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3ENR\_PKAEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00195}00195\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB3\_GRP1\_PERIPH\_AES\ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3ENR\_AESEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00196}00196\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB3\_GRP1\_PERIPH\_RNG\ \ \ \ \ \ \ \ \ \ RCC\_C2AHB3ENR\_RNGEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00197}00197\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB3\_GRP1\_PERIPH\_HSEM\ \ \ \ \ \ \ \ \ RCC\_C2AHB3ENR\_HSEMEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00198}00198\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB3\_GRP1\_PERIPH\_IPCC\ \ \ \ \ \ \ \ \ RCC\_C2AHB3ENR\_IPCCEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00199}00199\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB3\_GRP1\_PERIPH\_FLASH\ \ \ \ \ \ \ \ RCC\_C2AHB3ENR\_FLASHEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00200}00200\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB3\_GRP1\_PERIPH\_SRAM1\ \ \ \ \ \ \ \ RCC\_C2AHB3SMENR\_SRAM1SMEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00201}00201\ \textcolor{preprocessor}{\#define\ LL\_C2\_AHB3\_GRP1\_PERIPH\_SRAM2\ \ \ \ \ \ \ \ RCC\_C2AHB3SMENR\_SRAM2SMEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00210}00210\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB1\_GRP1\_PERIPH\_TIM2\ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_TIM2EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00211}00211\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB1\_GRP1\_PERIPH\_RTCAPB\ \ \ \ \ \ \ RCC\_C2APB1ENR1\_RTCAPBEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00212}00212\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB1\_GRP1\_PERIPH\_SPI2\ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_SPI2EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00213}00213\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB1\_GRP1\_PERIPH\_USART2\ \ \ \ \ \ \ RCC\_C2APB1ENR1\_USART2EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00214}00214\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB1\_GRP1\_PERIPH\_I2C1\ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_I2C1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00215}00215\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB1\_GRP1\_PERIPH\_I2C2\ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_I2C2EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00216}00216\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB1\_GRP1\_PERIPH\_I2C3\ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_I2C3EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00217}00217\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB1\_GRP1\_PERIPH\_DAC\ \ \ \ \ \ \ \ \ \ RCC\_C2APB1ENR1\_DACEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00218}00218\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB1\_GRP1\_PERIPH\_LPTIM1\ \ \ \ \ \ \ RCC\_C2APB1ENR1\_LPTIM1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00227}00227\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB1\_GRP2\_PERIPH\_LPUART1\ \ \ \ \ \ RCC\_C2APB1ENR2\_LPUART1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00228}00228\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM2\ \ \ \ \ \ \ RCC\_C2APB1ENR2\_LPTIM2EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00229}00229\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB1\_GRP2\_PERIPH\_LPTIM3\ \ \ \ \ \ \ RCC\_C2APB1ENR2\_LPTIM3EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00238}00238\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB2\_GRP1\_PERIPH\_ADC\ \ \ \ \ \ \ \ \ \ RCC\_C2APB2ENR\_ADCEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00239}00239\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB2\_GRP1\_PERIPH\_TIM1\ \ \ \ \ \ \ \ \ RCC\_C2APB2ENR\_TIM1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00240}00240\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB2\_GRP1\_PERIPH\_SPI1\ \ \ \ \ \ \ \ \ RCC\_C2APB2ENR\_SPI1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00241}00241\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB2\_GRP1\_PERIPH\_USART1\ \ \ \ \ \ \ RCC\_C2APB2ENR\_USART1EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00242}00242\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB2\_GRP1\_PERIPH\_TIM16\ \ \ \ \ \ \ \ RCC\_C2APB2ENR\_TIM16EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00243}00243\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB2\_GRP1\_PERIPH\_TIM17\ \ \ \ \ \ \ \ RCC\_C2APB2ENR\_TIM17EN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00252}00252\ \textcolor{preprocessor}{\#define\ LL\_C2\_APB3\_GRP1\_PERIPH\_SUBGHZSPI\ \ \ \ RCC\_C2APB3ENR\_SUBGHZSPIEN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00256}00256\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00257}00257\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00262}00262\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00263}00263\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00264}00264\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00265}00265\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00287}00287\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00288}00288\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00289}00289\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00290}00290\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00291}00291\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00292}00292\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00293}00293\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00294}00294\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00295}00295\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00309}00309\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_AHB1\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00310}00310\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00311}00311\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00312}00312\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00313}00313\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00327}00327\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00328}00328\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00329}00329\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00330}00330\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00331}00331\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00346}00346\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00347}00347\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00348}00348\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1RSTR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00349}00349\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00350}00350\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00365}00365\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00366}00366\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00367}00367\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1RSTR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00368}00368\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00369}00369\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00383}00383\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00384}00384\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00385}00385\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00386}00386\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00387}00387\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00388}00388\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00389}00389\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00390}00390\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00391}00391\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00405}00405\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_AHB1\_GRP1\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00406}00406\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00407}00407\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1SMENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00408}00408\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00409}00409\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00423}00423\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB1\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00424}00424\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00425}00425\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB1SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00426}00426\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00427}00427\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00449}00449\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00450}00450\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00451}00451\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00452}00452\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00453}00453\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00454}00454\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00455}00455\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00456}00456\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00457}00457\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00471}00471\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_AHB2\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00472}00472\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00473}00473\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00474}00474\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00475}00475\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00489}00489\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00490}00490\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00491}00491\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00492}00492\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00493}00493\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00508}00508\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00509}00509\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00510}00510\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2RSTR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00511}00511\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00512}00512\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00527}00527\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00528}00528\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00529}00529\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2RSTR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00530}00530\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00531}00531\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00545}00545\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00546}00546\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00547}00547\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00548}00548\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00549}00549\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00550}00550\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00551}00551\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00552}00552\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00553}00553\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00567}00567\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_AHB2\_GRP1\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00568}00568\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00569}00569\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2SMENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00570}00570\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00571}00571\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00585}00585\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB2\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00586}00586\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00587}00587\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB2SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00588}00588\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00589}00589\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00598}00598\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ }\textcolor{comment}{/*\ Switch\ added\ for\ Documentation\ generation\ purpose\ to\ exclude\ IPCC\ in\ else\ case*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00617}00617\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00633}00633\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00634}00634\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00635}00635\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00636}00636\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00637}00637\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00638}00638\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00639}00639\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00640}00640\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00641}00641\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00642}00642\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00643}00643\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ }\textcolor{comment}{/*\ Switch\ added\ for\ Documentation\ generation\ purpose\ to\ exclude\ IPCC\ in\ else\ case*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00661}00661\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00678}00678\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00679}00679\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_AHB3\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00680}00680\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00681}00681\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3ENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00682}00682\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00683}00683\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00684}00684\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ }\textcolor{comment}{/*\ Switch\ added\ for\ Documentation\ generation\ purpose\ to\ exclude\ IPCC\ in\ else\ case*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00703}00703\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00719}00719\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00720}00720\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00721}00721\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00722}00722\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00723}00723\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00724}00724\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00725}00725\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ }\textcolor{comment}{/*\ Switch\ added\ for\ Documentation\ generation\ purpose\ to\ exclude\ IPCC\ in\ else\ case*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00744}00744\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00762}00762\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00763}00763\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00764}00764\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00765}00765\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3RSTR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00766}00766\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00767}00767\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00768}00768\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ }\textcolor{comment}{/*\ Switch\ added\ for\ Documentation\ generation\ purpose\ to\ exclude\ IPCC\ in\ else\ case*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00787}00787\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00805}00805\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00806}00806\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00807}00807\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00808}00808\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3RSTR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00809}00809\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00810}00810\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00828}00828\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00829}00829\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00830}00830\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00831}00831\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00832}00832\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00833}00833\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00834}00834\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00835}00835\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00836}00836\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00854}00854\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_AHB3\_GRP1\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00855}00855\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00856}00856\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3SMENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00857}00857\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00858}00858\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00876}00876\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_AHB3\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00877}00877\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00878}00878\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHB3SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00879}00879\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00880}00880\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00914}00914\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00915}00915\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00916}00916\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00917}00917\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00918}00918\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00919}00919\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00920}00920\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00921}00921\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00922}00922\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00935}00935\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00936}00936\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00937}00937\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00938}00938\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00939}00939\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00940}00940\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00941}00941\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00942}00942\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00943}00943\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00971}00971\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_APB1\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00972}00972\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00973}00973\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR1,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00974}00974\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00975}00975\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00987}00987\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_APB1\_GRP2\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00988}00988\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00989}00989\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR2,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00990}00990\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l00991}00991\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01018}01018\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01019}01019\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01020}01020\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01021}01021\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01022}01022\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01034}01034\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01035}01035\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01036}01036\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01037}01037\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01038}01038\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01062}01062\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01063}01063\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01064}01064\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01065}01065\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01066}01066\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01079}01079\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01080}01080\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01081}01081\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01082}01082\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01083}01083\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01107}01107\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01108}01108\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01109}01109\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01110}01110\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01111}01111\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01124}01124\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01125}01125\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01126}01126\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01127}01127\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01128}01128\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01155}01155\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01156}01156\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01157}01157\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01158}01158\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1SMENR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01159}01159\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01160}01160\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1SMENR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01161}01161\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01162}01162\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01163}01163\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01175}01175\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01176}01176\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01177}01177\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01178}01178\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1SMENR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01179}01179\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01180}01180\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1SMENR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01181}01181\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01182}01182\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01183}01183\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01210}01210\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_APB1\_GRP1\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01211}01211\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01212}01212\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1SMENR1,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01213}01213\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01214}01214\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01226}01226\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_APB1\_GRP2\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01227}01227\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01228}01228\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1SMENR2,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01229}01229\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01230}01230\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01257}01257\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01258}01258\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01259}01259\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1SMENR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01260}01260\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01261}01261\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01273}01273\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB1\_GRP2\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01274}01274\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01275}01275\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1SMENR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01276}01276\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01277}01277\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01303}01303\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01304}01304\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01305}01305\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01306}01306\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01307}01307\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01308}01308\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01309}01309\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01310}01310\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01311}01311\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01329}01329\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_APB2\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01330}01330\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01331}01331\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01332}01332\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01333}01333\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01351}01351\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01352}01352\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01353}01353\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01354}01354\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01355}01355\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01374}01374\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01375}01375\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01376}01376\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2RSTR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01377}01377\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01378}01378\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01397}01397\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01398}01398\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01399}01399\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2RSTR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01400}01400\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01401}01401\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01419}01419\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01420}01420\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01421}01421\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01422}01422\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01423}01423\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01424}01424\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01425}01425\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01426}01426\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01427}01427\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01446}01446\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_APB2\_GRP1\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01447}01447\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01448}01448\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2SMENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01449}01449\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01450}01450\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01468}01468\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB2\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01469}01469\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01470}01470\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB2SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01471}01471\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01472}01472\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01488}01488\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB3\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01489}01489\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01490}01490\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01491}01491\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB3ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01492}01492\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01493}01493\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB3ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01494}01494\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01495}01495\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01496}01496\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01504}01504\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_APB3\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01505}01505\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01506}01506\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB3ENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01507}01507\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01508}01508\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01516}01516\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB3\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01517}01517\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01518}01518\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB3ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01519}01519\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01520}01520\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01521}01521\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01529}01529\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB3\_GRP1\_ForceReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01530}01530\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01531}01531\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB3RSTR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01532}01532\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01533}01533\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01541}01541\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB3\_GRP1\_ReleaseReset(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01542}01542\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01543}01543\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB3RSTR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01544}01544\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01545}01545\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01553}01553\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB3\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01554}01554\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01555}01555\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01556}01556\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB3SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01557}01557\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01558}01558\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB3SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01559}01559\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01560}01560\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01561}01561\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01569}01569\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_APB3\_GRP1\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01570}01570\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01571}01571\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB3SMENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01572}01572\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01573}01573\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01581}01581\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_APB3\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01582}01582\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01583}01583\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB3SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01584}01584\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01585}01585\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01586}01586\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01591}01591\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01608}01608\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB1\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01609}01609\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01610}01610\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01611}01611\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB1ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01612}01612\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01613}01613\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB1ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01614}01614\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01615}01615\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01616}01616\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01630}01630\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_AHB1\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01631}01631\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01632}01632\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB1ENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01633}01633\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01634}01634\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01648}01648\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB1\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01649}01649\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01650}01650\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB1ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01651}01651\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01652}01652\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01666}01666\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB1\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01667}01667\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01668}01668\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01669}01669\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB1SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01670}01670\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01671}01671\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB1SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01672}01672\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01673}01673\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01674}01674\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01688}01688\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_AHB1\_GRP1\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01689}01689\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01690}01690\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB1SMENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01691}01691\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01692}01692\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01706}01706\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB1\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01707}01707\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01708}01708\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB1SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01709}01709\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01710}01710\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01732}01732\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB2\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01733}01733\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01734}01734\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01735}01735\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB2ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01736}01736\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01737}01737\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB2ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01738}01738\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01739}01739\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01740}01740\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01754}01754\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_AHB2\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01755}01755\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01756}01756\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB2ENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01757}01757\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01758}01758\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01772}01772\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB2\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01773}01773\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01774}01774\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB2ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01775}01775\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01776}01776\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01790}01790\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB2\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01791}01791\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01792}01792\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01793}01793\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB2SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01794}01794\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01795}01795\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB2SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01796}01796\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01797}01797\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01798}01798\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01812}01812\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_AHB2\_GRP1\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01813}01813\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01814}01814\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB2SMENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01815}01815\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01816}01816\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01831}01831\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB2\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01832}01832\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01833}01833\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB2SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01834}01834\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01835}01835\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01861}01861\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB3\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01862}01862\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01863}01863\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01864}01864\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB3ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01865}01865\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01866}01866\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB3ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01867}01867\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01868}01868\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01869}01869\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01887}01887\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_AHB3\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01888}01888\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01889}01889\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB3ENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01890}01890\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01891}01891\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01909}01909\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB3\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01910}01910\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01911}01911\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB3ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01912}01912\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01913}01913\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01931}01931\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB3\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01932}01932\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01933}01933\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01934}01934\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB3SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01935}01935\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01936}01936\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB3SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01937}01937\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01938}01938\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01939}01939\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01957}01957\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_AHB3\_GRP1\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01958}01958\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01959}01959\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB3SMENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01960}01960\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01961}01961\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01977}01977\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_AHB3\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01978}01978\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01979}01979\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2AHB3SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01980}01980\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l01981}01981\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02014}02014\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02015}02015\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02016}02016\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02017}02017\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1ENR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02018}02018\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02019}02019\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1ENR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02020}02020\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02021}02021\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02022}02022\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02032}02032\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP2\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02033}02033\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02034}02034\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02035}02035\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1ENR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02036}02036\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02037}02037\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1ENR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02038}02038\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02039}02039\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02040}02040\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02065}02065\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_APB1\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02066}02066\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02067}02067\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1ENR1,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02068}02068\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02069}02069\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02079}02079\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_APB1\_GRP2\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02080}02080\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02081}02081\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1ENR2,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02082}02082\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02083}02083\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02108}02108\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02109}02109\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02110}02110\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1ENR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02111}02111\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02112}02112\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02122}02122\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP2\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02123}02123\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02124}02124\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1ENR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02125}02125\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02126}02126\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02150}02150\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02151}02151\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02152}02152\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02153}02153\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1SMENR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02154}02154\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02155}02155\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1SMENR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02156}02156\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02157}02157\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02158}02158\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02170}02170\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP2\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02171}02171\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02172}02172\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02173}02173\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1SMENR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02174}02174\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02175}02175\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1SMENR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02176}02176\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02177}02177\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02178}02178\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02202}02202\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_APB1\_GRP1\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02203}02203\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02204}02204\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1SMENR1,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02205}02205\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02206}02206\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02218}02218\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_APB1\_GRP2\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02219}02219\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02220}02220\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1SMENR2,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02221}02221\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02222}02222\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02247}02247\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02248}02248\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02249}02249\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1SMENR1,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02250}02250\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02251}02251\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02261}02261\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB1\_GRP2\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02262}02262\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02263}02263\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB1SMENR2,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02264}02264\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02265}02265\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02291}02291\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB2\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02292}02292\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02293}02293\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02294}02294\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB2ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02295}02295\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02296}02296\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB2ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02297}02297\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02298}02298\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02299}02299\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02317}02317\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_APB2\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02318}02318\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02319}02319\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB2ENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02320}02320\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02321}02321\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02339}02339\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB2\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02340}02340\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02341}02341\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB2ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02342}02342\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02343}02343\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02361}02361\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB2\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02362}02362\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02363}02363\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02364}02364\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB2SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02365}02365\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02366}02366\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB2SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02367}02367\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02368}02368\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02369}02369\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02387}02387\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_APB2\_GRP1\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02388}02388\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02389}02389\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB2SMENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02390}02390\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02391}02391\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02409}02409\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB2\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02410}02410\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02411}02411\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB2SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02412}02412\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02413}02413\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02429}02429\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB3\_GRP1\_EnableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02430}02430\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02431}02431\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02432}02432\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB3ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02433}02433\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02434}02434\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB3ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02435}02435\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02436}02436\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02437}02437\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02445}02445\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_APB3\_GRP1\_IsEnabledClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02446}02446\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02447}02447\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB3ENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02448}02448\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02449}02449\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02457}02457\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB3\_GRP1\_DisableClock(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02458}02458\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02459}02459\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB3ENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02460}02460\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02461}02461\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02469}02469\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB3\_GRP1\_EnableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02470}02470\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02471}02471\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02472}02472\ \ \ \mbox{\hyperlink{group__Exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB3SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02473}02473\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02474}02474\ \ \ tmpreg\ =\ \mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB3SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02475}02475\ \ \ (void)tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02476}02476\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02477}02477\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02485}02485\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_C2\_APB3\_GRP1\_IsEnabledClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02486}02486\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02487}02487\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group__Exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB3SMENR,\ Periphs)\ ==\ (Periphs))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02488}02488\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02489}02489\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02497}02497\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_C2\_APB3\_GRP1\_DisableClockSleep(uint32\_t\ Periphs)}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02498}02498\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02499}02499\ \ \ \mbox{\hyperlink{group__Exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>C2APB3SMENR,\ Periphs);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02500}02500\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02501}02501\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02505}02505\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02506}02506\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02515}02515\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(RCC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02516}02516\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02521}02521\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02522}02522\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02523}02523\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02524}02524\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__ll__bus_8h_source_l02525}02525\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32WLxx\_LL\_BUS\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
