<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin/unwrapped/trce -v 5 -l 5 -n 5 -xml system
system.ncd -o ../work0/system.trc.twr system.pcf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>5</twItemLimit><twEndptLimit>5</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_false2_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_PLL_CLK = PERIOD TIMEGRP &quot;BRD_CLK&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_PLL_CLK = PERIOD TIMEGRP &quot;BRD_CLK&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.325" period="1.250" constraintValue="1.250" deviceLimit="0.925" freqLimit="1081.081" physResource="u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="u_ddr3/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.325" period="1.250" constraintValue="1.250" deviceLimit="0.925" freqLimit="1081.081" physResource="u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="u_ddr3/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_clocks_resets/u_pll_adv/CLKIN1" logResource="u_clocks_resets/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="u_clocks_resets/u_pll_adv_ML_NEW_DIVCLK"/><twPinLimit anchorID="11" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_clocks_resets/u_pll_adv/CLKIN1" logResource="u_clocks_resets/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="u_clocks_resets/u_pll_adv_ML_NEW_DIVCLK"/><twPinLimit anchorID="12" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="u_ddr3/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN1" clockNet="u_ddr3/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_MTX_CLK = PERIOD TIMEGRP &quot;MTX_CLK&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>14546</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>881</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.475</twMinPer></twConstHead><twPathRptBanner iPaths="134" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/txethmac1/RetryCnt_3 (SLICE_X41Y7.CE), 134 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.525</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/RetryCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/RetryCnt_3</twDest><twTotPathDel>9.440</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/RetryCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/RetryCnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X41Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y7.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.444</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N262</twComp><twBEL>u_eth_top/txethmac1/RetryMax4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/StartBackoff</twComp><twBEL>u_eth_top/txethmac1/RetryMax4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y10.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>u_eth_top/txethmac1/RetryMax</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_eth_top/macstatus1/RetryLimit</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/_n0204_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_3</twBEL></twPathDel><twLogDel>2.063</twLogDel><twRouteDel>7.377</twRouteDel><twTotDel>9.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.889</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/RetryCnt_0</twSrc><twDest BELType="FF">u_eth_top/txethmac1/RetryCnt_3</twDest><twTotPathDel>9.076</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/RetryCnt_0</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/RetryCnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X41Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y7.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N262</twComp><twBEL>u_eth_top/txethmac1/RetryMax4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/StartBackoff</twComp><twBEL>u_eth_top/txethmac1/RetryMax4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y10.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>u_eth_top/txethmac1/RetryMax</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_eth_top/macstatus1/RetryLimit</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/_n0204_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_3</twBEL></twPathDel><twLogDel>1.993</twLogDel><twRouteDel>7.083</twRouteDel><twTotDel>9.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.180</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_0</twSrc><twDest BELType="FF">u_eth_top/txethmac1/RetryCnt_3</twDest><twTotPathDel>8.762</twTotPathDel><twClkSkew dest = "0.232" src = "0.255">0.023</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_0</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/RetryCnt_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.418</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut&lt;0&gt;</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/_n0204_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_3</twBEL></twPathDel><twLogDel>2.344</twLogDel><twRouteDel>6.418</twRouteDel><twTotDel>8.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.304</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/RetryCnt_3</twDest><twTotPathDel>8.638</twTotPathDel><twClkSkew dest = "0.232" src = "0.255">0.023</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/RetryCnt_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/_n0204_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_3</twBEL></twPathDel><twLogDel>2.281</twLogDel><twRouteDel>6.357</twRouteDel><twTotDel>8.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.311</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/RetryCnt_3</twDest><twTotPathDel>8.631</twTotPathDel><twClkSkew dest = "0.232" src = "0.255">0.023</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/RetryCnt_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut&lt;0&gt;</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/_n0204_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_3</twBEL></twPathDel><twLogDel>2.274</twLogDel><twRouteDel>6.357</twRouteDel><twTotDel>8.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="134" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/txethmac1/RetryCnt_1 (SLICE_X41Y7.CE), 134 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.527</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/RetryCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/RetryCnt_1</twDest><twTotPathDel>9.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/RetryCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/RetryCnt_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X41Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y7.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.444</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N262</twComp><twBEL>u_eth_top/txethmac1/RetryMax4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/StartBackoff</twComp><twBEL>u_eth_top/txethmac1/RetryMax4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y10.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>u_eth_top/txethmac1/RetryMax</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_eth_top/macstatus1/RetryLimit</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/_n0204_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_1</twBEL></twPathDel><twLogDel>2.061</twLogDel><twRouteDel>7.377</twRouteDel><twTotDel>9.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.891</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/RetryCnt_0</twSrc><twDest BELType="FF">u_eth_top/txethmac1/RetryCnt_1</twDest><twTotPathDel>9.074</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/RetryCnt_0</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/RetryCnt_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X41Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y7.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.150</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N262</twComp><twBEL>u_eth_top/txethmac1/RetryMax4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/StartBackoff</twComp><twBEL>u_eth_top/txethmac1/RetryMax4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y10.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>u_eth_top/txethmac1/RetryMax</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y10.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_eth_top/macstatus1/RetryLimit</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N256</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/_n0204_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_1</twBEL></twPathDel><twLogDel>1.991</twLogDel><twRouteDel>7.083</twRouteDel><twTotDel>9.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.182</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_0</twSrc><twDest BELType="FF">u_eth_top/txethmac1/RetryCnt_1</twDest><twTotPathDel>8.760</twTotPathDel><twClkSkew dest = "0.232" src = "0.255">0.023</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_0</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/RetryCnt_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.418</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut&lt;0&gt;</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/_n0204_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_1</twBEL></twPathDel><twLogDel>2.342</twLogDel><twRouteDel>6.418</twRouteDel><twTotDel>8.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.306</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/RetryCnt_1</twDest><twTotPathDel>8.636</twTotPathDel><twClkSkew dest = "0.232" src = "0.255">0.023</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/RetryCnt_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/_n0204_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_1</twBEL></twPathDel><twLogDel>2.279</twLogDel><twRouteDel>6.357</twRouteDel><twTotDel>8.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>31.313</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/RetryCnt_1</twDest><twTotPathDel>8.629</twTotPathDel><twClkSkew dest = "0.232" src = "0.255">0.023</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/RetryCnt_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut&lt;0&gt;</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_eth_top/txethmac1/ExcessiveDeferOccured_StateJam_OR_569_o</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/_n0204_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_1</twBEL></twPathDel><twLogDel>2.272</twLogDel><twRouteDel>6.357</twRouteDel><twTotDel>8.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="252" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/txethmac1/txcounters1/NibCnt_6 (SLICE_X47Y2.CE), 252 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.540</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/RetryCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_6</twDest><twTotPathDel>9.420</twTotPathDel><twClkSkew dest = "0.241" src = "0.246">0.005</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/RetryCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X41Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y7.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.444</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N262</twComp><twBEL>u_eth_top/txethmac1/RetryMax4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/StartBackoff</twComp><twBEL>u_eth_top/txethmac1/RetryMax4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y6.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.438</twDelInfo><twComp>u_eth_top/txethmac1/RetryMax</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/txstatem1/StartDefer</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>u_eth_top/txethmac1/txstatem1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_6</twBEL></twPathDel><twLogDel>1.955</twLogDel><twRouteDel>7.465</twRouteDel><twTotDel>9.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.670</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_0</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_6</twDest><twTotPathDel>9.295</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_0</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.418</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut&lt;0&gt;</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_6</twBEL></twPathDel><twLogDel>2.290</twLogDel><twRouteDel>7.005</twRouteDel><twTotDel>9.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.794</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_6</twDest><twTotPathDel>9.171</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_6</twBEL></twPathDel><twLogDel>2.227</twLogDel><twRouteDel>6.944</twRouteDel><twTotDel>9.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.801</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_6</twDest><twTotPathDel>9.164</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut&lt;0&gt;</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_6</twBEL></twPathDel><twLogDel>2.220</twLogDel><twRouteDel>6.944</twRouteDel><twTotDel>9.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.843</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_2</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_6</twDest><twTotPathDel>9.122</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_2</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.238</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_6</twBEL></twPathDel><twLogDel>2.297</twLogDel><twRouteDel>6.825</twRouteDel><twTotDel>9.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="252" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/txethmac1/txcounters1/NibCnt_2 (SLICE_X47Y2.CE), 252 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.541</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/RetryCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_2</twDest><twTotPathDel>9.419</twTotPathDel><twClkSkew dest = "0.241" src = "0.246">0.005</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/RetryCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X41Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y7.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.444</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N262</twComp><twBEL>u_eth_top/txethmac1/RetryMax4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/StartBackoff</twComp><twBEL>u_eth_top/txethmac1/RetryMax4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y6.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.438</twDelInfo><twComp>u_eth_top/txethmac1/RetryMax</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/txstatem1/StartDefer</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>u_eth_top/txethmac1/txstatem1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_2</twBEL></twPathDel><twLogDel>1.954</twLogDel><twRouteDel>7.465</twRouteDel><twTotDel>9.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.671</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_0</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_2</twDest><twTotPathDel>9.294</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_0</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.418</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut&lt;0&gt;</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_2</twBEL></twPathDel><twLogDel>2.289</twLogDel><twRouteDel>7.005</twRouteDel><twTotDel>9.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.795</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_2</twDest><twTotPathDel>9.170</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_2</twBEL></twPathDel><twLogDel>2.226</twLogDel><twRouteDel>6.944</twRouteDel><twTotDel>9.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.802</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_2</twDest><twTotPathDel>9.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut&lt;0&gt;</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_2</twBEL></twPathDel><twLogDel>2.219</twLogDel><twRouteDel>6.944</twRouteDel><twTotDel>9.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.844</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_2</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_2</twDest><twTotPathDel>9.121</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_2</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.238</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_2</twBEL></twPathDel><twLogDel>2.296</twLogDel><twRouteDel>6.825</twRouteDel><twTotDel>9.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="252" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/txethmac1/txcounters1/NibCnt_4 (SLICE_X47Y2.CE), 252 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.542</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/RetryCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_4</twDest><twTotPathDel>9.418</twTotPathDel><twClkSkew dest = "0.241" src = "0.246">0.005</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/RetryCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X41Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X41Y7.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;2&gt;</twComp><twBEL>u_eth_top/txethmac1/RetryCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.444</twDelInfo><twComp>u_eth_top/txethmac1/RetryCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N262</twComp><twBEL>u_eth_top/txethmac1/RetryMax4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y20.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.061</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/StartBackoff</twComp><twBEL>u_eth_top/txethmac1/RetryMax4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y6.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.438</twDelInfo><twComp>u_eth_top/txethmac1/RetryMax</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/txethmac1/txstatem1/StartDefer</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>u_eth_top/txethmac1/txstatem1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_4</twBEL></twPathDel><twLogDel>1.953</twLogDel><twRouteDel>7.465</twRouteDel><twTotDel>9.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.672</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_0</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_4</twDest><twTotPathDel>9.293</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_0</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.418</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut&lt;0&gt;</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_4</twBEL></twPathDel><twLogDel>2.288</twLogDel><twRouteDel>7.005</twRouteDel><twTotDel>9.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.796</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_4</twDest><twTotPathDel>9.169</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_4</twBEL></twPathDel><twLogDel>2.225</twLogDel><twRouteDel>6.944</twRouteDel><twTotDel>9.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.803</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_4</twDest><twTotPathDel>9.162</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_1</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lut&lt;0&gt;</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_4</twBEL></twPathDel><twLogDel>2.218</twLogDel><twRouteDel>6.944</twRouteDel><twTotDel>9.162</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>30.845</twSlack><twSrc BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_2</twSrc><twDest BELType="FF">u_eth_top/txethmac1/txcounters1/NibCnt_4</twDest><twTotPathDel>9.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_2</twSrc><twDest BELType='FF'>u_eth_top/txethmac1/txcounters1/NibCnt_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X47Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mtx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y2.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y8.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.238</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y8.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_lutdi</twBEL><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp><twBEL>u_eth_top/txethmac1/txcounters1/Mcompar_NibbleMinFl_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>u_eth_top/txethmac1/NibbleMinFl</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>N1343</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>N1343</twComp><twBEL>u_eth_top/txethmac1/StartTxDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>u_eth_top/StartTxDone</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txstatem1/StartDefer10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>u_eth_top/txethmac1/StartDefer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/txethmac1/_n0204_inv</twComp><twBEL>u_eth_top/txethmac1/txcounters1/_n0114_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/_n0114_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>u_eth_top/txethmac1/txcounters1/NibCnt&lt;7&gt;</twComp><twBEL>u_eth_top/txethmac1/txcounters1/NibCnt_4</twBEL></twPathDel><twLogDel>2.295</twLogDel><twRouteDel>6.825</twRouteDel><twTotDel>9.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mtx_clk_pad_i_BUFGP</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_MTX_CLK = PERIOD TIMEGRP &quot;MTX_CLK&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="mtx_clk_pad_i_BUFGP/BUFG/I0" logResource="mtx_clk_pad_i_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y7.I0" clockNet="mtx_clk_pad_i_BUFGP/IBUFG"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tcp" slack="39.570" period="40.000" constraintValue="40.000" deviceLimit="0.430" freqLimit="2325.581" physResource="u_eth_top/txethmac1/txcrc/Crc&lt;7&gt;/CLK" logResource="u_eth_top/txethmac1/txcrc/Crc_4/CK" locationPin="SLICE_X20Y3.CLK" clockNet="mtx_clk_pad_i_BUFGP"/><twPinLimit anchorID="67" type="MINHIGHPULSE" name="Trpw" slack="39.570" period="40.000" constraintValue="20.000" deviceLimit="0.215" physResource="u_eth_top/txethmac1/txcrc/Crc&lt;7&gt;/SR" logResource="u_eth_top/txethmac1/txcrc/Crc_4/SR" locationPin="SLICE_X20Y3.SR" clockNet="sys_rst"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tcp" slack="39.570" period="40.000" constraintValue="40.000" deviceLimit="0.430" freqLimit="2325.581" physResource="u_eth_top/txethmac1/txcrc/Crc&lt;7&gt;/CLK" logResource="u_eth_top/txethmac1/txcrc/Crc_8/CK" locationPin="SLICE_X20Y3.CLK" clockNet="mtx_clk_pad_i_BUFGP"/><twPinLimit anchorID="69" type="MINHIGHPULSE" name="Trpw" slack="39.570" period="40.000" constraintValue="20.000" deviceLimit="0.215" physResource="u_eth_top/txethmac1/txcrc/Crc&lt;7&gt;/SR" logResource="u_eth_top/txethmac1/txcrc/Crc_8/SR" locationPin="SLICE_X20Y3.SR" clockNet="sys_rst"/></twPinLimitRpt></twConst><twConst anchorID="70" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_MRX_CLK = PERIOD TIMEGRP &quot;MRX_CLK&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>91324</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1322</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.782</twMinPer></twConstHead><twPathRptBanner iPaths="510" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0 (SLICE_X26Y3.CE), 510 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.218</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twDest><twTotPathDel>10.775</twTotPathDel><twClkSkew dest = "0.510" src = "0.482">-0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lut&lt;6&gt;</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twBEL></twPathDel><twLogDel>2.618</twLogDel><twRouteDel>8.157</twRouteDel><twTotDel>10.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.222</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twDest><twTotPathDel>10.771</twTotPathDel><twClkSkew dest = "0.510" src = "0.482">-0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi6</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twBEL></twPathDel><twLogDel>2.614</twLogDel><twRouteDel>8.157</twRouteDel><twTotDel>10.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.265</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twDest><twTotPathDel>10.731</twTotPathDel><twClkSkew dest = "0.510" src = "0.479">-0.031</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lut&lt;6&gt;</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twBEL></twPathDel><twLogDel>2.541</twLogDel><twRouteDel>8.190</twRouteDel><twTotDel>10.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.269</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twDest><twTotPathDel>10.727</twTotPathDel><twClkSkew dest = "0.510" src = "0.479">-0.031</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi6</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twBEL></twPathDel><twLogDel>2.537</twLogDel><twRouteDel>8.190</twRouteDel><twTotDel>10.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.276</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twDest><twTotPathDel>10.717</twTotPathDel><twClkSkew dest = "0.510" src = "0.482">-0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;8&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut151</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi4</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_0</twBEL></twPathDel><twLogDel>2.656</twLogDel><twRouteDel>8.061</twRouteDel><twTotDel>10.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="510" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2 (SLICE_X26Y3.CE), 510 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.254</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twDest><twTotPathDel>10.739</twTotPathDel><twClkSkew dest = "0.510" src = "0.482">-0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lut&lt;6&gt;</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twBEL></twPathDel><twLogDel>2.582</twLogDel><twRouteDel>8.157</twRouteDel><twTotDel>10.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.258</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twDest><twTotPathDel>10.735</twTotPathDel><twClkSkew dest = "0.510" src = "0.482">-0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi6</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twBEL></twPathDel><twLogDel>2.578</twLogDel><twRouteDel>8.157</twRouteDel><twTotDel>10.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.301</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twDest><twTotPathDel>10.695</twTotPathDel><twClkSkew dest = "0.510" src = "0.479">-0.031</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lut&lt;6&gt;</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twBEL></twPathDel><twLogDel>2.505</twLogDel><twRouteDel>8.190</twRouteDel><twTotDel>10.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.305</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twDest><twTotPathDel>10.691</twTotPathDel><twClkSkew dest = "0.510" src = "0.479">-0.031</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi6</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twBEL></twPathDel><twLogDel>2.501</twLogDel><twRouteDel>8.190</twRouteDel><twTotDel>10.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.312</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twDest><twTotPathDel>10.681</twTotPathDel><twClkSkew dest = "0.510" src = "0.482">-0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;8&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut151</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi4</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_2</twBEL></twPathDel><twLogDel>2.620</twLogDel><twRouteDel>8.061</twRouteDel><twTotDel>10.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="510" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3 (SLICE_X26Y3.CE), 510 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.258</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twDest><twTotPathDel>10.735</twTotPathDel><twClkSkew dest = "0.510" src = "0.482">-0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lut&lt;6&gt;</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twBEL></twPathDel><twLogDel>2.578</twLogDel><twRouteDel>8.157</twRouteDel><twTotDel>10.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.262</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twDest><twTotPathDel>10.731</twTotPathDel><twClkSkew dest = "0.510" src = "0.482">-0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi6</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twBEL></twPathDel><twLogDel>2.574</twLogDel><twRouteDel>8.157</twRouteDel><twTotDel>10.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.305</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twDest><twTotPathDel>10.691</twTotPathDel><twClkSkew dest = "0.510" src = "0.479">-0.031</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lut&lt;6&gt;</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twBEL></twPathDel><twLogDel>2.501</twLogDel><twRouteDel>8.190</twRouteDel><twTotDel>10.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.309</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twDest><twTotPathDel>10.687</twTotPathDel><twClkSkew dest = "0.510" src = "0.479">-0.031</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi6</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twBEL></twPathDel><twLogDel>2.497</twLogDel><twRouteDel>8.190</twRouteDel><twTotDel>10.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.316</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twDest><twTotPathDel>10.677</twTotPathDel><twClkSkew dest = "0.510" src = "0.482">-0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;8&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut151</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi4</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_3</twBEL></twPathDel><twLogDel>2.616</twLogDel><twRouteDel>8.061</twRouteDel><twTotDel>10.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="510" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1 (SLICE_X26Y3.CE), 510 paths
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.273</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twDest><twTotPathDel>10.720</twTotPathDel><twClkSkew dest = "0.510" src = "0.482">-0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lut&lt;6&gt;</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twBEL></twPathDel><twLogDel>2.563</twLogDel><twRouteDel>8.157</twRouteDel><twTotDel>10.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.277</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twDest><twTotPathDel>10.716</twTotPathDel><twClkSkew dest = "0.510" src = "0.482">-0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi6</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>8.157</twRouteDel><twTotDel>10.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.320</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twDest><twTotPathDel>10.676</twTotPathDel><twClkSkew dest = "0.510" src = "0.479">-0.031</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lut&lt;6&gt;</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twBEL></twPathDel><twLogDel>2.486</twLogDel><twRouteDel>8.190</twRouteDel><twTotDel>10.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.324</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twDest><twTotPathDel>10.672</twTotPathDel><twClkSkew dest = "0.510" src = "0.479">-0.031</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi6</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twBEL></twPathDel><twLogDel>2.482</twLogDel><twRouteDel>8.190</twRouteDel><twTotDel>10.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.331</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twDest><twTotPathDel>10.662</twTotPathDel><twClkSkew dest = "0.510" src = "0.482">-0.028</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;8&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut151</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi4</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y3.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y3.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;3&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_1</twBEL></twPathDel><twLogDel>2.601</twLogDel><twRouteDel>8.061</twRouteDel><twTotDel>10.662</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="510" iCriticalPaths="0" sType="EndPoint">Paths for end point u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8 (SLICE_X26Y5.CE), 510 paths
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.283</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twDest><twTotPathDel>10.705</twTotPathDel><twClkSkew dest = "0.505" src = "0.482">-0.023</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lut&lt;6&gt;</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;11&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twBEL></twPathDel><twLogDel>2.618</twLogDel><twRouteDel>8.087</twRouteDel><twTotDel>10.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.287</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twDest><twTotPathDel>10.701</twTotPathDel><twClkSkew dest = "0.505" src = "0.482">-0.023</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi6</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;11&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twBEL></twPathDel><twLogDel>2.614</twLogDel><twRouteDel>8.087</twRouteDel><twTotDel>10.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.330</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twDest><twTotPathDel>10.661</twTotPathDel><twClkSkew dest = "0.505" src = "0.479">-0.026</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lut&lt;6&gt;</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;11&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twBEL></twPathDel><twLogDel>2.541</twLogDel><twRouteDel>8.120</twRouteDel><twTotDel>10.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.334</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twDest><twTotPathDel>10.657</twTotPathDel><twClkSkew dest = "0.505" src = "0.479">-0.026</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;6&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;12&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut41</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.140</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi6</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;11&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twBEL></twPathDel><twLogDel>2.537</twLogDel><twRouteDel>8.120</twRouteDel><twTotDel>10.657</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.341</twSlack><twSrc BELType="FF">u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType="FF">u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twDest><twTotPathDel>10.647</twTotPathDel><twClkSkew dest = "0.505" src = "0.482">-0.023</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twSrc><twDest BELType='FF'>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mrx_clk_pad_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/ByteCnt&lt;3&gt;_rt</twBEL><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_eth_top/ethreg1/MAC_ADDR1_1/DataOut&lt;7&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Madd_ByteCntDelayed_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>u_eth_top/rxethmac1/rxcounters1/ByteCntDelayed&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_eth_top/wishbone/LatchedRxLength&lt;8&gt;</twComp><twBEL>u_eth_top/rxethmac1/rxcounters1/Mmux_ByteCntOut151</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>u_eth_top/RxByteCnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y22.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp><twBEL>u_eth_top/macstatus1/Mcompar_n0013_lutdi4</twBEL><twBEL>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>u_eth_top/macstatus1/Mcompar_n0013_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/ethreg1/SetRxCIrq_rxclk</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/SetPauseTimer1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y11.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>u_eth_top/SetPauseTimer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y11.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y5.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.688</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/_n0357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y5.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>u_eth_top/maccontrol1/receivecontrol1/PauseTimer&lt;11&gt;</twComp><twBEL>u_eth_top/maccontrol1/receivecontrol1/PauseTimer_8</twBEL></twPathDel><twLogDel>2.656</twLogDel><twRouteDel>7.991</twRouteDel><twTotDel>10.647</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">mrx_clk_pad_i_BUFGP</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="121"><twPinLimitBanner>Component Switching Limit Checks: TS_MRX_CLK = PERIOD TIMEGRP &quot;MRX_CLK&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="122" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="mrx_clk_pad_i_BUFGP/BUFG/I0" logResource="mrx_clk_pad_i_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="mrx_clk_pad_i_BUFGP/IBUFG"/><twPinLimit anchorID="123" type="MINPERIOD" name="Tcp" slack="39.000" period="40.000" constraintValue="40.000" deviceLimit="1.000" freqLimit="1000.000" physResource="u_eth_top/wishbone/Busy_IRQ_syncb2/CLK" logResource="u_eth_top/Mshreg_WillTransmit_q2/CLK" locationPin="SLICE_X44Y29.CLK" clockNet="mrx_clk_pad_i_BUFGP"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tcp" slack="39.000" period="40.000" constraintValue="40.000" deviceLimit="1.000" freqLimit="1000.000" physResource="u_eth_top/wishbone/Busy_IRQ_syncb2/CLK" logResource="u_eth_top/wishbone/Mshreg_Busy_IRQ_syncb2/CLK" locationPin="SLICE_X44Y29.CLK" clockNet="mrx_clk_pad_i_BUFGP"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tcp" slack="39.570" period="40.000" constraintValue="40.000" deviceLimit="0.430" freqLimit="2325.581" physResource="u_eth_top/wishbone/RxDataLatched2&lt;23&gt;/CLK" logResource="u_eth_top/wishbone/RxDataLatched2_20/CK" locationPin="SLICE_X8Y23.CLK" clockNet="mrx_clk_pad_i_BUFGP"/><twPinLimit anchorID="126" type="MINHIGHPULSE" name="Trpw" slack="39.570" period="40.000" constraintValue="20.000" deviceLimit="0.215" physResource="u_eth_top/wishbone/RxDataLatched2&lt;23&gt;/SR" logResource="u_eth_top/wishbone/RxDataLatched2_20/SR" locationPin="SLICE_X8Y23.SR" clockNet="sys_rst"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_false2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="128" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_u_clocks_resets_pll_clk = PERIOD TIMEGRP &quot;u_clocks_resets_pll_clk&quot;         TS_PLL_CLK / 0.222222222 HIGH 50%;</twConstName><twItemCnt>3069514440</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16948</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>22.453</twMinPer></twConstHead><twPathRptBanner iPaths="5996143" iCriticalPaths="0" sType="EndPoint">Paths for end point u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAMB8_X1Y33.ADDRBRDADDR10), 5996143 paths
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.047</twSlack><twSrc BELType="FF">u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.348</twTotPathDel><twClkSkew dest = "0.505" src = "0.510">0.005</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X19Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/r0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y82.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y82.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r12&lt;2&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_611</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>u_amber/u_execute/rm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;2&gt;_REPLICA_173</twComp><twBEL>u_amber/u_execute/barrel_shift_in&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;20&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;2821</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;921</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out172</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073558</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735583</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735585</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_status_bits_firq_mask_wen</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRBRDADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.082</twLogDel><twRouteDel>14.266</twRouteDel><twTotDel>22.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.343</twTotPathDel><twClkSkew dest = "0.505" src = "0.508">0.003</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40911</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux4091</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40912</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_rds&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r13_svc&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_425</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>u_amber/u_execute/rs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp><twBEL>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r10_firq&lt;5&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_4</twBEL><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/_n0992</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735101</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073510</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735103</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735107</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not51</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u_amber/u_execute/u_alu/b_not&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRBRDADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>7.912</twLogDel><twRouteDel>14.431</twRouteDel><twTotDel>22.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.072</twSlack><twSrc BELType="FF">u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.323</twTotPathDel><twClkSkew dest = "0.505" src = "0.510">0.005</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X19Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/r0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y82.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y82.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r12&lt;2&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_611</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>u_amber/u_execute/rm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;2&gt;_REPLICA_173</twComp><twBEL>u_amber/u_execute/barrel_shift_in&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;20&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;2821</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;921</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out172</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073558</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735583</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735585</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_status_bits_firq_mask_wen</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P2</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/Mmux_reg_write_nxt291</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A233</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRBRDADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.245</twLogDel><twRouteDel>14.078</twRouteDel><twTotDel>22.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.318</twTotPathDel><twClkSkew dest = "0.505" src = "0.508">0.003</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40911</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux4091</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40912</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_rds&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r13_svc&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_425</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>u_amber/u_execute/rs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp><twBEL>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r10_firq&lt;5&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_4</twBEL><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/_n0992</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735101</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073510</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735103</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735107</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not51</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u_amber/u_execute/u_alu/b_not&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P2</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/Mmux_reg_write_nxt291</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A233</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRBRDADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.075</twLogDel><twRouteDel>14.243</twRouteDel><twTotDel>22.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.141</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.256</twTotPathDel><twClkSkew dest = "0.505" src = "0.508">0.003</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.B3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r7&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux38411</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux3841</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r1&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux38412_REPLICA_202</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux38412_REPLICA_202</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;1&gt;_REPLICA_101</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_4</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>u_amber/u_execute/u_register_bank/o_rs&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;0&gt;</twComp><twBEL>u_amber/u_execute/Mmux_shift_amount11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.D6</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rds_sel&lt;2&gt;_REPLICA_117</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n1004_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0956_7</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out24</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out113</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out24</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;281</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y74.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073556</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735563</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735565</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRBRDADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.712</twLogDel><twRouteDel>13.544</twRouteDel><twTotDel>22.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5996143" iCriticalPaths="0" sType="EndPoint">Paths for end point u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer (RAMB8_X1Y29.ADDRAWRADDR10), 5996143 paths
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.324</twTotPathDel><twClkSkew dest = "0.591" src = "0.607">0.016</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X19Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/r0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y82.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y82.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r12&lt;2&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_611</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>u_amber/u_execute/rm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;2&gt;_REPLICA_173</twComp><twBEL>u_amber/u_execute/barrel_shift_in&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;20&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;2821</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;921</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out172</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073558</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735583</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735585</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_status_bits_firq_mask_wen</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y29.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y29.CLKAWRCLK</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.082</twLogDel><twRouteDel>14.242</twRouteDel><twTotDel>22.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.319</twTotPathDel><twClkSkew dest = "0.591" src = "0.605">0.014</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40911</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux4091</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40912</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_rds&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r13_svc&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_425</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>u_amber/u_execute/rs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp><twBEL>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r10_firq&lt;5&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_4</twBEL><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/_n0992</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735101</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073510</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735103</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735107</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not51</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u_amber/u_execute/u_alu/b_not&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y29.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y29.CLKAWRCLK</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>7.912</twLogDel><twRouteDel>14.407</twRouteDel><twTotDel>22.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="FF">u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.299</twTotPathDel><twClkSkew dest = "0.591" src = "0.607">0.016</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X19Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/r0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y82.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y82.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r12&lt;2&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_611</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>u_amber/u_execute/rm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;2&gt;_REPLICA_173</twComp><twBEL>u_amber/u_execute/barrel_shift_in&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;20&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;2821</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;921</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out172</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073558</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735583</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735585</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_status_bits_firq_mask_wen</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P2</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/Mmux_reg_write_nxt291</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A233</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y29.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y29.CLKAWRCLK</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.245</twLogDel><twRouteDel>14.054</twRouteDel><twTotDel>22.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.092</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.294</twTotPathDel><twClkSkew dest = "0.591" src = "0.605">0.014</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40911</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux4091</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40912</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_rds&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r13_svc&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_425</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>u_amber/u_execute/rs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp><twBEL>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r10_firq&lt;5&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_4</twBEL><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/_n0992</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735101</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073510</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735103</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735107</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not51</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u_amber/u_execute/u_alu/b_not&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P2</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/Mmux_reg_write_nxt291</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A233</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y29.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y29.CLKAWRCLK</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.075</twLogDel><twRouteDel>14.219</twRouteDel><twTotDel>22.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.148</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_1</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.212</twTotPathDel><twClkSkew dest = "0.591" src = "0.631">0.040</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_1</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X17Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_46</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r7&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux38411</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux3841</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r1&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux38412_REPLICA_202</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux38412_REPLICA_202</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;1&gt;_REPLICA_101</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_4</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>u_amber/u_execute/u_register_bank/o_rs&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;0&gt;</twComp><twBEL>u_amber/u_execute/Mmux_shift_amount11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.D6</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rds_sel&lt;2&gt;_REPLICA_117</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n1004_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0956_7</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out24</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out113</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out24</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;281</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y74.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073556</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735563</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735565</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y29.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y29.CLKAWRCLK</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[2].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.712</twLogDel><twRouteDel>13.500</twRouteDel><twTotDel>22.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5996143" iCriticalPaths="0" sType="EndPoint">Paths for end point u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAMB8_X1Y33.ADDRAWRADDR10), 5996143 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="FF">u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.312</twTotPathDel><twClkSkew dest = "0.505" src = "0.510">0.005</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X19Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/r0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y82.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y82.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r12&lt;2&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_611</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>u_amber/u_execute/rm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;2&gt;_REPLICA_173</twComp><twBEL>u_amber/u_execute/barrel_shift_in&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;20&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;2821</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;921</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out172</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073558</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735583</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735585</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_status_bits_firq_mask_wen</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.082</twLogDel><twRouteDel>14.230</twRouteDel><twTotDel>22.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.307</twTotPathDel><twClkSkew dest = "0.505" src = "0.508">0.003</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40911</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux4091</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40912</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_rds&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r13_svc&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_425</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>u_amber/u_execute/rs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp><twBEL>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r10_firq&lt;5&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_4</twBEL><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/_n0992</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735101</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073510</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735103</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735107</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not51</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u_amber/u_execute/u_alu/b_not&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>7.912</twLogDel><twRouteDel>14.395</twRouteDel><twTotDel>22.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="FF">u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.287</twTotPathDel><twClkSkew dest = "0.505" src = "0.510">0.005</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X19Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/r0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y82.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y82.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r12&lt;2&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_611</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>u_amber/u_execute/rm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;2&gt;_REPLICA_173</twComp><twBEL>u_amber/u_execute/barrel_shift_in&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;20&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;2821</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;921</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out172</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073558</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735583</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735585</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_status_bits_firq_mask_wen</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P2</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/Mmux_reg_write_nxt291</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A233</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.245</twLogDel><twRouteDel>14.042</twRouteDel><twTotDel>22.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.282</twTotPathDel><twClkSkew dest = "0.505" src = "0.508">0.003</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40911</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux4091</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40912</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_rds&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r13_svc&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_425</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>u_amber/u_execute/rs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp><twBEL>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r10_firq&lt;5&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_4</twBEL><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/_n0992</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735101</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073510</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735103</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735107</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not51</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u_amber/u_execute/u_alu/b_not&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P2</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/Mmux_reg_write_nxt291</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A233</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.075</twLogDel><twRouteDel>14.207</twRouteDel><twTotDel>22.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.177</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.220</twTotPathDel><twClkSkew dest = "0.505" src = "0.508">0.003</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.B3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r7&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux38411</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux3841</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r1&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux38412_REPLICA_202</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux38412_REPLICA_202</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;1&gt;_REPLICA_101</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_4</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>u_amber/u_execute/u_register_bank/o_rs&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;0&gt;</twComp><twBEL>u_amber/u_execute/Mmux_shift_amount11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.D6</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rds_sel&lt;2&gt;_REPLICA_117</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n1004_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0956_7</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out24</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out113</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out24</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;281</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y74.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073556</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735563</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735565</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;7&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address162</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.712</twLogDel><twRouteDel>13.508</twRouteDel><twTotDel>22.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6650693" iCriticalPaths="0" sType="EndPoint">Paths for end point u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer (RAMB8_X1Y33.ADDRBRDADDR11), 6650693 paths
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.084</twSlack><twSrc BELType="FF">u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.311</twTotPathDel><twClkSkew dest = "0.505" src = "0.510">0.005</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X19Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/r0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y82.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y82.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r12&lt;2&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_611</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>u_amber/u_execute/rm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;2&gt;_REPLICA_173</twComp><twBEL>u_amber/u_execute/barrel_shift_in&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;20&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;2821</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;921</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out172</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073558</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735583</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735585</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_status_bits_firq_mask_wen</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;13&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;6&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;611</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y63.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;6&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address172</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRBRDADDR11</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.009</twLogDel><twRouteDel>14.302</twRouteDel><twTotDel>22.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.091</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.306</twTotPathDel><twClkSkew dest = "0.505" src = "0.508">0.003</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40911</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux4091</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40912</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_rds&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r13_svc&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_425</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>u_amber/u_execute/rs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp><twBEL>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r10_firq&lt;5&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_4</twBEL><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/_n0992</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735101</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073510</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735103</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735107</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not51</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u_amber/u_execute/u_alu/b_not&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;13&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;6&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;611</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y63.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;6&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address172</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRBRDADDR11</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>7.839</twLogDel><twRouteDel>14.467</twRouteDel><twTotDel>22.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.109</twSlack><twSrc BELType="FF">u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.286</twTotPathDel><twClkSkew dest = "0.505" src = "0.510">0.005</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X19Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/r0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y82.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y82.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r12&lt;2&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_611</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>u_amber/u_execute/rm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;2&gt;_REPLICA_173</twComp><twBEL>u_amber/u_execute/barrel_shift_in&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;20&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;2821</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;921</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out172</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073558</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735583</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735585</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_status_bits_firq_mask_wen</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P2</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/Mmux_reg_write_nxt291</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A233</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;13&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;6&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;611</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y63.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;6&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address172</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRBRDADDR11</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.172</twLogDel><twRouteDel>14.114</twRouteDel><twTotDel>22.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.281</twTotPathDel><twClkSkew dest = "0.505" src = "0.508">0.003</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40911</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux4091</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40912</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_rds&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r13_svc&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_425</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>u_amber/u_execute/rs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp><twBEL>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r10_firq&lt;5&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_4</twBEL><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/_n0992</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735101</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073510</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735103</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735107</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not51</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u_amber/u_execute/u_alu/b_not&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P2</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/Mmux_reg_write_nxt291</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A233</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;13&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;6&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;611</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y63.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;6&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address172</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRBRDADDR11</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.002</twLogDel><twRouteDel>14.279</twRouteDel><twTotDel>22.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.178</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twTotPathDel>22.219</twTotPathDel><twClkSkew dest = "0.505" src = "0.508">0.003</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.B3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r7&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux38411</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux3841</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r1&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux38412_REPLICA_202</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux38412_REPLICA_202</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;1&gt;_REPLICA_101</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_4</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>u_amber/u_execute/u_register_bank/o_rs&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;0&gt;</twComp><twBEL>u_amber/u_execute/Mmux_shift_amount11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.D6</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rds_sel&lt;2&gt;_REPLICA_117</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n1004_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0956_7</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out24</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out113</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out24</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;281</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y74.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073556</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735563</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735565</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y62.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;13&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;6&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;611</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y63.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;6&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address172</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.ADDRBRDADDR11</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>u_amber/u_fetch/u_cache/tag_address&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_tag/u_ramb8bwer</twBEL></twPathDel><twLogDel>8.639</twLogDel><twRouteDel>13.580</twRouteDel><twTotDel>22.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5996379" iCriticalPaths="0" sType="EndPoint">Paths for end point u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer (RAMB8_X0Y27.ADDRBRDADDR10), 5996379 paths
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.121</twSlack><twSrc BELType="FF">u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twDest><twTotPathDel>22.261</twTotPathDel><twClkSkew dest = "0.589" src = "0.607">0.018</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X19Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/r0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y82.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y82.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r12&lt;2&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_611</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>u_amber/u_execute/rm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;2&gt;_REPLICA_173</twComp><twBEL>u_amber/u_execute/barrel_shift_in&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;20&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;2821</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;921</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out172</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073558</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735583</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735585</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_status_bits_firq_mask_wen</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address61</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y27.ADDRBRDADDR10</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y27.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twBEL></twPathDel><twLogDel>8.082</twLogDel><twRouteDel>14.179</twRouteDel><twTotDel>22.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twDest><twTotPathDel>22.256</twTotPathDel><twClkSkew dest = "0.589" src = "0.605">0.016</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40911</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux4091</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40912</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_rds&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r13_svc&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_425</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>u_amber/u_execute/rs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp><twBEL>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r10_firq&lt;5&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_4</twBEL><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/_n0992</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735101</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073510</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735103</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735107</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not51</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u_amber/u_execute/u_alu/b_not&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address61</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y27.ADDRBRDADDR10</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y27.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twBEL></twPathDel><twLogDel>7.912</twLogDel><twRouteDel>14.344</twRouteDel><twTotDel>22.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twDest><twTotPathDel>22.236</twTotPathDel><twClkSkew dest = "0.589" src = "0.607">0.018</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/u_register_bank/r0_1</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X19Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/r0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y82.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y82.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r12&lt;2&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_611</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_4_f7_10</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rm_2_f8_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>u_amber/u_execute/rm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;2&gt;_REPLICA_173</twComp><twBEL>u_amber/u_execute/barrel_shift_in&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/barrel_shift_in&lt;20&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;2821</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;1&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;921</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out172</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0950_92</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;3111</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out92</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073558</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073554</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735581</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735583</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735582</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735522</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735585</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y65.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_status_bits_firq_mask_wen</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not291_REPLICA_205</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P2</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/Mmux_reg_write_nxt291</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A233</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address61</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y27.ADDRBRDADDR10</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y27.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twBEL></twPathDel><twLogDel>8.245</twLogDel><twRouteDel>13.991</twRouteDel><twTotDel>22.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twDest><twTotPathDel>22.231</twTotPathDel><twClkSkew dest = "0.589" src = "0.605">0.016</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_3</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_49</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40911</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux4091</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_firq&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux40912</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r14_rds&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y83.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r13_svc&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_425</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7_24</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.426</twDelInfo><twComp>u_amber/u_execute/rs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp><twBEL>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y79.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;3&gt;_REPLICA_80</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y79.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r10_firq&lt;5&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_4</twBEL><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n0992_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/_n0992</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735101</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073510</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0944341</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735103</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735102</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735107</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y67.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y67.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_decode/o_alu_function&lt;8&gt;</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not51</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>u_amber/u_execute/u_alu/b_not&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P2</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/o_write_data&lt;1&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/Mmux_reg_write_nxt291</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A233</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address61</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y27.ADDRBRDADDR10</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y27.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twBEL></twPathDel><twLogDel>8.075</twLogDel><twRouteDel>14.156</twRouteDel><twTotDel>22.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.209</twSlack><twSrc BELType="FF">u_amber/u_execute/status_bits_mode_rds_oh_1</twSrc><twDest BELType="RAM">u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twDest><twTotPathDel>22.149</twTotPathDel><twClkSkew dest = "0.589" src = "0.631">0.042</twClkSkew><twDelConst>22.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.188" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_amber/u_execute/status_bits_mode_rds_oh_1</twSrc><twDest BELType='RAM'>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X17Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;2&gt;_REPLICA_46</twComp><twBEL>u_amber/u_execute/status_bits_mode_rds_oh_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.B1</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>u_amber/u_execute/status_bits_mode_rds_oh&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r7&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux38411</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux3841</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_amber/u_execute/u_register_bank/r1&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_register_bank/mux38412_REPLICA_202</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>u_amber/u_execute/u_register_bank/mux38412_REPLICA_202</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>u_amber/u_decode/o_rm_sel&lt;1&gt;_REPLICA_101</twComp><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_4</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_3_f7</twBEL><twBEL>u_amber/u_execute/u_register_bank/Mmux_o_rs_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>u_amber/u_execute/u_register_bank/o_rs&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;0&gt;</twComp><twBEL>u_amber/u_execute/Mmux_shift_amount11</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.D6</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>u_amber/u_execute/shift_amount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_decode/o_rds_sel&lt;2&gt;_REPLICA_117</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux__n1004_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux__n0956_7</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out24</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y83.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;2&gt;_mmx_out113</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out24</twComp><twBEL>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;281</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y74.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/i_shift_amount&lt;3&gt;_mmx_out62</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y74.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n073556</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735561</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735563</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_barrel_shift/Mmux_n0735562</twComp><twBEL>u_amber/u_execute/u_barrel_shift/Mmux_n0735565</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y65.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>u_amber/u_execute/barrel_shift_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y65.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twComp><twBEL>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>u_amber/u_execute/u_alu/Mmux_b_not281_REPLICA_204</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.P3</twSite><twDelType>Tdspdo_B_P</twDelType><twDelInfo twEdge="twRising">3.123</twDelInfo><twComp>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twComp><twBEL>u_amber/u_execute/u_alu/u_xx_addsub_33/u_dsp48</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.003</twDelInfo><twComp>u_amber/u_execute/u_alu/fadder_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_execute/u_alu/a&lt;3&gt;</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u_amber/u_execute/u_alu/o_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_amber/u_execute/status_bits_flags_nxt&lt;2&gt;11</twComp><twBEL>u_amber/u_execute/u_alu/o_out&lt;3&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>u_amber/u_execute/alu_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_A263</twBEL><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y61.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twComp><twBEL>u_amber/u_execute/Mmux__n04167_rs_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>u_amber/u_execute/Mmux__n04167_split&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;511</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>u_amber/u_fetch/u_cache/source_sel&lt;1&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp><twBEL>u_amber/u_fetch/u_cache/Mmux_data_address61</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y27.ADDRBRDADDR10</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>u_amber/u_fetch/u_cache/data_address&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y27.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twComp><twBEL>u_amber/u_fetch/u_cache/rams[1].u_data/u_gen[0].u_ramb8bwer</twBEL></twPathDel><twLogDel>8.712</twLogDel><twRouteDel>13.437</twRouteDel><twTotDel>22.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="22.500">sys_clk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="179"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clocks_resets_pll_clk = PERIOD TIMEGRP &quot;u_clocks_resets_pll_clk&quot;
        TS_PLL_CLK / 0.222222222 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="180" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="19.376" period="22.500" constraintValue="22.500" deviceLimit="3.124" freqLimit="320.102" physResource="u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer/CLKAWRCLK" logResource="u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer/CLKAWRCLK" locationPin="RAMB8_X1Y24.CLKAWRCLK" clockNet="sys_clk"/><twPinLimit anchorID="181" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="19.376" period="22.500" constraintValue="22.500" deviceLimit="3.124" freqLimit="320.102" physResource="u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer/CLKBRDCLK" logResource="u_amber/u_fetch/u_cache/rams[2].u_data/u_gen[1].u_ramb8bwer/CLKBRDCLK" locationPin="RAMB8_X1Y24.CLKBRDCLK" clockNet="sys_clk"/><twPinLimit anchorID="182" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="19.376" period="22.500" constraintValue="22.500" deviceLimit="3.124" freqLimit="320.102" physResource="boot_mem32.u_boot_mem/u_mem/u_sram0/CLKA" logResource="boot_mem32.u_boot_mem/u_mem/u_sram0/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="sys_clk"/><twPinLimit anchorID="183" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="19.376" period="22.500" constraintValue="22.500" deviceLimit="3.124" freqLimit="320.102" physResource="boot_mem32.u_boot_mem/u_mem/u_sram1/CLKA" logResource="boot_mem32.u_boot_mem/u_mem/u_sram1/CLKA" locationPin="RAMB16_X0Y30.CLKA" clockNet="sys_clk"/><twPinLimit anchorID="184" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="19.376" period="22.500" constraintValue="22.500" deviceLimit="3.124" freqLimit="320.102" physResource="boot_mem32.u_boot_mem/u_mem/u_sram2/CLKA" logResource="boot_mem32.u_boot_mem/u_mem/u_sram2/CLKA" locationPin="RAMB16_X1Y34.CLKA" clockNet="sys_clk"/></twPinLimitRpt></twConst><twConst anchorID="185" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_PLL_CLK /         0.5 HIGH 50%;</twConstName><twItemCnt>11558</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1156</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.723</twMinPer></twConstHead><twPathRptBanner iPaths="150" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X50Y92.CE), 150 paths
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.277</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>8.628</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.554</twLogDel><twRouteDel>6.074</twRouteDel><twTotDel>8.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.357</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>8.540</twTotPathDel><twClkSkew dest = "0.239" src = "0.254">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.593</twLogDel><twRouteDel>5.947</twRouteDel><twTotDel>8.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.563</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>8.342</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.185</twLogDel><twRouteDel>6.157</twRouteDel><twTotDel>8.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.704</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>8.193</twTotPathDel><twClkSkew dest = "0.239" src = "0.254">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>5.559</twRouteDel><twTotDel>8.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.709</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twTotPathDel>8.196</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.554</twLogDel><twRouteDel>5.642</twRouteDel><twTotDel>8.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="150" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (SLICE_X50Y92.CE), 150 paths
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.298</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twTotPathDel>8.607</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twLogDel>2.533</twLogDel><twRouteDel>6.074</twRouteDel><twTotDel>8.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.378</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twTotPathDel>8.519</twTotPathDel><twClkSkew dest = "0.239" src = "0.254">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twLogDel>2.572</twLogDel><twRouteDel>5.947</twRouteDel><twTotDel>8.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.584</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twTotPathDel>8.321</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twLogDel>2.164</twLogDel><twRouteDel>6.157</twRouteDel><twTotDel>8.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.725</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twTotPathDel>8.172</twTotPathDel><twClkSkew dest = "0.239" src = "0.254">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twLogDel>2.613</twLogDel><twRouteDel>5.559</twRouteDel><twTotDel>8.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.730</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twTotPathDel>8.175</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6</twBEL></twPathDel><twLogDel>2.533</twLogDel><twRouteDel>5.642</twRouteDel><twTotDel>8.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="150" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5 (SLICE_X50Y92.CE), 150 paths
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.316</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twTotPathDel>8.589</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twBEL></twPathDel><twLogDel>2.515</twLogDel><twRouteDel>6.074</twRouteDel><twTotDel>8.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.396</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twTotPathDel>8.501</twTotPathDel><twClkSkew dest = "0.239" src = "0.254">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twBEL></twPathDel><twLogDel>2.554</twLogDel><twRouteDel>5.947</twRouteDel><twTotDel>8.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.602</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twTotPathDel>8.303</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twBEL></twPathDel><twLogDel>2.146</twLogDel><twRouteDel>6.157</twRouteDel><twTotDel>8.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.743</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twTotPathDel>8.154</twTotPathDel><twClkSkew dest = "0.239" src = "0.254">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twBEL></twPathDel><twLogDel>2.595</twLogDel><twRouteDel>5.559</twRouteDel><twTotDel>8.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.748</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twTotPathDel>8.157</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;6&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5</twBEL></twPathDel><twLogDel>2.515</twLogDel><twRouteDel>5.642</twRouteDel><twTotDel>8.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="150" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X50Y91.CE), 150 paths
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.489</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twTotPathDel>8.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y91.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y91.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.554</twLogDel><twRouteDel>5.869</twRouteDel><twTotDel>8.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.560</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twTotPathDel>8.335</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y91.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y91.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.593</twLogDel><twRouteDel>5.742</twRouteDel><twTotDel>8.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.775</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twTotPathDel>8.137</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y91.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y91.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.185</twLogDel><twRouteDel>5.952</twRouteDel><twTotDel>8.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.907</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twTotPathDel>7.988</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y91.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y91.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.634</twLogDel><twRouteDel>5.354</twRouteDel><twTotDel>7.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.921</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twTotPathDel>7.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y91.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y91.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twLogDel>2.554</twLogDel><twRouteDel>5.437</twRouteDel><twTotDel>7.991</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="150" iCriticalPaths="0" sType="EndPoint">Paths for end point u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (SLICE_X50Y91.CE), 150 paths
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.509</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twTotPathDel>8.403</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y91.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y91.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twLogDel>2.534</twLogDel><twRouteDel>5.869</twRouteDel><twTotDel>8.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.580</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twTotPathDel>8.315</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y91.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y91.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twLogDel>2.573</twLogDel><twRouteDel>5.742</twRouteDel><twTotDel>8.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.795</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twTotPathDel>8.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y91.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y91.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twLogDel>2.165</twLogDel><twRouteDel>5.952</twRouteDel><twTotDel>8.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.927</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twTotPathDel>7.968</twTotPathDel><twClkSkew dest = "0.237" src = "0.254">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X48Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y92.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y91.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y91.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twLogDel>2.614</twLogDel><twRouteDel>5.354</twRouteDel><twTotDel>7.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.941</twSlack><twSrc BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType="FF">u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twTotPathDel>7.971</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.160" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.088</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType='FF'>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X50Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y90.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_11</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In211</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N322</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_uart0/rx_fifo_112</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y91.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1642_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y91.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3</twBEL></twPathDel><twLogDel>2.534</twLogDel><twRouteDel>5.437</twRouteDel><twTotDel>7.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_ddr3/c3_mcb_drp_clk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="236"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_PLL_CLK /
        0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="237" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="u_ddr3/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="u_ddr3/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="u_ddr3/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="238" type="MINPERIOD" name="Tmcbcper_UICLK" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="u_ddr3/c3_mcb_drp_clk"/><twPinLimit anchorID="239" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;/CLK" logResource="u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK" locationPin="SLICE_X40Y92.CLK" clockNet="u_ddr3/c3_mcb_drp_clk"/><twPinLimit anchorID="240" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;/CLK" logResource="u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CK" locationPin="SLICE_X40Y92.CLK" clockNet="u_ddr3/c3_mcb_drp_clk"/><twPinLimit anchorID="241" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;/CLK" logResource="u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2/CK" locationPin="SLICE_X40Y92.CLK" clockNet="u_ddr3/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="242" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;u_ddr3_memc3_infrastructure_inst_clk_2x_180&quot; TS_PLL_CLK / 4 PHASE         0.625 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="243"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;u_ddr3_memc3_infrastructure_inst_clk_2x_180&quot; TS_PLL_CLK / 4 PHASE
        0.625 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="244" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.250" constraintValue="1.250" deviceLimit="1.249" freqLimit="800.641" physResource="u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="u_ddr3/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="245" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;u_ddr3_memc3_infrastructure_inst_clk_2x_0&quot; TS_PLL_CLK / 4 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="246"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;u_ddr3_memc3_infrastructure_inst_clk_2x_0&quot; TS_PLL_CLK / 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="247" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.250" constraintValue="1.250" deviceLimit="1.249" freqLimit="800.641" physResource="u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="u_ddr3/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="u_ddr3/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="248"><twConstRollup name="TS_PLL_CLK" fullName="TS_PLL_CLK = PERIOD TIMEGRP &quot;BRD_CLK&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="4.996" errors="0" errorRollup="0" items="0" itemsRollup="3069525998"/><twConstRollup name="TS_u_clocks_resets_pll_clk" fullName="TS_u_clocks_resets_pll_clk = PERIOD TIMEGRP &quot;u_clocks_resets_pll_clk&quot;         TS_PLL_CLK / 0.222222222 HIGH 50%;" type="child" depth="1" requirement="22.500" prefType="period" actual="22.453" actualRollup="N/A" errors="0" errorRollup="0" items="3069514440" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;u_ddr3_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_PLL_CLK /         0.5 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.723" actualRollup="N/A" errors="0" errorRollup="0" items="11558" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_memc3_infrastructure_inst_clk_2x_180" fullName="TS_u_ddr3_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;u_ddr3_memc3_infrastructure_inst_clk_2x_180&quot; TS_PLL_CLK / 4 PHASE         0.625 ns HIGH 50%;" type="child" depth="1" requirement="1.250" prefType="period" actual="1.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_memc3_infrastructure_inst_clk_2x_0" fullName="TS_u_ddr3_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;u_ddr3_memc3_infrastructure_inst_clk_2x_0&quot; TS_PLL_CLK / 4 HIGH 50%;" type="child" depth="1" requirement="1.250" prefType="period" actual="1.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="249">0</twUnmetConstCnt><twDataSheet anchorID="250" twNameLen="15"><twClk2SUList anchorID="251" twDestWidth="9"><twDest>brd_clk_n</twDest><twClk2SU><twSrc>brd_clk_n</twSrc><twRiseRise>22.453</twRiseRise></twClk2SU><twClk2SU><twSrc>brd_clk_p</twSrc><twRiseRise>22.453</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="252" twDestWidth="9"><twDest>brd_clk_p</twDest><twClk2SU><twSrc>brd_clk_n</twSrc><twRiseRise>22.453</twRiseRise></twClk2SU><twClk2SU><twSrc>brd_clk_p</twSrc><twRiseRise>22.453</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="253" twDestWidth="13"><twDest>mrx_clk_pad_i</twDest><twClk2SU><twSrc>mrx_clk_pad_i</twSrc><twRiseRise>10.782</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="254" twDestWidth="13"><twDest>mtx_clk_pad_i</twDest><twClk2SU><twSrc>mtx_clk_pad_i</twSrc><twRiseRise>9.475</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="255"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3069631868</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>41832</twConnCnt></twConstCov><twStats anchorID="256"><twMinPer>22.453</twMinPer><twFootnote number="1" /><twMaxFreq>44.537</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Mar  7 13:09:36 2014 </twTimestamp></twFoot><twClientInfo anchorID="257"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 270 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
