INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:59:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.345ns period=6.690ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.345ns period=6.690ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.690ns  (clk rise@6.690ns - clk rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 2.193ns (34.881%)  route 4.094ns (65.119%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.173 - 6.690 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2020, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X23Y90         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y90         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[3]/Q
                         net (fo=37, routed)          0.433     1.157    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]
    SLICE_X22Y89         LUT5 (Prop_lut5_I4_O)        0.043     1.200 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.200    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X22Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.446 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.446    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X22Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.496 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.496    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X22Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.546 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.546    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X22Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.596 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.596    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X22Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.646 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.646    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X22Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.793 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[3]
                         net (fo=4, routed)           0.323     2.115    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_4
    SLICE_X21Y94         LUT3 (Prop_lut3_I0_O)        0.120     2.235 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_10/O
                         net (fo=34, routed)          0.450     2.685    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_10_n_0
    SLICE_X16Y94         LUT6 (Prop_lut6_I0_O)        0.043     2.728 r  lsq1/handshake_lsq_lsq1_core/dataReg[4]_i_4/O
                         net (fo=1, routed)           0.400     3.128    lsq1/handshake_lsq_lsq1_core/dataReg[4]_i_4_n_0
    SLICE_X17Y92         LUT6 (Prop_lut6_I4_O)        0.043     3.171 r  lsq1/handshake_lsq_lsq1_core/dataReg[4]_i_1/O
                         net (fo=4, routed)           0.226     3.397    load2/data_tehb/control/lsq1_ldData_0[0]
    SLICE_X17Y94         LUT3 (Prop_lut3_I2_O)        0.043     3.440 r  load2/data_tehb/control/level5_c1[7]_i_2/O
                         net (fo=5, routed)           0.643     4.083    lsq1/handshake_lsq_lsq1_core/level5_c1_reg[7]_0
    SLICE_X19Y97         LUT6 (Prop_lut6_I3_O)        0.043     4.126 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.090     4.216    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X19Y97         LUT5 (Prop_lut5_I4_O)        0.043     4.259 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.353     4.612    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X18Y97         LUT3 (Prop_lut3_I0_O)        0.043     4.655 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.655    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X18Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.828 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.828    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.950 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.362     5.311    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X17Y98         LUT2 (Prop_lut2_I0_O)        0.133     5.444 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.444    addf0/operator/p_1_in[0]
    SLICE_X17Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     5.671 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.671    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X17Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     5.816 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=7, routed)           0.436     6.252    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[3]
    SLICE_X16Y98         LUT5 (Prop_lut5_I3_O)        0.120     6.372 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.186     6.558    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X17Y97         LUT3 (Prop_lut3_I1_O)        0.043     6.601 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.194     6.795    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X19Y97         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.690     6.690 r  
                                                      0.000     6.690 r  clk (IN)
                         net (fo=2020, unset)         0.483     7.173    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y97         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.173    
                         clock uncertainty           -0.035     7.137    
    SLICE_X19Y97         FDRE (Setup_fdre_C_R)       -0.295     6.842    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          6.842    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  0.047    




