# SystemVerilog Assertions 

Assertions are used to validate the behaviour of a design. <br />
