# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do dds_sine_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/dds_sine.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:04 on May 02,2019
# vcom -reportprogress 300 -93 -work work C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/dds_sine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity dds_sine
# -- Compiling architecture rtl of dds_sine
# End time: 15:46:04 on May 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/poker/Documents/Projects/Research/memristor-repo/dds_test/sine_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:16 on May 02,2019
# vcom -reportprogress 300 -work work C:/Users/poker/Documents/Projects/Research/memristor-repo/dds_test/sine_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity Sine_testbench
# -- Compiling architecture Test of Sine_testbench
# End time: 15:46:16 on May 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/poker/Documents/Projects/Research/memristor-repo/dds_test/Sine_testbench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:46:16 on May 02,2019
# vcom -reportprogress 300 -work work C:/Users/poker/Documents/Projects/Research/memristor-repo/dds_test/Sine_testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity Sine_testbench
# -- Compiling architecture Test of Sine_testbench
# End time: 15:46:16 on May 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.sine_testbench
# vsim work.sine_testbench 
# Start time: 15:46:20 on May 02,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.sine_testbench(test)
# Loading work.dds_sine(rtl)
add wave -position insertpoint  \
sim:/sine_testbench/i_clk \
sim:/sine_testbench/i_rstb \
sim:/sine_testbench/i_sync_reset \
sim:/sine_testbench/i_fcw \
sim:/sine_testbench/i_start_phase \
sim:/sine_testbench/o_sine
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /sine_testbench/dds_proc
restart -f -nolist -nowave -nolog -nobreak -novirtuals -noassertions -nofcovers -noatv
add wave -position insertpoint  \
sim:/sine_testbench/i_clk \
sim:/sine_testbench/i_rstb \
sim:/sine_testbench/i_sync_reset \
sim:/sine_testbench/i_fcw \
sim:/sine_testbench/i_start_phase \
sim:/sine_testbench/o_sine
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /sine_testbench/dds_proc
# End time: 16:13:51 on May 02,2019, Elapsed time: 0:27:31
# Errors: 0, Warnings: 2
