Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  9 13:06:38 2021
| Host         : PAUPC1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file daq_n4_hw_test_control_sets_placed.rpt
| Design       : daq_n4_hw_test
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |           11 |
| Yes          | No                    | No                     |              11 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              42 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                         Enable Signal                         |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  daq_clk_adapter_i/clk_wiz_0/inst/clk_out1     | daq_top_1/daq_vga_controller_1/vga_timing/HS_s3_out           | daq_top_1/daq_vga_controller_1/vga_timing/HS_s_i_1_n_0         |                1 |              1 |
|  daq_clk_adapter_i/clk_wiz_0/inst/clk_out1     |                                                               |                                                                |                4 |              5 |
|  daq_clk_adapter_i/clk_wiz_0/inst/clk_out1     | daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0 | daq_top_1/daq_trigger_controller_1/rst                         |                2 |              6 |
|  daq_top_1/daq_vga_controller_1/vga_timing/CLK |                                                               | daq_top_1/daq_vga_controller_1/cross_overlay/clear             |                5 |             10 |
|  daq_clk_adapter_i/clk_wiz_0/inst/clk_out1     |                                                               | daq_top_1/daq_vga_controller_1/vga_timing/HS_s_i_1_n_0         |                6 |             11 |
|  daq_clk_adapter_i/clk_wiz_0/inst/clk_out1     | daq_top_1/daq_vga_controller_1/vga_timing/c_x0                | daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1_n_0      |                4 |             11 |
|  daq_clk_adapter_i/clk_wiz_0/inst/clk_out1     | CPU_RESETN_IBUF                                               |                                                                |                3 |             11 |
|  daq_clk_adapter_i/clk_wiz_0/inst/clk_out1     | daq_top_1/daq_trigger_controller_1/debounce_counter           | daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0 |                6 |             24 |
+------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


