Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys --vector_source="C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/Waveform.vwf" --testbench_file="C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Oct 23 16:29:21 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys --vector_source=C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/Waveform.vwf --testbench_file=C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/simulation/qsim/Waveform.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/simulation/qsim/" de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Oct 23 16:29:22 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/simulation/qsim/ de0-neorv32-sdram-qsys -c de0-neorv32-sdram-qsys
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file de0-neorv32-sdram-qsys.vho in folder "C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4675 megabytes
    Info: Processing ended: Wed Oct 23 16:29:22 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/simulation/qsim/de0-neorv32-sdram-qsys.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/20.1/modelsim_ase/win32aloem//vsim -c -do de0-neorv32-sdram-qsys.do

Reading pref.tcl

# 2020.1

# do de0-neorv32-sdram-qsys.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:29:23 on Oct 23,2024
# vcom -work work de0-neorv32-sdram-qsys.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity top
# -- Compiling architecture structure of top

# End time: 16:29:25 on Oct 23,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 16:29:25 on Oct 23,2024
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_vhd_vec_tst
# -- Compiling architecture top_arch of top_vhd_vec_tst

# End time: 16:29:25 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.top_vhd_vec_tst 
# Start time: 16:29:25 on Oct 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.top_vhd_vec_tst(top_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.top(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_pllpack(body)
# Loading ieee.std_logic_unsigned(body)
# Loading cycloneive.cycloneive_pll(vital_pll)
# Loading cycloneive.cycloneive_mn_cntr(behave)
# Loading cycloneive.cycloneive_scale_cntr(behave)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
# Loading cycloneive.cycloneive_mac_mult(vital_cycloneive_mac_mult)
# Loading cycloneive.cycloneive_mac_data_reg(vital_cycloneive_mac_data_reg)
# Loading cycloneive.cycloneive_mac_sign_reg(cycloneive_mac_sign_reg)
# Loading cycloneive.cycloneive_mac_mult_internal(vital_cycloneive_mac_mult_internal)
# Loading cycloneive.cycloneive_mac_out(vital_cycloneive_mac_out)
# ** Warning: Design size of 968117 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#33

# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult3\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult3\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult5\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult5\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult7\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult7\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult1\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult3\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult3\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult5\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult5\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult7\/mac_multiply
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /top_vhd_vec_tst/i1/\neorv32_top_inst|core_complex:neorv32_cpu_inst|neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|Mult0|auto_generated|mac_mult7\/mac_multiply
# ** Note: Cycloneive PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /top_vhd_vec_tst/i1/\inst_spipll|altpll_component|auto_generated|pll1\
# ** Note: Cycloneive PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /top_vhd_vec_tst/i1/\inst_pll_sys|altpll_component|auto_generated|pll1\
# Simulation time: 10000 ps

# Simulation time: 10000 ps

# Simulation time: 10000 ps

# Simulation time: 10000 ps

# ** Note: Cycloneive PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 1030 ns  Iteration: 3  Instance: /top_vhd_vec_tst/i1/\inst_pll_sys|altpll_component|auto_generated|pll1\
# ** Note: Cycloneive PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 1030 ns  Iteration: 3  Instance: /top_vhd_vec_tst/i1/\inst_spipll|altpll_component|auto_generated|pll1\

# End time: 16:29:37 on Oct 23,2024, Elapsed time: 0:00:12
# Errors: 0, Warnings: 17

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/Waveform.vwf...

Reading C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/simulation/qsim/de0-neorv32-sdram-qsys.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/rodri/Documents/Rodrigo/Insper/OitavoSemestre/24b-cti-riscv/de0-nano-sdram-qsys/hw/simulation/qsim/de0-neorv32-sdram-qsys_20241023162938.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.