
SPIlab6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064a0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08006670  08006670  00007670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080066e4  080066e4  0000819c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080066e4  080066e4  000076e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080066ec  080066ec  0000819c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080066ec  080066ec  000076ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080066f0  080066f0  000076f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080066f4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000005c  08006750  0000805c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200000fc  080067f0  000080fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000088c  2000019c  08006890  0000819c  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000a28  08006890  00008a28  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000819c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00017dc7  00000000  00000000  000081cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000036ad  00000000  00000000  0001ff93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000012c8  00000000  00000000  00023640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e80  00000000  00000000  00024908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000286cc  00000000  00000000  00025788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001a29a  00000000  00000000  0004de54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f1fcb  00000000  00000000  000680ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0015a0b9  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000053e8  00000000  00000000  0015a0fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000051  00000000  00000000  0015f4e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000019c 	.word	0x2000019c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006658 	.word	0x08006658

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001a0 	.word	0x200001a0
 800020c:	08006658 	.word	0x08006658

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_uldivmod>:
 8000638:	b953      	cbnz	r3, 8000650 <__aeabi_uldivmod+0x18>
 800063a:	b94a      	cbnz	r2, 8000650 <__aeabi_uldivmod+0x18>
 800063c:	2900      	cmp	r1, #0
 800063e:	bf08      	it	eq
 8000640:	2800      	cmpeq	r0, #0
 8000642:	bf1c      	itt	ne
 8000644:	f04f 31ff 	movne.w	r1, #4294967295
 8000648:	f04f 30ff 	movne.w	r0, #4294967295
 800064c:	f000 b988 	b.w	8000960 <__aeabi_idiv0>
 8000650:	f1ad 0c08 	sub.w	ip, sp, #8
 8000654:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000658:	f000 f806 	bl	8000668 <__udivmoddi4>
 800065c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000660:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000664:	b004      	add	sp, #16
 8000666:	4770      	bx	lr

08000668 <__udivmoddi4>:
 8000668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800066c:	9d08      	ldr	r5, [sp, #32]
 800066e:	468e      	mov	lr, r1
 8000670:	4604      	mov	r4, r0
 8000672:	4688      	mov	r8, r1
 8000674:	2b00      	cmp	r3, #0
 8000676:	d14a      	bne.n	800070e <__udivmoddi4+0xa6>
 8000678:	428a      	cmp	r2, r1
 800067a:	4617      	mov	r7, r2
 800067c:	d962      	bls.n	8000744 <__udivmoddi4+0xdc>
 800067e:	fab2 f682 	clz	r6, r2
 8000682:	b14e      	cbz	r6, 8000698 <__udivmoddi4+0x30>
 8000684:	f1c6 0320 	rsb	r3, r6, #32
 8000688:	fa01 f806 	lsl.w	r8, r1, r6
 800068c:	fa20 f303 	lsr.w	r3, r0, r3
 8000690:	40b7      	lsls	r7, r6
 8000692:	ea43 0808 	orr.w	r8, r3, r8
 8000696:	40b4      	lsls	r4, r6
 8000698:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800069c:	fa1f fc87 	uxth.w	ip, r7
 80006a0:	fbb8 f1fe 	udiv	r1, r8, lr
 80006a4:	0c23      	lsrs	r3, r4, #16
 80006a6:	fb0e 8811 	mls	r8, lr, r1, r8
 80006aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006ae:	fb01 f20c 	mul.w	r2, r1, ip
 80006b2:	429a      	cmp	r2, r3
 80006b4:	d909      	bls.n	80006ca <__udivmoddi4+0x62>
 80006b6:	18fb      	adds	r3, r7, r3
 80006b8:	f101 30ff 	add.w	r0, r1, #4294967295
 80006bc:	f080 80ea 	bcs.w	8000894 <__udivmoddi4+0x22c>
 80006c0:	429a      	cmp	r2, r3
 80006c2:	f240 80e7 	bls.w	8000894 <__udivmoddi4+0x22c>
 80006c6:	3902      	subs	r1, #2
 80006c8:	443b      	add	r3, r7
 80006ca:	1a9a      	subs	r2, r3, r2
 80006cc:	b2a3      	uxth	r3, r4
 80006ce:	fbb2 f0fe 	udiv	r0, r2, lr
 80006d2:	fb0e 2210 	mls	r2, lr, r0, r2
 80006d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006da:	fb00 fc0c 	mul.w	ip, r0, ip
 80006de:	459c      	cmp	ip, r3
 80006e0:	d909      	bls.n	80006f6 <__udivmoddi4+0x8e>
 80006e2:	18fb      	adds	r3, r7, r3
 80006e4:	f100 32ff 	add.w	r2, r0, #4294967295
 80006e8:	f080 80d6 	bcs.w	8000898 <__udivmoddi4+0x230>
 80006ec:	459c      	cmp	ip, r3
 80006ee:	f240 80d3 	bls.w	8000898 <__udivmoddi4+0x230>
 80006f2:	443b      	add	r3, r7
 80006f4:	3802      	subs	r0, #2
 80006f6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006fa:	eba3 030c 	sub.w	r3, r3, ip
 80006fe:	2100      	movs	r1, #0
 8000700:	b11d      	cbz	r5, 800070a <__udivmoddi4+0xa2>
 8000702:	40f3      	lsrs	r3, r6
 8000704:	2200      	movs	r2, #0
 8000706:	e9c5 3200 	strd	r3, r2, [r5]
 800070a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800070e:	428b      	cmp	r3, r1
 8000710:	d905      	bls.n	800071e <__udivmoddi4+0xb6>
 8000712:	b10d      	cbz	r5, 8000718 <__udivmoddi4+0xb0>
 8000714:	e9c5 0100 	strd	r0, r1, [r5]
 8000718:	2100      	movs	r1, #0
 800071a:	4608      	mov	r0, r1
 800071c:	e7f5      	b.n	800070a <__udivmoddi4+0xa2>
 800071e:	fab3 f183 	clz	r1, r3
 8000722:	2900      	cmp	r1, #0
 8000724:	d146      	bne.n	80007b4 <__udivmoddi4+0x14c>
 8000726:	4573      	cmp	r3, lr
 8000728:	d302      	bcc.n	8000730 <__udivmoddi4+0xc8>
 800072a:	4282      	cmp	r2, r0
 800072c:	f200 8105 	bhi.w	800093a <__udivmoddi4+0x2d2>
 8000730:	1a84      	subs	r4, r0, r2
 8000732:	eb6e 0203 	sbc.w	r2, lr, r3
 8000736:	2001      	movs	r0, #1
 8000738:	4690      	mov	r8, r2
 800073a:	2d00      	cmp	r5, #0
 800073c:	d0e5      	beq.n	800070a <__udivmoddi4+0xa2>
 800073e:	e9c5 4800 	strd	r4, r8, [r5]
 8000742:	e7e2      	b.n	800070a <__udivmoddi4+0xa2>
 8000744:	2a00      	cmp	r2, #0
 8000746:	f000 8090 	beq.w	800086a <__udivmoddi4+0x202>
 800074a:	fab2 f682 	clz	r6, r2
 800074e:	2e00      	cmp	r6, #0
 8000750:	f040 80a4 	bne.w	800089c <__udivmoddi4+0x234>
 8000754:	1a8a      	subs	r2, r1, r2
 8000756:	0c03      	lsrs	r3, r0, #16
 8000758:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800075c:	b280      	uxth	r0, r0
 800075e:	b2bc      	uxth	r4, r7
 8000760:	2101      	movs	r1, #1
 8000762:	fbb2 fcfe 	udiv	ip, r2, lr
 8000766:	fb0e 221c 	mls	r2, lr, ip, r2
 800076a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800076e:	fb04 f20c 	mul.w	r2, r4, ip
 8000772:	429a      	cmp	r2, r3
 8000774:	d907      	bls.n	8000786 <__udivmoddi4+0x11e>
 8000776:	18fb      	adds	r3, r7, r3
 8000778:	f10c 38ff 	add.w	r8, ip, #4294967295
 800077c:	d202      	bcs.n	8000784 <__udivmoddi4+0x11c>
 800077e:	429a      	cmp	r2, r3
 8000780:	f200 80e0 	bhi.w	8000944 <__udivmoddi4+0x2dc>
 8000784:	46c4      	mov	ip, r8
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	fbb3 f2fe 	udiv	r2, r3, lr
 800078c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000790:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000794:	fb02 f404 	mul.w	r4, r2, r4
 8000798:	429c      	cmp	r4, r3
 800079a:	d907      	bls.n	80007ac <__udivmoddi4+0x144>
 800079c:	18fb      	adds	r3, r7, r3
 800079e:	f102 30ff 	add.w	r0, r2, #4294967295
 80007a2:	d202      	bcs.n	80007aa <__udivmoddi4+0x142>
 80007a4:	429c      	cmp	r4, r3
 80007a6:	f200 80ca 	bhi.w	800093e <__udivmoddi4+0x2d6>
 80007aa:	4602      	mov	r2, r0
 80007ac:	1b1b      	subs	r3, r3, r4
 80007ae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007b2:	e7a5      	b.n	8000700 <__udivmoddi4+0x98>
 80007b4:	f1c1 0620 	rsb	r6, r1, #32
 80007b8:	408b      	lsls	r3, r1
 80007ba:	fa22 f706 	lsr.w	r7, r2, r6
 80007be:	431f      	orrs	r7, r3
 80007c0:	fa0e f401 	lsl.w	r4, lr, r1
 80007c4:	fa20 f306 	lsr.w	r3, r0, r6
 80007c8:	fa2e fe06 	lsr.w	lr, lr, r6
 80007cc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007d0:	4323      	orrs	r3, r4
 80007d2:	fa00 f801 	lsl.w	r8, r0, r1
 80007d6:	fa1f fc87 	uxth.w	ip, r7
 80007da:	fbbe f0f9 	udiv	r0, lr, r9
 80007de:	0c1c      	lsrs	r4, r3, #16
 80007e0:	fb09 ee10 	mls	lr, r9, r0, lr
 80007e4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80007e8:	fb00 fe0c 	mul.w	lr, r0, ip
 80007ec:	45a6      	cmp	lr, r4
 80007ee:	fa02 f201 	lsl.w	r2, r2, r1
 80007f2:	d909      	bls.n	8000808 <__udivmoddi4+0x1a0>
 80007f4:	193c      	adds	r4, r7, r4
 80007f6:	f100 3aff 	add.w	sl, r0, #4294967295
 80007fa:	f080 809c 	bcs.w	8000936 <__udivmoddi4+0x2ce>
 80007fe:	45a6      	cmp	lr, r4
 8000800:	f240 8099 	bls.w	8000936 <__udivmoddi4+0x2ce>
 8000804:	3802      	subs	r0, #2
 8000806:	443c      	add	r4, r7
 8000808:	eba4 040e 	sub.w	r4, r4, lr
 800080c:	fa1f fe83 	uxth.w	lr, r3
 8000810:	fbb4 f3f9 	udiv	r3, r4, r9
 8000814:	fb09 4413 	mls	r4, r9, r3, r4
 8000818:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800081c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000820:	45a4      	cmp	ip, r4
 8000822:	d908      	bls.n	8000836 <__udivmoddi4+0x1ce>
 8000824:	193c      	adds	r4, r7, r4
 8000826:	f103 3eff 	add.w	lr, r3, #4294967295
 800082a:	f080 8082 	bcs.w	8000932 <__udivmoddi4+0x2ca>
 800082e:	45a4      	cmp	ip, r4
 8000830:	d97f      	bls.n	8000932 <__udivmoddi4+0x2ca>
 8000832:	3b02      	subs	r3, #2
 8000834:	443c      	add	r4, r7
 8000836:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800083a:	eba4 040c 	sub.w	r4, r4, ip
 800083e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000842:	4564      	cmp	r4, ip
 8000844:	4673      	mov	r3, lr
 8000846:	46e1      	mov	r9, ip
 8000848:	d362      	bcc.n	8000910 <__udivmoddi4+0x2a8>
 800084a:	d05f      	beq.n	800090c <__udivmoddi4+0x2a4>
 800084c:	b15d      	cbz	r5, 8000866 <__udivmoddi4+0x1fe>
 800084e:	ebb8 0203 	subs.w	r2, r8, r3
 8000852:	eb64 0409 	sbc.w	r4, r4, r9
 8000856:	fa04 f606 	lsl.w	r6, r4, r6
 800085a:	fa22 f301 	lsr.w	r3, r2, r1
 800085e:	431e      	orrs	r6, r3
 8000860:	40cc      	lsrs	r4, r1
 8000862:	e9c5 6400 	strd	r6, r4, [r5]
 8000866:	2100      	movs	r1, #0
 8000868:	e74f      	b.n	800070a <__udivmoddi4+0xa2>
 800086a:	fbb1 fcf2 	udiv	ip, r1, r2
 800086e:	0c01      	lsrs	r1, r0, #16
 8000870:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000874:	b280      	uxth	r0, r0
 8000876:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800087a:	463b      	mov	r3, r7
 800087c:	4638      	mov	r0, r7
 800087e:	463c      	mov	r4, r7
 8000880:	46b8      	mov	r8, r7
 8000882:	46be      	mov	lr, r7
 8000884:	2620      	movs	r6, #32
 8000886:	fbb1 f1f7 	udiv	r1, r1, r7
 800088a:	eba2 0208 	sub.w	r2, r2, r8
 800088e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000892:	e766      	b.n	8000762 <__udivmoddi4+0xfa>
 8000894:	4601      	mov	r1, r0
 8000896:	e718      	b.n	80006ca <__udivmoddi4+0x62>
 8000898:	4610      	mov	r0, r2
 800089a:	e72c      	b.n	80006f6 <__udivmoddi4+0x8e>
 800089c:	f1c6 0220 	rsb	r2, r6, #32
 80008a0:	fa2e f302 	lsr.w	r3, lr, r2
 80008a4:	40b7      	lsls	r7, r6
 80008a6:	40b1      	lsls	r1, r6
 80008a8:	fa20 f202 	lsr.w	r2, r0, r2
 80008ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008b0:	430a      	orrs	r2, r1
 80008b2:	fbb3 f8fe 	udiv	r8, r3, lr
 80008b6:	b2bc      	uxth	r4, r7
 80008b8:	fb0e 3318 	mls	r3, lr, r8, r3
 80008bc:	0c11      	lsrs	r1, r2, #16
 80008be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008c2:	fb08 f904 	mul.w	r9, r8, r4
 80008c6:	40b0      	lsls	r0, r6
 80008c8:	4589      	cmp	r9, r1
 80008ca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008ce:	b280      	uxth	r0, r0
 80008d0:	d93e      	bls.n	8000950 <__udivmoddi4+0x2e8>
 80008d2:	1879      	adds	r1, r7, r1
 80008d4:	f108 3cff 	add.w	ip, r8, #4294967295
 80008d8:	d201      	bcs.n	80008de <__udivmoddi4+0x276>
 80008da:	4589      	cmp	r9, r1
 80008dc:	d81f      	bhi.n	800091e <__udivmoddi4+0x2b6>
 80008de:	eba1 0109 	sub.w	r1, r1, r9
 80008e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80008e6:	fb09 f804 	mul.w	r8, r9, r4
 80008ea:	fb0e 1119 	mls	r1, lr, r9, r1
 80008ee:	b292      	uxth	r2, r2
 80008f0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008f4:	4542      	cmp	r2, r8
 80008f6:	d229      	bcs.n	800094c <__udivmoddi4+0x2e4>
 80008f8:	18ba      	adds	r2, r7, r2
 80008fa:	f109 31ff 	add.w	r1, r9, #4294967295
 80008fe:	d2c4      	bcs.n	800088a <__udivmoddi4+0x222>
 8000900:	4542      	cmp	r2, r8
 8000902:	d2c2      	bcs.n	800088a <__udivmoddi4+0x222>
 8000904:	f1a9 0102 	sub.w	r1, r9, #2
 8000908:	443a      	add	r2, r7
 800090a:	e7be      	b.n	800088a <__udivmoddi4+0x222>
 800090c:	45f0      	cmp	r8, lr
 800090e:	d29d      	bcs.n	800084c <__udivmoddi4+0x1e4>
 8000910:	ebbe 0302 	subs.w	r3, lr, r2
 8000914:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000918:	3801      	subs	r0, #1
 800091a:	46e1      	mov	r9, ip
 800091c:	e796      	b.n	800084c <__udivmoddi4+0x1e4>
 800091e:	eba7 0909 	sub.w	r9, r7, r9
 8000922:	4449      	add	r1, r9
 8000924:	f1a8 0c02 	sub.w	ip, r8, #2
 8000928:	fbb1 f9fe 	udiv	r9, r1, lr
 800092c:	fb09 f804 	mul.w	r8, r9, r4
 8000930:	e7db      	b.n	80008ea <__udivmoddi4+0x282>
 8000932:	4673      	mov	r3, lr
 8000934:	e77f      	b.n	8000836 <__udivmoddi4+0x1ce>
 8000936:	4650      	mov	r0, sl
 8000938:	e766      	b.n	8000808 <__udivmoddi4+0x1a0>
 800093a:	4608      	mov	r0, r1
 800093c:	e6fd      	b.n	800073a <__udivmoddi4+0xd2>
 800093e:	443b      	add	r3, r7
 8000940:	3a02      	subs	r2, #2
 8000942:	e733      	b.n	80007ac <__udivmoddi4+0x144>
 8000944:	f1ac 0c02 	sub.w	ip, ip, #2
 8000948:	443b      	add	r3, r7
 800094a:	e71c      	b.n	8000786 <__udivmoddi4+0x11e>
 800094c:	4649      	mov	r1, r9
 800094e:	e79c      	b.n	800088a <__udivmoddi4+0x222>
 8000950:	eba1 0109 	sub.w	r1, r1, r9
 8000954:	46c4      	mov	ip, r8
 8000956:	fbb1 f9fe 	udiv	r9, r1, lr
 800095a:	fb09 f804 	mul.w	r8, r9, r4
 800095e:	e7c4      	b.n	80008ea <__udivmoddi4+0x282>

08000960 <__aeabi_idiv0>:
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop

08000964 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000968:	4b1f      	ldr	r3, [pc, #124]	@ (80009e8 <MX_ETH_Init+0x84>)
 800096a:	4a20      	ldr	r2, [pc, #128]	@ (80009ec <MX_ETH_Init+0x88>)
 800096c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800096e:	4b20      	ldr	r3, [pc, #128]	@ (80009f0 <MX_ETH_Init+0x8c>)
 8000970:	2200      	movs	r2, #0
 8000972:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000974:	4b1e      	ldr	r3, [pc, #120]	@ (80009f0 <MX_ETH_Init+0x8c>)
 8000976:	2280      	movs	r2, #128	@ 0x80
 8000978:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800097a:	4b1d      	ldr	r3, [pc, #116]	@ (80009f0 <MX_ETH_Init+0x8c>)
 800097c:	22e1      	movs	r2, #225	@ 0xe1
 800097e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000980:	4b1b      	ldr	r3, [pc, #108]	@ (80009f0 <MX_ETH_Init+0x8c>)
 8000982:	2200      	movs	r2, #0
 8000984:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000986:	4b1a      	ldr	r3, [pc, #104]	@ (80009f0 <MX_ETH_Init+0x8c>)
 8000988:	2200      	movs	r2, #0
 800098a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800098c:	4b18      	ldr	r3, [pc, #96]	@ (80009f0 <MX_ETH_Init+0x8c>)
 800098e:	2200      	movs	r2, #0
 8000990:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000992:	4b15      	ldr	r3, [pc, #84]	@ (80009e8 <MX_ETH_Init+0x84>)
 8000994:	4a16      	ldr	r2, [pc, #88]	@ (80009f0 <MX_ETH_Init+0x8c>)
 8000996:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000998:	4b13      	ldr	r3, [pc, #76]	@ (80009e8 <MX_ETH_Init+0x84>)
 800099a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800099e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80009a0:	4b11      	ldr	r3, [pc, #68]	@ (80009e8 <MX_ETH_Init+0x84>)
 80009a2:	4a14      	ldr	r2, [pc, #80]	@ (80009f4 <MX_ETH_Init+0x90>)
 80009a4:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80009a6:	4b10      	ldr	r3, [pc, #64]	@ (80009e8 <MX_ETH_Init+0x84>)
 80009a8:	4a13      	ldr	r2, [pc, #76]	@ (80009f8 <MX_ETH_Init+0x94>)
 80009aa:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80009ac:	4b0e      	ldr	r3, [pc, #56]	@ (80009e8 <MX_ETH_Init+0x84>)
 80009ae:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80009b2:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80009b4:	480c      	ldr	r0, [pc, #48]	@ (80009e8 <MX_ETH_Init+0x84>)
 80009b6:	f001 f8b7 	bl	8001b28 <HAL_ETH_Init>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80009c0:	f000 fc66 	bl	8001290 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80009c4:	2238      	movs	r2, #56	@ 0x38
 80009c6:	2100      	movs	r1, #0
 80009c8:	480c      	ldr	r0, [pc, #48]	@ (80009fc <MX_ETH_Init+0x98>)
 80009ca:	f005 f9c7 	bl	8005d5c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80009ce:	4b0b      	ldr	r3, [pc, #44]	@ (80009fc <MX_ETH_Init+0x98>)
 80009d0:	2221      	movs	r2, #33	@ 0x21
 80009d2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80009d4:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <MX_ETH_Init+0x98>)
 80009d6:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80009da:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80009dc:	4b07      	ldr	r3, [pc, #28]	@ (80009fc <MX_ETH_Init+0x98>)
 80009de:	2200      	movs	r2, #0
 80009e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	200001f0 	.word	0x200001f0
 80009ec:	40028000 	.word	0x40028000
 80009f0:	200002a0 	.word	0x200002a0
 80009f4:	200000fc 	.word	0x200000fc
 80009f8:	2000005c 	.word	0x2000005c
 80009fc:	200001b8 	.word	0x200001b8

08000a00 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08e      	sub	sp, #56	@ 0x38
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
 8000a16:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a4e      	ldr	r2, [pc, #312]	@ (8000b58 <HAL_ETH_MspInit+0x158>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	f040 8096 	bne.w	8000b50 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000a24:	4b4d      	ldr	r3, [pc, #308]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a28:	4a4c      	ldr	r2, [pc, #304]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a2a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a30:	4b4a      	ldr	r3, [pc, #296]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a38:	623b      	str	r3, [r7, #32]
 8000a3a:	6a3b      	ldr	r3, [r7, #32]
 8000a3c:	4b47      	ldr	r3, [pc, #284]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a40:	4a46      	ldr	r2, [pc, #280]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a42:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000a46:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a48:	4b44      	ldr	r3, [pc, #272]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000a50:	61fb      	str	r3, [r7, #28]
 8000a52:	69fb      	ldr	r3, [r7, #28]
 8000a54:	4b41      	ldr	r3, [pc, #260]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a58:	4a40      	ldr	r2, [pc, #256]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a5a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000a5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a60:	4b3e      	ldr	r3, [pc, #248]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000a68:	61bb      	str	r3, [r7, #24]
 8000a6a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a6c:	4b3b      	ldr	r3, [pc, #236]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a70:	4a3a      	ldr	r2, [pc, #232]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a72:	f043 0304 	orr.w	r3, r3, #4
 8000a76:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a78:	4b38      	ldr	r3, [pc, #224]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7c:	f003 0304 	and.w	r3, r3, #4
 8000a80:	617b      	str	r3, [r7, #20]
 8000a82:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a84:	4b35      	ldr	r3, [pc, #212]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a88:	4a34      	ldr	r2, [pc, #208]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a8a:	f043 0301 	orr.w	r3, r3, #1
 8000a8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a90:	4b32      	ldr	r3, [pc, #200]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a94:	f003 0301 	and.w	r3, r3, #1
 8000a98:	613b      	str	r3, [r7, #16]
 8000a9a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9c:	4b2f      	ldr	r3, [pc, #188]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa0:	4a2e      	ldr	r2, [pc, #184]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000aa2:	f043 0302 	orr.w	r3, r3, #2
 8000aa6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aa8:	4b2c      	ldr	r3, [pc, #176]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aac:	f003 0302 	and.w	r3, r3, #2
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ab4:	4b29      	ldr	r3, [pc, #164]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab8:	4a28      	ldr	r2, [pc, #160]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000aba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000abe:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac0:	4b26      	ldr	r3, [pc, #152]	@ (8000b5c <HAL_ETH_MspInit+0x15c>)
 8000ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000acc:	2332      	movs	r3, #50	@ 0x32
 8000ace:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad8:	2303      	movs	r3, #3
 8000ada:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000adc:	230b      	movs	r3, #11
 8000ade:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	481e      	ldr	r0, [pc, #120]	@ (8000b60 <HAL_ETH_MspInit+0x160>)
 8000ae8:	f001 fb6c 	bl	80021c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000aec:	2386      	movs	r3, #134	@ 0x86
 8000aee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af0:	2302      	movs	r3, #2
 8000af2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af8:	2303      	movs	r3, #3
 8000afa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000afc:	230b      	movs	r3, #11
 8000afe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b04:	4619      	mov	r1, r3
 8000b06:	4817      	ldr	r0, [pc, #92]	@ (8000b64 <HAL_ETH_MspInit+0x164>)
 8000b08:	f001 fb5c 	bl	80021c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000b0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b12:	2302      	movs	r3, #2
 8000b14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	2300      	movs	r3, #0
 8000b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b1a:	2303      	movs	r3, #3
 8000b1c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b1e:	230b      	movs	r3, #11
 8000b20:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000b22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b26:	4619      	mov	r1, r3
 8000b28:	480f      	ldr	r0, [pc, #60]	@ (8000b68 <HAL_ETH_MspInit+0x168>)
 8000b2a:	f001 fb4b 	bl	80021c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000b2e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000b32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b34:	2302      	movs	r3, #2
 8000b36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b40:	230b      	movs	r3, #11
 8000b42:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4808      	ldr	r0, [pc, #32]	@ (8000b6c <HAL_ETH_MspInit+0x16c>)
 8000b4c:	f001 fb3a 	bl	80021c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8000b50:	bf00      	nop
 8000b52:	3738      	adds	r7, #56	@ 0x38
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40028000 	.word	0x40028000
 8000b5c:	40023800 	.word	0x40023800
 8000b60:	40020800 	.word	0x40020800
 8000b64:	40020000 	.word	0x40020000
 8000b68:	40020400 	.word	0x40020400
 8000b6c:	40021800 	.word	0x40021800

08000b70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b08c      	sub	sp, #48	@ 0x30
 8000b74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b76:	f107 031c 	add.w	r3, r7, #28
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
 8000b7e:	605a      	str	r2, [r3, #4]
 8000b80:	609a      	str	r2, [r3, #8]
 8000b82:	60da      	str	r2, [r3, #12]
 8000b84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b86:	4b56      	ldr	r3, [pc, #344]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8a:	4a55      	ldr	r2, [pc, #340]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000b8c:	f043 0310 	orr.w	r3, r3, #16
 8000b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b92:	4b53      	ldr	r3, [pc, #332]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b96:	f003 0310 	and.w	r3, r3, #16
 8000b9a:	61bb      	str	r3, [r7, #24]
 8000b9c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b9e:	4b50      	ldr	r3, [pc, #320]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba2:	4a4f      	ldr	r2, [pc, #316]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000ba4:	f043 0304 	orr.w	r3, r3, #4
 8000ba8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000baa:	4b4d      	ldr	r3, [pc, #308]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bae:	f003 0304 	and.w	r3, r3, #4
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bb6:	4b4a      	ldr	r3, [pc, #296]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bba:	4a49      	ldr	r2, [pc, #292]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000bbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc2:	4b47      	ldr	r3, [pc, #284]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bca:	613b      	str	r3, [r7, #16]
 8000bcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bce:	4b44      	ldr	r3, [pc, #272]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd2:	4a43      	ldr	r2, [pc, #268]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000bd4:	f043 0301 	orr.w	r3, r3, #1
 8000bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bda:	4b41      	ldr	r3, [pc, #260]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be6:	4b3e      	ldr	r3, [pc, #248]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	4a3d      	ldr	r2, [pc, #244]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000bec:	f043 0302 	orr.w	r3, r3, #2
 8000bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf2:	4b3b      	ldr	r3, [pc, #236]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf6:	f003 0302 	and.w	r3, r3, #2
 8000bfa:	60bb      	str	r3, [r7, #8]
 8000bfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bfe:	4b38      	ldr	r3, [pc, #224]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c02:	4a37      	ldr	r2, [pc, #220]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000c04:	f043 0308 	orr.w	r3, r3, #8
 8000c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0a:	4b35      	ldr	r3, [pc, #212]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	f003 0308 	and.w	r3, r3, #8
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c16:	4b32      	ldr	r3, [pc, #200]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	4a31      	ldr	r2, [pc, #196]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000c1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c22:	4b2f      	ldr	r3, [pc, #188]	@ (8000ce0 <MX_GPIO_Init+0x170>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c2a:	603b      	str	r3, [r7, #0]
 8000c2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2110      	movs	r1, #16
 8000c32:	482c      	ldr	r0, [pc, #176]	@ (8000ce4 <MX_GPIO_Init+0x174>)
 8000c34:	f001 fc72 	bl	800251c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000c3e:	482a      	ldr	r0, [pc, #168]	@ (8000ce8 <MX_GPIO_Init+0x178>)
 8000c40:	f001 fc6c 	bl	800251c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000c44:	2200      	movs	r2, #0
 8000c46:	2140      	movs	r1, #64	@ 0x40
 8000c48:	4828      	ldr	r0, [pc, #160]	@ (8000cec <MX_GPIO_Init+0x17c>)
 8000c4a:	f001 fc67 	bl	800251c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8000c4e:	2310      	movs	r3, #16
 8000c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c52:	2301      	movs	r3, #1
 8000c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8000c5e:	f107 031c 	add.w	r3, r7, #28
 8000c62:	4619      	mov	r1, r3
 8000c64:	481f      	ldr	r0, [pc, #124]	@ (8000ce4 <MX_GPIO_Init+0x174>)
 8000c66:	f001 faad 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000c6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c70:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000c7a:	f107 031c 	add.w	r3, r7, #28
 8000c7e:	4619      	mov	r1, r3
 8000c80:	481b      	ldr	r0, [pc, #108]	@ (8000cf0 <MX_GPIO_Init+0x180>)
 8000c82:	f001 fa9f 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000c86:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000c8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c94:	2300      	movs	r3, #0
 8000c96:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c98:	f107 031c 	add.w	r3, r7, #28
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4812      	ldr	r0, [pc, #72]	@ (8000ce8 <MX_GPIO_Init+0x178>)
 8000ca0:	f001 fa90 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000ca4:	2340      	movs	r3, #64	@ 0x40
 8000ca6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000cb4:	f107 031c 	add.w	r3, r7, #28
 8000cb8:	4619      	mov	r1, r3
 8000cba:	480c      	ldr	r0, [pc, #48]	@ (8000cec <MX_GPIO_Init+0x17c>)
 8000cbc:	f001 fa82 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000cc0:	2380      	movs	r3, #128	@ 0x80
 8000cc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ccc:	f107 031c 	add.w	r3, r7, #28
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4806      	ldr	r0, [pc, #24]	@ (8000cec <MX_GPIO_Init+0x17c>)
 8000cd4:	f001 fa76 	bl	80021c4 <HAL_GPIO_Init>

}
 8000cd8:	bf00      	nop
 8000cda:	3730      	adds	r7, #48	@ 0x30
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	40023800 	.word	0x40023800
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	40020400 	.word	0x40020400
 8000cec:	40021800 	.word	0x40021800
 8000cf0:	40020800 	.word	0x40020800

08000cf4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8000d68 <MX_I2C1_Init+0x74>)
 8000cfa:	4a1c      	ldr	r2, [pc, #112]	@ (8000d6c <MX_I2C1_Init+0x78>)
 8000cfc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8000cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8000d68 <MX_I2C1_Init+0x74>)
 8000d00:	4a1b      	ldr	r2, [pc, #108]	@ (8000d70 <MX_I2C1_Init+0x7c>)
 8000d02:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d04:	4b18      	ldr	r3, [pc, #96]	@ (8000d68 <MX_I2C1_Init+0x74>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d0a:	4b17      	ldr	r3, [pc, #92]	@ (8000d68 <MX_I2C1_Init+0x74>)
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d10:	4b15      	ldr	r3, [pc, #84]	@ (8000d68 <MX_I2C1_Init+0x74>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d16:	4b14      	ldr	r3, [pc, #80]	@ (8000d68 <MX_I2C1_Init+0x74>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d1c:	4b12      	ldr	r3, [pc, #72]	@ (8000d68 <MX_I2C1_Init+0x74>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d22:	4b11      	ldr	r3, [pc, #68]	@ (8000d68 <MX_I2C1_Init+0x74>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d28:	4b0f      	ldr	r3, [pc, #60]	@ (8000d68 <MX_I2C1_Init+0x74>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d2e:	480e      	ldr	r0, [pc, #56]	@ (8000d68 <MX_I2C1_Init+0x74>)
 8000d30:	f001 fc0e 	bl	8002550 <HAL_I2C_Init>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d3a:	f000 faa9 	bl	8001290 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4809      	ldr	r0, [pc, #36]	@ (8000d68 <MX_I2C1_Init+0x74>)
 8000d42:	f001 fca1 	bl	8002688 <HAL_I2CEx_ConfigAnalogFilter>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d4c:	f000 faa0 	bl	8001290 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d50:	2100      	movs	r1, #0
 8000d52:	4805      	ldr	r0, [pc, #20]	@ (8000d68 <MX_I2C1_Init+0x74>)
 8000d54:	f001 fce3 	bl	800271e <HAL_I2CEx_ConfigDigitalFilter>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d5e:	f000 fa97 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d62:	bf00      	nop
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200002a8 	.word	0x200002a8
 8000d6c:	40005400 	.word	0x40005400
 8000d70:	00808cd2 	.word	0x00808cd2

08000d74 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b0aa      	sub	sp, #168	@ 0xa8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d8c:	f107 0310 	add.w	r3, r7, #16
 8000d90:	2284      	movs	r2, #132	@ 0x84
 8000d92:	2100      	movs	r1, #0
 8000d94:	4618      	mov	r0, r3
 8000d96:	f004 ffe1 	bl	8005d5c <memset>
  if(i2cHandle->Instance==I2C1)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a22      	ldr	r2, [pc, #136]	@ (8000e28 <HAL_I2C_MspInit+0xb4>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d13c      	bne.n	8000e1e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000da4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000da8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000daa:	2300      	movs	r3, #0
 8000dac:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dae:	f107 0310 	add.w	r3, r7, #16
 8000db2:	4618      	mov	r0, r3
 8000db4:	f002 fb14 	bl	80033e0 <HAL_RCCEx_PeriphCLKConfig>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000dbe:	f000 fa67 	bl	8001290 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e2c <HAL_I2C_MspInit+0xb8>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	4a19      	ldr	r2, [pc, #100]	@ (8000e2c <HAL_I2C_MspInit+0xb8>)
 8000dc8:	f043 0302 	orr.w	r3, r3, #2
 8000dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dce:	4b17      	ldr	r3, [pc, #92]	@ (8000e2c <HAL_I2C_MspInit+0xb8>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000dda:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000dde:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000de2:	2312      	movs	r3, #18
 8000de4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dee:	2303      	movs	r3, #3
 8000df0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000df4:	2304      	movs	r3, #4
 8000df6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfa:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480b      	ldr	r0, [pc, #44]	@ (8000e30 <HAL_I2C_MspInit+0xbc>)
 8000e02:	f001 f9df 	bl	80021c4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e06:	4b09      	ldr	r3, [pc, #36]	@ (8000e2c <HAL_I2C_MspInit+0xb8>)
 8000e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e0a:	4a08      	ldr	r2, [pc, #32]	@ (8000e2c <HAL_I2C_MspInit+0xb8>)
 8000e0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e10:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e12:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <HAL_I2C_MspInit+0xb8>)
 8000e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e1a:	60bb      	str	r3, [r7, #8]
 8000e1c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000e1e:	bf00      	nop
 8000e20:	37a8      	adds	r7, #168	@ 0xa8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40005400 	.word	0x40005400
 8000e2c:	40023800 	.word	0x40023800
 8000e30:	40020400 	.word	0x40020400

08000e34 <bmp280_compensate_T>:

// Returns temperature in DegC, resolution is 0.01 DegC. Output value of 5123 equals 51.23 DegC.  //z dokumentacji czujnika
// t_fine carries fine temperature as global value

int32_t bmp280_compensate_T(int32_t adc_T)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b087      	sub	sp, #28
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
    int32_t var1, var2, T;

    var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) * ((int32_t)dig_T2)) >> 11;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	10da      	asrs	r2, r3, #3
 8000e40:	4b19      	ldr	r3, [pc, #100]	@ (8000ea8 <bmp280_compensate_T+0x74>)
 8000e42:	881b      	ldrh	r3, [r3, #0]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	1ad3      	subs	r3, r2, r3
 8000e48:	4a18      	ldr	r2, [pc, #96]	@ (8000eac <bmp280_compensate_T+0x78>)
 8000e4a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000e4e:	fb02 f303 	mul.w	r3, r2, r3
 8000e52:	12db      	asrs	r3, r3, #11
 8000e54:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) * ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	111b      	asrs	r3, r3, #4
 8000e5a:	4a13      	ldr	r2, [pc, #76]	@ (8000ea8 <bmp280_compensate_T+0x74>)
 8000e5c:	8812      	ldrh	r2, [r2, #0]
 8000e5e:	1a9b      	subs	r3, r3, r2
 8000e60:	687a      	ldr	r2, [r7, #4]
 8000e62:	1112      	asrs	r2, r2, #4
 8000e64:	4910      	ldr	r1, [pc, #64]	@ (8000ea8 <bmp280_compensate_T+0x74>)
 8000e66:	8809      	ldrh	r1, [r1, #0]
 8000e68:	1a52      	subs	r2, r2, r1
 8000e6a:	fb02 f303 	mul.w	r3, r2, r3
 8000e6e:	131b      	asrs	r3, r3, #12
            ((int32_t)dig_T3)) >> 14;
 8000e70:	4a0f      	ldr	r2, [pc, #60]	@ (8000eb0 <bmp280_compensate_T+0x7c>)
 8000e72:	f9b2 2000 	ldrsh.w	r2, [r2]
    var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) * ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 8000e76:	fb02 f303 	mul.w	r3, r2, r3
 8000e7a:	139b      	asrs	r3, r3, #14
 8000e7c:	613b      	str	r3, [r7, #16]

    t_fine = var1 + var2;
 8000e7e:	697a      	ldr	r2, [r7, #20]
 8000e80:	693b      	ldr	r3, [r7, #16]
 8000e82:	4413      	add	r3, r2
 8000e84:	4a0b      	ldr	r2, [pc, #44]	@ (8000eb4 <bmp280_compensate_T+0x80>)
 8000e86:	6013      	str	r3, [r2, #0]

    T = (t_fine * 5 + 128) >> 8;   // wynik w 0.01C
 8000e88:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb4 <bmp280_compensate_T+0x80>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	009b      	lsls	r3, r3, #2
 8000e90:	4413      	add	r3, r2
 8000e92:	3380      	adds	r3, #128	@ 0x80
 8000e94:	121b      	asrs	r3, r3, #8
 8000e96:	60fb      	str	r3, [r7, #12]
    return T;
 8000e98:	68fb      	ldr	r3, [r7, #12]
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	371c      	adds	r7, #28
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	20000304 	.word	0x20000304
 8000eac:	20000306 	.word	0x20000306
 8000eb0:	20000308 	.word	0x20000308
 8000eb4:	20000300 	.word	0x20000300

08000eb8 <bmp2_spi_read>:
 * @retval BMP2_INTF_RET_SUCCESS-> Success.
 * @retval != BMP2_INTF_RET_SUCCESS-> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08c      	sub	sp, #48	@ 0x30
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60b9      	str	r1, [r7, #8]
 8000ec0:	607a      	str	r2, [r7, #4]
 8000ec2:	603b      	str	r3, [r7, #0]
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	73fb      	strb	r3, [r7, #15]
    /* Implement the SPI read routine according to the target machine. */
    HAL_StatusTypeDef status = HAL_OK;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    int8_t iError = BMP2_INTF_RET_SUCCESS;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t cs = *(uint8_t*)intf_ptr;
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    /* Software slave selection procedure */
    HAL_GPIO_WritePin(BMP_CS_PORT, BMP_CS_PIN, GPIO_PIN_RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	2110      	movs	r1, #16
 8000ee0:	4825      	ldr	r0, [pc, #148]	@ (8000f78 <bmp2_spi_read+0xc0>)
 8000ee2:	f001 fb1b 	bl	800251c <HAL_GPIO_WritePin>

    /* Data exchange */
    status = HAL_SPI_Transmit(BMP2_SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8000ee6:	f107 010f 	add.w	r1, r7, #15
 8000eea:	2364      	movs	r3, #100	@ 0x64
 8000eec:	2201      	movs	r2, #1
 8000eee:	4823      	ldr	r0, [pc, #140]	@ (8000f7c <bmp2_spi_read+0xc4>)
 8000ef0:	f002 ff11 	bl	8003d16 <HAL_SPI_Transmit>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    status += HAL_SPI_Receive(BMP2_SPI, reg_data, length, BMP2_TIMEOUT);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	2364      	movs	r3, #100	@ 0x64
 8000f00:	68b9      	ldr	r1, [r7, #8]
 8000f02:	481e      	ldr	r0, [pc, #120]	@ (8000f7c <bmp2_spi_read+0xc4>)
 8000f04:	f003 f87d 	bl	8004002 <HAL_SPI_Receive>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000f10:	4413      	add	r3, r2
 8000f12:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    /* Disable all slaves */
    for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8000f16:	2300      	movs	r3, #0
 8000f18:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000f1c:	e009      	b.n	8000f32 <bmp2_spi_read+0x7a>
        HAL_GPIO_WritePin(BMP_CS_PORT, BMP_CS_PIN, GPIO_PIN_SET);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	2110      	movs	r1, #16
 8000f22:	4815      	ldr	r0, [pc, #84]	@ (8000f78 <bmp2_spi_read+0xc0>)
 8000f24:	f001 fafa 	bl	800251c <HAL_GPIO_WritePin>
    for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8000f28:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000f32:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d0f1      	beq.n	8000f1e <bmp2_spi_read+0x66>

#ifdef DEBUG
    uint8_t data[BMP2_SPI_BUFFER_LEN] = {0,};
 8000f3a:	f107 0310 	add.w	r3, r7, #16
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
 8000f46:	60da      	str	r2, [r3, #12]
 8000f48:	611a      	str	r2, [r3, #16]
 8000f4a:	615a      	str	r2, [r3, #20]
 8000f4c:	619a      	str	r2, [r3, #24]
    memcpy(data, reg_data, length);
 8000f4e:	f107 0310 	add.w	r3, r7, #16
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	68b9      	ldr	r1, [r7, #8]
 8000f56:	4618      	mov	r0, r3
 8000f58:	f004 ff34 	bl	8005dc4 <memcpy>
#endif

    // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
    if (status != HAL_OK)
 8000f5c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d002      	beq.n	8000f6a <bmp2_spi_read+0xb2>
        iError = -1;
 8000f64:	23ff      	movs	r3, #255	@ 0xff
 8000f66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    return iError;
 8000f6a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3730      	adds	r7, #48	@ 0x30
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	2000030c 	.word	0x2000030c

08000f80 <bmp2_spi_write>:
 * @retval BMP2_INTF_RET_SUCCESS-> Success.
 * @retval != BMP2_INTF_RET_SUCCESS-> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08c      	sub	sp, #48	@ 0x30
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60b9      	str	r1, [r7, #8]
 8000f88:	607a      	str	r2, [r7, #4]
 8000f8a:	603b      	str	r3, [r7, #0]
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	73fb      	strb	r3, [r7, #15]
    /* Implement the SPI write routine according to the target machine. */
    HAL_StatusTypeDef status = HAL_OK;
 8000f90:	2300      	movs	r3, #0
 8000f92:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    int8_t iError = BMP2_INTF_RET_SUCCESS;
 8000f96:	2300      	movs	r3, #0
 8000f98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t cs = *(uint8_t*)intf_ptr;
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

#ifdef DEBUG
    uint8_t data[BMP2_SPI_BUFFER_LEN] = {0,};
 8000fa4:	f107 0310 	add.w	r3, r7, #16
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
 8000fb4:	615a      	str	r2, [r3, #20]
 8000fb6:	619a      	str	r2, [r3, #24]
    memcpy(data, reg_data, length);
 8000fb8:	f107 0310 	add.w	r3, r7, #16
 8000fbc:	687a      	ldr	r2, [r7, #4]
 8000fbe:	68b9      	ldr	r1, [r7, #8]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f004 feff 	bl	8005dc4 <memcpy>
#endif

    /* Software slave selection procedure */
    HAL_GPIO_WritePin(BMP_CS_PORT, BMP_CS_PIN, GPIO_PIN_RESET);
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	2110      	movs	r1, #16
 8000fca:	481d      	ldr	r0, [pc, #116]	@ (8001040 <bmp2_spi_write+0xc0>)
 8000fcc:	f001 faa6 	bl	800251c <HAL_GPIO_WritePin>

    /* Data exchange */
    status = HAL_SPI_Transmit(BMP2_SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8000fd0:	f107 010f 	add.w	r1, r7, #15
 8000fd4:	2364      	movs	r3, #100	@ 0x64
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	481a      	ldr	r0, [pc, #104]	@ (8001044 <bmp2_spi_write+0xc4>)
 8000fda:	f002 fe9c 	bl	8003d16 <HAL_SPI_Transmit>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    status += HAL_SPI_Transmit(BMP2_SPI, reg_data, length, BMP2_TIMEOUT);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	b29a      	uxth	r2, r3
 8000fe8:	2364      	movs	r3, #100	@ 0x64
 8000fea:	68b9      	ldr	r1, [r7, #8]
 8000fec:	4815      	ldr	r0, [pc, #84]	@ (8001044 <bmp2_spi_write+0xc4>)
 8000fee:	f002 fe92 	bl	8003d16 <HAL_SPI_Transmit>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000ffa:	4413      	add	r3, r2
 8000ffc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    /* Disable all slaves */
    for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001000:	2300      	movs	r3, #0
 8001002:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001006:	e009      	b.n	800101c <bmp2_spi_write+0x9c>
        HAL_GPIO_WritePin(BMP_CS_PORT, BMP_CS_PIN, GPIO_PIN_SET);
 8001008:	2201      	movs	r2, #1
 800100a:	2110      	movs	r1, #16
 800100c:	480c      	ldr	r0, [pc, #48]	@ (8001040 <bmp2_spi_write+0xc0>)
 800100e:	f001 fa85 	bl	800251c <HAL_GPIO_WritePin>
    for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001012:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001016:	3301      	adds	r3, #1
 8001018:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800101c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001020:	2b00      	cmp	r3, #0
 8001022:	d0f1      	beq.n	8001008 <bmp2_spi_write+0x88>

    // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
    if (status != HAL_OK)
 8001024:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001028:	2b00      	cmp	r3, #0
 800102a:	d002      	beq.n	8001032 <bmp2_spi_write+0xb2>
        iError = -1;
 800102c:	23ff      	movs	r3, #255	@ 0xff
 800102e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    return iError;
 8001032:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001036:	4618      	mov	r0, r3
 8001038:	3730      	adds	r7, #48	@ 0x30
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40021000 	.word	0x40021000
 8001044:	2000030c 	.word	0x2000030c

08001048 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b0a0      	sub	sp, #128	@ 0x80
 800104c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104e:	f000 fbb6 	bl	80017be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001052:	f000 f8b5 	bl	80011c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001056:	f7ff fd8b 	bl	8000b70 <MX_GPIO_Init>
  MX_ETH_Init();
 800105a:	f7ff fc83 	bl	8000964 <MX_ETH_Init>
  MX_I2C1_Init();
 800105e:	f7ff fe49 	bl	8000cf4 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001062:	f000 fa4b 	bl	80014fc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001066:	f000 fad9 	bl	800161c <MX_USB_OTG_FS_PCD_Init>
  MX_SPI4_Init();
 800106a:	f000 f917 	bl	800129c <MX_SPI4_Init>
  /* USER CODE BEGIN 2 */
  uint8_t calib_data[6];
  bmp2_spi_read(0x88, calib_data, 6, &cs_index);
 800106e:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8001072:	4b4b      	ldr	r3, [pc, #300]	@ (80011a0 <main+0x158>)
 8001074:	2206      	movs	r2, #6
 8001076:	2088      	movs	r0, #136	@ 0x88
 8001078:	f7ff ff1e 	bl	8000eb8 <bmp2_spi_read>

  dig_T1 = (uint16_t)(calib_data[1] << 8 | calib_data[0]);
 800107c:	f897 3069 	ldrb.w	r3, [r7, #105]	@ 0x69
 8001080:	b21b      	sxth	r3, r3
 8001082:	021b      	lsls	r3, r3, #8
 8001084:	b21a      	sxth	r2, r3
 8001086:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 800108a:	b21b      	sxth	r3, r3
 800108c:	4313      	orrs	r3, r2
 800108e:	b21b      	sxth	r3, r3
 8001090:	b29a      	uxth	r2, r3
 8001092:	4b44      	ldr	r3, [pc, #272]	@ (80011a4 <main+0x15c>)
 8001094:	801a      	strh	r2, [r3, #0]
  dig_T2 = (int16_t)(calib_data[3] << 8 | calib_data[2]);
 8001096:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800109a:	b21b      	sxth	r3, r3
 800109c:	021b      	lsls	r3, r3, #8
 800109e:	b21a      	sxth	r2, r3
 80010a0:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 80010a4:	b21b      	sxth	r3, r3
 80010a6:	4313      	orrs	r3, r2
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	4b3f      	ldr	r3, [pc, #252]	@ (80011a8 <main+0x160>)
 80010ac:	801a      	strh	r2, [r3, #0]
  dig_T3 = (int16_t)(calib_data[5] << 8 | calib_data[4]);
 80010ae:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 80010b2:	b21b      	sxth	r3, r3
 80010b4:	021b      	lsls	r3, r3, #8
 80010b6:	b21a      	sxth	r2, r3
 80010b8:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 80010bc:	b21b      	sxth	r3, r3
 80010be:	4313      	orrs	r3, r2
 80010c0:	b21a      	sxth	r2, r3
 80010c2:	4b3a      	ldr	r3, [pc, #232]	@ (80011ac <main+0x164>)
 80010c4:	801a      	strh	r2, [r3, #0]

  char msg2[64];
  snprintf(msg2, sizeof(msg2), "T1=%u  T2=%d  T3=%d\r\n", dig_T1, dig_T2, dig_T3);
 80010c6:	4b37      	ldr	r3, [pc, #220]	@ (80011a4 <main+0x15c>)
 80010c8:	881b      	ldrh	r3, [r3, #0]
 80010ca:	4619      	mov	r1, r3
 80010cc:	4b36      	ldr	r3, [pc, #216]	@ (80011a8 <main+0x160>)
 80010ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010d2:	461a      	mov	r2, r3
 80010d4:	4b35      	ldr	r3, [pc, #212]	@ (80011ac <main+0x164>)
 80010d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010da:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	9200      	str	r2, [sp, #0]
 80010e2:	460b      	mov	r3, r1
 80010e4:	4a32      	ldr	r2, [pc, #200]	@ (80011b0 <main+0x168>)
 80010e6:	2140      	movs	r1, #64	@ 0x40
 80010e8:	f004 fe02 	bl	8005cf0 <sniprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)msg2, strlen(msg2), HAL_MAX_DELAY);
 80010ec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff f88d 	bl	8000210 <strlen>
 80010f6:	4603      	mov	r3, r0
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80010fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001102:	482c      	ldr	r0, [pc, #176]	@ (80011b4 <main+0x16c>)
 8001104:	f003 fe46 	bl	8004d94 <HAL_UART_Transmit>

  uint8_t ctrl_meas = 0x27; // np. normal mode, temp oversampling x1
 8001108:	2327      	movs	r3, #39	@ 0x27
 800110a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  bmp2_spi_write(0xF4, &ctrl_meas, 1, &cs_index);
 800110e:	f107 0127 	add.w	r1, r7, #39	@ 0x27
 8001112:	4b23      	ldr	r3, [pc, #140]	@ (80011a0 <main+0x158>)
 8001114:	2201      	movs	r2, #1
 8001116:	20f4      	movs	r0, #244	@ 0xf4
 8001118:	f7ff ff32 	bl	8000f80 <bmp2_spi_write>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    // Odczyt 3 bajtw temperatury z rejestrw 0xFA, 0xFB, 0xFC
	    bmp2_spi_read(0xFA, temp_data, 3, &cs_index);
 800111c:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001120:	4b1f      	ldr	r3, [pc, #124]	@ (80011a0 <main+0x158>)
 8001122:	2203      	movs	r2, #3
 8001124:	20fa      	movs	r0, #250	@ 0xfa
 8001126:	f7ff fec7 	bl	8000eb8 <bmp2_spi_read>

	    // Sklejanie bajtw w 20-bitow warto adc_T
	    int32_t adc_T = ((int32_t)temp_data[0] << 12) |
 800112a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800112e:	031a      	lsls	r2, r3, #12
	                    ((int32_t)temp_data[1] << 4) |
 8001130:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001134:	011b      	lsls	r3, r3, #4
	    int32_t adc_T = ((int32_t)temp_data[0] << 12) |
 8001136:	431a      	orrs	r2, r3
	                    ((temp_data[2] >> 4) & 0x0F);
 8001138:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800113c:	091b      	lsrs	r3, r3, #4
 800113e:	b2db      	uxtb	r3, r3
 8001140:	f003 030f 	and.w	r3, r3, #15
	    int32_t adc_T = ((int32_t)temp_data[0] << 12) |
 8001144:	4313      	orrs	r3, r2
 8001146:	677b      	str	r3, [r7, #116]	@ 0x74

	    // Obliczenie temperatury w setnych stopniach C (0.01C)
	    int32_t T = bmp280_compensate_T(adc_T);
 8001148:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800114a:	f7ff fe73 	bl	8000e34 <bmp280_compensate_T>
 800114e:	6738      	str	r0, [r7, #112]	@ 0x70

	    // Konwersja na float w C i zapis do bufora ASCII
	    char msg[32];
	    snprintf(msg, sizeof(msg), "Temp: %.2f C\r\n", T / 100.0f);
 8001150:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001152:	ee07 3a90 	vmov	s15, r3
 8001156:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800115a:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80011b8 <main+0x170>
 800115e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001162:	ee16 0a90 	vmov	r0, s13
 8001166:	f7ff fa0f 	bl	8000588 <__aeabi_f2d>
 800116a:	4602      	mov	r2, r0
 800116c:	460b      	mov	r3, r1
 800116e:	1d38      	adds	r0, r7, #4
 8001170:	e9cd 2300 	strd	r2, r3, [sp]
 8001174:	4a11      	ldr	r2, [pc, #68]	@ (80011bc <main+0x174>)
 8001176:	2120      	movs	r1, #32
 8001178:	f004 fdba 	bl	8005cf0 <sniprintf>

	    // Wysanie przez UART3
	    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800117c:	1d3b      	adds	r3, r7, #4
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff f846 	bl	8000210 <strlen>
 8001184:	4603      	mov	r3, r0
 8001186:	b29a      	uxth	r2, r3
 8001188:	1d39      	adds	r1, r7, #4
 800118a:	f04f 33ff 	mov.w	r3, #4294967295
 800118e:	4809      	ldr	r0, [pc, #36]	@ (80011b4 <main+0x16c>)
 8001190:	f003 fe00 	bl	8004d94 <HAL_UART_Transmit>

	    // Opcjonalne opnienie 1 s
	    HAL_Delay(1000);
 8001194:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001198:	f000 fb6e 	bl	8001878 <HAL_Delay>
  {
 800119c:	bf00      	nop
 800119e:	e7bd      	b.n	800111c <main+0xd4>
 80011a0:	200002fc 	.word	0x200002fc
 80011a4:	20000304 	.word	0x20000304
 80011a8:	20000306 	.word	0x20000306
 80011ac:	20000308 	.word	0x20000308
 80011b0:	08006670 	.word	0x08006670
 80011b4:	20000374 	.word	0x20000374
 80011b8:	42c80000 	.word	0x42c80000
 80011bc:	08006688 	.word	0x08006688

080011c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b094      	sub	sp, #80	@ 0x50
 80011c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011c6:	f107 0320 	add.w	r3, r7, #32
 80011ca:	2230      	movs	r2, #48	@ 0x30
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f004 fdc4 	bl	8005d5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d4:	f107 030c 	add.w	r3, r7, #12
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80011e4:	f001 fc22 	bl	8002a2c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e8:	4b27      	ldr	r3, [pc, #156]	@ (8001288 <SystemClock_Config+0xc8>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	4a26      	ldr	r2, [pc, #152]	@ (8001288 <SystemClock_Config+0xc8>)
 80011ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80011f4:	4b24      	ldr	r3, [pc, #144]	@ (8001288 <SystemClock_Config+0xc8>)
 80011f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011fc:	60bb      	str	r3, [r7, #8]
 80011fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001200:	4b22      	ldr	r3, [pc, #136]	@ (800128c <SystemClock_Config+0xcc>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001208:	4a20      	ldr	r2, [pc, #128]	@ (800128c <SystemClock_Config+0xcc>)
 800120a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800120e:	6013      	str	r3, [r2, #0]
 8001210:	4b1e      	ldr	r3, [pc, #120]	@ (800128c <SystemClock_Config+0xcc>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001218:	607b      	str	r3, [r7, #4]
 800121a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800121c:	2301      	movs	r3, #1
 800121e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001220:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001224:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001226:	2302      	movs	r3, #2
 8001228:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800122a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800122e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001230:	2304      	movs	r3, #4
 8001232:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001234:	2348      	movs	r3, #72	@ 0x48
 8001236:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001238:	2302      	movs	r3, #2
 800123a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800123c:	2303      	movs	r3, #3
 800123e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001240:	f107 0320 	add.w	r3, r7, #32
 8001244:	4618      	mov	r0, r3
 8001246:	f001 fc01 	bl	8002a4c <HAL_RCC_OscConfig>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001250:	f000 f81e 	bl	8001290 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001254:	230f      	movs	r3, #15
 8001256:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001258:	2302      	movs	r3, #2
 800125a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001260:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001264:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001266:	2300      	movs	r3, #0
 8001268:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800126a:	f107 030c 	add.w	r3, r7, #12
 800126e:	2102      	movs	r1, #2
 8001270:	4618      	mov	r0, r3
 8001272:	f001 fe8f 	bl	8002f94 <HAL_RCC_ClockConfig>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800127c:	f000 f808 	bl	8001290 <Error_Handler>
  }
}
 8001280:	bf00      	nop
 8001282:	3750      	adds	r7, #80	@ 0x50
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40023800 	.word	0x40023800
 800128c:	40007000 	.word	0x40007000

08001290 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001294:	b672      	cpsid	i
}
 8001296:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <Error_Handler+0x8>

0800129c <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 80012a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001314 <MX_SPI4_Init+0x78>)
 80012a4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80012a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012a8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012ac:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80012ae:	4b18      	ldr	r3, [pc, #96]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80012b4:	4b16      	ldr	r3, [pc, #88]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012b6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80012ba:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80012bc:	4b14      	ldr	r3, [pc, #80]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012be:	2202      	movs	r2, #2
 80012c0:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 80012c2:	4b13      	ldr	r3, [pc, #76]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80012c8:	4b11      	ldr	r3, [pc, #68]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012ce:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80012d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012d2:	2210      	movs	r2, #16
 80012d4:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012d8:	2200      	movs	r2, #0
 80012da:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80012dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012de:	2200      	movs	r2, #0
 80012e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 80012e8:	4b09      	ldr	r3, [pc, #36]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012ea:	2207      	movs	r2, #7
 80012ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012ee:	4b08      	ldr	r3, [pc, #32]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80012f4:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80012fa:	4805      	ldr	r0, [pc, #20]	@ (8001310 <MX_SPI4_Init+0x74>)
 80012fc:	f002 fc60 	bl	8003bc0 <HAL_SPI_Init>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8001306:	f7ff ffc3 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	2000030c 	.word	0x2000030c
 8001314:	40013400 	.word	0x40013400

08001318 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08a      	sub	sp, #40	@ 0x28
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001320:	f107 0314 	add.w	r3, r7, #20
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a1b      	ldr	r2, [pc, #108]	@ (80013a4 <HAL_SPI_MspInit+0x8c>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d12f      	bne.n	800139a <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 800133a:	4b1b      	ldr	r3, [pc, #108]	@ (80013a8 <HAL_SPI_MspInit+0x90>)
 800133c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800133e:	4a1a      	ldr	r2, [pc, #104]	@ (80013a8 <HAL_SPI_MspInit+0x90>)
 8001340:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001344:	6453      	str	r3, [r2, #68]	@ 0x44
 8001346:	4b18      	ldr	r3, [pc, #96]	@ (80013a8 <HAL_SPI_MspInit+0x90>)
 8001348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800134a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800134e:	613b      	str	r3, [r7, #16]
 8001350:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001352:	4b15      	ldr	r3, [pc, #84]	@ (80013a8 <HAL_SPI_MspInit+0x90>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001356:	4a14      	ldr	r2, [pc, #80]	@ (80013a8 <HAL_SPI_MspInit+0x90>)
 8001358:	f043 0310 	orr.w	r3, r3, #16
 800135c:	6313      	str	r3, [r2, #48]	@ 0x30
 800135e:	4b12      	ldr	r3, [pc, #72]	@ (80013a8 <HAL_SPI_MspInit+0x90>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	f003 0310 	and.w	r3, r3, #16
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 800136a:	2364      	movs	r3, #100	@ 0x64
 800136c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136e:	2302      	movs	r3, #2
 8001370:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001376:	2303      	movs	r3, #3
 8001378:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800137a:	2305      	movs	r3, #5
 800137c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800137e:	f107 0314 	add.w	r3, r7, #20
 8001382:	4619      	mov	r1, r3
 8001384:	4809      	ldr	r0, [pc, #36]	@ (80013ac <HAL_SPI_MspInit+0x94>)
 8001386:	f000 ff1d 	bl	80021c4 <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 800138a:	2200      	movs	r2, #0
 800138c:	2100      	movs	r1, #0
 800138e:	2054      	movs	r0, #84	@ 0x54
 8001390:	f000 fb71 	bl	8001a76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8001394:	2054      	movs	r0, #84	@ 0x54
 8001396:	f000 fb8a 	bl	8001aae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800139a:	bf00      	nop
 800139c:	3728      	adds	r7, #40	@ 0x28
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40013400 	.word	0x40013400
 80013a8:	40023800 	.word	0x40023800
 80013ac:	40021000 	.word	0x40021000

080013b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80013b6:	4b0f      	ldr	r3, [pc, #60]	@ (80013f4 <HAL_MspInit+0x44>)
 80013b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ba:	4a0e      	ldr	r2, [pc, #56]	@ (80013f4 <HAL_MspInit+0x44>)
 80013bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013c2:	4b0c      	ldr	r3, [pc, #48]	@ (80013f4 <HAL_MspInit+0x44>)
 80013c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ca:	607b      	str	r3, [r7, #4]
 80013cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ce:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <HAL_MspInit+0x44>)
 80013d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d2:	4a08      	ldr	r2, [pc, #32]	@ (80013f4 <HAL_MspInit+0x44>)
 80013d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013da:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <HAL_MspInit+0x44>)
 80013dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013e2:	603b      	str	r3, [r7, #0]
 80013e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	40023800 	.word	0x40023800

080013f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <NMI_Handler+0x4>

08001400 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001404:	bf00      	nop
 8001406:	e7fd      	b.n	8001404 <HardFault_Handler+0x4>

08001408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800140c:	bf00      	nop
 800140e:	e7fd      	b.n	800140c <MemManage_Handler+0x4>

08001410 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001414:	bf00      	nop
 8001416:	e7fd      	b.n	8001414 <BusFault_Handler+0x4>

08001418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <UsageFault_Handler+0x4>

08001420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800142e:	b480      	push	{r7}
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001432:	bf00      	nop
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800144e:	f000 f9f3 	bl	8001838 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
	...

08001458 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 800145c:	4802      	ldr	r0, [pc, #8]	@ (8001468 <SPI4_IRQHandler+0x10>)
 800145e:	f003 f927 	bl	80046b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	2000030c 	.word	0x2000030c

0800146c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001474:	4a14      	ldr	r2, [pc, #80]	@ (80014c8 <_sbrk+0x5c>)
 8001476:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <_sbrk+0x60>)
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001480:	4b13      	ldr	r3, [pc, #76]	@ (80014d0 <_sbrk+0x64>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d102      	bne.n	800148e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001488:	4b11      	ldr	r3, [pc, #68]	@ (80014d0 <_sbrk+0x64>)
 800148a:	4a12      	ldr	r2, [pc, #72]	@ (80014d4 <_sbrk+0x68>)
 800148c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800148e:	4b10      	ldr	r3, [pc, #64]	@ (80014d0 <_sbrk+0x64>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4413      	add	r3, r2
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	429a      	cmp	r2, r3
 800149a:	d207      	bcs.n	80014ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800149c:	f004 fc66 	bl	8005d6c <__errno>
 80014a0:	4603      	mov	r3, r0
 80014a2:	220c      	movs	r2, #12
 80014a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014a6:	f04f 33ff 	mov.w	r3, #4294967295
 80014aa:	e009      	b.n	80014c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014ac:	4b08      	ldr	r3, [pc, #32]	@ (80014d0 <_sbrk+0x64>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014b2:	4b07      	ldr	r3, [pc, #28]	@ (80014d0 <_sbrk+0x64>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	4a05      	ldr	r2, [pc, #20]	@ (80014d0 <_sbrk+0x64>)
 80014bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014be:	68fb      	ldr	r3, [r7, #12]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3718      	adds	r7, #24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20050000 	.word	0x20050000
 80014cc:	00000400 	.word	0x00000400
 80014d0:	20000370 	.word	0x20000370
 80014d4:	20000a28 	.word	0x20000a28

080014d8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014dc:	4b06      	ldr	r3, [pc, #24]	@ (80014f8 <SystemInit+0x20>)
 80014de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014e2:	4a05      	ldr	r2, [pc, #20]	@ (80014f8 <SystemInit+0x20>)
 80014e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	e000ed00 	.word	0xe000ed00

080014fc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001500:	4b14      	ldr	r3, [pc, #80]	@ (8001554 <MX_USART3_UART_Init+0x58>)
 8001502:	4a15      	ldr	r2, [pc, #84]	@ (8001558 <MX_USART3_UART_Init+0x5c>)
 8001504:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001506:	4b13      	ldr	r3, [pc, #76]	@ (8001554 <MX_USART3_UART_Init+0x58>)
 8001508:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800150c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800150e:	4b11      	ldr	r3, [pc, #68]	@ (8001554 <MX_USART3_UART_Init+0x58>)
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001514:	4b0f      	ldr	r3, [pc, #60]	@ (8001554 <MX_USART3_UART_Init+0x58>)
 8001516:	2200      	movs	r2, #0
 8001518:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800151a:	4b0e      	ldr	r3, [pc, #56]	@ (8001554 <MX_USART3_UART_Init+0x58>)
 800151c:	2200      	movs	r2, #0
 800151e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001520:	4b0c      	ldr	r3, [pc, #48]	@ (8001554 <MX_USART3_UART_Init+0x58>)
 8001522:	220c      	movs	r2, #12
 8001524:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001526:	4b0b      	ldr	r3, [pc, #44]	@ (8001554 <MX_USART3_UART_Init+0x58>)
 8001528:	2200      	movs	r2, #0
 800152a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800152c:	4b09      	ldr	r3, [pc, #36]	@ (8001554 <MX_USART3_UART_Init+0x58>)
 800152e:	2200      	movs	r2, #0
 8001530:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001532:	4b08      	ldr	r3, [pc, #32]	@ (8001554 <MX_USART3_UART_Init+0x58>)
 8001534:	2200      	movs	r2, #0
 8001536:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001538:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <MX_USART3_UART_Init+0x58>)
 800153a:	2200      	movs	r2, #0
 800153c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800153e:	4805      	ldr	r0, [pc, #20]	@ (8001554 <MX_USART3_UART_Init+0x58>)
 8001540:	f003 fbda 	bl	8004cf8 <HAL_UART_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800154a:	f7ff fea1 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000374 	.word	0x20000374
 8001558:	40004800 	.word	0x40004800

0800155c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b0aa      	sub	sp, #168	@ 0xa8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001564:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001574:	f107 0310 	add.w	r3, r7, #16
 8001578:	2284      	movs	r2, #132	@ 0x84
 800157a:	2100      	movs	r1, #0
 800157c:	4618      	mov	r0, r3
 800157e:	f004 fbed 	bl	8005d5c <memset>
  if(uartHandle->Instance==USART3)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a22      	ldr	r2, [pc, #136]	@ (8001610 <HAL_UART_MspInit+0xb4>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d13c      	bne.n	8001606 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800158c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001590:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001592:	2300      	movs	r3, #0
 8001594:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001596:	f107 0310 	add.w	r3, r7, #16
 800159a:	4618      	mov	r0, r3
 800159c:	f001 ff20 	bl	80033e0 <HAL_RCCEx_PeriphCLKConfig>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80015a6:	f7ff fe73 	bl	8001290 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80015aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001614 <HAL_UART_MspInit+0xb8>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ae:	4a19      	ldr	r2, [pc, #100]	@ (8001614 <HAL_UART_MspInit+0xb8>)
 80015b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015b6:	4b17      	ldr	r3, [pc, #92]	@ (8001614 <HAL_UART_MspInit+0xb8>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015c2:	4b14      	ldr	r3, [pc, #80]	@ (8001614 <HAL_UART_MspInit+0xb8>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	4a13      	ldr	r2, [pc, #76]	@ (8001614 <HAL_UART_MspInit+0xb8>)
 80015c8:	f043 0308 	orr.w	r3, r3, #8
 80015cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ce:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <HAL_UART_MspInit+0xb8>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	f003 0308 	and.w	r3, r3, #8
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80015da:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e2:	2302      	movs	r3, #2
 80015e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015e8:	2301      	movs	r3, #1
 80015ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ee:	2303      	movs	r3, #3
 80015f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015f4:	2307      	movs	r3, #7
 80015f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015fa:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80015fe:	4619      	mov	r1, r3
 8001600:	4805      	ldr	r0, [pc, #20]	@ (8001618 <HAL_UART_MspInit+0xbc>)
 8001602:	f000 fddf 	bl	80021c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001606:	bf00      	nop
 8001608:	37a8      	adds	r7, #168	@ 0xa8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40004800 	.word	0x40004800
 8001614:	40023800 	.word	0x40023800
 8001618:	40020c00 	.word	0x40020c00

0800161c <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001620:	4b14      	ldr	r3, [pc, #80]	@ (8001674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001622:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001626:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001628:	4b12      	ldr	r3, [pc, #72]	@ (8001674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800162a:	2206      	movs	r2, #6
 800162c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800162e:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001630:	2202      	movs	r2, #2
 8001632:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001634:	4b0f      	ldr	r3, [pc, #60]	@ (8001674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001636:	2200      	movs	r2, #0
 8001638:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800163a:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800163c:	2202      	movs	r2, #2
 800163e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001640:	4b0c      	ldr	r3, [pc, #48]	@ (8001674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001642:	2201      	movs	r2, #1
 8001644:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001646:	4b0b      	ldr	r3, [pc, #44]	@ (8001674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001648:	2200      	movs	r2, #0
 800164a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800164c:	4b09      	ldr	r3, [pc, #36]	@ (8001674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800164e:	2200      	movs	r2, #0
 8001650:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001652:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001654:	2201      	movs	r2, #1
 8001656:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001658:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800165a:	2200      	movs	r2, #0
 800165c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800165e:	4805      	ldr	r0, [pc, #20]	@ (8001674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001660:	f001 f8a9 	bl	80027b6 <HAL_PCD_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800166a:	f7ff fe11 	bl	8001290 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	200003fc 	.word	0x200003fc

08001678 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b0ac      	sub	sp, #176	@ 0xb0
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001680:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001690:	f107 0318 	add.w	r3, r7, #24
 8001694:	2284      	movs	r2, #132	@ 0x84
 8001696:	2100      	movs	r1, #0
 8001698:	4618      	mov	r0, r3
 800169a:	f004 fb5f 	bl	8005d5c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016a6:	d159      	bne.n	800175c <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80016a8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80016ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016b4:	f107 0318 	add.w	r3, r7, #24
 80016b8:	4618      	mov	r0, r3
 80016ba:	f001 fe91 	bl	80033e0 <HAL_RCCEx_PeriphCLKConfig>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80016c4:	f7ff fde4 	bl	8001290 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c8:	4b26      	ldr	r3, [pc, #152]	@ (8001764 <HAL_PCD_MspInit+0xec>)
 80016ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016cc:	4a25      	ldr	r2, [pc, #148]	@ (8001764 <HAL_PCD_MspInit+0xec>)
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d4:	4b23      	ldr	r3, [pc, #140]	@ (8001764 <HAL_PCD_MspInit+0xec>)
 80016d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d8:	f003 0301 	and.w	r3, r3, #1
 80016dc:	617b      	str	r3, [r7, #20]
 80016de:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80016e0:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80016e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e8:	2302      	movs	r3, #2
 80016ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f4:	2303      	movs	r3, #3
 80016f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80016fa:	230a      	movs	r3, #10
 80016fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001700:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001704:	4619      	mov	r1, r3
 8001706:	4818      	ldr	r0, [pc, #96]	@ (8001768 <HAL_PCD_MspInit+0xf0>)
 8001708:	f000 fd5c 	bl	80021c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800170c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001710:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001714:	2300      	movs	r3, #0
 8001716:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171a:	2300      	movs	r3, #0
 800171c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001720:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001724:	4619      	mov	r1, r3
 8001726:	4810      	ldr	r0, [pc, #64]	@ (8001768 <HAL_PCD_MspInit+0xf0>)
 8001728:	f000 fd4c 	bl	80021c4 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800172c:	4b0d      	ldr	r3, [pc, #52]	@ (8001764 <HAL_PCD_MspInit+0xec>)
 800172e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001730:	4a0c      	ldr	r2, [pc, #48]	@ (8001764 <HAL_PCD_MspInit+0xec>)
 8001732:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001736:	6353      	str	r3, [r2, #52]	@ 0x34
 8001738:	4b0a      	ldr	r3, [pc, #40]	@ (8001764 <HAL_PCD_MspInit+0xec>)
 800173a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800173c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001740:	613b      	str	r3, [r7, #16]
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	4b07      	ldr	r3, [pc, #28]	@ (8001764 <HAL_PCD_MspInit+0xec>)
 8001746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001748:	4a06      	ldr	r2, [pc, #24]	@ (8001764 <HAL_PCD_MspInit+0xec>)
 800174a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800174e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001750:	4b04      	ldr	r3, [pc, #16]	@ (8001764 <HAL_PCD_MspInit+0xec>)
 8001752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001754:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800175c:	bf00      	nop
 800175e:	37b0      	adds	r7, #176	@ 0xb0
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	40023800 	.word	0x40023800
 8001768:	40020000 	.word	0x40020000

0800176c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800176c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017a4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001770:	f7ff feb2 	bl	80014d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001774:	480c      	ldr	r0, [pc, #48]	@ (80017a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001776:	490d      	ldr	r1, [pc, #52]	@ (80017ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001778:	4a0d      	ldr	r2, [pc, #52]	@ (80017b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800177a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800177c:	e002      	b.n	8001784 <LoopCopyDataInit>

0800177e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800177e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001782:	3304      	adds	r3, #4

08001784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001788:	d3f9      	bcc.n	800177e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178a:	4a0a      	ldr	r2, [pc, #40]	@ (80017b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800178c:	4c0a      	ldr	r4, [pc, #40]	@ (80017b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800178e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001790:	e001      	b.n	8001796 <LoopFillZerobss>

08001792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001794:	3204      	adds	r2, #4

08001796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001798:	d3fb      	bcc.n	8001792 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800179a:	f004 faed 	bl	8005d78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800179e:	f7ff fc53 	bl	8001048 <main>
  bx  lr    
 80017a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017a4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80017a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017ac:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80017b0:	080066f4 	.word	0x080066f4
  ldr r2, =_sbss
 80017b4:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 80017b8:	20000a28 	.word	0x20000a28

080017bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017bc:	e7fe      	b.n	80017bc <ADC_IRQHandler>

080017be <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017c2:	2003      	movs	r0, #3
 80017c4:	f000 f94c 	bl	8001a60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017c8:	2000      	movs	r0, #0
 80017ca:	f000 f805 	bl	80017d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017ce:	f7ff fdef 	bl	80013b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017d2:	2300      	movs	r3, #0
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	bd80      	pop	{r7, pc}

080017d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017e0:	4b12      	ldr	r3, [pc, #72]	@ (800182c <HAL_InitTick+0x54>)
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	4b12      	ldr	r3, [pc, #72]	@ (8001830 <HAL_InitTick+0x58>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	4619      	mov	r1, r3
 80017ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80017f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f6:	4618      	mov	r0, r3
 80017f8:	f000 f967 	bl	8001aca <HAL_SYSTICK_Config>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e00e      	b.n	8001824 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b0f      	cmp	r3, #15
 800180a:	d80a      	bhi.n	8001822 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800180c:	2200      	movs	r2, #0
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	f04f 30ff 	mov.w	r0, #4294967295
 8001814:	f000 f92f 	bl	8001a76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001818:	4a06      	ldr	r2, [pc, #24]	@ (8001834 <HAL_InitTick+0x5c>)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800181e:	2300      	movs	r3, #0
 8001820:	e000      	b.n	8001824 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
}
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000000 	.word	0x20000000
 8001830:	20000008 	.word	0x20000008
 8001834:	20000004 	.word	0x20000004

08001838 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800183c:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <HAL_IncTick+0x20>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	4b06      	ldr	r3, [pc, #24]	@ (800185c <HAL_IncTick+0x24>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4413      	add	r3, r2
 8001848:	4a04      	ldr	r2, [pc, #16]	@ (800185c <HAL_IncTick+0x24>)
 800184a:	6013      	str	r3, [r2, #0]
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	20000008 	.word	0x20000008
 800185c:	200008dc 	.word	0x200008dc

08001860 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  return uwTick;
 8001864:	4b03      	ldr	r3, [pc, #12]	@ (8001874 <HAL_GetTick+0x14>)
 8001866:	681b      	ldr	r3, [r3, #0]
}
 8001868:	4618      	mov	r0, r3
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	200008dc 	.word	0x200008dc

08001878 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001880:	f7ff ffee 	bl	8001860 <HAL_GetTick>
 8001884:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001890:	d005      	beq.n	800189e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001892:	4b0a      	ldr	r3, [pc, #40]	@ (80018bc <HAL_Delay+0x44>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	461a      	mov	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4413      	add	r3, r2
 800189c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800189e:	bf00      	nop
 80018a0:	f7ff ffde 	bl	8001860 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d8f7      	bhi.n	80018a0 <HAL_Delay+0x28>
  {
  }
}
 80018b0:	bf00      	nop
 80018b2:	bf00      	nop
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000008 	.word	0x20000008

080018c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f003 0307 	and.w	r3, r3, #7
 80018ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001900 <__NVIC_SetPriorityGrouping+0x40>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018d6:	68ba      	ldr	r2, [r7, #8]
 80018d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018dc:	4013      	ands	r3, r2
 80018de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80018e8:	4b06      	ldr	r3, [pc, #24]	@ (8001904 <__NVIC_SetPriorityGrouping+0x44>)
 80018ea:	4313      	orrs	r3, r2
 80018ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ee:	4a04      	ldr	r2, [pc, #16]	@ (8001900 <__NVIC_SetPriorityGrouping+0x40>)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	60d3      	str	r3, [r2, #12]
}
 80018f4:	bf00      	nop
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	e000ed00 	.word	0xe000ed00
 8001904:	05fa0000 	.word	0x05fa0000

08001908 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800190c:	4b04      	ldr	r3, [pc, #16]	@ (8001920 <__NVIC_GetPriorityGrouping+0x18>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	0a1b      	lsrs	r3, r3, #8
 8001912:	f003 0307 	and.w	r3, r3, #7
}
 8001916:	4618      	mov	r0, r3
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr
 8001920:	e000ed00 	.word	0xe000ed00

08001924 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	2b00      	cmp	r3, #0
 8001934:	db0b      	blt.n	800194e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	f003 021f 	and.w	r2, r3, #31
 800193c:	4907      	ldr	r1, [pc, #28]	@ (800195c <__NVIC_EnableIRQ+0x38>)
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	095b      	lsrs	r3, r3, #5
 8001944:	2001      	movs	r0, #1
 8001946:	fa00 f202 	lsl.w	r2, r0, r2
 800194a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	e000e100 	.word	0xe000e100

08001960 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	6039      	str	r1, [r7, #0]
 800196a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001970:	2b00      	cmp	r3, #0
 8001972:	db0a      	blt.n	800198a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	b2da      	uxtb	r2, r3
 8001978:	490c      	ldr	r1, [pc, #48]	@ (80019ac <__NVIC_SetPriority+0x4c>)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	0112      	lsls	r2, r2, #4
 8001980:	b2d2      	uxtb	r2, r2
 8001982:	440b      	add	r3, r1
 8001984:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001988:	e00a      	b.n	80019a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	b2da      	uxtb	r2, r3
 800198e:	4908      	ldr	r1, [pc, #32]	@ (80019b0 <__NVIC_SetPriority+0x50>)
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	f003 030f 	and.w	r3, r3, #15
 8001996:	3b04      	subs	r3, #4
 8001998:	0112      	lsls	r2, r2, #4
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	440b      	add	r3, r1
 800199e:	761a      	strb	r2, [r3, #24]
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	e000e100 	.word	0xe000e100
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b089      	sub	sp, #36	@ 0x24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	f1c3 0307 	rsb	r3, r3, #7
 80019ce:	2b04      	cmp	r3, #4
 80019d0:	bf28      	it	cs
 80019d2:	2304      	movcs	r3, #4
 80019d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	3304      	adds	r3, #4
 80019da:	2b06      	cmp	r3, #6
 80019dc:	d902      	bls.n	80019e4 <NVIC_EncodePriority+0x30>
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3b03      	subs	r3, #3
 80019e2:	e000      	b.n	80019e6 <NVIC_EncodePriority+0x32>
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e8:	f04f 32ff 	mov.w	r2, #4294967295
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	43da      	mvns	r2, r3
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	401a      	ands	r2, r3
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	fa01 f303 	lsl.w	r3, r1, r3
 8001a06:	43d9      	mvns	r1, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a0c:	4313      	orrs	r3, r2
         );
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3724      	adds	r7, #36	@ 0x24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
	...

08001a1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3b01      	subs	r3, #1
 8001a28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a2c:	d301      	bcc.n	8001a32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e00f      	b.n	8001a52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a32:	4a0a      	ldr	r2, [pc, #40]	@ (8001a5c <SysTick_Config+0x40>)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	3b01      	subs	r3, #1
 8001a38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a3a:	210f      	movs	r1, #15
 8001a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a40:	f7ff ff8e 	bl	8001960 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a44:	4b05      	ldr	r3, [pc, #20]	@ (8001a5c <SysTick_Config+0x40>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a4a:	4b04      	ldr	r3, [pc, #16]	@ (8001a5c <SysTick_Config+0x40>)
 8001a4c:	2207      	movs	r2, #7
 8001a4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	e000e010 	.word	0xe000e010

08001a60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f7ff ff29 	bl	80018c0 <__NVIC_SetPriorityGrouping>
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b086      	sub	sp, #24
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	60b9      	str	r1, [r7, #8]
 8001a80:	607a      	str	r2, [r7, #4]
 8001a82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a84:	2300      	movs	r3, #0
 8001a86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a88:	f7ff ff3e 	bl	8001908 <__NVIC_GetPriorityGrouping>
 8001a8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	68b9      	ldr	r1, [r7, #8]
 8001a92:	6978      	ldr	r0, [r7, #20]
 8001a94:	f7ff ff8e 	bl	80019b4 <NVIC_EncodePriority>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a9e:	4611      	mov	r1, r2
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff ff5d 	bl	8001960 <__NVIC_SetPriority>
}
 8001aa6:	bf00      	nop
 8001aa8:	3718      	adds	r7, #24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff ff31 	bl	8001924 <__NVIC_EnableIRQ>
}
 8001ac2:	bf00      	nop
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b082      	sub	sp, #8
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff ffa2 	bl	8001a1c <SysTick_Config>
 8001ad8:	4603      	mov	r3, r0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	b083      	sub	sp, #12
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d004      	beq.n	8001b00 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2280      	movs	r2, #128	@ 0x80
 8001afa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	e00c      	b.n	8001b1a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2205      	movs	r2, #5
 8001b04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f022 0201 	bic.w	r2, r2, #1
 8001b16:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
	...

08001b28 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d101      	bne.n	8001b3a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e086      	b.n	8001c48 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d106      	bne.n	8001b52 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2220      	movs	r2, #32
 8001b48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f7fe ff57 	bl	8000a00 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b52:	4b3f      	ldr	r3, [pc, #252]	@ (8001c50 <HAL_ETH_Init+0x128>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b56:	4a3e      	ldr	r2, [pc, #248]	@ (8001c50 <HAL_ETH_Init+0x128>)
 8001b58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b5e:	4b3c      	ldr	r3, [pc, #240]	@ (8001c50 <HAL_ETH_Init+0x128>)
 8001b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001b6a:	4b3a      	ldr	r3, [pc, #232]	@ (8001c54 <HAL_ETH_Init+0x12c>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	4a39      	ldr	r2, [pc, #228]	@ (8001c54 <HAL_ETH_Init+0x12c>)
 8001b70:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001b74:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001b76:	4b37      	ldr	r3, [pc, #220]	@ (8001c54 <HAL_ETH_Init+0x12c>)
 8001b78:	685a      	ldr	r2, [r3, #4]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	4935      	ldr	r1, [pc, #212]	@ (8001c54 <HAL_ETH_Init+0x12c>)
 8001b80:	4313      	orrs	r3, r2
 8001b82:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001b84:	4b33      	ldr	r3, [pc, #204]	@ (8001c54 <HAL_ETH_Init+0x12c>)
 8001b86:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	6812      	ldr	r2, [r2, #0]
 8001b96:	f043 0301 	orr.w	r3, r3, #1
 8001b9a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001b9e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ba0:	f7ff fe5e 	bl	8001860 <HAL_GetTick>
 8001ba4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001ba6:	e011      	b.n	8001bcc <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001ba8:	f7ff fe5a 	bl	8001860 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001bb6:	d909      	bls.n	8001bcc <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2204      	movs	r2, #4
 8001bbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	22e0      	movs	r2, #224	@ 0xe0
 8001bc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e03d      	b.n	8001c48 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0301 	and.w	r3, r3, #1
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d1e4      	bne.n	8001ba8 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f000 f97a 	bl	8001ed8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 fa25 	bl	8002034 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f000 fa7b 	bl	80020e6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f000 f9e3 	bl	8001fc4 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001c0c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001c58 <HAL_ETH_Init+0x130>)
 8001c1c:	430b      	orrs	r3, r1
 8001c1e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001c32:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2210      	movs	r2, #16
 8001c42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001c46:	2300      	movs	r3, #0
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3710      	adds	r7, #16
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40013800 	.word	0x40013800
 8001c58:	00020060 	.word	0x00020060

08001c5c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	4b53      	ldr	r3, [pc, #332]	@ (8001dc0 <ETH_SetMACConfig+0x164>)
 8001c72:	4013      	ands	r3, r2
 8001c74:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	7b9b      	ldrb	r3, [r3, #14]
 8001c7a:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	7c12      	ldrb	r2, [r2, #16]
 8001c80:	2a00      	cmp	r2, #0
 8001c82:	d102      	bne.n	8001c8a <ETH_SetMACConfig+0x2e>
 8001c84:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001c88:	e000      	b.n	8001c8c <ETH_SetMACConfig+0x30>
 8001c8a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001c8c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001c8e:	683a      	ldr	r2, [r7, #0]
 8001c90:	7c52      	ldrb	r2, [r2, #17]
 8001c92:	2a00      	cmp	r2, #0
 8001c94:	d102      	bne.n	8001c9c <ETH_SetMACConfig+0x40>
 8001c96:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001c9a:	e000      	b.n	8001c9e <ETH_SetMACConfig+0x42>
 8001c9c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001c9e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001ca4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	7fdb      	ldrb	r3, [r3, #31]
 8001caa:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001cac:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001cb2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001cb4:	683a      	ldr	r2, [r7, #0]
 8001cb6:	7f92      	ldrb	r2, [r2, #30]
 8001cb8:	2a00      	cmp	r2, #0
 8001cba:	d102      	bne.n	8001cc2 <ETH_SetMACConfig+0x66>
 8001cbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cc0:	e000      	b.n	8001cc4 <ETH_SetMACConfig+0x68>
 8001cc2:	2200      	movs	r2, #0
                        macconf->Speed |
 8001cc4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	7f1b      	ldrb	r3, [r3, #28]
 8001cca:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001ccc:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001cd2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	791b      	ldrb	r3, [r3, #4]
 8001cd8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001cda:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001cdc:	683a      	ldr	r2, [r7, #0]
 8001cde:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001ce2:	2a00      	cmp	r2, #0
 8001ce4:	d102      	bne.n	8001cec <ETH_SetMACConfig+0x90>
 8001ce6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cea:	e000      	b.n	8001cee <ETH_SetMACConfig+0x92>
 8001cec:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001cee:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	7bdb      	ldrb	r3, [r3, #15]
 8001cf4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001cf6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001cfc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001d04:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001d06:	4313      	orrs	r3, r2
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d1e:	2001      	movs	r0, #1
 8001d20:	f7ff fdaa 	bl	8001878 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	68fa      	ldr	r2, [r7, #12]
 8001d2a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	699b      	ldr	r3, [r3, #24]
 8001d32:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001d34:	68fa      	ldr	r2, [r7, #12]
 8001d36:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d42:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001d4a:	2a00      	cmp	r2, #0
 8001d4c:	d101      	bne.n	8001d52 <ETH_SetMACConfig+0xf6>
 8001d4e:	2280      	movs	r2, #128	@ 0x80
 8001d50:	e000      	b.n	8001d54 <ETH_SetMACConfig+0xf8>
 8001d52:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001d54:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001d5a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001d62:	2a01      	cmp	r2, #1
 8001d64:	d101      	bne.n	8001d6a <ETH_SetMACConfig+0x10e>
 8001d66:	2208      	movs	r2, #8
 8001d68:	e000      	b.n	8001d6c <ETH_SetMACConfig+0x110>
 8001d6a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001d6c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001d6e:	683a      	ldr	r2, [r7, #0]
 8001d70:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001d74:	2a01      	cmp	r2, #1
 8001d76:	d101      	bne.n	8001d7c <ETH_SetMACConfig+0x120>
 8001d78:	2204      	movs	r2, #4
 8001d7a:	e000      	b.n	8001d7e <ETH_SetMACConfig+0x122>
 8001d7c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001d7e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8001d86:	2a01      	cmp	r2, #1
 8001d88:	d101      	bne.n	8001d8e <ETH_SetMACConfig+0x132>
 8001d8a:	2202      	movs	r2, #2
 8001d8c:	e000      	b.n	8001d90 <ETH_SetMACConfig+0x134>
 8001d8e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001d90:	4313      	orrs	r3, r2
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	68fa      	ldr	r2, [r7, #12]
 8001d9e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	699b      	ldr	r3, [r3, #24]
 8001da6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001da8:	2001      	movs	r0, #1
 8001daa:	f7ff fd65 	bl	8001878 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	619a      	str	r2, [r3, #24]
}
 8001db6:	bf00      	nop
 8001db8:	3710      	adds	r7, #16
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	fd20810f 	.word	0xfd20810f

08001dc4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
 8001dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dd6:	699b      	ldr	r3, [r3, #24]
 8001dd8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	4b3d      	ldr	r3, [pc, #244]	@ (8001ed4 <ETH_SetDMAConfig+0x110>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	7b1b      	ldrb	r3, [r3, #12]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d102      	bne.n	8001df0 <ETH_SetDMAConfig+0x2c>
 8001dea:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001dee:	e000      	b.n	8001df2 <ETH_SetDMAConfig+0x2e>
 8001df0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	7b5b      	ldrb	r3, [r3, #13]
 8001df6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001df8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001dfa:	683a      	ldr	r2, [r7, #0]
 8001dfc:	7f52      	ldrb	r2, [r2, #29]
 8001dfe:	2a00      	cmp	r2, #0
 8001e00:	d102      	bne.n	8001e08 <ETH_SetDMAConfig+0x44>
 8001e02:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001e06:	e000      	b.n	8001e0a <ETH_SetDMAConfig+0x46>
 8001e08:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001e0a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	7b9b      	ldrb	r3, [r3, #14]
 8001e10:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001e12:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001e18:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	7f1b      	ldrb	r3, [r3, #28]
 8001e1e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001e20:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	7f9b      	ldrb	r3, [r3, #30]
 8001e26:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001e28:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001e2e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e36:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	68fa      	ldr	r2, [r7, #12]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e48:	461a      	mov	r2, r3
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e5a:	2001      	movs	r0, #1
 8001e5c:	f7ff fd0c 	bl	8001878 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e68:	461a      	mov	r2, r3
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	791b      	ldrb	r3, [r3, #4]
 8001e72:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001e78:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001e7e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001e84:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e8c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001e8e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e94:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001e96:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001e9c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	6812      	ldr	r2, [r2, #0]
 8001ea2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001ea6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001eaa:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001eb8:	2001      	movs	r0, #1
 8001eba:	f7ff fcdd 	bl	8001878 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	6013      	str	r3, [r2, #0]
}
 8001ecc:	bf00      	nop
 8001ece:	3710      	adds	r7, #16
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	f8de3f23 	.word	0xf8de3f23

08001ed8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b0a6      	sub	sp, #152	@ 0x98
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001eec:	2300      	movs	r3, #0
 8001eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001efc:	2300      	movs	r3, #0
 8001efe:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001f02:	2301      	movs	r3, #1
 8001f04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001f14:	2300      	movs	r3, #0
 8001f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001f24:	2300      	movs	r3, #0
 8001f26:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001f34:	2300      	movs	r3, #0
 8001f36:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001f40:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f44:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001f46:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001f52:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001f56:	4619      	mov	r1, r3
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff fe7f 	bl	8001c5c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001f62:	2301      	movs	r3, #1
 8001f64:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001f66:	2301      	movs	r3, #1
 8001f68:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001f70:	2300      	movs	r3, #0
 8001f72:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001f74:	2300      	movs	r3, #0
 8001f76:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001f80:	2300      	movs	r3, #0
 8001f82:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001f84:	2301      	movs	r3, #1
 8001f86:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001f8e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f92:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001f94:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f98:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001f9a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f9e:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001faa:	2300      	movs	r3, #0
 8001fac:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001fae:	f107 0308 	add.w	r3, r7, #8
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f7ff ff05 	bl	8001dc4 <ETH_SetDMAConfig>
}
 8001fba:	bf00      	nop
 8001fbc:	3798      	adds	r7, #152	@ 0x98
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
	...

08001fc4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b087      	sub	sp, #28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	60f8      	str	r0, [r7, #12]
 8001fcc:	60b9      	str	r1, [r7, #8]
 8001fce:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3305      	adds	r3, #5
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	021b      	lsls	r3, r3, #8
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	3204      	adds	r2, #4
 8001fdc:	7812      	ldrb	r2, [r2, #0]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001fe2:	68ba      	ldr	r2, [r7, #8]
 8001fe4:	4b11      	ldr	r3, [pc, #68]	@ (800202c <ETH_MACAddressConfig+0x68>)
 8001fe6:	4413      	add	r3, r2
 8001fe8:	461a      	mov	r2, r3
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	3303      	adds	r3, #3
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	061a      	lsls	r2, r3, #24
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	3302      	adds	r3, #2
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	041b      	lsls	r3, r3, #16
 8001ffe:	431a      	orrs	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	3301      	adds	r3, #1
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	021b      	lsls	r3, r3, #8
 8002008:	4313      	orrs	r3, r2
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	7812      	ldrb	r2, [r2, #0]
 800200e:	4313      	orrs	r3, r2
 8002010:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002012:	68ba      	ldr	r2, [r7, #8]
 8002014:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <ETH_MACAddressConfig+0x6c>)
 8002016:	4413      	add	r3, r2
 8002018:	461a      	mov	r2, r3
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	6013      	str	r3, [r2, #0]
}
 800201e:	bf00      	nop
 8002020:	371c      	adds	r7, #28
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	40028040 	.word	0x40028040
 8002030:	40028044 	.word	0x40028044

08002034 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800203c:	2300      	movs	r3, #0
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	e03e      	b.n	80020c0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68d9      	ldr	r1, [r3, #12]
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	4613      	mov	r3, r2
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4413      	add	r3, r2
 800204e:	00db      	lsls	r3, r3, #3
 8002050:	440b      	add	r3, r1
 8002052:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	2200      	movs	r2, #0
 800205e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2200      	movs	r2, #0
 8002064:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	2200      	movs	r2, #0
 800206a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800206c:	68b9      	ldr	r1, [r7, #8]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68fa      	ldr	r2, [r7, #12]
 8002072:	3206      	adds	r2, #6
 8002074:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2b02      	cmp	r3, #2
 8002088:	d80c      	bhi.n	80020a4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	68d9      	ldr	r1, [r3, #12]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	1c5a      	adds	r2, r3, #1
 8002092:	4613      	mov	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	4413      	add	r3, r2
 8002098:	00db      	lsls	r3, r3, #3
 800209a:	440b      	add	r3, r1
 800209c:	461a      	mov	r2, r3
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	e004      	b.n	80020ae <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	461a      	mov	r2, r3
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	3301      	adds	r3, #1
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	d9bd      	bls.n	8002042 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	68da      	ldr	r2, [r3, #12]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020d8:	611a      	str	r2, [r3, #16]
}
 80020da:	bf00      	nop
 80020dc:	3714      	adds	r7, #20
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b085      	sub	sp, #20
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80020ee:	2300      	movs	r3, #0
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	e048      	b.n	8002186 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6919      	ldr	r1, [r3, #16]
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	4613      	mov	r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	4413      	add	r3, r2
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	440b      	add	r3, r1
 8002104:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	2200      	movs	r2, #0
 8002110:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	2200      	movs	r2, #0
 8002116:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	2200      	movs	r2, #0
 800211c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	2200      	movs	r2, #0
 8002122:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	2200      	movs	r2, #0
 8002128:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002130:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800214a:	68b9      	ldr	r1, [r7, #8]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	3212      	adds	r2, #18
 8002152:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2b02      	cmp	r3, #2
 800215a:	d80c      	bhi.n	8002176 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6919      	ldr	r1, [r3, #16]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	1c5a      	adds	r2, r3, #1
 8002164:	4613      	mov	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	440b      	add	r3, r1
 800216e:	461a      	mov	r2, r3
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	60da      	str	r2, [r3, #12]
 8002174:	e004      	b.n	8002180 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	461a      	mov	r2, r3
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	3301      	adds	r3, #1
 8002184:	60fb      	str	r3, [r7, #12]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2b03      	cmp	r3, #3
 800218a:	d9b3      	bls.n	80020f4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	691a      	ldr	r2, [r3, #16]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021b6:	60da      	str	r2, [r3, #12]
}
 80021b8:	bf00      	nop
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b089      	sub	sp, #36	@ 0x24
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80021ce:	2300      	movs	r3, #0
 80021d0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80021d2:	2300      	movs	r3, #0
 80021d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80021d6:	2300      	movs	r3, #0
 80021d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80021da:	2300      	movs	r3, #0
 80021dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80021de:	2300      	movs	r3, #0
 80021e0:	61fb      	str	r3, [r7, #28]
 80021e2:	e175      	b.n	80024d0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80021e4:	2201      	movs	r2, #1
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	4013      	ands	r3, r2
 80021f6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	f040 8164 	bne.w	80024ca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f003 0303 	and.w	r3, r3, #3
 800220a:	2b01      	cmp	r3, #1
 800220c:	d005      	beq.n	800221a <HAL_GPIO_Init+0x56>
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f003 0303 	and.w	r3, r3, #3
 8002216:	2b02      	cmp	r3, #2
 8002218:	d130      	bne.n	800227c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	2203      	movs	r2, #3
 8002226:	fa02 f303 	lsl.w	r3, r2, r3
 800222a:	43db      	mvns	r3, r3
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	4013      	ands	r3, r2
 8002230:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	68da      	ldr	r2, [r3, #12]
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	fa02 f303 	lsl.w	r3, r2, r3
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	4313      	orrs	r3, r2
 8002242:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002250:	2201      	movs	r2, #1
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	43db      	mvns	r3, r3
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	4013      	ands	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	091b      	lsrs	r3, r3, #4
 8002266:	f003 0201 	and.w	r2, r3, #1
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4313      	orrs	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 0303 	and.w	r3, r3, #3
 8002284:	2b03      	cmp	r3, #3
 8002286:	d017      	beq.n	80022b8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	2203      	movs	r2, #3
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	43db      	mvns	r3, r3
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	4013      	ands	r3, r2
 800229e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f003 0303 	and.w	r3, r3, #3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d123      	bne.n	800230c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	08da      	lsrs	r2, r3, #3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	3208      	adds	r2, #8
 80022cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	f003 0307 	and.w	r3, r3, #7
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	220f      	movs	r2, #15
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	691a      	ldr	r2, [r3, #16]
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	08da      	lsrs	r2, r3, #3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	3208      	adds	r2, #8
 8002306:	69b9      	ldr	r1, [r7, #24]
 8002308:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	2203      	movs	r2, #3
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	43db      	mvns	r3, r3
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	4013      	ands	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f003 0203 	and.w	r2, r3, #3
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	4313      	orrs	r3, r2
 8002338:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002348:	2b00      	cmp	r3, #0
 800234a:	f000 80be 	beq.w	80024ca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800234e:	4b66      	ldr	r3, [pc, #408]	@ (80024e8 <HAL_GPIO_Init+0x324>)
 8002350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002352:	4a65      	ldr	r2, [pc, #404]	@ (80024e8 <HAL_GPIO_Init+0x324>)
 8002354:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002358:	6453      	str	r3, [r2, #68]	@ 0x44
 800235a:	4b63      	ldr	r3, [pc, #396]	@ (80024e8 <HAL_GPIO_Init+0x324>)
 800235c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002366:	4a61      	ldr	r2, [pc, #388]	@ (80024ec <HAL_GPIO_Init+0x328>)
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	089b      	lsrs	r3, r3, #2
 800236c:	3302      	adds	r3, #2
 800236e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002372:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	f003 0303 	and.w	r3, r3, #3
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	220f      	movs	r2, #15
 800237e:	fa02 f303 	lsl.w	r3, r2, r3
 8002382:	43db      	mvns	r3, r3
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	4013      	ands	r3, r2
 8002388:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a58      	ldr	r2, [pc, #352]	@ (80024f0 <HAL_GPIO_Init+0x32c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d037      	beq.n	8002402 <HAL_GPIO_Init+0x23e>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a57      	ldr	r2, [pc, #348]	@ (80024f4 <HAL_GPIO_Init+0x330>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d031      	beq.n	80023fe <HAL_GPIO_Init+0x23a>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a56      	ldr	r2, [pc, #344]	@ (80024f8 <HAL_GPIO_Init+0x334>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d02b      	beq.n	80023fa <HAL_GPIO_Init+0x236>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a55      	ldr	r2, [pc, #340]	@ (80024fc <HAL_GPIO_Init+0x338>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d025      	beq.n	80023f6 <HAL_GPIO_Init+0x232>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a54      	ldr	r2, [pc, #336]	@ (8002500 <HAL_GPIO_Init+0x33c>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d01f      	beq.n	80023f2 <HAL_GPIO_Init+0x22e>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a53      	ldr	r2, [pc, #332]	@ (8002504 <HAL_GPIO_Init+0x340>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d019      	beq.n	80023ee <HAL_GPIO_Init+0x22a>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a52      	ldr	r2, [pc, #328]	@ (8002508 <HAL_GPIO_Init+0x344>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d013      	beq.n	80023ea <HAL_GPIO_Init+0x226>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a51      	ldr	r2, [pc, #324]	@ (800250c <HAL_GPIO_Init+0x348>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d00d      	beq.n	80023e6 <HAL_GPIO_Init+0x222>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a50      	ldr	r2, [pc, #320]	@ (8002510 <HAL_GPIO_Init+0x34c>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d007      	beq.n	80023e2 <HAL_GPIO_Init+0x21e>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a4f      	ldr	r2, [pc, #316]	@ (8002514 <HAL_GPIO_Init+0x350>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d101      	bne.n	80023de <HAL_GPIO_Init+0x21a>
 80023da:	2309      	movs	r3, #9
 80023dc:	e012      	b.n	8002404 <HAL_GPIO_Init+0x240>
 80023de:	230a      	movs	r3, #10
 80023e0:	e010      	b.n	8002404 <HAL_GPIO_Init+0x240>
 80023e2:	2308      	movs	r3, #8
 80023e4:	e00e      	b.n	8002404 <HAL_GPIO_Init+0x240>
 80023e6:	2307      	movs	r3, #7
 80023e8:	e00c      	b.n	8002404 <HAL_GPIO_Init+0x240>
 80023ea:	2306      	movs	r3, #6
 80023ec:	e00a      	b.n	8002404 <HAL_GPIO_Init+0x240>
 80023ee:	2305      	movs	r3, #5
 80023f0:	e008      	b.n	8002404 <HAL_GPIO_Init+0x240>
 80023f2:	2304      	movs	r3, #4
 80023f4:	e006      	b.n	8002404 <HAL_GPIO_Init+0x240>
 80023f6:	2303      	movs	r3, #3
 80023f8:	e004      	b.n	8002404 <HAL_GPIO_Init+0x240>
 80023fa:	2302      	movs	r3, #2
 80023fc:	e002      	b.n	8002404 <HAL_GPIO_Init+0x240>
 80023fe:	2301      	movs	r3, #1
 8002400:	e000      	b.n	8002404 <HAL_GPIO_Init+0x240>
 8002402:	2300      	movs	r3, #0
 8002404:	69fa      	ldr	r2, [r7, #28]
 8002406:	f002 0203 	and.w	r2, r2, #3
 800240a:	0092      	lsls	r2, r2, #2
 800240c:	4093      	lsls	r3, r2
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	4313      	orrs	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002414:	4935      	ldr	r1, [pc, #212]	@ (80024ec <HAL_GPIO_Init+0x328>)
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	089b      	lsrs	r3, r3, #2
 800241a:	3302      	adds	r3, #2
 800241c:	69ba      	ldr	r2, [r7, #24]
 800241e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002422:	4b3d      	ldr	r3, [pc, #244]	@ (8002518 <HAL_GPIO_Init+0x354>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	43db      	mvns	r3, r3
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	4013      	ands	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	4313      	orrs	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002446:	4a34      	ldr	r2, [pc, #208]	@ (8002518 <HAL_GPIO_Init+0x354>)
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800244c:	4b32      	ldr	r3, [pc, #200]	@ (8002518 <HAL_GPIO_Init+0x354>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	43db      	mvns	r3, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4013      	ands	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	4313      	orrs	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002470:	4a29      	ldr	r2, [pc, #164]	@ (8002518 <HAL_GPIO_Init+0x354>)
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002476:	4b28      	ldr	r3, [pc, #160]	@ (8002518 <HAL_GPIO_Init+0x354>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	43db      	mvns	r3, r3
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	4013      	ands	r3, r2
 8002484:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d003      	beq.n	800249a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	4313      	orrs	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800249a:	4a1f      	ldr	r2, [pc, #124]	@ (8002518 <HAL_GPIO_Init+0x354>)
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002518 <HAL_GPIO_Init+0x354>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	43db      	mvns	r3, r3
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	4013      	ands	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d003      	beq.n	80024c4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024c4:	4a14      	ldr	r2, [pc, #80]	@ (8002518 <HAL_GPIO_Init+0x354>)
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	3301      	adds	r3, #1
 80024ce:	61fb      	str	r3, [r7, #28]
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	2b0f      	cmp	r3, #15
 80024d4:	f67f ae86 	bls.w	80021e4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	3724      	adds	r7, #36	@ 0x24
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	40023800 	.word	0x40023800
 80024ec:	40013800 	.word	0x40013800
 80024f0:	40020000 	.word	0x40020000
 80024f4:	40020400 	.word	0x40020400
 80024f8:	40020800 	.word	0x40020800
 80024fc:	40020c00 	.word	0x40020c00
 8002500:	40021000 	.word	0x40021000
 8002504:	40021400 	.word	0x40021400
 8002508:	40021800 	.word	0x40021800
 800250c:	40021c00 	.word	0x40021c00
 8002510:	40022000 	.word	0x40022000
 8002514:	40022400 	.word	0x40022400
 8002518:	40013c00 	.word	0x40013c00

0800251c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	460b      	mov	r3, r1
 8002526:	807b      	strh	r3, [r7, #2]
 8002528:	4613      	mov	r3, r2
 800252a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800252c:	787b      	ldrb	r3, [r7, #1]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d003      	beq.n	800253a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002532:	887a      	ldrh	r2, [r7, #2]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002538:	e003      	b.n	8002542 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800253a:	887b      	ldrh	r3, [r7, #2]
 800253c:	041a      	lsls	r2, r3, #16
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	619a      	str	r2, [r3, #24]
}
 8002542:	bf00      	nop
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
	...

08002550 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e08b      	b.n	800267a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d106      	bne.n	800257c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f7fe fbfc 	bl	8000d74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2224      	movs	r2, #36	@ 0x24
 8002580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f022 0201 	bic.w	r2, r2, #1
 8002592:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d107      	bne.n	80025ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689a      	ldr	r2, [r3, #8]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	e006      	b.n	80025d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	689a      	ldr	r2, [r3, #8]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80025d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d108      	bne.n	80025f2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	685a      	ldr	r2, [r3, #4]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025ee:	605a      	str	r2, [r3, #4]
 80025f0:	e007      	b.n	8002602 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002600:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	6859      	ldr	r1, [r3, #4]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	4b1d      	ldr	r3, [pc, #116]	@ (8002684 <HAL_I2C_Init+0x134>)
 800260e:	430b      	orrs	r3, r1
 8002610:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68da      	ldr	r2, [r3, #12]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002620:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	691a      	ldr	r2, [r3, #16]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	430a      	orrs	r2, r1
 800263a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	69d9      	ldr	r1, [r3, #28]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a1a      	ldr	r2, [r3, #32]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	430a      	orrs	r2, r1
 800264a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f042 0201 	orr.w	r2, r2, #1
 800265a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2220      	movs	r2, #32
 8002666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	02008000 	.word	0x02008000

08002688 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b20      	cmp	r3, #32
 800269c:	d138      	bne.n	8002710 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d101      	bne.n	80026ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80026a8:	2302      	movs	r3, #2
 80026aa:	e032      	b.n	8002712 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2224      	movs	r2, #36	@ 0x24
 80026b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f022 0201 	bic.w	r2, r2, #1
 80026ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80026da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6819      	ldr	r1, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	683a      	ldr	r2, [r7, #0]
 80026e8:	430a      	orrs	r2, r1
 80026ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f042 0201 	orr.w	r2, r2, #1
 80026fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2220      	movs	r2, #32
 8002700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800270c:	2300      	movs	r3, #0
 800270e:	e000      	b.n	8002712 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002710:	2302      	movs	r3, #2
  }
}
 8002712:	4618      	mov	r0, r3
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr

0800271e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800271e:	b480      	push	{r7}
 8002720:	b085      	sub	sp, #20
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
 8002726:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800272e:	b2db      	uxtb	r3, r3
 8002730:	2b20      	cmp	r3, #32
 8002732:	d139      	bne.n	80027a8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800273a:	2b01      	cmp	r3, #1
 800273c:	d101      	bne.n	8002742 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800273e:	2302      	movs	r3, #2
 8002740:	e033      	b.n	80027aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2201      	movs	r2, #1
 8002746:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2224      	movs	r2, #36	@ 0x24
 800274e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f022 0201 	bic.w	r2, r2, #1
 8002760:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002770:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	021b      	lsls	r3, r3, #8
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	4313      	orrs	r3, r2
 800277a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f042 0201 	orr.w	r2, r2, #1
 8002792:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2220      	movs	r2, #32
 8002798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027a4:	2300      	movs	r3, #0
 80027a6:	e000      	b.n	80027aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80027a8:	2302      	movs	r3, #2
  }
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3714      	adds	r7, #20
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr

080027b6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b086      	sub	sp, #24
 80027ba:	af02      	add	r7, sp, #8
 80027bc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d101      	bne.n	80027c8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e108      	b.n	80029da <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d106      	bne.n	80027e8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7fe ff48 	bl	8001678 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2203      	movs	r2, #3
 80027ec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027f6:	d102      	bne.n	80027fe <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4618      	mov	r0, r3
 8002804:	f002 ffd8 	bl	80057b8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6818      	ldr	r0, [r3, #0]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	7c1a      	ldrb	r2, [r3, #16]
 8002810:	f88d 2000 	strb.w	r2, [sp]
 8002814:	3304      	adds	r3, #4
 8002816:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002818:	f002 ff74 	bl	8005704 <USB_CoreInit>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d005      	beq.n	800282e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2202      	movs	r2, #2
 8002826:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e0d5      	b.n	80029da <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2100      	movs	r1, #0
 8002834:	4618      	mov	r0, r3
 8002836:	f002 ffd0 	bl	80057da <USB_SetCurrentMode>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d005      	beq.n	800284c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2202      	movs	r2, #2
 8002844:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e0c6      	b.n	80029da <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800284c:	2300      	movs	r3, #0
 800284e:	73fb      	strb	r3, [r7, #15]
 8002850:	e04a      	b.n	80028e8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002852:	7bfa      	ldrb	r2, [r7, #15]
 8002854:	6879      	ldr	r1, [r7, #4]
 8002856:	4613      	mov	r3, r2
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	4413      	add	r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	440b      	add	r3, r1
 8002860:	3315      	adds	r3, #21
 8002862:	2201      	movs	r2, #1
 8002864:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002866:	7bfa      	ldrb	r2, [r7, #15]
 8002868:	6879      	ldr	r1, [r7, #4]
 800286a:	4613      	mov	r3, r2
 800286c:	00db      	lsls	r3, r3, #3
 800286e:	4413      	add	r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	440b      	add	r3, r1
 8002874:	3314      	adds	r3, #20
 8002876:	7bfa      	ldrb	r2, [r7, #15]
 8002878:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800287a:	7bfa      	ldrb	r2, [r7, #15]
 800287c:	7bfb      	ldrb	r3, [r7, #15]
 800287e:	b298      	uxth	r0, r3
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	4613      	mov	r3, r2
 8002884:	00db      	lsls	r3, r3, #3
 8002886:	4413      	add	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	440b      	add	r3, r1
 800288c:	332e      	adds	r3, #46	@ 0x2e
 800288e:	4602      	mov	r2, r0
 8002890:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002892:	7bfa      	ldrb	r2, [r7, #15]
 8002894:	6879      	ldr	r1, [r7, #4]
 8002896:	4613      	mov	r3, r2
 8002898:	00db      	lsls	r3, r3, #3
 800289a:	4413      	add	r3, r2
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	440b      	add	r3, r1
 80028a0:	3318      	adds	r3, #24
 80028a2:	2200      	movs	r2, #0
 80028a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80028a6:	7bfa      	ldrb	r2, [r7, #15]
 80028a8:	6879      	ldr	r1, [r7, #4]
 80028aa:	4613      	mov	r3, r2
 80028ac:	00db      	lsls	r3, r3, #3
 80028ae:	4413      	add	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	440b      	add	r3, r1
 80028b4:	331c      	adds	r3, #28
 80028b6:	2200      	movs	r2, #0
 80028b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80028ba:	7bfa      	ldrb	r2, [r7, #15]
 80028bc:	6879      	ldr	r1, [r7, #4]
 80028be:	4613      	mov	r3, r2
 80028c0:	00db      	lsls	r3, r3, #3
 80028c2:	4413      	add	r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	440b      	add	r3, r1
 80028c8:	3320      	adds	r3, #32
 80028ca:	2200      	movs	r2, #0
 80028cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80028ce:	7bfa      	ldrb	r2, [r7, #15]
 80028d0:	6879      	ldr	r1, [r7, #4]
 80028d2:	4613      	mov	r3, r2
 80028d4:	00db      	lsls	r3, r3, #3
 80028d6:	4413      	add	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	440b      	add	r3, r1
 80028dc:	3324      	adds	r3, #36	@ 0x24
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028e2:	7bfb      	ldrb	r3, [r7, #15]
 80028e4:	3301      	adds	r3, #1
 80028e6:	73fb      	strb	r3, [r7, #15]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	791b      	ldrb	r3, [r3, #4]
 80028ec:	7bfa      	ldrb	r2, [r7, #15]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d3af      	bcc.n	8002852 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028f2:	2300      	movs	r3, #0
 80028f4:	73fb      	strb	r3, [r7, #15]
 80028f6:	e044      	b.n	8002982 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80028f8:	7bfa      	ldrb	r2, [r7, #15]
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	00db      	lsls	r3, r3, #3
 8002900:	4413      	add	r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800290a:	2200      	movs	r2, #0
 800290c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800290e:	7bfa      	ldrb	r2, [r7, #15]
 8002910:	6879      	ldr	r1, [r7, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	00db      	lsls	r3, r3, #3
 8002916:	4413      	add	r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	440b      	add	r3, r1
 800291c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002920:	7bfa      	ldrb	r2, [r7, #15]
 8002922:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002924:	7bfa      	ldrb	r2, [r7, #15]
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	4613      	mov	r3, r2
 800292a:	00db      	lsls	r3, r3, #3
 800292c:	4413      	add	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	440b      	add	r3, r1
 8002932:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002936:	2200      	movs	r2, #0
 8002938:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800293a:	7bfa      	ldrb	r2, [r7, #15]
 800293c:	6879      	ldr	r1, [r7, #4]
 800293e:	4613      	mov	r3, r2
 8002940:	00db      	lsls	r3, r3, #3
 8002942:	4413      	add	r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	440b      	add	r3, r1
 8002948:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002950:	7bfa      	ldrb	r2, [r7, #15]
 8002952:	6879      	ldr	r1, [r7, #4]
 8002954:	4613      	mov	r3, r2
 8002956:	00db      	lsls	r3, r3, #3
 8002958:	4413      	add	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	440b      	add	r3, r1
 800295e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002962:	2200      	movs	r2, #0
 8002964:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002966:	7bfa      	ldrb	r2, [r7, #15]
 8002968:	6879      	ldr	r1, [r7, #4]
 800296a:	4613      	mov	r3, r2
 800296c:	00db      	lsls	r3, r3, #3
 800296e:	4413      	add	r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	440b      	add	r3, r1
 8002974:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800297c:	7bfb      	ldrb	r3, [r7, #15]
 800297e:	3301      	adds	r3, #1
 8002980:	73fb      	strb	r3, [r7, #15]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	791b      	ldrb	r3, [r3, #4]
 8002986:	7bfa      	ldrb	r2, [r7, #15]
 8002988:	429a      	cmp	r2, r3
 800298a:	d3b5      	bcc.n	80028f8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6818      	ldr	r0, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	7c1a      	ldrb	r2, [r3, #16]
 8002994:	f88d 2000 	strb.w	r2, [sp]
 8002998:	3304      	adds	r3, #4
 800299a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800299c:	f002 ff6a 	bl	8005874 <USB_DevInit>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d005      	beq.n	80029b2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2202      	movs	r2, #2
 80029aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e013      	b.n	80029da <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	7b1b      	ldrb	r3, [r3, #12]
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d102      	bne.n	80029ce <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f000 f80b 	bl	80029e4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f003 f925 	bl	8005c22 <USB_DevDisconnect>

  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
	...

080029e4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002a12:	4b05      	ldr	r3, [pc, #20]	@ (8002a28 <HAL_PCDEx_ActivateLPM+0x44>)
 8002a14:	4313      	orrs	r3, r2
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr
 8002a28:	10000003 	.word	0x10000003

08002a2c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a30:	4b05      	ldr	r3, [pc, #20]	@ (8002a48 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a04      	ldr	r2, [pc, #16]	@ (8002a48 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002a36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a3a:	6013      	str	r3, [r2, #0]
}
 8002a3c:	bf00      	nop
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	40007000 	.word	0x40007000

08002a4c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002a54:	2300      	movs	r3, #0
 8002a56:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d101      	bne.n	8002a62 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e291      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	f000 8087 	beq.w	8002b7e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a70:	4b96      	ldr	r3, [pc, #600]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f003 030c 	and.w	r3, r3, #12
 8002a78:	2b04      	cmp	r3, #4
 8002a7a:	d00c      	beq.n	8002a96 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a7c:	4b93      	ldr	r3, [pc, #588]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 030c 	and.w	r3, r3, #12
 8002a84:	2b08      	cmp	r3, #8
 8002a86:	d112      	bne.n	8002aae <HAL_RCC_OscConfig+0x62>
 8002a88:	4b90      	ldr	r3, [pc, #576]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a94:	d10b      	bne.n	8002aae <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a96:	4b8d      	ldr	r3, [pc, #564]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d06c      	beq.n	8002b7c <HAL_RCC_OscConfig+0x130>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d168      	bne.n	8002b7c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e26b      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ab6:	d106      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x7a>
 8002ab8:	4b84      	ldr	r3, [pc, #528]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a83      	ldr	r2, [pc, #524]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002abe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ac2:	6013      	str	r3, [r2, #0]
 8002ac4:	e02e      	b.n	8002b24 <HAL_RCC_OscConfig+0xd8>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d10c      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x9c>
 8002ace:	4b7f      	ldr	r3, [pc, #508]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a7e      	ldr	r2, [pc, #504]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002ad4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ad8:	6013      	str	r3, [r2, #0]
 8002ada:	4b7c      	ldr	r3, [pc, #496]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a7b      	ldr	r2, [pc, #492]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002ae0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ae4:	6013      	str	r3, [r2, #0]
 8002ae6:	e01d      	b.n	8002b24 <HAL_RCC_OscConfig+0xd8>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002af0:	d10c      	bne.n	8002b0c <HAL_RCC_OscConfig+0xc0>
 8002af2:	4b76      	ldr	r3, [pc, #472]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a75      	ldr	r2, [pc, #468]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002af8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002afc:	6013      	str	r3, [r2, #0]
 8002afe:	4b73      	ldr	r3, [pc, #460]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a72      	ldr	r2, [pc, #456]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002b04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b08:	6013      	str	r3, [r2, #0]
 8002b0a:	e00b      	b.n	8002b24 <HAL_RCC_OscConfig+0xd8>
 8002b0c:	4b6f      	ldr	r3, [pc, #444]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a6e      	ldr	r2, [pc, #440]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002b12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b16:	6013      	str	r3, [r2, #0]
 8002b18:	4b6c      	ldr	r3, [pc, #432]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a6b      	ldr	r2, [pc, #428]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002b1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d013      	beq.n	8002b54 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2c:	f7fe fe98 	bl	8001860 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b34:	f7fe fe94 	bl	8001860 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b64      	cmp	r3, #100	@ 0x64
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e21f      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b46:	4b61      	ldr	r3, [pc, #388]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d0f0      	beq.n	8002b34 <HAL_RCC_OscConfig+0xe8>
 8002b52:	e014      	b.n	8002b7e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b54:	f7fe fe84 	bl	8001860 <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b5a:	e008      	b.n	8002b6e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b5c:	f7fe fe80 	bl	8001860 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b64      	cmp	r3, #100	@ 0x64
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e20b      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b6e:	4b57      	ldr	r3, [pc, #348]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f0      	bne.n	8002b5c <HAL_RCC_OscConfig+0x110>
 8002b7a:	e000      	b.n	8002b7e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d069      	beq.n	8002c5e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b8a:	4b50      	ldr	r3, [pc, #320]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 030c 	and.w	r3, r3, #12
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00b      	beq.n	8002bae <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b96:	4b4d      	ldr	r3, [pc, #308]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f003 030c 	and.w	r3, r3, #12
 8002b9e:	2b08      	cmp	r3, #8
 8002ba0:	d11c      	bne.n	8002bdc <HAL_RCC_OscConfig+0x190>
 8002ba2:	4b4a      	ldr	r3, [pc, #296]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d116      	bne.n	8002bdc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bae:	4b47      	ldr	r3, [pc, #284]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d005      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x17a>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d001      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e1df      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bc6:	4b41      	ldr	r3, [pc, #260]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	493d      	ldr	r1, [pc, #244]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bda:	e040      	b.n	8002c5e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d023      	beq.n	8002c2c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002be4:	4b39      	ldr	r3, [pc, #228]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a38      	ldr	r2, [pc, #224]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002bea:	f043 0301 	orr.w	r3, r3, #1
 8002bee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf0:	f7fe fe36 	bl	8001860 <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bf8:	f7fe fe32 	bl	8001860 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e1bd      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c0a:	4b30      	ldr	r3, [pc, #192]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d0f0      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c16:	4b2d      	ldr	r3, [pc, #180]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	00db      	lsls	r3, r3, #3
 8002c24:	4929      	ldr	r1, [pc, #164]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	600b      	str	r3, [r1, #0]
 8002c2a:	e018      	b.n	8002c5e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c2c:	4b27      	ldr	r3, [pc, #156]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a26      	ldr	r2, [pc, #152]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002c32:	f023 0301 	bic.w	r3, r3, #1
 8002c36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c38:	f7fe fe12 	bl	8001860 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c40:	f7fe fe0e 	bl	8001860 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e199      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c52:	4b1e      	ldr	r3, [pc, #120]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f0      	bne.n	8002c40 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0308 	and.w	r3, r3, #8
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d038      	beq.n	8002cdc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d019      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c72:	4b16      	ldr	r3, [pc, #88]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002c74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c76:	4a15      	ldr	r2, [pc, #84]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002c78:	f043 0301 	orr.w	r3, r3, #1
 8002c7c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c7e:	f7fe fdef 	bl	8001860 <HAL_GetTick>
 8002c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c84:	e008      	b.n	8002c98 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c86:	f7fe fdeb 	bl	8001860 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d901      	bls.n	8002c98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e176      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c98:	4b0c      	ldr	r3, [pc, #48]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002c9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0f0      	beq.n	8002c86 <HAL_RCC_OscConfig+0x23a>
 8002ca4:	e01a      	b.n	8002cdc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ca6:	4b09      	ldr	r3, [pc, #36]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002ca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002caa:	4a08      	ldr	r2, [pc, #32]	@ (8002ccc <HAL_RCC_OscConfig+0x280>)
 8002cac:	f023 0301 	bic.w	r3, r3, #1
 8002cb0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb2:	f7fe fdd5 	bl	8001860 <HAL_GetTick>
 8002cb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cb8:	e00a      	b.n	8002cd0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cba:	f7fe fdd1 	bl	8001860 <HAL_GetTick>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d903      	bls.n	8002cd0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	e15c      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
 8002ccc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cd0:	4b91      	ldr	r3, [pc, #580]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002cd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1ee      	bne.n	8002cba <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f000 80a4 	beq.w	8002e32 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cea:	4b8b      	ldr	r3, [pc, #556]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d10d      	bne.n	8002d12 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cf6:	4b88      	ldr	r3, [pc, #544]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfa:	4a87      	ldr	r2, [pc, #540]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002cfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d00:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d02:	4b85      	ldr	r3, [pc, #532]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d0a:	60bb      	str	r3, [r7, #8]
 8002d0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d12:	4b82      	ldr	r3, [pc, #520]	@ (8002f1c <HAL_RCC_OscConfig+0x4d0>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d118      	bne.n	8002d50 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002d1e:	4b7f      	ldr	r3, [pc, #508]	@ (8002f1c <HAL_RCC_OscConfig+0x4d0>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a7e      	ldr	r2, [pc, #504]	@ (8002f1c <HAL_RCC_OscConfig+0x4d0>)
 8002d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d2a:	f7fe fd99 	bl	8001860 <HAL_GetTick>
 8002d2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d30:	e008      	b.n	8002d44 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d32:	f7fe fd95 	bl	8001860 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	2b64      	cmp	r3, #100	@ 0x64
 8002d3e:	d901      	bls.n	8002d44 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e120      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d44:	4b75      	ldr	r3, [pc, #468]	@ (8002f1c <HAL_RCC_OscConfig+0x4d0>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d0f0      	beq.n	8002d32 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d106      	bne.n	8002d66 <HAL_RCC_OscConfig+0x31a>
 8002d58:	4b6f      	ldr	r3, [pc, #444]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5c:	4a6e      	ldr	r2, [pc, #440]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002d5e:	f043 0301 	orr.w	r3, r3, #1
 8002d62:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d64:	e02d      	b.n	8002dc2 <HAL_RCC_OscConfig+0x376>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d10c      	bne.n	8002d88 <HAL_RCC_OscConfig+0x33c>
 8002d6e:	4b6a      	ldr	r3, [pc, #424]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d72:	4a69      	ldr	r2, [pc, #420]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002d74:	f023 0301 	bic.w	r3, r3, #1
 8002d78:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d7a:	4b67      	ldr	r3, [pc, #412]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002d7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d7e:	4a66      	ldr	r2, [pc, #408]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002d80:	f023 0304 	bic.w	r3, r3, #4
 8002d84:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d86:	e01c      	b.n	8002dc2 <HAL_RCC_OscConfig+0x376>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	2b05      	cmp	r3, #5
 8002d8e:	d10c      	bne.n	8002daa <HAL_RCC_OscConfig+0x35e>
 8002d90:	4b61      	ldr	r3, [pc, #388]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002d92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d94:	4a60      	ldr	r2, [pc, #384]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002d96:	f043 0304 	orr.w	r3, r3, #4
 8002d9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d9c:	4b5e      	ldr	r3, [pc, #376]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002da0:	4a5d      	ldr	r2, [pc, #372]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002da2:	f043 0301 	orr.w	r3, r3, #1
 8002da6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002da8:	e00b      	b.n	8002dc2 <HAL_RCC_OscConfig+0x376>
 8002daa:	4b5b      	ldr	r3, [pc, #364]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dae:	4a5a      	ldr	r2, [pc, #360]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002db0:	f023 0301 	bic.w	r3, r3, #1
 8002db4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002db6:	4b58      	ldr	r3, [pc, #352]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002db8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dba:	4a57      	ldr	r2, [pc, #348]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002dbc:	f023 0304 	bic.w	r3, r3, #4
 8002dc0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d015      	beq.n	8002df6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dca:	f7fe fd49 	bl	8001860 <HAL_GetTick>
 8002dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dd0:	e00a      	b.n	8002de8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dd2:	f7fe fd45 	bl	8001860 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d901      	bls.n	8002de8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e0ce      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de8:	4b4b      	ldr	r3, [pc, #300]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002dea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dec:	f003 0302 	and.w	r3, r3, #2
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d0ee      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x386>
 8002df4:	e014      	b.n	8002e20 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df6:	f7fe fd33 	bl	8001860 <HAL_GetTick>
 8002dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dfc:	e00a      	b.n	8002e14 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dfe:	f7fe fd2f 	bl	8001860 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d901      	bls.n	8002e14 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002e10:	2303      	movs	r3, #3
 8002e12:	e0b8      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e14:	4b40      	ldr	r3, [pc, #256]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e18:	f003 0302 	and.w	r3, r3, #2
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d1ee      	bne.n	8002dfe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e20:	7dfb      	ldrb	r3, [r7, #23]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d105      	bne.n	8002e32 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e26:	4b3c      	ldr	r3, [pc, #240]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2a:	4a3b      	ldr	r2, [pc, #236]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002e2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e30:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	f000 80a4 	beq.w	8002f84 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e3c:	4b36      	ldr	r3, [pc, #216]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f003 030c 	and.w	r3, r3, #12
 8002e44:	2b08      	cmp	r3, #8
 8002e46:	d06b      	beq.n	8002f20 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d149      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e50:	4b31      	ldr	r3, [pc, #196]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a30      	ldr	r2, [pc, #192]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002e56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5c:	f7fe fd00 	bl	8001860 <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e64:	f7fe fcfc 	bl	8001860 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e087      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e76:	4b28      	ldr	r3, [pc, #160]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1f0      	bne.n	8002e64 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	69da      	ldr	r2, [r3, #28]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a1b      	ldr	r3, [r3, #32]
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e90:	019b      	lsls	r3, r3, #6
 8002e92:	431a      	orrs	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e98:	085b      	lsrs	r3, r3, #1
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	041b      	lsls	r3, r3, #16
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea4:	061b      	lsls	r3, r3, #24
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	4a1b      	ldr	r2, [pc, #108]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002eaa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002eae:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002eb0:	4b19      	ldr	r3, [pc, #100]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a18      	ldr	r2, [pc, #96]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002eb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002eba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ebc:	f7fe fcd0 	bl	8001860 <HAL_GetTick>
 8002ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ec2:	e008      	b.n	8002ed6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec4:	f7fe fccc 	bl	8001860 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d901      	bls.n	8002ed6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e057      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ed6:	4b10      	ldr	r3, [pc, #64]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d0f0      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x478>
 8002ee2:	e04f      	b.n	8002f84 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a0b      	ldr	r2, [pc, #44]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002eea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002eee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef0:	f7fe fcb6 	bl	8001860 <HAL_GetTick>
 8002ef4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ef6:	e008      	b.n	8002f0a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ef8:	f7fe fcb2 	bl	8001860 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e03d      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f0a:	4b03      	ldr	r3, [pc, #12]	@ (8002f18 <HAL_RCC_OscConfig+0x4cc>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1f0      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x4ac>
 8002f16:	e035      	b.n	8002f84 <HAL_RCC_OscConfig+0x538>
 8002f18:	40023800 	.word	0x40023800
 8002f1c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002f20:	4b1b      	ldr	r3, [pc, #108]	@ (8002f90 <HAL_RCC_OscConfig+0x544>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d028      	beq.n	8002f80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d121      	bne.n	8002f80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d11a      	bne.n	8002f80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f50:	4013      	ands	r3, r2
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f56:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d111      	bne.n	8002f80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f66:	085b      	lsrs	r3, r3, #1
 8002f68:	3b01      	subs	r3, #1
 8002f6a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d107      	bne.n	8002f80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d001      	beq.n	8002f84 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e000      	b.n	8002f86 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3718      	adds	r7, #24
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	40023800 	.word	0x40023800

08002f94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d101      	bne.n	8002fac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e0d0      	b.n	800314e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fac:	4b6a      	ldr	r3, [pc, #424]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 030f 	and.w	r3, r3, #15
 8002fb4:	683a      	ldr	r2, [r7, #0]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d910      	bls.n	8002fdc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fba:	4b67      	ldr	r3, [pc, #412]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f023 020f 	bic.w	r2, r3, #15
 8002fc2:	4965      	ldr	r1, [pc, #404]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fca:	4b63      	ldr	r3, [pc, #396]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 030f 	and.w	r3, r3, #15
 8002fd2:	683a      	ldr	r2, [r7, #0]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d001      	beq.n	8002fdc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e0b8      	b.n	800314e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d020      	beq.n	800302a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0304 	and.w	r3, r3, #4
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d005      	beq.n	8003000 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ff4:	4b59      	ldr	r3, [pc, #356]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	4a58      	ldr	r2, [pc, #352]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8002ffa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ffe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0308 	and.w	r3, r3, #8
 8003008:	2b00      	cmp	r3, #0
 800300a:	d005      	beq.n	8003018 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800300c:	4b53      	ldr	r3, [pc, #332]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	4a52      	ldr	r2, [pc, #328]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8003012:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003016:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003018:	4b50      	ldr	r3, [pc, #320]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	494d      	ldr	r1, [pc, #308]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8003026:	4313      	orrs	r3, r2
 8003028:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	2b00      	cmp	r3, #0
 8003034:	d040      	beq.n	80030b8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d107      	bne.n	800304e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800303e:	4b47      	ldr	r3, [pc, #284]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d115      	bne.n	8003076 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e07f      	b.n	800314e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b02      	cmp	r3, #2
 8003054:	d107      	bne.n	8003066 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003056:	4b41      	ldr	r3, [pc, #260]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d109      	bne.n	8003076 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e073      	b.n	800314e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003066:	4b3d      	ldr	r3, [pc, #244]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e06b      	b.n	800314e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003076:	4b39      	ldr	r3, [pc, #228]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f023 0203 	bic.w	r2, r3, #3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	4936      	ldr	r1, [pc, #216]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8003084:	4313      	orrs	r3, r2
 8003086:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003088:	f7fe fbea 	bl	8001860 <HAL_GetTick>
 800308c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800308e:	e00a      	b.n	80030a6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003090:	f7fe fbe6 	bl	8001860 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800309e:	4293      	cmp	r3, r2
 80030a0:	d901      	bls.n	80030a6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e053      	b.n	800314e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030a6:	4b2d      	ldr	r3, [pc, #180]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f003 020c 	and.w	r2, r3, #12
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d1eb      	bne.n	8003090 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030b8:	4b27      	ldr	r3, [pc, #156]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 030f 	and.w	r3, r3, #15
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d210      	bcs.n	80030e8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c6:	4b24      	ldr	r3, [pc, #144]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f023 020f 	bic.w	r2, r3, #15
 80030ce:	4922      	ldr	r1, [pc, #136]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d6:	4b20      	ldr	r3, [pc, #128]	@ (8003158 <HAL_RCC_ClockConfig+0x1c4>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 030f 	and.w	r3, r3, #15
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d001      	beq.n	80030e8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e032      	b.n	800314e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0304 	and.w	r3, r3, #4
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d008      	beq.n	8003106 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030f4:	4b19      	ldr	r3, [pc, #100]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	4916      	ldr	r1, [pc, #88]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8003102:	4313      	orrs	r3, r2
 8003104:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0308 	and.w	r3, r3, #8
 800310e:	2b00      	cmp	r3, #0
 8003110:	d009      	beq.n	8003126 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003112:	4b12      	ldr	r3, [pc, #72]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	00db      	lsls	r3, r3, #3
 8003120:	490e      	ldr	r1, [pc, #56]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 8003122:	4313      	orrs	r3, r2
 8003124:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003126:	f000 f821 	bl	800316c <HAL_RCC_GetSysClockFreq>
 800312a:	4602      	mov	r2, r0
 800312c:	4b0b      	ldr	r3, [pc, #44]	@ (800315c <HAL_RCC_ClockConfig+0x1c8>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	091b      	lsrs	r3, r3, #4
 8003132:	f003 030f 	and.w	r3, r3, #15
 8003136:	490a      	ldr	r1, [pc, #40]	@ (8003160 <HAL_RCC_ClockConfig+0x1cc>)
 8003138:	5ccb      	ldrb	r3, [r1, r3]
 800313a:	fa22 f303 	lsr.w	r3, r2, r3
 800313e:	4a09      	ldr	r2, [pc, #36]	@ (8003164 <HAL_RCC_ClockConfig+0x1d0>)
 8003140:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003142:	4b09      	ldr	r3, [pc, #36]	@ (8003168 <HAL_RCC_ClockConfig+0x1d4>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4618      	mov	r0, r3
 8003148:	f7fe fb46 	bl	80017d8 <HAL_InitTick>

  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	40023c00 	.word	0x40023c00
 800315c:	40023800 	.word	0x40023800
 8003160:	08006698 	.word	0x08006698
 8003164:	20000000 	.word	0x20000000
 8003168:	20000004 	.word	0x20000004

0800316c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800316c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003170:	b094      	sub	sp, #80	@ 0x50
 8003172:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003174:	2300      	movs	r3, #0
 8003176:	647b      	str	r3, [r7, #68]	@ 0x44
 8003178:	2300      	movs	r3, #0
 800317a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800317c:	2300      	movs	r3, #0
 800317e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003180:	2300      	movs	r3, #0
 8003182:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003184:	4b79      	ldr	r3, [pc, #484]	@ (800336c <HAL_RCC_GetSysClockFreq+0x200>)
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f003 030c 	and.w	r3, r3, #12
 800318c:	2b08      	cmp	r3, #8
 800318e:	d00d      	beq.n	80031ac <HAL_RCC_GetSysClockFreq+0x40>
 8003190:	2b08      	cmp	r3, #8
 8003192:	f200 80e1 	bhi.w	8003358 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003196:	2b00      	cmp	r3, #0
 8003198:	d002      	beq.n	80031a0 <HAL_RCC_GetSysClockFreq+0x34>
 800319a:	2b04      	cmp	r3, #4
 800319c:	d003      	beq.n	80031a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800319e:	e0db      	b.n	8003358 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031a0:	4b73      	ldr	r3, [pc, #460]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x204>)
 80031a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031a4:	e0db      	b.n	800335e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031a6:	4b73      	ldr	r3, [pc, #460]	@ (8003374 <HAL_RCC_GetSysClockFreq+0x208>)
 80031a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031aa:	e0d8      	b.n	800335e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031ac:	4b6f      	ldr	r3, [pc, #444]	@ (800336c <HAL_RCC_GetSysClockFreq+0x200>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031b4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80031b6:	4b6d      	ldr	r3, [pc, #436]	@ (800336c <HAL_RCC_GetSysClockFreq+0x200>)
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d063      	beq.n	800328a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031c2:	4b6a      	ldr	r3, [pc, #424]	@ (800336c <HAL_RCC_GetSysClockFreq+0x200>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	099b      	lsrs	r3, r3, #6
 80031c8:	2200      	movs	r2, #0
 80031ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80031ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80031d6:	2300      	movs	r3, #0
 80031d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80031da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80031de:	4622      	mov	r2, r4
 80031e0:	462b      	mov	r3, r5
 80031e2:	f04f 0000 	mov.w	r0, #0
 80031e6:	f04f 0100 	mov.w	r1, #0
 80031ea:	0159      	lsls	r1, r3, #5
 80031ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031f0:	0150      	lsls	r0, r2, #5
 80031f2:	4602      	mov	r2, r0
 80031f4:	460b      	mov	r3, r1
 80031f6:	4621      	mov	r1, r4
 80031f8:	1a51      	subs	r1, r2, r1
 80031fa:	6139      	str	r1, [r7, #16]
 80031fc:	4629      	mov	r1, r5
 80031fe:	eb63 0301 	sbc.w	r3, r3, r1
 8003202:	617b      	str	r3, [r7, #20]
 8003204:	f04f 0200 	mov.w	r2, #0
 8003208:	f04f 0300 	mov.w	r3, #0
 800320c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003210:	4659      	mov	r1, fp
 8003212:	018b      	lsls	r3, r1, #6
 8003214:	4651      	mov	r1, sl
 8003216:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800321a:	4651      	mov	r1, sl
 800321c:	018a      	lsls	r2, r1, #6
 800321e:	4651      	mov	r1, sl
 8003220:	ebb2 0801 	subs.w	r8, r2, r1
 8003224:	4659      	mov	r1, fp
 8003226:	eb63 0901 	sbc.w	r9, r3, r1
 800322a:	f04f 0200 	mov.w	r2, #0
 800322e:	f04f 0300 	mov.w	r3, #0
 8003232:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003236:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800323a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800323e:	4690      	mov	r8, r2
 8003240:	4699      	mov	r9, r3
 8003242:	4623      	mov	r3, r4
 8003244:	eb18 0303 	adds.w	r3, r8, r3
 8003248:	60bb      	str	r3, [r7, #8]
 800324a:	462b      	mov	r3, r5
 800324c:	eb49 0303 	adc.w	r3, r9, r3
 8003250:	60fb      	str	r3, [r7, #12]
 8003252:	f04f 0200 	mov.w	r2, #0
 8003256:	f04f 0300 	mov.w	r3, #0
 800325a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800325e:	4629      	mov	r1, r5
 8003260:	024b      	lsls	r3, r1, #9
 8003262:	4621      	mov	r1, r4
 8003264:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003268:	4621      	mov	r1, r4
 800326a:	024a      	lsls	r2, r1, #9
 800326c:	4610      	mov	r0, r2
 800326e:	4619      	mov	r1, r3
 8003270:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003272:	2200      	movs	r2, #0
 8003274:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003276:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003278:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800327c:	f7fd f9dc 	bl	8000638 <__aeabi_uldivmod>
 8003280:	4602      	mov	r2, r0
 8003282:	460b      	mov	r3, r1
 8003284:	4613      	mov	r3, r2
 8003286:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003288:	e058      	b.n	800333c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800328a:	4b38      	ldr	r3, [pc, #224]	@ (800336c <HAL_RCC_GetSysClockFreq+0x200>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	099b      	lsrs	r3, r3, #6
 8003290:	2200      	movs	r2, #0
 8003292:	4618      	mov	r0, r3
 8003294:	4611      	mov	r1, r2
 8003296:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800329a:	623b      	str	r3, [r7, #32]
 800329c:	2300      	movs	r3, #0
 800329e:	627b      	str	r3, [r7, #36]	@ 0x24
 80032a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80032a4:	4642      	mov	r2, r8
 80032a6:	464b      	mov	r3, r9
 80032a8:	f04f 0000 	mov.w	r0, #0
 80032ac:	f04f 0100 	mov.w	r1, #0
 80032b0:	0159      	lsls	r1, r3, #5
 80032b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032b6:	0150      	lsls	r0, r2, #5
 80032b8:	4602      	mov	r2, r0
 80032ba:	460b      	mov	r3, r1
 80032bc:	4641      	mov	r1, r8
 80032be:	ebb2 0a01 	subs.w	sl, r2, r1
 80032c2:	4649      	mov	r1, r9
 80032c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80032c8:	f04f 0200 	mov.w	r2, #0
 80032cc:	f04f 0300 	mov.w	r3, #0
 80032d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032dc:	ebb2 040a 	subs.w	r4, r2, sl
 80032e0:	eb63 050b 	sbc.w	r5, r3, fp
 80032e4:	f04f 0200 	mov.w	r2, #0
 80032e8:	f04f 0300 	mov.w	r3, #0
 80032ec:	00eb      	lsls	r3, r5, #3
 80032ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032f2:	00e2      	lsls	r2, r4, #3
 80032f4:	4614      	mov	r4, r2
 80032f6:	461d      	mov	r5, r3
 80032f8:	4643      	mov	r3, r8
 80032fa:	18e3      	adds	r3, r4, r3
 80032fc:	603b      	str	r3, [r7, #0]
 80032fe:	464b      	mov	r3, r9
 8003300:	eb45 0303 	adc.w	r3, r5, r3
 8003304:	607b      	str	r3, [r7, #4]
 8003306:	f04f 0200 	mov.w	r2, #0
 800330a:	f04f 0300 	mov.w	r3, #0
 800330e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003312:	4629      	mov	r1, r5
 8003314:	028b      	lsls	r3, r1, #10
 8003316:	4621      	mov	r1, r4
 8003318:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800331c:	4621      	mov	r1, r4
 800331e:	028a      	lsls	r2, r1, #10
 8003320:	4610      	mov	r0, r2
 8003322:	4619      	mov	r1, r3
 8003324:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003326:	2200      	movs	r2, #0
 8003328:	61bb      	str	r3, [r7, #24]
 800332a:	61fa      	str	r2, [r7, #28]
 800332c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003330:	f7fd f982 	bl	8000638 <__aeabi_uldivmod>
 8003334:	4602      	mov	r2, r0
 8003336:	460b      	mov	r3, r1
 8003338:	4613      	mov	r3, r2
 800333a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800333c:	4b0b      	ldr	r3, [pc, #44]	@ (800336c <HAL_RCC_GetSysClockFreq+0x200>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	0c1b      	lsrs	r3, r3, #16
 8003342:	f003 0303 	and.w	r3, r3, #3
 8003346:	3301      	adds	r3, #1
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800334c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800334e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003350:	fbb2 f3f3 	udiv	r3, r2, r3
 8003354:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003356:	e002      	b.n	800335e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003358:	4b05      	ldr	r3, [pc, #20]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x204>)
 800335a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800335c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800335e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003360:	4618      	mov	r0, r3
 8003362:	3750      	adds	r7, #80	@ 0x50
 8003364:	46bd      	mov	sp, r7
 8003366:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800336a:	bf00      	nop
 800336c:	40023800 	.word	0x40023800
 8003370:	00f42400 	.word	0x00f42400
 8003374:	007a1200 	.word	0x007a1200

08003378 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800337c:	4b03      	ldr	r3, [pc, #12]	@ (800338c <HAL_RCC_GetHCLKFreq+0x14>)
 800337e:	681b      	ldr	r3, [r3, #0]
}
 8003380:	4618      	mov	r0, r3
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	20000000 	.word	0x20000000

08003390 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003394:	f7ff fff0 	bl	8003378 <HAL_RCC_GetHCLKFreq>
 8003398:	4602      	mov	r2, r0
 800339a:	4b05      	ldr	r3, [pc, #20]	@ (80033b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	0a9b      	lsrs	r3, r3, #10
 80033a0:	f003 0307 	and.w	r3, r3, #7
 80033a4:	4903      	ldr	r1, [pc, #12]	@ (80033b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033a6:	5ccb      	ldrb	r3, [r1, r3]
 80033a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40023800 	.word	0x40023800
 80033b4:	080066a8 	.word	0x080066a8

080033b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033bc:	f7ff ffdc 	bl	8003378 <HAL_RCC_GetHCLKFreq>
 80033c0:	4602      	mov	r2, r0
 80033c2:	4b05      	ldr	r3, [pc, #20]	@ (80033d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	0b5b      	lsrs	r3, r3, #13
 80033c8:	f003 0307 	and.w	r3, r3, #7
 80033cc:	4903      	ldr	r1, [pc, #12]	@ (80033dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80033ce:	5ccb      	ldrb	r3, [r1, r3]
 80033d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	40023800 	.word	0x40023800
 80033dc:	080066a8 	.word	0x080066a8

080033e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b088      	sub	sp, #32
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80033e8:	2300      	movs	r3, #0
 80033ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80033ec:	2300      	movs	r3, #0
 80033ee:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80033f0:	2300      	movs	r3, #0
 80033f2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80033f4:	2300      	movs	r3, #0
 80033f6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80033f8:	2300      	movs	r3, #0
 80033fa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	2b00      	cmp	r3, #0
 8003406:	d012      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003408:	4b69      	ldr	r3, [pc, #420]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	4a68      	ldr	r2, [pc, #416]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003412:	6093      	str	r3, [r2, #8]
 8003414:	4b66      	ldr	r3, [pc, #408]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800341c:	4964      	ldr	r1, [pc, #400]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800341e:	4313      	orrs	r3, r2
 8003420:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800342a:	2301      	movs	r3, #1
 800342c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d017      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800343a:	4b5d      	ldr	r3, [pc, #372]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800343c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003440:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003448:	4959      	ldr	r1, [pc, #356]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800344a:	4313      	orrs	r3, r2
 800344c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003454:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003458:	d101      	bne.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800345a:	2301      	movs	r3, #1
 800345c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003462:	2b00      	cmp	r3, #0
 8003464:	d101      	bne.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003466:	2301      	movs	r3, #1
 8003468:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d017      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003476:	4b4e      	ldr	r3, [pc, #312]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003478:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800347c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003484:	494a      	ldr	r1, [pc, #296]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003486:	4313      	orrs	r3, r2
 8003488:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003490:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003494:	d101      	bne.n	800349a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003496:	2301      	movs	r3, #1
 8003498:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d101      	bne.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80034a2:	2301      	movs	r3, #1
 80034a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d001      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80034b2:	2301      	movs	r3, #1
 80034b4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0320 	and.w	r3, r3, #32
 80034be:	2b00      	cmp	r3, #0
 80034c0:	f000 808b 	beq.w	80035da <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80034c4:	4b3a      	ldr	r3, [pc, #232]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c8:	4a39      	ldr	r2, [pc, #228]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80034d0:	4b37      	ldr	r3, [pc, #220]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d8:	60bb      	str	r3, [r7, #8]
 80034da:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80034dc:	4b35      	ldr	r3, [pc, #212]	@ (80035b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a34      	ldr	r2, [pc, #208]	@ (80035b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034e8:	f7fe f9ba 	bl	8001860 <HAL_GetTick>
 80034ec:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80034ee:	e008      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034f0:	f7fe f9b6 	bl	8001860 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b64      	cmp	r3, #100	@ 0x64
 80034fc:	d901      	bls.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e357      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003502:	4b2c      	ldr	r3, [pc, #176]	@ (80035b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350a:	2b00      	cmp	r3, #0
 800350c:	d0f0      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800350e:	4b28      	ldr	r3, [pc, #160]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003512:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003516:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d035      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003522:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	429a      	cmp	r2, r3
 800352a:	d02e      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800352c:	4b20      	ldr	r3, [pc, #128]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800352e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003530:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003534:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003536:	4b1e      	ldr	r3, [pc, #120]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800353a:	4a1d      	ldr	r2, [pc, #116]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800353c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003540:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003542:	4b1b      	ldr	r3, [pc, #108]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003546:	4a1a      	ldr	r2, [pc, #104]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003548:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800354c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800354e:	4a18      	ldr	r2, [pc, #96]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003554:	4b16      	ldr	r3, [pc, #88]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003558:	f003 0301 	and.w	r3, r3, #1
 800355c:	2b01      	cmp	r3, #1
 800355e:	d114      	bne.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003560:	f7fe f97e 	bl	8001860 <HAL_GetTick>
 8003564:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003566:	e00a      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003568:	f7fe f97a 	bl	8001860 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003576:	4293      	cmp	r3, r2
 8003578:	d901      	bls.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e319      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800357e:	4b0c      	ldr	r3, [pc, #48]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d0ee      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003592:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003596:	d111      	bne.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003598:	4b05      	ldr	r3, [pc, #20]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80035a4:	4b04      	ldr	r3, [pc, #16]	@ (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80035a6:	400b      	ands	r3, r1
 80035a8:	4901      	ldr	r1, [pc, #4]	@ (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	608b      	str	r3, [r1, #8]
 80035ae:	e00b      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80035b0:	40023800 	.word	0x40023800
 80035b4:	40007000 	.word	0x40007000
 80035b8:	0ffffcff 	.word	0x0ffffcff
 80035bc:	4baa      	ldr	r3, [pc, #680]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	4aa9      	ldr	r2, [pc, #676]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035c2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80035c6:	6093      	str	r3, [r2, #8]
 80035c8:	4ba7      	ldr	r3, [pc, #668]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035ca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035d4:	49a4      	ldr	r1, [pc, #656]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0310 	and.w	r3, r3, #16
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d010      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80035e6:	4ba0      	ldr	r3, [pc, #640]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035ec:	4a9e      	ldr	r2, [pc, #632]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80035f6:	4b9c      	ldr	r3, [pc, #624]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035f8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003600:	4999      	ldr	r1, [pc, #612]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003602:	4313      	orrs	r3, r2
 8003604:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00a      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003614:	4b94      	ldr	r3, [pc, #592]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800361a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003622:	4991      	ldr	r1, [pc, #580]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003624:	4313      	orrs	r3, r2
 8003626:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00a      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003636:	4b8c      	ldr	r3, [pc, #560]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800363c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003644:	4988      	ldr	r1, [pc, #544]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003646:	4313      	orrs	r3, r2
 8003648:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d00a      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003658:	4b83      	ldr	r3, [pc, #524]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800365a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800365e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003666:	4980      	ldr	r1, [pc, #512]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003668:	4313      	orrs	r3, r2
 800366a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00a      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800367a:	4b7b      	ldr	r3, [pc, #492]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800367c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003680:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003688:	4977      	ldr	r1, [pc, #476]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800368a:	4313      	orrs	r3, r2
 800368c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00a      	beq.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800369c:	4b72      	ldr	r3, [pc, #456]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800369e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036a2:	f023 0203 	bic.w	r2, r3, #3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036aa:	496f      	ldr	r1, [pc, #444]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d00a      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036be:	4b6a      	ldr	r3, [pc, #424]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c4:	f023 020c 	bic.w	r2, r3, #12
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036cc:	4966      	ldr	r1, [pc, #408]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d00a      	beq.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036e0:	4b61      	ldr	r3, [pc, #388]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036e6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ee:	495e      	ldr	r1, [pc, #376]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d00a      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003702:	4b59      	ldr	r3, [pc, #356]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003704:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003708:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003710:	4955      	ldr	r1, [pc, #340]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003712:	4313      	orrs	r3, r2
 8003714:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00a      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003724:	4b50      	ldr	r3, [pc, #320]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800372a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003732:	494d      	ldr	r1, [pc, #308]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003734:	4313      	orrs	r3, r2
 8003736:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003742:	2b00      	cmp	r3, #0
 8003744:	d00a      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003746:	4b48      	ldr	r3, [pc, #288]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800374c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003754:	4944      	ldr	r1, [pc, #272]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003756:	4313      	orrs	r3, r2
 8003758:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d00a      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003768:	4b3f      	ldr	r3, [pc, #252]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800376a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800376e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003776:	493c      	ldr	r1, [pc, #240]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003778:	4313      	orrs	r3, r2
 800377a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00a      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800378a:	4b37      	ldr	r3, [pc, #220]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800378c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003790:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003798:	4933      	ldr	r1, [pc, #204]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800379a:	4313      	orrs	r3, r2
 800379c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d00a      	beq.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80037ac:	4b2e      	ldr	r3, [pc, #184]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037b2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037ba:	492b      	ldr	r1, [pc, #172]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d011      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80037ce:	4b26      	ldr	r3, [pc, #152]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037d4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037dc:	4922      	ldr	r1, [pc, #136]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037de:	4313      	orrs	r3, r2
 80037e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037ec:	d101      	bne.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80037ee:	2301      	movs	r3, #1
 80037f0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0308 	and.w	r3, r3, #8
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80037fe:	2301      	movs	r3, #1
 8003800:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00a      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800380e:	4b16      	ldr	r3, [pc, #88]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003810:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003814:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800381c:	4912      	ldr	r1, [pc, #72]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800381e:	4313      	orrs	r3, r2
 8003820:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00b      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003830:	4b0d      	ldr	r3, [pc, #52]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003836:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003840:	4909      	ldr	r1, [pc, #36]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003842:	4313      	orrs	r3, r2
 8003844:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d006      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 80d9 	beq.w	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800385c:	4b02      	ldr	r3, [pc, #8]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a01      	ldr	r2, [pc, #4]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003862:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003866:	e001      	b.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003868:	40023800 	.word	0x40023800
 800386c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800386e:	f7fd fff7 	bl	8001860 <HAL_GetTick>
 8003872:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003874:	e008      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003876:	f7fd fff3 	bl	8001860 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	2b64      	cmp	r3, #100	@ 0x64
 8003882:	d901      	bls.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e194      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003888:	4b6c      	ldr	r3, [pc, #432]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d1f0      	bne.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b00      	cmp	r3, #0
 800389e:	d021      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d11d      	bne.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80038a8:	4b64      	ldr	r3, [pc, #400]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038ae:	0c1b      	lsrs	r3, r3, #16
 80038b0:	f003 0303 	and.w	r3, r3, #3
 80038b4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80038b6:	4b61      	ldr	r3, [pc, #388]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038bc:	0e1b      	lsrs	r3, r3, #24
 80038be:	f003 030f 	and.w	r3, r3, #15
 80038c2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	019a      	lsls	r2, r3, #6
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	041b      	lsls	r3, r3, #16
 80038ce:	431a      	orrs	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	061b      	lsls	r3, r3, #24
 80038d4:	431a      	orrs	r2, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	071b      	lsls	r3, r3, #28
 80038dc:	4957      	ldr	r1, [pc, #348]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d004      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038f8:	d00a      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003902:	2b00      	cmp	r3, #0
 8003904:	d02e      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800390e:	d129      	bne.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003910:	4b4a      	ldr	r3, [pc, #296]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003912:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003916:	0c1b      	lsrs	r3, r3, #16
 8003918:	f003 0303 	and.w	r3, r3, #3
 800391c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800391e:	4b47      	ldr	r3, [pc, #284]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003920:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003924:	0f1b      	lsrs	r3, r3, #28
 8003926:	f003 0307 	and.w	r3, r3, #7
 800392a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	019a      	lsls	r2, r3, #6
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	041b      	lsls	r3, r3, #16
 8003936:	431a      	orrs	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	061b      	lsls	r3, r3, #24
 800393e:	431a      	orrs	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	071b      	lsls	r3, r3, #28
 8003944:	493d      	ldr	r1, [pc, #244]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003946:	4313      	orrs	r3, r2
 8003948:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800394c:	4b3b      	ldr	r3, [pc, #236]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800394e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003952:	f023 021f 	bic.w	r2, r3, #31
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395a:	3b01      	subs	r3, #1
 800395c:	4937      	ldr	r1, [pc, #220]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d01d      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003970:	4b32      	ldr	r3, [pc, #200]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003972:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003976:	0e1b      	lsrs	r3, r3, #24
 8003978:	f003 030f 	and.w	r3, r3, #15
 800397c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800397e:	4b2f      	ldr	r3, [pc, #188]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003980:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003984:	0f1b      	lsrs	r3, r3, #28
 8003986:	f003 0307 	and.w	r3, r3, #7
 800398a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	019a      	lsls	r2, r3, #6
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	041b      	lsls	r3, r3, #16
 8003998:	431a      	orrs	r2, r3
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	061b      	lsls	r3, r3, #24
 800399e:	431a      	orrs	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	071b      	lsls	r3, r3, #28
 80039a4:	4925      	ldr	r1, [pc, #148]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d011      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	019a      	lsls	r2, r3, #6
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	041b      	lsls	r3, r3, #16
 80039c4:	431a      	orrs	r2, r3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	061b      	lsls	r3, r3, #24
 80039cc:	431a      	orrs	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	071b      	lsls	r3, r3, #28
 80039d4:	4919      	ldr	r1, [pc, #100]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80039dc:	4b17      	ldr	r3, [pc, #92]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a16      	ldr	r2, [pc, #88]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80039e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039e8:	f7fd ff3a 	bl	8001860 <HAL_GetTick>
 80039ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039ee:	e008      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80039f0:	f7fd ff36 	bl	8001860 <HAL_GetTick>
 80039f4:	4602      	mov	r2, r0
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	2b64      	cmp	r3, #100	@ 0x64
 80039fc:	d901      	bls.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039fe:	2303      	movs	r3, #3
 8003a00:	e0d7      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a02:	4b0e      	ldr	r3, [pc, #56]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d0f0      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003a0e:	69bb      	ldr	r3, [r7, #24]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	f040 80cd 	bne.w	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003a16:	4b09      	ldr	r3, [pc, #36]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a08      	ldr	r2, [pc, #32]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a20:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a22:	f7fd ff1d 	bl	8001860 <HAL_GetTick>
 8003a26:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a28:	e00a      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a2a:	f7fd ff19 	bl	8001860 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b64      	cmp	r3, #100	@ 0x64
 8003a36:	d903      	bls.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e0ba      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003a3c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a40:	4b5e      	ldr	r3, [pc, #376]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a4c:	d0ed      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d003      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d009      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d02e      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d12a      	bne.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003a76:	4b51      	ldr	r3, [pc, #324]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a7c:	0c1b      	lsrs	r3, r3, #16
 8003a7e:	f003 0303 	and.w	r3, r3, #3
 8003a82:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a84:	4b4d      	ldr	r3, [pc, #308]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a8a:	0f1b      	lsrs	r3, r3, #28
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	019a      	lsls	r2, r3, #6
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	041b      	lsls	r3, r3, #16
 8003a9c:	431a      	orrs	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	061b      	lsls	r3, r3, #24
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	071b      	lsls	r3, r3, #28
 8003aaa:	4944      	ldr	r1, [pc, #272]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003ab2:	4b42      	ldr	r3, [pc, #264]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ab4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ab8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	021b      	lsls	r3, r3, #8
 8003ac4:	493d      	ldr	r1, [pc, #244]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d022      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003adc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ae0:	d11d      	bne.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ae2:	4b36      	ldr	r3, [pc, #216]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae8:	0e1b      	lsrs	r3, r3, #24
 8003aea:	f003 030f 	and.w	r3, r3, #15
 8003aee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003af0:	4b32      	ldr	r3, [pc, #200]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003af6:	0f1b      	lsrs	r3, r3, #28
 8003af8:	f003 0307 	and.w	r3, r3, #7
 8003afc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	019a      	lsls	r2, r3, #6
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	041b      	lsls	r3, r3, #16
 8003b0a:	431a      	orrs	r2, r3
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	061b      	lsls	r3, r3, #24
 8003b10:	431a      	orrs	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	071b      	lsls	r3, r3, #28
 8003b16:	4929      	ldr	r1, [pc, #164]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0308 	and.w	r3, r3, #8
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d028      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b2a:	4b24      	ldr	r3, [pc, #144]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b30:	0e1b      	lsrs	r3, r3, #24
 8003b32:	f003 030f 	and.w	r3, r3, #15
 8003b36:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003b38:	4b20      	ldr	r3, [pc, #128]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b3e:	0c1b      	lsrs	r3, r3, #16
 8003b40:	f003 0303 	and.w	r3, r3, #3
 8003b44:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	019a      	lsls	r2, r3, #6
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	041b      	lsls	r3, r3, #16
 8003b50:	431a      	orrs	r2, r3
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	061b      	lsls	r3, r3, #24
 8003b56:	431a      	orrs	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	69db      	ldr	r3, [r3, #28]
 8003b5c:	071b      	lsls	r3, r3, #28
 8003b5e:	4917      	ldr	r1, [pc, #92]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003b66:	4b15      	ldr	r3, [pc, #84]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b6c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b74:	4911      	ldr	r1, [pc, #68]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003b7c:	4b0f      	ldr	r3, [pc, #60]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a0e      	ldr	r2, [pc, #56]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b88:	f7fd fe6a 	bl	8001860 <HAL_GetTick>
 8003b8c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003b8e:	e008      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003b90:	f7fd fe66 	bl	8001860 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	2b64      	cmp	r3, #100	@ 0x64
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e007      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ba2:	4b06      	ldr	r3, [pc, #24]	@ (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003baa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bae:	d1ef      	bne.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3720      	adds	r7, #32
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	40023800 	.word	0x40023800

08003bc0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d101      	bne.n	8003bd2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e09d      	b.n	8003d0e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d108      	bne.n	8003bec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003be2:	d009      	beq.n	8003bf8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	61da      	str	r2, [r3, #28]
 8003bea:	e005      	b.n	8003bf8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d106      	bne.n	8003c18 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f7fd fb80 	bl	8001318 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2202      	movs	r2, #2
 8003c1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c2e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c38:	d902      	bls.n	8003c40 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	60fb      	str	r3, [r7, #12]
 8003c3e:	e002      	b.n	8003c46 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003c40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c44:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003c4e:	d007      	beq.n	8003c60 <HAL_SPI_Init+0xa0>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c58:	d002      	beq.n	8003c60 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003c70:	431a      	orrs	r2, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	431a      	orrs	r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	695b      	ldr	r3, [r3, #20]
 8003c80:	f003 0301 	and.w	r3, r3, #1
 8003c84:	431a      	orrs	r2, r3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c8e:	431a      	orrs	r2, r3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	69db      	ldr	r3, [r3, #28]
 8003c94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c98:	431a      	orrs	r2, r3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ca2:	ea42 0103 	orr.w	r1, r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003caa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	0c1b      	lsrs	r3, r3, #16
 8003cbc:	f003 0204 	and.w	r2, r3, #4
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc4:	f003 0310 	and.w	r3, r3, #16
 8003cc8:	431a      	orrs	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cce:	f003 0308 	and.w	r3, r3, #8
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003cdc:	ea42 0103 	orr.w	r1, r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	69da      	ldr	r2, [r3, #28]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cfc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3710      	adds	r7, #16
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d16:	b580      	push	{r7, lr}
 8003d18:	b088      	sub	sp, #32
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	60f8      	str	r0, [r7, #12]
 8003d1e:	60b9      	str	r1, [r7, #8]
 8003d20:	603b      	str	r3, [r7, #0]
 8003d22:	4613      	mov	r3, r2
 8003d24:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d26:	f7fd fd9b 	bl	8001860 <HAL_GetTick>
 8003d2a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003d2c:	88fb      	ldrh	r3, [r7, #6]
 8003d2e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d001      	beq.n	8003d40 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	e15c      	b.n	8003ffa <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d002      	beq.n	8003d4c <HAL_SPI_Transmit+0x36>
 8003d46:	88fb      	ldrh	r3, [r7, #6]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e154      	b.n	8003ffa <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d101      	bne.n	8003d5e <HAL_SPI_Transmit+0x48>
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	e14d      	b.n	8003ffa <HAL_SPI_Transmit+0x2e4>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2203      	movs	r2, #3
 8003d6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	68ba      	ldr	r2, [r7, #8]
 8003d78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	88fa      	ldrh	r2, [r7, #6]
 8003d7e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	88fa      	ldrh	r2, [r7, #6]
 8003d84:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003db0:	d10f      	bne.n	8003dd2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dc0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003dd0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ddc:	2b40      	cmp	r3, #64	@ 0x40
 8003dde:	d007      	beq.n	8003df0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003dee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003df8:	d952      	bls.n	8003ea0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d002      	beq.n	8003e08 <HAL_SPI_Transmit+0xf2>
 8003e02:	8b7b      	ldrh	r3, [r7, #26]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d145      	bne.n	8003e94 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e0c:	881a      	ldrh	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e18:	1c9a      	adds	r2, r3, #2
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	3b01      	subs	r3, #1
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003e2c:	e032      	b.n	8003e94 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d112      	bne.n	8003e62 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e40:	881a      	ldrh	r2, [r3, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e4c:	1c9a      	adds	r2, r3, #2
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	3b01      	subs	r3, #1
 8003e5a:	b29a      	uxth	r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e60:	e018      	b.n	8003e94 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e62:	f7fd fcfd 	bl	8001860 <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d803      	bhi.n	8003e7a <HAL_SPI_Transmit+0x164>
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e78:	d102      	bne.n	8003e80 <HAL_SPI_Transmit+0x16a>
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d109      	bne.n	8003e94 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e0b2      	b.n	8003ffa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1c7      	bne.n	8003e2e <HAL_SPI_Transmit+0x118>
 8003e9e:	e083      	b.n	8003fa8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d002      	beq.n	8003eae <HAL_SPI_Transmit+0x198>
 8003ea8:	8b7b      	ldrh	r3, [r7, #26]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d177      	bne.n	8003f9e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d912      	bls.n	8003ede <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ebc:	881a      	ldrh	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec8:	1c9a      	adds	r2, r3, #2
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	3b02      	subs	r3, #2
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003edc:	e05f      	b.n	8003f9e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	330c      	adds	r3, #12
 8003ee8:	7812      	ldrb	r2, [r2, #0]
 8003eea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef0:	1c5a      	adds	r2, r3, #1
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	3b01      	subs	r3, #1
 8003efe:	b29a      	uxth	r2, r3
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003f04:	e04b      	b.n	8003f9e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d12b      	bne.n	8003f6c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d912      	bls.n	8003f44 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f22:	881a      	ldrh	r2, [r3, #0]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f2e:	1c9a      	adds	r2, r3, #2
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	3b02      	subs	r3, #2
 8003f3c:	b29a      	uxth	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f42:	e02c      	b.n	8003f9e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	330c      	adds	r3, #12
 8003f4e:	7812      	ldrb	r2, [r2, #0]
 8003f50:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f56:	1c5a      	adds	r2, r3, #1
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	3b01      	subs	r3, #1
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f6a:	e018      	b.n	8003f9e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f6c:	f7fd fc78 	bl	8001860 <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d803      	bhi.n	8003f84 <HAL_SPI_Transmit+0x26e>
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f82:	d102      	bne.n	8003f8a <HAL_SPI_Transmit+0x274>
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d109      	bne.n	8003f9e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e02d      	b.n	8003ffa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d1ae      	bne.n	8003f06 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fa8:	69fa      	ldr	r2, [r7, #28]
 8003faa:	6839      	ldr	r1, [r7, #0]
 8003fac:	68f8      	ldr	r0, [r7, #12]
 8003fae:	f000 fe39 	bl	8004c24 <SPI_EndRxTxTransaction>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d002      	beq.n	8003fbe <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2220      	movs	r2, #32
 8003fbc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10a      	bne.n	8003fdc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	617b      	str	r3, [r7, #20]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	617b      	str	r3, [r7, #20]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	617b      	str	r3, [r7, #20]
 8003fda:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d001      	beq.n	8003ff8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e000      	b.n	8003ffa <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
  }
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3720      	adds	r7, #32
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b088      	sub	sp, #32
 8004006:	af02      	add	r7, sp, #8
 8004008:	60f8      	str	r0, [r7, #12]
 800400a:	60b9      	str	r1, [r7, #8]
 800400c:	603b      	str	r3, [r7, #0]
 800400e:	4613      	mov	r3, r2
 8004010:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b01      	cmp	r3, #1
 800401c:	d001      	beq.n	8004022 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800401e:	2302      	movs	r3, #2
 8004020:	e123      	b.n	800426a <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d002      	beq.n	800402e <HAL_SPI_Receive+0x2c>
 8004028:	88fb      	ldrh	r3, [r7, #6]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e11b      	b.n	800426a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800403a:	d112      	bne.n	8004062 <HAL_SPI_Receive+0x60>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d10e      	bne.n	8004062 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2204      	movs	r2, #4
 8004048:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800404c:	88fa      	ldrh	r2, [r7, #6]
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	9300      	str	r3, [sp, #0]
 8004052:	4613      	mov	r3, r2
 8004054:	68ba      	ldr	r2, [r7, #8]
 8004056:	68b9      	ldr	r1, [r7, #8]
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f000 f90a 	bl	8004272 <HAL_SPI_TransmitReceive>
 800405e:	4603      	mov	r3, r0
 8004060:	e103      	b.n	800426a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004062:	f7fd fbfd 	bl	8001860 <HAL_GetTick>
 8004066:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800406e:	2b01      	cmp	r3, #1
 8004070:	d101      	bne.n	8004076 <HAL_SPI_Receive+0x74>
 8004072:	2302      	movs	r3, #2
 8004074:	e0f9      	b.n	800426a <HAL_SPI_Receive+0x268>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2204      	movs	r2, #4
 8004082:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2200      	movs	r2, #0
 800408a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	68ba      	ldr	r2, [r7, #8]
 8004090:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	88fa      	ldrh	r2, [r7, #6]
 8004096:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	88fa      	ldrh	r2, [r7, #6]
 800409e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80040c8:	d908      	bls.n	80040dc <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80040d8:	605a      	str	r2, [r3, #4]
 80040da:	e007      	b.n	80040ec <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685a      	ldr	r2, [r3, #4]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80040ea:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040f4:	d10f      	bne.n	8004116 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004104:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004114:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004120:	2b40      	cmp	r3, #64	@ 0x40
 8004122:	d007      	beq.n	8004134 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004132:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800413c:	d875      	bhi.n	800422a <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800413e:	e037      	b.n	80041b0 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b01      	cmp	r3, #1
 800414c:	d117      	bne.n	800417e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f103 020c 	add.w	r2, r3, #12
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415a:	7812      	ldrb	r2, [r2, #0]
 800415c:	b2d2      	uxtb	r2, r2
 800415e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004164:	1c5a      	adds	r2, r3, #1
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004170:	b29b      	uxth	r3, r3
 8004172:	3b01      	subs	r3, #1
 8004174:	b29a      	uxth	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800417c:	e018      	b.n	80041b0 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800417e:	f7fd fb6f 	bl	8001860 <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	683a      	ldr	r2, [r7, #0]
 800418a:	429a      	cmp	r2, r3
 800418c:	d803      	bhi.n	8004196 <HAL_SPI_Receive+0x194>
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004194:	d102      	bne.n	800419c <HAL_SPI_Receive+0x19a>
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d109      	bne.n	80041b0 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e05c      	b.n	800426a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d1c1      	bne.n	8004140 <HAL_SPI_Receive+0x13e>
 80041bc:	e03b      	b.n	8004236 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f003 0301 	and.w	r3, r3, #1
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d115      	bne.n	80041f8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68da      	ldr	r2, [r3, #12]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d6:	b292      	uxth	r2, r2
 80041d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041de:	1c9a      	adds	r2, r3, #2
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	3b01      	subs	r3, #1
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80041f6:	e018      	b.n	800422a <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041f8:	f7fd fb32 	bl	8001860 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	683a      	ldr	r2, [r7, #0]
 8004204:	429a      	cmp	r2, r3
 8004206:	d803      	bhi.n	8004210 <HAL_SPI_Receive+0x20e>
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800420e:	d102      	bne.n	8004216 <HAL_SPI_Receive+0x214>
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d109      	bne.n	800422a <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2201      	movs	r2, #1
 800421a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e01f      	b.n	800426a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004230:	b29b      	uxth	r3, r3
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1c3      	bne.n	80041be <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	6839      	ldr	r1, [r7, #0]
 800423a:	68f8      	ldr	r0, [r7, #12]
 800423c:	f000 fc76 	bl	8004b2c <SPI_EndRxTransaction>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d002      	beq.n	800424c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2220      	movs	r2, #32
 800424a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004260:	2b00      	cmp	r3, #0
 8004262:	d001      	beq.n	8004268 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e000      	b.n	800426a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004268:	2300      	movs	r3, #0
  }
}
 800426a:	4618      	mov	r0, r3
 800426c:	3718      	adds	r7, #24
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004272:	b580      	push	{r7, lr}
 8004274:	b08a      	sub	sp, #40	@ 0x28
 8004276:	af00      	add	r7, sp, #0
 8004278:	60f8      	str	r0, [r7, #12]
 800427a:	60b9      	str	r1, [r7, #8]
 800427c:	607a      	str	r2, [r7, #4]
 800427e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004280:	2301      	movs	r3, #1
 8004282:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004284:	f7fd faec 	bl	8001860 <HAL_GetTick>
 8004288:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004290:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004298:	887b      	ldrh	r3, [r7, #2]
 800429a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800429c:	887b      	ldrh	r3, [r7, #2]
 800429e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80042a0:	7ffb      	ldrb	r3, [r7, #31]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d00c      	beq.n	80042c0 <HAL_SPI_TransmitReceive+0x4e>
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042ac:	d106      	bne.n	80042bc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d102      	bne.n	80042bc <HAL_SPI_TransmitReceive+0x4a>
 80042b6:	7ffb      	ldrb	r3, [r7, #31]
 80042b8:	2b04      	cmp	r3, #4
 80042ba:	d001      	beq.n	80042c0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80042bc:	2302      	movs	r3, #2
 80042be:	e1f3      	b.n	80046a8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d005      	beq.n	80042d2 <HAL_SPI_TransmitReceive+0x60>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d002      	beq.n	80042d2 <HAL_SPI_TransmitReceive+0x60>
 80042cc:	887b      	ldrh	r3, [r7, #2]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e1e8      	b.n	80046a8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d101      	bne.n	80042e4 <HAL_SPI_TransmitReceive+0x72>
 80042e0:	2302      	movs	r3, #2
 80042e2:	e1e1      	b.n	80046a8 <HAL_SPI_TransmitReceive+0x436>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	2b04      	cmp	r3, #4
 80042f6:	d003      	beq.n	8004300 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2205      	movs	r2, #5
 80042fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	887a      	ldrh	r2, [r7, #2]
 8004310:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	887a      	ldrh	r2, [r7, #2]
 8004318:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	68ba      	ldr	r2, [r7, #8]
 8004320:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	887a      	ldrh	r2, [r7, #2]
 8004326:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	887a      	ldrh	r2, [r7, #2]
 800432c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004342:	d802      	bhi.n	800434a <HAL_SPI_TransmitReceive+0xd8>
 8004344:	8abb      	ldrh	r3, [r7, #20]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d908      	bls.n	800435c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685a      	ldr	r2, [r3, #4]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004358:	605a      	str	r2, [r3, #4]
 800435a:	e007      	b.n	800436c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	685a      	ldr	r2, [r3, #4]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800436a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004376:	2b40      	cmp	r3, #64	@ 0x40
 8004378:	d007      	beq.n	800438a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004388:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004392:	f240 8083 	bls.w	800449c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d002      	beq.n	80043a4 <HAL_SPI_TransmitReceive+0x132>
 800439e:	8afb      	ldrh	r3, [r7, #22]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d16f      	bne.n	8004484 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043a8:	881a      	ldrh	r2, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b4:	1c9a      	adds	r2, r3, #2
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043be:	b29b      	uxth	r3, r3
 80043c0:	3b01      	subs	r3, #1
 80043c2:	b29a      	uxth	r2, r3
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043c8:	e05c      	b.n	8004484 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f003 0302 	and.w	r3, r3, #2
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d11b      	bne.n	8004410 <HAL_SPI_TransmitReceive+0x19e>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043dc:	b29b      	uxth	r3, r3
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d016      	beq.n	8004410 <HAL_SPI_TransmitReceive+0x19e>
 80043e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d113      	bne.n	8004410 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ec:	881a      	ldrh	r2, [r3, #0]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043f8:	1c9a      	adds	r2, r3, #2
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004402:	b29b      	uxth	r3, r3
 8004404:	3b01      	subs	r3, #1
 8004406:	b29a      	uxth	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800440c:	2300      	movs	r3, #0
 800440e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	2b01      	cmp	r3, #1
 800441c:	d11c      	bne.n	8004458 <HAL_SPI_TransmitReceive+0x1e6>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004424:	b29b      	uxth	r3, r3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d016      	beq.n	8004458 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68da      	ldr	r2, [r3, #12]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004434:	b292      	uxth	r2, r2
 8004436:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443c:	1c9a      	adds	r2, r3, #2
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004448:	b29b      	uxth	r3, r3
 800444a:	3b01      	subs	r3, #1
 800444c:	b29a      	uxth	r2, r3
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004454:	2301      	movs	r3, #1
 8004456:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004458:	f7fd fa02 	bl	8001860 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	6a3b      	ldr	r3, [r7, #32]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004464:	429a      	cmp	r2, r3
 8004466:	d80d      	bhi.n	8004484 <HAL_SPI_TransmitReceive+0x212>
 8004468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800446a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800446e:	d009      	beq.n	8004484 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e111      	b.n	80046a8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004488:	b29b      	uxth	r3, r3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d19d      	bne.n	80043ca <HAL_SPI_TransmitReceive+0x158>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004494:	b29b      	uxth	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d197      	bne.n	80043ca <HAL_SPI_TransmitReceive+0x158>
 800449a:	e0e5      	b.n	8004668 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d003      	beq.n	80044ac <HAL_SPI_TransmitReceive+0x23a>
 80044a4:	8afb      	ldrh	r3, [r7, #22]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	f040 80d1 	bne.w	800464e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d912      	bls.n	80044dc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ba:	881a      	ldrh	r2, [r3, #0]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c6:	1c9a      	adds	r2, r3, #2
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	3b02      	subs	r3, #2
 80044d4:	b29a      	uxth	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044da:	e0b8      	b.n	800464e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	330c      	adds	r3, #12
 80044e6:	7812      	ldrb	r2, [r2, #0]
 80044e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ee:	1c5a      	adds	r2, r3, #1
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	3b01      	subs	r3, #1
 80044fc:	b29a      	uxth	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004502:	e0a4      	b.n	800464e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b02      	cmp	r3, #2
 8004510:	d134      	bne.n	800457c <HAL_SPI_TransmitReceive+0x30a>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004516:	b29b      	uxth	r3, r3
 8004518:	2b00      	cmp	r3, #0
 800451a:	d02f      	beq.n	800457c <HAL_SPI_TransmitReceive+0x30a>
 800451c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451e:	2b01      	cmp	r3, #1
 8004520:	d12c      	bne.n	800457c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004526:	b29b      	uxth	r3, r3
 8004528:	2b01      	cmp	r3, #1
 800452a:	d912      	bls.n	8004552 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004530:	881a      	ldrh	r2, [r3, #0]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800453c:	1c9a      	adds	r2, r3, #2
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004546:	b29b      	uxth	r3, r3
 8004548:	3b02      	subs	r3, #2
 800454a:	b29a      	uxth	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004550:	e012      	b.n	8004578 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	330c      	adds	r3, #12
 800455c:	7812      	ldrb	r2, [r2, #0]
 800455e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800456e:	b29b      	uxth	r3, r3
 8004570:	3b01      	subs	r3, #1
 8004572:	b29a      	uxth	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004578:	2300      	movs	r3, #0
 800457a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b01      	cmp	r3, #1
 8004588:	d148      	bne.n	800461c <HAL_SPI_TransmitReceive+0x3aa>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004590:	b29b      	uxth	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d042      	beq.n	800461c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800459c:	b29b      	uxth	r3, r3
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d923      	bls.n	80045ea <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	68da      	ldr	r2, [r3, #12]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ac:	b292      	uxth	r2, r2
 80045ae:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b4:	1c9a      	adds	r2, r3, #2
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	3b02      	subs	r3, #2
 80045c4:	b29a      	uxth	r2, r3
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d81f      	bhi.n	8004618 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	685a      	ldr	r2, [r3, #4]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80045e6:	605a      	str	r2, [r3, #4]
 80045e8:	e016      	b.n	8004618 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f103 020c 	add.w	r2, r3, #12
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f6:	7812      	ldrb	r2, [r2, #0]
 80045f8:	b2d2      	uxtb	r2, r2
 80045fa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004600:	1c5a      	adds	r2, r3, #1
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800460c:	b29b      	uxth	r3, r3
 800460e:	3b01      	subs	r3, #1
 8004610:	b29a      	uxth	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004618:	2301      	movs	r3, #1
 800461a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800461c:	f7fd f920 	bl	8001860 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	6a3b      	ldr	r3, [r7, #32]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004628:	429a      	cmp	r2, r3
 800462a:	d803      	bhi.n	8004634 <HAL_SPI_TransmitReceive+0x3c2>
 800462c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800462e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004632:	d102      	bne.n	800463a <HAL_SPI_TransmitReceive+0x3c8>
 8004634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004636:	2b00      	cmp	r3, #0
 8004638:	d109      	bne.n	800464e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e02c      	b.n	80046a8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004652:	b29b      	uxth	r3, r3
 8004654:	2b00      	cmp	r3, #0
 8004656:	f47f af55 	bne.w	8004504 <HAL_SPI_TransmitReceive+0x292>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004660:	b29b      	uxth	r3, r3
 8004662:	2b00      	cmp	r3, #0
 8004664:	f47f af4e 	bne.w	8004504 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004668:	6a3a      	ldr	r2, [r7, #32]
 800466a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800466c:	68f8      	ldr	r0, [r7, #12]
 800466e:	f000 fad9 	bl	8004c24 <SPI_EndRxTxTransaction>
 8004672:	4603      	mov	r3, r0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d008      	beq.n	800468a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2220      	movs	r2, #32
 800467c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e00e      	b.n	80046a8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2201      	movs	r2, #1
 800468e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e000      	b.n	80046a8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80046a6:	2300      	movs	r3, #0
  }
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3728      	adds	r7, #40	@ 0x28
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b088      	sub	sp, #32
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	099b      	lsrs	r3, r3, #6
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10f      	bne.n	80046f4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00a      	beq.n	80046f4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	099b      	lsrs	r3, r3, #6
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d004      	beq.n	80046f4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	4798      	blx	r3
    return;
 80046f2:	e0d7      	b.n	80048a4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	085b      	lsrs	r3, r3, #1
 80046f8:	f003 0301 	and.w	r3, r3, #1
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d00a      	beq.n	8004716 <HAL_SPI_IRQHandler+0x66>
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	09db      	lsrs	r3, r3, #7
 8004704:	f003 0301 	and.w	r3, r3, #1
 8004708:	2b00      	cmp	r3, #0
 800470a:	d004      	beq.n	8004716 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	4798      	blx	r3
    return;
 8004714:	e0c6      	b.n	80048a4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	095b      	lsrs	r3, r3, #5
 800471a:	f003 0301 	and.w	r3, r3, #1
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10c      	bne.n	800473c <HAL_SPI_IRQHandler+0x8c>
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	099b      	lsrs	r3, r3, #6
 8004726:	f003 0301 	and.w	r3, r3, #1
 800472a:	2b00      	cmp	r3, #0
 800472c:	d106      	bne.n	800473c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	0a1b      	lsrs	r3, r3, #8
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b00      	cmp	r3, #0
 8004738:	f000 80b4 	beq.w	80048a4 <HAL_SPI_IRQHandler+0x1f4>
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	095b      	lsrs	r3, r3, #5
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	2b00      	cmp	r3, #0
 8004746:	f000 80ad 	beq.w	80048a4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800474a:	69bb      	ldr	r3, [r7, #24]
 800474c:	099b      	lsrs	r3, r3, #6
 800474e:	f003 0301 	and.w	r3, r3, #1
 8004752:	2b00      	cmp	r3, #0
 8004754:	d023      	beq.n	800479e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b03      	cmp	r3, #3
 8004760:	d011      	beq.n	8004786 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004766:	f043 0204 	orr.w	r2, r3, #4
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800476e:	2300      	movs	r3, #0
 8004770:	617b      	str	r3, [r7, #20]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	617b      	str	r3, [r7, #20]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	617b      	str	r3, [r7, #20]
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	e00b      	b.n	800479e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004786:	2300      	movs	r3, #0
 8004788:	613b      	str	r3, [r7, #16]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	613b      	str	r3, [r7, #16]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	613b      	str	r3, [r7, #16]
 800479a:	693b      	ldr	r3, [r7, #16]
        return;
 800479c:	e082      	b.n	80048a4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	095b      	lsrs	r3, r3, #5
 80047a2:	f003 0301 	and.w	r3, r3, #1
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d014      	beq.n	80047d4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047ae:	f043 0201 	orr.w	r2, r3, #1
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80047b6:	2300      	movs	r3, #0
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	60fb      	str	r3, [r7, #12]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047d0:	601a      	str	r2, [r3, #0]
 80047d2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	0a1b      	lsrs	r3, r3, #8
 80047d8:	f003 0301 	and.w	r3, r3, #1
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00c      	beq.n	80047fa <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047e4:	f043 0208 	orr.w	r2, r3, #8
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80047ec:	2300      	movs	r3, #0
 80047ee:	60bb      	str	r3, [r7, #8]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	60bb      	str	r3, [r7, #8]
 80047f8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d04f      	beq.n	80048a2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	685a      	ldr	r2, [r3, #4]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004810:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	f003 0302 	and.w	r3, r3, #2
 8004820:	2b00      	cmp	r3, #0
 8004822:	d104      	bne.n	800482e <HAL_SPI_IRQHandler+0x17e>
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	2b00      	cmp	r3, #0
 800482c:	d034      	beq.n	8004898 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	685a      	ldr	r2, [r3, #4]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f022 0203 	bic.w	r2, r2, #3
 800483c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004842:	2b00      	cmp	r3, #0
 8004844:	d011      	beq.n	800486a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484a:	4a18      	ldr	r2, [pc, #96]	@ (80048ac <HAL_SPI_IRQHandler+0x1fc>)
 800484c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004852:	4618      	mov	r0, r3
 8004854:	f7fd f945 	bl	8001ae2 <HAL_DMA_Abort_IT>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d005      	beq.n	800486a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004862:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800486e:	2b00      	cmp	r3, #0
 8004870:	d016      	beq.n	80048a0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004876:	4a0d      	ldr	r2, [pc, #52]	@ (80048ac <HAL_SPI_IRQHandler+0x1fc>)
 8004878:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800487e:	4618      	mov	r0, r3
 8004880:	f7fd f92f 	bl	8001ae2 <HAL_DMA_Abort_IT>
 8004884:	4603      	mov	r3, r0
 8004886:	2b00      	cmp	r3, #0
 8004888:	d00a      	beq.n	80048a0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800488e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8004896:	e003      	b.n	80048a0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f809 	bl	80048b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800489e:	e000      	b.n	80048a2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80048a0:	bf00      	nop
    return;
 80048a2:	bf00      	nop
  }
}
 80048a4:	3720      	adds	r7, #32
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	080048c5 	.word	0x080048c5

080048b0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2200      	movs	r2, #0
 80048de:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f7ff ffe5 	bl	80048b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80048e6:	bf00      	nop
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
	...

080048f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b088      	sub	sp, #32
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	603b      	str	r3, [r7, #0]
 80048fc:	4613      	mov	r3, r2
 80048fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004900:	f7fc ffae 	bl	8001860 <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004908:	1a9b      	subs	r3, r3, r2
 800490a:	683a      	ldr	r2, [r7, #0]
 800490c:	4413      	add	r3, r2
 800490e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004910:	f7fc ffa6 	bl	8001860 <HAL_GetTick>
 8004914:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004916:	4b39      	ldr	r3, [pc, #228]	@ (80049fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	015b      	lsls	r3, r3, #5
 800491c:	0d1b      	lsrs	r3, r3, #20
 800491e:	69fa      	ldr	r2, [r7, #28]
 8004920:	fb02 f303 	mul.w	r3, r2, r3
 8004924:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004926:	e055      	b.n	80049d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800492e:	d051      	beq.n	80049d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004930:	f7fc ff96 	bl	8001860 <HAL_GetTick>
 8004934:	4602      	mov	r2, r0
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	69fa      	ldr	r2, [r7, #28]
 800493c:	429a      	cmp	r2, r3
 800493e:	d902      	bls.n	8004946 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d13d      	bne.n	80049c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	685a      	ldr	r2, [r3, #4]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004954:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800495e:	d111      	bne.n	8004984 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004968:	d004      	beq.n	8004974 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004972:	d107      	bne.n	8004984 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004982:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004988:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800498c:	d10f      	bne.n	80049ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800499c:	601a      	str	r2, [r3, #0]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e018      	b.n	80049f4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d102      	bne.n	80049ce <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	61fb      	str	r3, [r7, #28]
 80049cc:	e002      	b.n	80049d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	3b01      	subs	r3, #1
 80049d2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	689a      	ldr	r2, [r3, #8]
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	4013      	ands	r3, r2
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	bf0c      	ite	eq
 80049e4:	2301      	moveq	r3, #1
 80049e6:	2300      	movne	r3, #0
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	461a      	mov	r2, r3
 80049ec:	79fb      	ldrb	r3, [r7, #7]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d19a      	bne.n	8004928 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80049f2:	2300      	movs	r3, #0
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3720      	adds	r7, #32
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	20000000 	.word	0x20000000

08004a00 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b08a      	sub	sp, #40	@ 0x28
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
 8004a0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004a12:	f7fc ff25 	bl	8001860 <HAL_GetTick>
 8004a16:	4602      	mov	r2, r0
 8004a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1a:	1a9b      	subs	r3, r3, r2
 8004a1c:	683a      	ldr	r2, [r7, #0]
 8004a1e:	4413      	add	r3, r2
 8004a20:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004a22:	f7fc ff1d 	bl	8001860 <HAL_GetTick>
 8004a26:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	330c      	adds	r3, #12
 8004a2e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004a30:	4b3d      	ldr	r3, [pc, #244]	@ (8004b28 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	4613      	mov	r3, r2
 8004a36:	009b      	lsls	r3, r3, #2
 8004a38:	4413      	add	r3, r2
 8004a3a:	00da      	lsls	r2, r3, #3
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	0d1b      	lsrs	r3, r3, #20
 8004a40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a42:	fb02 f303 	mul.w	r3, r2, r3
 8004a46:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004a48:	e061      	b.n	8004b0e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004a50:	d107      	bne.n	8004a62 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d104      	bne.n	8004a62 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004a58:	69fb      	ldr	r3, [r7, #28]
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004a60:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a68:	d051      	beq.n	8004b0e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a6a:	f7fc fef9 	bl	8001860 <HAL_GetTick>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	6a3b      	ldr	r3, [r7, #32]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d902      	bls.n	8004a80 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d13d      	bne.n	8004afc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	685a      	ldr	r2, [r3, #4]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004a8e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a98:	d111      	bne.n	8004abe <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004aa2:	d004      	beq.n	8004aae <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aac:	d107      	bne.n	8004abe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004abc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ac6:	d10f      	bne.n	8004ae8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ad6:	601a      	str	r2, [r3, #0]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ae6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e011      	b.n	8004b20 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d102      	bne.n	8004b08 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8004b02:	2300      	movs	r3, #0
 8004b04:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b06:	e002      	b.n	8004b0e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	689a      	ldr	r2, [r3, #8]
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	4013      	ands	r3, r2
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d195      	bne.n	8004a4a <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3728      	adds	r7, #40	@ 0x28
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	20000000 	.word	0x20000000

08004b2c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b088      	sub	sp, #32
 8004b30:	af02      	add	r7, sp, #8
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b40:	d111      	bne.n	8004b66 <SPI_EndRxTransaction+0x3a>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b4a:	d004      	beq.n	8004b56 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b54:	d107      	bne.n	8004b66 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b64:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b6e:	d112      	bne.n	8004b96 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	9300      	str	r3, [sp, #0]
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	2200      	movs	r2, #0
 8004b78:	2180      	movs	r1, #128	@ 0x80
 8004b7a:	68f8      	ldr	r0, [r7, #12]
 8004b7c:	f7ff feb8 	bl	80048f0 <SPI_WaitFlagStateUntilTimeout>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d021      	beq.n	8004bca <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b8a:	f043 0220 	orr.w	r2, r3, #32
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e03d      	b.n	8004c12 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004b96:	4b21      	ldr	r3, [pc, #132]	@ (8004c1c <SPI_EndRxTransaction+0xf0>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a21      	ldr	r2, [pc, #132]	@ (8004c20 <SPI_EndRxTransaction+0xf4>)
 8004b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba0:	0d5b      	lsrs	r3, r3, #21
 8004ba2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004ba6:	fb02 f303 	mul.w	r3, r2, r3
 8004baa:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00a      	beq.n	8004bc8 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bc2:	2b80      	cmp	r3, #128	@ 0x80
 8004bc4:	d0f2      	beq.n	8004bac <SPI_EndRxTransaction+0x80>
 8004bc6:	e000      	b.n	8004bca <SPI_EndRxTransaction+0x9e>
        break;
 8004bc8:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bd2:	d11d      	bne.n	8004c10 <SPI_EndRxTransaction+0xe4>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bdc:	d004      	beq.n	8004be8 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004be6:	d113      	bne.n	8004c10 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f7ff ff03 	bl	8004a00 <SPI_WaitFifoStateUntilTimeout>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d007      	beq.n	8004c10 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c04:	f043 0220 	orr.w	r2, r3, #32
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e000      	b.n	8004c12 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3718      	adds	r7, #24
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	20000000 	.word	0x20000000
 8004c20:	165e9f81 	.word	0x165e9f81

08004c24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b088      	sub	sp, #32
 8004c28:	af02      	add	r7, sp, #8
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	9300      	str	r3, [sp, #0]
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004c3c:	68f8      	ldr	r0, [r7, #12]
 8004c3e:	f7ff fedf 	bl	8004a00 <SPI_WaitFifoStateUntilTimeout>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d007      	beq.n	8004c58 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c4c:	f043 0220 	orr.w	r2, r3, #32
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e046      	b.n	8004ce6 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c58:	4b25      	ldr	r3, [pc, #148]	@ (8004cf0 <SPI_EndRxTxTransaction+0xcc>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a25      	ldr	r2, [pc, #148]	@ (8004cf4 <SPI_EndRxTxTransaction+0xd0>)
 8004c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c62:	0d5b      	lsrs	r3, r3, #21
 8004c64:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004c68:	fb02 f303 	mul.w	r3, r2, r3
 8004c6c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c76:	d112      	bne.n	8004c9e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	9300      	str	r3, [sp, #0]
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	2180      	movs	r1, #128	@ 0x80
 8004c82:	68f8      	ldr	r0, [r7, #12]
 8004c84:	f7ff fe34 	bl	80048f0 <SPI_WaitFlagStateUntilTimeout>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d016      	beq.n	8004cbc <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c92:	f043 0220 	orr.w	r2, r3, #32
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e023      	b.n	8004ce6 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d00a      	beq.n	8004cba <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cb4:	2b80      	cmp	r3, #128	@ 0x80
 8004cb6:	d0f2      	beq.n	8004c9e <SPI_EndRxTxTransaction+0x7a>
 8004cb8:	e000      	b.n	8004cbc <SPI_EndRxTxTransaction+0x98>
        break;
 8004cba:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f7ff fe99 	bl	8004a00 <SPI_WaitFifoStateUntilTimeout>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d007      	beq.n	8004ce4 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cd8:	f043 0220 	orr.w	r2, r3, #32
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e000      	b.n	8004ce6 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3718      	adds	r7, #24
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	20000000 	.word	0x20000000
 8004cf4:	165e9f81 	.word	0x165e9f81

08004cf8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d101      	bne.n	8004d0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e040      	b.n	8004d8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d106      	bne.n	8004d20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f7fc fc1e 	bl	800155c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2224      	movs	r2, #36	@ 0x24
 8004d24:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f022 0201 	bic.w	r2, r2, #1
 8004d34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d002      	beq.n	8004d44 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 fb16 	bl	8005370 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 f8af 	bl	8004ea8 <UART_SetConfig>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d101      	bne.n	8004d54 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e01b      	b.n	8004d8c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	685a      	ldr	r2, [r3, #4]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689a      	ldr	r2, [r3, #8]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f042 0201 	orr.w	r2, r2, #1
 8004d82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 fb95 	bl	80054b4 <UART_CheckIdleState>
 8004d8a:	4603      	mov	r3, r0
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3708      	adds	r7, #8
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b08a      	sub	sp, #40	@ 0x28
 8004d98:	af02      	add	r7, sp, #8
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	60b9      	str	r1, [r7, #8]
 8004d9e:	603b      	str	r3, [r7, #0]
 8004da0:	4613      	mov	r3, r2
 8004da2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004da8:	2b20      	cmp	r3, #32
 8004daa:	d177      	bne.n	8004e9c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d002      	beq.n	8004db8 <HAL_UART_Transmit+0x24>
 8004db2:	88fb      	ldrh	r3, [r7, #6]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d101      	bne.n	8004dbc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e070      	b.n	8004e9e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2221      	movs	r2, #33	@ 0x21
 8004dc8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004dca:	f7fc fd49 	bl	8001860 <HAL_GetTick>
 8004dce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	88fa      	ldrh	r2, [r7, #6]
 8004dd4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	88fa      	ldrh	r2, [r7, #6]
 8004ddc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004de8:	d108      	bne.n	8004dfc <HAL_UART_Transmit+0x68>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d104      	bne.n	8004dfc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004df2:	2300      	movs	r3, #0
 8004df4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	61bb      	str	r3, [r7, #24]
 8004dfa:	e003      	b.n	8004e04 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e00:	2300      	movs	r3, #0
 8004e02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e04:	e02f      	b.n	8004e66 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	9300      	str	r3, [sp, #0]
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	2180      	movs	r1, #128	@ 0x80
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f000 fba6 	bl	8005562 <UART_WaitOnFlagUntilTimeout>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d004      	beq.n	8004e26 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2220      	movs	r2, #32
 8004e20:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e03b      	b.n	8004e9e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004e26:	69fb      	ldr	r3, [r7, #28]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10b      	bne.n	8004e44 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	881b      	ldrh	r3, [r3, #0]
 8004e30:	461a      	mov	r2, r3
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e3a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	3302      	adds	r3, #2
 8004e40:	61bb      	str	r3, [r7, #24]
 8004e42:	e007      	b.n	8004e54 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	781a      	ldrb	r2, [r3, #0]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	3301      	adds	r3, #1
 8004e52:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	b29a      	uxth	r2, r3
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004e6c:	b29b      	uxth	r3, r3
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1c9      	bne.n	8004e06 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	9300      	str	r3, [sp, #0]
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	2140      	movs	r1, #64	@ 0x40
 8004e7c:	68f8      	ldr	r0, [r7, #12]
 8004e7e:	f000 fb70 	bl	8005562 <UART_WaitOnFlagUntilTimeout>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d004      	beq.n	8004e92 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2220      	movs	r2, #32
 8004e8c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e005      	b.n	8004e9e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2220      	movs	r2, #32
 8004e96:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	e000      	b.n	8004e9e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004e9c:	2302      	movs	r3, #2
  }
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3720      	adds	r7, #32
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
	...

08004ea8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b088      	sub	sp, #32
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	431a      	orrs	r2, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	431a      	orrs	r2, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	69db      	ldr	r3, [r3, #28]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	4ba6      	ldr	r3, [pc, #664]	@ (800516c <UART_SetConfig+0x2c4>)
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	6812      	ldr	r2, [r2, #0]
 8004eda:	6979      	ldr	r1, [r7, #20]
 8004edc:	430b      	orrs	r3, r1
 8004ede:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	68da      	ldr	r2, [r3, #12]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a1b      	ldr	r3, [r3, #32]
 8004f00:	697a      	ldr	r2, [r7, #20]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a94      	ldr	r2, [pc, #592]	@ (8005170 <UART_SetConfig+0x2c8>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d120      	bne.n	8004f66 <UART_SetConfig+0xbe>
 8004f24:	4b93      	ldr	r3, [pc, #588]	@ (8005174 <UART_SetConfig+0x2cc>)
 8004f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f2a:	f003 0303 	and.w	r3, r3, #3
 8004f2e:	2b03      	cmp	r3, #3
 8004f30:	d816      	bhi.n	8004f60 <UART_SetConfig+0xb8>
 8004f32:	a201      	add	r2, pc, #4	@ (adr r2, 8004f38 <UART_SetConfig+0x90>)
 8004f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f38:	08004f49 	.word	0x08004f49
 8004f3c:	08004f55 	.word	0x08004f55
 8004f40:	08004f4f 	.word	0x08004f4f
 8004f44:	08004f5b 	.word	0x08004f5b
 8004f48:	2301      	movs	r3, #1
 8004f4a:	77fb      	strb	r3, [r7, #31]
 8004f4c:	e150      	b.n	80051f0 <UART_SetConfig+0x348>
 8004f4e:	2302      	movs	r3, #2
 8004f50:	77fb      	strb	r3, [r7, #31]
 8004f52:	e14d      	b.n	80051f0 <UART_SetConfig+0x348>
 8004f54:	2304      	movs	r3, #4
 8004f56:	77fb      	strb	r3, [r7, #31]
 8004f58:	e14a      	b.n	80051f0 <UART_SetConfig+0x348>
 8004f5a:	2308      	movs	r3, #8
 8004f5c:	77fb      	strb	r3, [r7, #31]
 8004f5e:	e147      	b.n	80051f0 <UART_SetConfig+0x348>
 8004f60:	2310      	movs	r3, #16
 8004f62:	77fb      	strb	r3, [r7, #31]
 8004f64:	e144      	b.n	80051f0 <UART_SetConfig+0x348>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a83      	ldr	r2, [pc, #524]	@ (8005178 <UART_SetConfig+0x2d0>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d132      	bne.n	8004fd6 <UART_SetConfig+0x12e>
 8004f70:	4b80      	ldr	r3, [pc, #512]	@ (8005174 <UART_SetConfig+0x2cc>)
 8004f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f76:	f003 030c 	and.w	r3, r3, #12
 8004f7a:	2b0c      	cmp	r3, #12
 8004f7c:	d828      	bhi.n	8004fd0 <UART_SetConfig+0x128>
 8004f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f84 <UART_SetConfig+0xdc>)
 8004f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f84:	08004fb9 	.word	0x08004fb9
 8004f88:	08004fd1 	.word	0x08004fd1
 8004f8c:	08004fd1 	.word	0x08004fd1
 8004f90:	08004fd1 	.word	0x08004fd1
 8004f94:	08004fc5 	.word	0x08004fc5
 8004f98:	08004fd1 	.word	0x08004fd1
 8004f9c:	08004fd1 	.word	0x08004fd1
 8004fa0:	08004fd1 	.word	0x08004fd1
 8004fa4:	08004fbf 	.word	0x08004fbf
 8004fa8:	08004fd1 	.word	0x08004fd1
 8004fac:	08004fd1 	.word	0x08004fd1
 8004fb0:	08004fd1 	.word	0x08004fd1
 8004fb4:	08004fcb 	.word	0x08004fcb
 8004fb8:	2300      	movs	r3, #0
 8004fba:	77fb      	strb	r3, [r7, #31]
 8004fbc:	e118      	b.n	80051f0 <UART_SetConfig+0x348>
 8004fbe:	2302      	movs	r3, #2
 8004fc0:	77fb      	strb	r3, [r7, #31]
 8004fc2:	e115      	b.n	80051f0 <UART_SetConfig+0x348>
 8004fc4:	2304      	movs	r3, #4
 8004fc6:	77fb      	strb	r3, [r7, #31]
 8004fc8:	e112      	b.n	80051f0 <UART_SetConfig+0x348>
 8004fca:	2308      	movs	r3, #8
 8004fcc:	77fb      	strb	r3, [r7, #31]
 8004fce:	e10f      	b.n	80051f0 <UART_SetConfig+0x348>
 8004fd0:	2310      	movs	r3, #16
 8004fd2:	77fb      	strb	r3, [r7, #31]
 8004fd4:	e10c      	b.n	80051f0 <UART_SetConfig+0x348>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a68      	ldr	r2, [pc, #416]	@ (800517c <UART_SetConfig+0x2d4>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d120      	bne.n	8005022 <UART_SetConfig+0x17a>
 8004fe0:	4b64      	ldr	r3, [pc, #400]	@ (8005174 <UART_SetConfig+0x2cc>)
 8004fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fe6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004fea:	2b30      	cmp	r3, #48	@ 0x30
 8004fec:	d013      	beq.n	8005016 <UART_SetConfig+0x16e>
 8004fee:	2b30      	cmp	r3, #48	@ 0x30
 8004ff0:	d814      	bhi.n	800501c <UART_SetConfig+0x174>
 8004ff2:	2b20      	cmp	r3, #32
 8004ff4:	d009      	beq.n	800500a <UART_SetConfig+0x162>
 8004ff6:	2b20      	cmp	r3, #32
 8004ff8:	d810      	bhi.n	800501c <UART_SetConfig+0x174>
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d002      	beq.n	8005004 <UART_SetConfig+0x15c>
 8004ffe:	2b10      	cmp	r3, #16
 8005000:	d006      	beq.n	8005010 <UART_SetConfig+0x168>
 8005002:	e00b      	b.n	800501c <UART_SetConfig+0x174>
 8005004:	2300      	movs	r3, #0
 8005006:	77fb      	strb	r3, [r7, #31]
 8005008:	e0f2      	b.n	80051f0 <UART_SetConfig+0x348>
 800500a:	2302      	movs	r3, #2
 800500c:	77fb      	strb	r3, [r7, #31]
 800500e:	e0ef      	b.n	80051f0 <UART_SetConfig+0x348>
 8005010:	2304      	movs	r3, #4
 8005012:	77fb      	strb	r3, [r7, #31]
 8005014:	e0ec      	b.n	80051f0 <UART_SetConfig+0x348>
 8005016:	2308      	movs	r3, #8
 8005018:	77fb      	strb	r3, [r7, #31]
 800501a:	e0e9      	b.n	80051f0 <UART_SetConfig+0x348>
 800501c:	2310      	movs	r3, #16
 800501e:	77fb      	strb	r3, [r7, #31]
 8005020:	e0e6      	b.n	80051f0 <UART_SetConfig+0x348>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a56      	ldr	r2, [pc, #344]	@ (8005180 <UART_SetConfig+0x2d8>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d120      	bne.n	800506e <UART_SetConfig+0x1c6>
 800502c:	4b51      	ldr	r3, [pc, #324]	@ (8005174 <UART_SetConfig+0x2cc>)
 800502e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005032:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005036:	2bc0      	cmp	r3, #192	@ 0xc0
 8005038:	d013      	beq.n	8005062 <UART_SetConfig+0x1ba>
 800503a:	2bc0      	cmp	r3, #192	@ 0xc0
 800503c:	d814      	bhi.n	8005068 <UART_SetConfig+0x1c0>
 800503e:	2b80      	cmp	r3, #128	@ 0x80
 8005040:	d009      	beq.n	8005056 <UART_SetConfig+0x1ae>
 8005042:	2b80      	cmp	r3, #128	@ 0x80
 8005044:	d810      	bhi.n	8005068 <UART_SetConfig+0x1c0>
 8005046:	2b00      	cmp	r3, #0
 8005048:	d002      	beq.n	8005050 <UART_SetConfig+0x1a8>
 800504a:	2b40      	cmp	r3, #64	@ 0x40
 800504c:	d006      	beq.n	800505c <UART_SetConfig+0x1b4>
 800504e:	e00b      	b.n	8005068 <UART_SetConfig+0x1c0>
 8005050:	2300      	movs	r3, #0
 8005052:	77fb      	strb	r3, [r7, #31]
 8005054:	e0cc      	b.n	80051f0 <UART_SetConfig+0x348>
 8005056:	2302      	movs	r3, #2
 8005058:	77fb      	strb	r3, [r7, #31]
 800505a:	e0c9      	b.n	80051f0 <UART_SetConfig+0x348>
 800505c:	2304      	movs	r3, #4
 800505e:	77fb      	strb	r3, [r7, #31]
 8005060:	e0c6      	b.n	80051f0 <UART_SetConfig+0x348>
 8005062:	2308      	movs	r3, #8
 8005064:	77fb      	strb	r3, [r7, #31]
 8005066:	e0c3      	b.n	80051f0 <UART_SetConfig+0x348>
 8005068:	2310      	movs	r3, #16
 800506a:	77fb      	strb	r3, [r7, #31]
 800506c:	e0c0      	b.n	80051f0 <UART_SetConfig+0x348>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a44      	ldr	r2, [pc, #272]	@ (8005184 <UART_SetConfig+0x2dc>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d125      	bne.n	80050c4 <UART_SetConfig+0x21c>
 8005078:	4b3e      	ldr	r3, [pc, #248]	@ (8005174 <UART_SetConfig+0x2cc>)
 800507a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800507e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005082:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005086:	d017      	beq.n	80050b8 <UART_SetConfig+0x210>
 8005088:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800508c:	d817      	bhi.n	80050be <UART_SetConfig+0x216>
 800508e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005092:	d00b      	beq.n	80050ac <UART_SetConfig+0x204>
 8005094:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005098:	d811      	bhi.n	80050be <UART_SetConfig+0x216>
 800509a:	2b00      	cmp	r3, #0
 800509c:	d003      	beq.n	80050a6 <UART_SetConfig+0x1fe>
 800509e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050a2:	d006      	beq.n	80050b2 <UART_SetConfig+0x20a>
 80050a4:	e00b      	b.n	80050be <UART_SetConfig+0x216>
 80050a6:	2300      	movs	r3, #0
 80050a8:	77fb      	strb	r3, [r7, #31]
 80050aa:	e0a1      	b.n	80051f0 <UART_SetConfig+0x348>
 80050ac:	2302      	movs	r3, #2
 80050ae:	77fb      	strb	r3, [r7, #31]
 80050b0:	e09e      	b.n	80051f0 <UART_SetConfig+0x348>
 80050b2:	2304      	movs	r3, #4
 80050b4:	77fb      	strb	r3, [r7, #31]
 80050b6:	e09b      	b.n	80051f0 <UART_SetConfig+0x348>
 80050b8:	2308      	movs	r3, #8
 80050ba:	77fb      	strb	r3, [r7, #31]
 80050bc:	e098      	b.n	80051f0 <UART_SetConfig+0x348>
 80050be:	2310      	movs	r3, #16
 80050c0:	77fb      	strb	r3, [r7, #31]
 80050c2:	e095      	b.n	80051f0 <UART_SetConfig+0x348>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a2f      	ldr	r2, [pc, #188]	@ (8005188 <UART_SetConfig+0x2e0>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d125      	bne.n	800511a <UART_SetConfig+0x272>
 80050ce:	4b29      	ldr	r3, [pc, #164]	@ (8005174 <UART_SetConfig+0x2cc>)
 80050d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80050d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050dc:	d017      	beq.n	800510e <UART_SetConfig+0x266>
 80050de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050e2:	d817      	bhi.n	8005114 <UART_SetConfig+0x26c>
 80050e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050e8:	d00b      	beq.n	8005102 <UART_SetConfig+0x25a>
 80050ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050ee:	d811      	bhi.n	8005114 <UART_SetConfig+0x26c>
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d003      	beq.n	80050fc <UART_SetConfig+0x254>
 80050f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050f8:	d006      	beq.n	8005108 <UART_SetConfig+0x260>
 80050fa:	e00b      	b.n	8005114 <UART_SetConfig+0x26c>
 80050fc:	2301      	movs	r3, #1
 80050fe:	77fb      	strb	r3, [r7, #31]
 8005100:	e076      	b.n	80051f0 <UART_SetConfig+0x348>
 8005102:	2302      	movs	r3, #2
 8005104:	77fb      	strb	r3, [r7, #31]
 8005106:	e073      	b.n	80051f0 <UART_SetConfig+0x348>
 8005108:	2304      	movs	r3, #4
 800510a:	77fb      	strb	r3, [r7, #31]
 800510c:	e070      	b.n	80051f0 <UART_SetConfig+0x348>
 800510e:	2308      	movs	r3, #8
 8005110:	77fb      	strb	r3, [r7, #31]
 8005112:	e06d      	b.n	80051f0 <UART_SetConfig+0x348>
 8005114:	2310      	movs	r3, #16
 8005116:	77fb      	strb	r3, [r7, #31]
 8005118:	e06a      	b.n	80051f0 <UART_SetConfig+0x348>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a1b      	ldr	r2, [pc, #108]	@ (800518c <UART_SetConfig+0x2e4>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d138      	bne.n	8005196 <UART_SetConfig+0x2ee>
 8005124:	4b13      	ldr	r3, [pc, #76]	@ (8005174 <UART_SetConfig+0x2cc>)
 8005126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800512a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800512e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005132:	d017      	beq.n	8005164 <UART_SetConfig+0x2bc>
 8005134:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005138:	d82a      	bhi.n	8005190 <UART_SetConfig+0x2e8>
 800513a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800513e:	d00b      	beq.n	8005158 <UART_SetConfig+0x2b0>
 8005140:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005144:	d824      	bhi.n	8005190 <UART_SetConfig+0x2e8>
 8005146:	2b00      	cmp	r3, #0
 8005148:	d003      	beq.n	8005152 <UART_SetConfig+0x2aa>
 800514a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800514e:	d006      	beq.n	800515e <UART_SetConfig+0x2b6>
 8005150:	e01e      	b.n	8005190 <UART_SetConfig+0x2e8>
 8005152:	2300      	movs	r3, #0
 8005154:	77fb      	strb	r3, [r7, #31]
 8005156:	e04b      	b.n	80051f0 <UART_SetConfig+0x348>
 8005158:	2302      	movs	r3, #2
 800515a:	77fb      	strb	r3, [r7, #31]
 800515c:	e048      	b.n	80051f0 <UART_SetConfig+0x348>
 800515e:	2304      	movs	r3, #4
 8005160:	77fb      	strb	r3, [r7, #31]
 8005162:	e045      	b.n	80051f0 <UART_SetConfig+0x348>
 8005164:	2308      	movs	r3, #8
 8005166:	77fb      	strb	r3, [r7, #31]
 8005168:	e042      	b.n	80051f0 <UART_SetConfig+0x348>
 800516a:	bf00      	nop
 800516c:	efff69f3 	.word	0xefff69f3
 8005170:	40011000 	.word	0x40011000
 8005174:	40023800 	.word	0x40023800
 8005178:	40004400 	.word	0x40004400
 800517c:	40004800 	.word	0x40004800
 8005180:	40004c00 	.word	0x40004c00
 8005184:	40005000 	.word	0x40005000
 8005188:	40011400 	.word	0x40011400
 800518c:	40007800 	.word	0x40007800
 8005190:	2310      	movs	r3, #16
 8005192:	77fb      	strb	r3, [r7, #31]
 8005194:	e02c      	b.n	80051f0 <UART_SetConfig+0x348>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a72      	ldr	r2, [pc, #456]	@ (8005364 <UART_SetConfig+0x4bc>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d125      	bne.n	80051ec <UART_SetConfig+0x344>
 80051a0:	4b71      	ldr	r3, [pc, #452]	@ (8005368 <UART_SetConfig+0x4c0>)
 80051a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051a6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80051aa:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80051ae:	d017      	beq.n	80051e0 <UART_SetConfig+0x338>
 80051b0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80051b4:	d817      	bhi.n	80051e6 <UART_SetConfig+0x33e>
 80051b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051ba:	d00b      	beq.n	80051d4 <UART_SetConfig+0x32c>
 80051bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051c0:	d811      	bhi.n	80051e6 <UART_SetConfig+0x33e>
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d003      	beq.n	80051ce <UART_SetConfig+0x326>
 80051c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051ca:	d006      	beq.n	80051da <UART_SetConfig+0x332>
 80051cc:	e00b      	b.n	80051e6 <UART_SetConfig+0x33e>
 80051ce:	2300      	movs	r3, #0
 80051d0:	77fb      	strb	r3, [r7, #31]
 80051d2:	e00d      	b.n	80051f0 <UART_SetConfig+0x348>
 80051d4:	2302      	movs	r3, #2
 80051d6:	77fb      	strb	r3, [r7, #31]
 80051d8:	e00a      	b.n	80051f0 <UART_SetConfig+0x348>
 80051da:	2304      	movs	r3, #4
 80051dc:	77fb      	strb	r3, [r7, #31]
 80051de:	e007      	b.n	80051f0 <UART_SetConfig+0x348>
 80051e0:	2308      	movs	r3, #8
 80051e2:	77fb      	strb	r3, [r7, #31]
 80051e4:	e004      	b.n	80051f0 <UART_SetConfig+0x348>
 80051e6:	2310      	movs	r3, #16
 80051e8:	77fb      	strb	r3, [r7, #31]
 80051ea:	e001      	b.n	80051f0 <UART_SetConfig+0x348>
 80051ec:	2310      	movs	r3, #16
 80051ee:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	69db      	ldr	r3, [r3, #28]
 80051f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051f8:	d15b      	bne.n	80052b2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80051fa:	7ffb      	ldrb	r3, [r7, #31]
 80051fc:	2b08      	cmp	r3, #8
 80051fe:	d828      	bhi.n	8005252 <UART_SetConfig+0x3aa>
 8005200:	a201      	add	r2, pc, #4	@ (adr r2, 8005208 <UART_SetConfig+0x360>)
 8005202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005206:	bf00      	nop
 8005208:	0800522d 	.word	0x0800522d
 800520c:	08005235 	.word	0x08005235
 8005210:	0800523d 	.word	0x0800523d
 8005214:	08005253 	.word	0x08005253
 8005218:	08005243 	.word	0x08005243
 800521c:	08005253 	.word	0x08005253
 8005220:	08005253 	.word	0x08005253
 8005224:	08005253 	.word	0x08005253
 8005228:	0800524b 	.word	0x0800524b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800522c:	f7fe f8b0 	bl	8003390 <HAL_RCC_GetPCLK1Freq>
 8005230:	61b8      	str	r0, [r7, #24]
        break;
 8005232:	e013      	b.n	800525c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005234:	f7fe f8c0 	bl	80033b8 <HAL_RCC_GetPCLK2Freq>
 8005238:	61b8      	str	r0, [r7, #24]
        break;
 800523a:	e00f      	b.n	800525c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800523c:	4b4b      	ldr	r3, [pc, #300]	@ (800536c <UART_SetConfig+0x4c4>)
 800523e:	61bb      	str	r3, [r7, #24]
        break;
 8005240:	e00c      	b.n	800525c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005242:	f7fd ff93 	bl	800316c <HAL_RCC_GetSysClockFreq>
 8005246:	61b8      	str	r0, [r7, #24]
        break;
 8005248:	e008      	b.n	800525c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800524a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800524e:	61bb      	str	r3, [r7, #24]
        break;
 8005250:	e004      	b.n	800525c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005252:	2300      	movs	r3, #0
 8005254:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	77bb      	strb	r3, [r7, #30]
        break;
 800525a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d074      	beq.n	800534c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	005a      	lsls	r2, r3, #1
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	085b      	lsrs	r3, r3, #1
 800526c:	441a      	add	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	fbb2 f3f3 	udiv	r3, r2, r3
 8005276:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	2b0f      	cmp	r3, #15
 800527c:	d916      	bls.n	80052ac <UART_SetConfig+0x404>
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005284:	d212      	bcs.n	80052ac <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	b29b      	uxth	r3, r3
 800528a:	f023 030f 	bic.w	r3, r3, #15
 800528e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	085b      	lsrs	r3, r3, #1
 8005294:	b29b      	uxth	r3, r3
 8005296:	f003 0307 	and.w	r3, r3, #7
 800529a:	b29a      	uxth	r2, r3
 800529c:	89fb      	ldrh	r3, [r7, #14]
 800529e:	4313      	orrs	r3, r2
 80052a0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	89fa      	ldrh	r2, [r7, #14]
 80052a8:	60da      	str	r2, [r3, #12]
 80052aa:	e04f      	b.n	800534c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	77bb      	strb	r3, [r7, #30]
 80052b0:	e04c      	b.n	800534c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052b2:	7ffb      	ldrb	r3, [r7, #31]
 80052b4:	2b08      	cmp	r3, #8
 80052b6:	d828      	bhi.n	800530a <UART_SetConfig+0x462>
 80052b8:	a201      	add	r2, pc, #4	@ (adr r2, 80052c0 <UART_SetConfig+0x418>)
 80052ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052be:	bf00      	nop
 80052c0:	080052e5 	.word	0x080052e5
 80052c4:	080052ed 	.word	0x080052ed
 80052c8:	080052f5 	.word	0x080052f5
 80052cc:	0800530b 	.word	0x0800530b
 80052d0:	080052fb 	.word	0x080052fb
 80052d4:	0800530b 	.word	0x0800530b
 80052d8:	0800530b 	.word	0x0800530b
 80052dc:	0800530b 	.word	0x0800530b
 80052e0:	08005303 	.word	0x08005303
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052e4:	f7fe f854 	bl	8003390 <HAL_RCC_GetPCLK1Freq>
 80052e8:	61b8      	str	r0, [r7, #24]
        break;
 80052ea:	e013      	b.n	8005314 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052ec:	f7fe f864 	bl	80033b8 <HAL_RCC_GetPCLK2Freq>
 80052f0:	61b8      	str	r0, [r7, #24]
        break;
 80052f2:	e00f      	b.n	8005314 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052f4:	4b1d      	ldr	r3, [pc, #116]	@ (800536c <UART_SetConfig+0x4c4>)
 80052f6:	61bb      	str	r3, [r7, #24]
        break;
 80052f8:	e00c      	b.n	8005314 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052fa:	f7fd ff37 	bl	800316c <HAL_RCC_GetSysClockFreq>
 80052fe:	61b8      	str	r0, [r7, #24]
        break;
 8005300:	e008      	b.n	8005314 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005302:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005306:	61bb      	str	r3, [r7, #24]
        break;
 8005308:	e004      	b.n	8005314 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800530a:	2300      	movs	r3, #0
 800530c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	77bb      	strb	r3, [r7, #30]
        break;
 8005312:	bf00      	nop
    }

    if (pclk != 0U)
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d018      	beq.n	800534c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	085a      	lsrs	r2, r3, #1
 8005320:	69bb      	ldr	r3, [r7, #24]
 8005322:	441a      	add	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	fbb2 f3f3 	udiv	r3, r2, r3
 800532c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	2b0f      	cmp	r3, #15
 8005332:	d909      	bls.n	8005348 <UART_SetConfig+0x4a0>
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800533a:	d205      	bcs.n	8005348 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	b29a      	uxth	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	60da      	str	r2, [r3, #12]
 8005346:	e001      	b.n	800534c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005358:	7fbb      	ldrb	r3, [r7, #30]
}
 800535a:	4618      	mov	r0, r3
 800535c:	3720      	adds	r7, #32
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	40007c00 	.word	0x40007c00
 8005368:	40023800 	.word	0x40023800
 800536c:	00f42400 	.word	0x00f42400

08005370 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537c:	f003 0308 	and.w	r3, r3, #8
 8005380:	2b00      	cmp	r3, #0
 8005382:	d00a      	beq.n	800539a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	430a      	orrs	r2, r1
 8005398:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00a      	beq.n	80053bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	430a      	orrs	r2, r1
 80053ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c0:	f003 0302 	and.w	r3, r3, #2
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d00a      	beq.n	80053de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	430a      	orrs	r2, r1
 80053dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e2:	f003 0304 	and.w	r3, r3, #4
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d00a      	beq.n	8005400 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	430a      	orrs	r2, r1
 80053fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005404:	f003 0310 	and.w	r3, r3, #16
 8005408:	2b00      	cmp	r3, #0
 800540a:	d00a      	beq.n	8005422 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	430a      	orrs	r2, r1
 8005420:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005426:	f003 0320 	and.w	r3, r3, #32
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00a      	beq.n	8005444 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	430a      	orrs	r2, r1
 8005442:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800544c:	2b00      	cmp	r3, #0
 800544e:	d01a      	beq.n	8005486 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	430a      	orrs	r2, r1
 8005464:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800546a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800546e:	d10a      	bne.n	8005486 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	430a      	orrs	r2, r1
 8005484:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800548a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00a      	beq.n	80054a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	430a      	orrs	r2, r1
 80054a6:	605a      	str	r2, [r3, #4]
  }
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b08c      	sub	sp, #48	@ 0x30
 80054b8:	af02      	add	r7, sp, #8
 80054ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054c4:	f7fc f9cc 	bl	8001860 <HAL_GetTick>
 80054c8:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 0308 	and.w	r3, r3, #8
 80054d4:	2b08      	cmp	r3, #8
 80054d6:	d12e      	bne.n	8005536 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054dc:	9300      	str	r3, [sp, #0]
 80054de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e0:	2200      	movs	r2, #0
 80054e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f83b 	bl	8005562 <UART_WaitOnFlagUntilTimeout>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d021      	beq.n	8005536 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	e853 3f00 	ldrex	r3, [r3]
 80054fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005506:	623b      	str	r3, [r7, #32]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	461a      	mov	r2, r3
 800550e:	6a3b      	ldr	r3, [r7, #32]
 8005510:	61fb      	str	r3, [r7, #28]
 8005512:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005514:	69b9      	ldr	r1, [r7, #24]
 8005516:	69fa      	ldr	r2, [r7, #28]
 8005518:	e841 2300 	strex	r3, r2, [r1]
 800551c:	617b      	str	r3, [r7, #20]
   return(result);
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d1e6      	bne.n	80054f2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2220      	movs	r2, #32
 8005528:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	e011      	b.n	800555a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2220      	movs	r2, #32
 800553a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2220      	movs	r2, #32
 8005540:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2200      	movs	r2, #0
 8005548:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3728      	adds	r7, #40	@ 0x28
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}

08005562 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b084      	sub	sp, #16
 8005566:	af00      	add	r7, sp, #0
 8005568:	60f8      	str	r0, [r7, #12]
 800556a:	60b9      	str	r1, [r7, #8]
 800556c:	603b      	str	r3, [r7, #0]
 800556e:	4613      	mov	r3, r2
 8005570:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005572:	e04f      	b.n	8005614 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557a:	d04b      	beq.n	8005614 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800557c:	f7fc f970 	bl	8001860 <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	69ba      	ldr	r2, [r7, #24]
 8005588:	429a      	cmp	r2, r3
 800558a:	d302      	bcc.n	8005592 <UART_WaitOnFlagUntilTimeout+0x30>
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d101      	bne.n	8005596 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e04e      	b.n	8005634 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0304 	and.w	r3, r3, #4
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d037      	beq.n	8005614 <UART_WaitOnFlagUntilTimeout+0xb2>
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	2b80      	cmp	r3, #128	@ 0x80
 80055a8:	d034      	beq.n	8005614 <UART_WaitOnFlagUntilTimeout+0xb2>
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	2b40      	cmp	r3, #64	@ 0x40
 80055ae:	d031      	beq.n	8005614 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	69db      	ldr	r3, [r3, #28]
 80055b6:	f003 0308 	and.w	r3, r3, #8
 80055ba:	2b08      	cmp	r3, #8
 80055bc:	d110      	bne.n	80055e0 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2208      	movs	r2, #8
 80055c4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055c6:	68f8      	ldr	r0, [r7, #12]
 80055c8:	f000 f838 	bl	800563c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2208      	movs	r2, #8
 80055d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e029      	b.n	8005634 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	69db      	ldr	r3, [r3, #28]
 80055e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055ee:	d111      	bne.n	8005614 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055f8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055fa:	68f8      	ldr	r0, [r7, #12]
 80055fc:	f000 f81e 	bl	800563c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2220      	movs	r2, #32
 8005604:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e00f      	b.n	8005634 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	69da      	ldr	r2, [r3, #28]
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	4013      	ands	r3, r2
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	429a      	cmp	r2, r3
 8005622:	bf0c      	ite	eq
 8005624:	2301      	moveq	r3, #1
 8005626:	2300      	movne	r3, #0
 8005628:	b2db      	uxtb	r3, r3
 800562a:	461a      	mov	r2, r3
 800562c:	79fb      	ldrb	r3, [r7, #7]
 800562e:	429a      	cmp	r2, r3
 8005630:	d0a0      	beq.n	8005574 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3710      	adds	r7, #16
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800563c:	b480      	push	{r7}
 800563e:	b095      	sub	sp, #84	@ 0x54
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800564c:	e853 3f00 	ldrex	r3, [r3]
 8005650:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005654:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005658:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	461a      	mov	r2, r3
 8005660:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005662:	643b      	str	r3, [r7, #64]	@ 0x40
 8005664:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005666:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005668:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800566a:	e841 2300 	strex	r3, r2, [r1]
 800566e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1e6      	bne.n	8005644 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3308      	adds	r3, #8
 800567c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567e:	6a3b      	ldr	r3, [r7, #32]
 8005680:	e853 3f00 	ldrex	r3, [r3]
 8005684:	61fb      	str	r3, [r7, #28]
   return(result);
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	f023 0301 	bic.w	r3, r3, #1
 800568c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	3308      	adds	r3, #8
 8005694:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005696:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005698:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800569c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800569e:	e841 2300 	strex	r3, r2, [r1]
 80056a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80056a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1e5      	bne.n	8005676 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d118      	bne.n	80056e4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	e853 3f00 	ldrex	r3, [r3]
 80056be:	60bb      	str	r3, [r7, #8]
   return(result);
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	f023 0310 	bic.w	r3, r3, #16
 80056c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	461a      	mov	r2, r3
 80056ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056d0:	61bb      	str	r3, [r7, #24]
 80056d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d4:	6979      	ldr	r1, [r7, #20]
 80056d6:	69ba      	ldr	r2, [r7, #24]
 80056d8:	e841 2300 	strex	r3, r2, [r1]
 80056dc:	613b      	str	r3, [r7, #16]
   return(result);
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d1e6      	bne.n	80056b2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2220      	movs	r2, #32
 80056e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2200      	movs	r2, #0
 80056f0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2200      	movs	r2, #0
 80056f6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80056f8:	bf00      	nop
 80056fa:	3754      	adds	r7, #84	@ 0x54
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr

08005704 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005704:	b084      	sub	sp, #16
 8005706:	b580      	push	{r7, lr}
 8005708:	b084      	sub	sp, #16
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
 800570e:	f107 001c 	add.w	r0, r7, #28
 8005712:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005716:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800571a:	2b01      	cmp	r3, #1
 800571c:	d121      	bne.n	8005762 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005722:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	68da      	ldr	r2, [r3, #12]
 800572e:	4b21      	ldr	r3, [pc, #132]	@ (80057b4 <USB_CoreInit+0xb0>)
 8005730:	4013      	ands	r3, r2
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005742:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005746:	2b01      	cmp	r3, #1
 8005748:	d105      	bne.n	8005756 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	68db      	ldr	r3, [r3, #12]
 800574e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f000 fa92 	bl	8005c80 <USB_CoreReset>
 800575c:	4603      	mov	r3, r0
 800575e:	73fb      	strb	r3, [r7, #15]
 8005760:	e010      	b.n	8005784 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 fa86 	bl	8005c80 <USB_CoreReset>
 8005774:	4603      	mov	r3, r0
 8005776:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800577c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005784:	7fbb      	ldrb	r3, [r7, #30]
 8005786:	2b01      	cmp	r3, #1
 8005788:	d10b      	bne.n	80057a2 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	f043 0206 	orr.w	r2, r3, #6
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	f043 0220 	orr.w	r2, r3, #32
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80057a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3710      	adds	r7, #16
 80057a8:	46bd      	mov	sp, r7
 80057aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80057ae:	b004      	add	sp, #16
 80057b0:	4770      	bx	lr
 80057b2:	bf00      	nop
 80057b4:	ffbdffbf 	.word	0xffbdffbf

080057b8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f023 0201 	bic.w	r2, r3, #1
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr

080057da <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80057da:	b580      	push	{r7, lr}
 80057dc:	b084      	sub	sp, #16
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
 80057e2:	460b      	mov	r3, r1
 80057e4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80057e6:	2300      	movs	r3, #0
 80057e8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80057f6:	78fb      	ldrb	r3, [r7, #3]
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d115      	bne.n	8005828 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005808:	200a      	movs	r0, #10
 800580a:	f7fc f835 	bl	8001878 <HAL_Delay>
      ms += 10U;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	330a      	adds	r3, #10
 8005812:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 fa25 	bl	8005c64 <USB_GetMode>
 800581a:	4603      	mov	r3, r0
 800581c:	2b01      	cmp	r3, #1
 800581e:	d01e      	beq.n	800585e <USB_SetCurrentMode+0x84>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2bc7      	cmp	r3, #199	@ 0xc7
 8005824:	d9f0      	bls.n	8005808 <USB_SetCurrentMode+0x2e>
 8005826:	e01a      	b.n	800585e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005828:	78fb      	ldrb	r3, [r7, #3]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d115      	bne.n	800585a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800583a:	200a      	movs	r0, #10
 800583c:	f7fc f81c 	bl	8001878 <HAL_Delay>
      ms += 10U;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	330a      	adds	r3, #10
 8005844:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 fa0c 	bl	8005c64 <USB_GetMode>
 800584c:	4603      	mov	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d005      	beq.n	800585e <USB_SetCurrentMode+0x84>
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2bc7      	cmp	r3, #199	@ 0xc7
 8005856:	d9f0      	bls.n	800583a <USB_SetCurrentMode+0x60>
 8005858:	e001      	b.n	800585e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e005      	b.n	800586a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2bc8      	cmp	r3, #200	@ 0xc8
 8005862:	d101      	bne.n	8005868 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e000      	b.n	800586a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	3710      	adds	r7, #16
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
	...

08005874 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005874:	b084      	sub	sp, #16
 8005876:	b580      	push	{r7, lr}
 8005878:	b086      	sub	sp, #24
 800587a:	af00      	add	r7, sp, #0
 800587c:	6078      	str	r0, [r7, #4]
 800587e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005882:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005886:	2300      	movs	r3, #0
 8005888:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800588e:	2300      	movs	r3, #0
 8005890:	613b      	str	r3, [r7, #16]
 8005892:	e009      	b.n	80058a8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	3340      	adds	r3, #64	@ 0x40
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	4413      	add	r3, r2
 800589e:	2200      	movs	r2, #0
 80058a0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	3301      	adds	r3, #1
 80058a6:	613b      	str	r3, [r7, #16]
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	2b0e      	cmp	r3, #14
 80058ac:	d9f2      	bls.n	8005894 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80058ae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d11c      	bne.n	80058f0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	68fa      	ldr	r2, [r7, #12]
 80058c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058c4:	f043 0302 	orr.w	r3, r3, #2
 80058c8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ce:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	601a      	str	r2, [r3, #0]
 80058ee:	e005      	b.n	80058fc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005902:	461a      	mov	r2, r3
 8005904:	2300      	movs	r3, #0
 8005906:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005908:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800590c:	2b01      	cmp	r3, #1
 800590e:	d10d      	bne.n	800592c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005910:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005914:	2b00      	cmp	r3, #0
 8005916:	d104      	bne.n	8005922 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005918:	2100      	movs	r1, #0
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f968 	bl	8005bf0 <USB_SetDevSpeed>
 8005920:	e008      	b.n	8005934 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005922:	2101      	movs	r1, #1
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 f963 	bl	8005bf0 <USB_SetDevSpeed>
 800592a:	e003      	b.n	8005934 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800592c:	2103      	movs	r1, #3
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 f95e 	bl	8005bf0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005934:	2110      	movs	r1, #16
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f000 f8fa 	bl	8005b30 <USB_FlushTxFifo>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d001      	beq.n	8005946 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 f924 	bl	8005b94 <USB_FlushRxFifo>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d001      	beq.n	8005956 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800595c:	461a      	mov	r2, r3
 800595e:	2300      	movs	r3, #0
 8005960:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005968:	461a      	mov	r2, r3
 800596a:	2300      	movs	r3, #0
 800596c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005974:	461a      	mov	r2, r3
 8005976:	2300      	movs	r3, #0
 8005978:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800597a:	2300      	movs	r3, #0
 800597c:	613b      	str	r3, [r7, #16]
 800597e:	e043      	b.n	8005a08 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	015a      	lsls	r2, r3, #5
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	4413      	add	r3, r2
 8005988:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005992:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005996:	d118      	bne.n	80059ca <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d10a      	bne.n	80059b4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	015a      	lsls	r2, r3, #5
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	4413      	add	r3, r2
 80059a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059aa:	461a      	mov	r2, r3
 80059ac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80059b0:	6013      	str	r3, [r2, #0]
 80059b2:	e013      	b.n	80059dc <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	015a      	lsls	r2, r3, #5
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	4413      	add	r3, r2
 80059bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059c0:	461a      	mov	r2, r3
 80059c2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80059c6:	6013      	str	r3, [r2, #0]
 80059c8:	e008      	b.n	80059dc <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	015a      	lsls	r2, r3, #5
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	4413      	add	r3, r2
 80059d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059d6:	461a      	mov	r2, r3
 80059d8:	2300      	movs	r3, #0
 80059da:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	015a      	lsls	r2, r3, #5
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	4413      	add	r3, r2
 80059e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059e8:	461a      	mov	r2, r3
 80059ea:	2300      	movs	r3, #0
 80059ec:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	015a      	lsls	r2, r3, #5
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	4413      	add	r3, r2
 80059f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059fa:	461a      	mov	r2, r3
 80059fc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005a00:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	3301      	adds	r3, #1
 8005a06:	613b      	str	r3, [r7, #16]
 8005a08:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d3b5      	bcc.n	8005980 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a14:	2300      	movs	r3, #0
 8005a16:	613b      	str	r3, [r7, #16]
 8005a18:	e043      	b.n	8005aa2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	015a      	lsls	r2, r3, #5
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	4413      	add	r3, r2
 8005a22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a30:	d118      	bne.n	8005a64 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d10a      	bne.n	8005a4e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	015a      	lsls	r2, r3, #5
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	4413      	add	r3, r2
 8005a40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a44:	461a      	mov	r2, r3
 8005a46:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005a4a:	6013      	str	r3, [r2, #0]
 8005a4c:	e013      	b.n	8005a76 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	015a      	lsls	r2, r3, #5
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	4413      	add	r3, r2
 8005a56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005a60:	6013      	str	r3, [r2, #0]
 8005a62:	e008      	b.n	8005a76 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	015a      	lsls	r2, r3, #5
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	4413      	add	r3, r2
 8005a6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a70:	461a      	mov	r2, r3
 8005a72:	2300      	movs	r3, #0
 8005a74:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	015a      	lsls	r2, r3, #5
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a82:	461a      	mov	r2, r3
 8005a84:	2300      	movs	r3, #0
 8005a86:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	015a      	lsls	r2, r3, #5
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	4413      	add	r3, r2
 8005a90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a94:	461a      	mov	r2, r3
 8005a96:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005a9a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	613b      	str	r3, [r7, #16]
 8005aa2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d3b5      	bcc.n	8005a1a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005abc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ac0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005ace:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005ad0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d105      	bne.n	8005ae4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	699b      	ldr	r3, [r3, #24]
 8005adc:	f043 0210 	orr.w	r2, r3, #16
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	699a      	ldr	r2, [r3, #24]
 8005ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8005b28 <USB_DevInit+0x2b4>)
 8005aea:	4313      	orrs	r3, r2
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005af0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d005      	beq.n	8005b04 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	f043 0208 	orr.w	r2, r3, #8
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005b04:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d105      	bne.n	8005b18 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	699a      	ldr	r2, [r3, #24]
 8005b10:	4b06      	ldr	r3, [pc, #24]	@ (8005b2c <USB_DevInit+0x2b8>)
 8005b12:	4313      	orrs	r3, r2
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005b18:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3718      	adds	r7, #24
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b24:	b004      	add	sp, #16
 8005b26:	4770      	bx	lr
 8005b28:	803c3800 	.word	0x803c3800
 8005b2c:	40000004 	.word	0x40000004

08005b30 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	3301      	adds	r3, #1
 8005b42:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b4a:	d901      	bls.n	8005b50 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	e01b      	b.n	8005b88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	daf2      	bge.n	8005b3e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	019b      	lsls	r3, r3, #6
 8005b60:	f043 0220 	orr.w	r2, r3, #32
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	3301      	adds	r3, #1
 8005b6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b74:	d901      	bls.n	8005b7a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e006      	b.n	8005b88 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	f003 0320 	and.w	r3, r3, #32
 8005b82:	2b20      	cmp	r3, #32
 8005b84:	d0f0      	beq.n	8005b68 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3714      	adds	r7, #20
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr

08005b94 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b085      	sub	sp, #20
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005bac:	d901      	bls.n	8005bb2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e018      	b.n	8005be4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	daf2      	bge.n	8005ba0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2210      	movs	r2, #16
 8005bc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005bd0:	d901      	bls.n	8005bd6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	e006      	b.n	8005be4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	f003 0310 	and.w	r3, r3, #16
 8005bde:	2b10      	cmp	r3, #16
 8005be0:	d0f0      	beq.n	8005bc4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3714      	adds	r7, #20
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	78fb      	ldrb	r3, [r7, #3]
 8005c0a:	68f9      	ldr	r1, [r7, #12]
 8005c0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c10:	4313      	orrs	r3, r2
 8005c12:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005c14:	2300      	movs	r3, #0
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3714      	adds	r7, #20
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr

08005c22 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c22:	b480      	push	{r7}
 8005c24:	b085      	sub	sp, #20
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005c3c:	f023 0303 	bic.w	r3, r3, #3
 8005c40:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	68fa      	ldr	r2, [r7, #12]
 8005c4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c50:	f043 0302 	orr.w	r3, r3, #2
 8005c54:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3714      	adds	r7, #20
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr

08005c64 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	695b      	ldr	r3, [r3, #20]
 8005c70:	f003 0301 	and.w	r3, r3, #1
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b085      	sub	sp, #20
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	3301      	adds	r3, #1
 8005c90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c98:	d901      	bls.n	8005c9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e022      	b.n	8005ce4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	daf2      	bge.n	8005c8c <USB_CoreReset+0xc>

  count = 10U;
 8005ca6:	230a      	movs	r3, #10
 8005ca8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005caa:	e002      	b.n	8005cb2 <USB_CoreReset+0x32>
  {
    count--;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d1f9      	bne.n	8005cac <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	f043 0201 	orr.w	r2, r3, #1
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005cd0:	d901      	bls.n	8005cd6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e006      	b.n	8005ce4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	f003 0301 	and.w	r3, r3, #1
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d0f0      	beq.n	8005cc4 <USB_CoreReset+0x44>

  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3714      	adds	r7, #20
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <sniprintf>:
 8005cf0:	b40c      	push	{r2, r3}
 8005cf2:	b530      	push	{r4, r5, lr}
 8005cf4:	4b18      	ldr	r3, [pc, #96]	@ (8005d58 <sniprintf+0x68>)
 8005cf6:	1e0c      	subs	r4, r1, #0
 8005cf8:	681d      	ldr	r5, [r3, #0]
 8005cfa:	b09d      	sub	sp, #116	@ 0x74
 8005cfc:	da08      	bge.n	8005d10 <sniprintf+0x20>
 8005cfe:	238b      	movs	r3, #139	@ 0x8b
 8005d00:	602b      	str	r3, [r5, #0]
 8005d02:	f04f 30ff 	mov.w	r0, #4294967295
 8005d06:	b01d      	add	sp, #116	@ 0x74
 8005d08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d0c:	b002      	add	sp, #8
 8005d0e:	4770      	bx	lr
 8005d10:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005d14:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005d18:	f04f 0300 	mov.w	r3, #0
 8005d1c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005d1e:	bf14      	ite	ne
 8005d20:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005d24:	4623      	moveq	r3, r4
 8005d26:	9304      	str	r3, [sp, #16]
 8005d28:	9307      	str	r3, [sp, #28]
 8005d2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005d2e:	9002      	str	r0, [sp, #8]
 8005d30:	9006      	str	r0, [sp, #24]
 8005d32:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005d36:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005d38:	ab21      	add	r3, sp, #132	@ 0x84
 8005d3a:	a902      	add	r1, sp, #8
 8005d3c:	4628      	mov	r0, r5
 8005d3e:	9301      	str	r3, [sp, #4]
 8005d40:	f000 f9a2 	bl	8006088 <_svfiprintf_r>
 8005d44:	1c43      	adds	r3, r0, #1
 8005d46:	bfbc      	itt	lt
 8005d48:	238b      	movlt	r3, #139	@ 0x8b
 8005d4a:	602b      	strlt	r3, [r5, #0]
 8005d4c:	2c00      	cmp	r4, #0
 8005d4e:	d0da      	beq.n	8005d06 <sniprintf+0x16>
 8005d50:	9b02      	ldr	r3, [sp, #8]
 8005d52:	2200      	movs	r2, #0
 8005d54:	701a      	strb	r2, [r3, #0]
 8005d56:	e7d6      	b.n	8005d06 <sniprintf+0x16>
 8005d58:	2000000c 	.word	0x2000000c

08005d5c <memset>:
 8005d5c:	4402      	add	r2, r0
 8005d5e:	4603      	mov	r3, r0
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d100      	bne.n	8005d66 <memset+0xa>
 8005d64:	4770      	bx	lr
 8005d66:	f803 1b01 	strb.w	r1, [r3], #1
 8005d6a:	e7f9      	b.n	8005d60 <memset+0x4>

08005d6c <__errno>:
 8005d6c:	4b01      	ldr	r3, [pc, #4]	@ (8005d74 <__errno+0x8>)
 8005d6e:	6818      	ldr	r0, [r3, #0]
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	2000000c 	.word	0x2000000c

08005d78 <__libc_init_array>:
 8005d78:	b570      	push	{r4, r5, r6, lr}
 8005d7a:	4d0d      	ldr	r5, [pc, #52]	@ (8005db0 <__libc_init_array+0x38>)
 8005d7c:	4c0d      	ldr	r4, [pc, #52]	@ (8005db4 <__libc_init_array+0x3c>)
 8005d7e:	1b64      	subs	r4, r4, r5
 8005d80:	10a4      	asrs	r4, r4, #2
 8005d82:	2600      	movs	r6, #0
 8005d84:	42a6      	cmp	r6, r4
 8005d86:	d109      	bne.n	8005d9c <__libc_init_array+0x24>
 8005d88:	4d0b      	ldr	r5, [pc, #44]	@ (8005db8 <__libc_init_array+0x40>)
 8005d8a:	4c0c      	ldr	r4, [pc, #48]	@ (8005dbc <__libc_init_array+0x44>)
 8005d8c:	f000 fc64 	bl	8006658 <_init>
 8005d90:	1b64      	subs	r4, r4, r5
 8005d92:	10a4      	asrs	r4, r4, #2
 8005d94:	2600      	movs	r6, #0
 8005d96:	42a6      	cmp	r6, r4
 8005d98:	d105      	bne.n	8005da6 <__libc_init_array+0x2e>
 8005d9a:	bd70      	pop	{r4, r5, r6, pc}
 8005d9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005da0:	4798      	blx	r3
 8005da2:	3601      	adds	r6, #1
 8005da4:	e7ee      	b.n	8005d84 <__libc_init_array+0xc>
 8005da6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005daa:	4798      	blx	r3
 8005dac:	3601      	adds	r6, #1
 8005dae:	e7f2      	b.n	8005d96 <__libc_init_array+0x1e>
 8005db0:	080066ec 	.word	0x080066ec
 8005db4:	080066ec 	.word	0x080066ec
 8005db8:	080066ec 	.word	0x080066ec
 8005dbc:	080066f0 	.word	0x080066f0

08005dc0 <__retarget_lock_acquire_recursive>:
 8005dc0:	4770      	bx	lr

08005dc2 <__retarget_lock_release_recursive>:
 8005dc2:	4770      	bx	lr

08005dc4 <memcpy>:
 8005dc4:	440a      	add	r2, r1
 8005dc6:	4291      	cmp	r1, r2
 8005dc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005dcc:	d100      	bne.n	8005dd0 <memcpy+0xc>
 8005dce:	4770      	bx	lr
 8005dd0:	b510      	push	{r4, lr}
 8005dd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005dd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005dda:	4291      	cmp	r1, r2
 8005ddc:	d1f9      	bne.n	8005dd2 <memcpy+0xe>
 8005dde:	bd10      	pop	{r4, pc}

08005de0 <_free_r>:
 8005de0:	b538      	push	{r3, r4, r5, lr}
 8005de2:	4605      	mov	r5, r0
 8005de4:	2900      	cmp	r1, #0
 8005de6:	d041      	beq.n	8005e6c <_free_r+0x8c>
 8005de8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005dec:	1f0c      	subs	r4, r1, #4
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	bfb8      	it	lt
 8005df2:	18e4      	addlt	r4, r4, r3
 8005df4:	f000 f8e0 	bl	8005fb8 <__malloc_lock>
 8005df8:	4a1d      	ldr	r2, [pc, #116]	@ (8005e70 <_free_r+0x90>)
 8005dfa:	6813      	ldr	r3, [r2, #0]
 8005dfc:	b933      	cbnz	r3, 8005e0c <_free_r+0x2c>
 8005dfe:	6063      	str	r3, [r4, #4]
 8005e00:	6014      	str	r4, [r2, #0]
 8005e02:	4628      	mov	r0, r5
 8005e04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e08:	f000 b8dc 	b.w	8005fc4 <__malloc_unlock>
 8005e0c:	42a3      	cmp	r3, r4
 8005e0e:	d908      	bls.n	8005e22 <_free_r+0x42>
 8005e10:	6820      	ldr	r0, [r4, #0]
 8005e12:	1821      	adds	r1, r4, r0
 8005e14:	428b      	cmp	r3, r1
 8005e16:	bf01      	itttt	eq
 8005e18:	6819      	ldreq	r1, [r3, #0]
 8005e1a:	685b      	ldreq	r3, [r3, #4]
 8005e1c:	1809      	addeq	r1, r1, r0
 8005e1e:	6021      	streq	r1, [r4, #0]
 8005e20:	e7ed      	b.n	8005dfe <_free_r+0x1e>
 8005e22:	461a      	mov	r2, r3
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	b10b      	cbz	r3, 8005e2c <_free_r+0x4c>
 8005e28:	42a3      	cmp	r3, r4
 8005e2a:	d9fa      	bls.n	8005e22 <_free_r+0x42>
 8005e2c:	6811      	ldr	r1, [r2, #0]
 8005e2e:	1850      	adds	r0, r2, r1
 8005e30:	42a0      	cmp	r0, r4
 8005e32:	d10b      	bne.n	8005e4c <_free_r+0x6c>
 8005e34:	6820      	ldr	r0, [r4, #0]
 8005e36:	4401      	add	r1, r0
 8005e38:	1850      	adds	r0, r2, r1
 8005e3a:	4283      	cmp	r3, r0
 8005e3c:	6011      	str	r1, [r2, #0]
 8005e3e:	d1e0      	bne.n	8005e02 <_free_r+0x22>
 8005e40:	6818      	ldr	r0, [r3, #0]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	6053      	str	r3, [r2, #4]
 8005e46:	4408      	add	r0, r1
 8005e48:	6010      	str	r0, [r2, #0]
 8005e4a:	e7da      	b.n	8005e02 <_free_r+0x22>
 8005e4c:	d902      	bls.n	8005e54 <_free_r+0x74>
 8005e4e:	230c      	movs	r3, #12
 8005e50:	602b      	str	r3, [r5, #0]
 8005e52:	e7d6      	b.n	8005e02 <_free_r+0x22>
 8005e54:	6820      	ldr	r0, [r4, #0]
 8005e56:	1821      	adds	r1, r4, r0
 8005e58:	428b      	cmp	r3, r1
 8005e5a:	bf04      	itt	eq
 8005e5c:	6819      	ldreq	r1, [r3, #0]
 8005e5e:	685b      	ldreq	r3, [r3, #4]
 8005e60:	6063      	str	r3, [r4, #4]
 8005e62:	bf04      	itt	eq
 8005e64:	1809      	addeq	r1, r1, r0
 8005e66:	6021      	streq	r1, [r4, #0]
 8005e68:	6054      	str	r4, [r2, #4]
 8005e6a:	e7ca      	b.n	8005e02 <_free_r+0x22>
 8005e6c:	bd38      	pop	{r3, r4, r5, pc}
 8005e6e:	bf00      	nop
 8005e70:	20000a24 	.word	0x20000a24

08005e74 <sbrk_aligned>:
 8005e74:	b570      	push	{r4, r5, r6, lr}
 8005e76:	4e0f      	ldr	r6, [pc, #60]	@ (8005eb4 <sbrk_aligned+0x40>)
 8005e78:	460c      	mov	r4, r1
 8005e7a:	6831      	ldr	r1, [r6, #0]
 8005e7c:	4605      	mov	r5, r0
 8005e7e:	b911      	cbnz	r1, 8005e86 <sbrk_aligned+0x12>
 8005e80:	f000 fba4 	bl	80065cc <_sbrk_r>
 8005e84:	6030      	str	r0, [r6, #0]
 8005e86:	4621      	mov	r1, r4
 8005e88:	4628      	mov	r0, r5
 8005e8a:	f000 fb9f 	bl	80065cc <_sbrk_r>
 8005e8e:	1c43      	adds	r3, r0, #1
 8005e90:	d103      	bne.n	8005e9a <sbrk_aligned+0x26>
 8005e92:	f04f 34ff 	mov.w	r4, #4294967295
 8005e96:	4620      	mov	r0, r4
 8005e98:	bd70      	pop	{r4, r5, r6, pc}
 8005e9a:	1cc4      	adds	r4, r0, #3
 8005e9c:	f024 0403 	bic.w	r4, r4, #3
 8005ea0:	42a0      	cmp	r0, r4
 8005ea2:	d0f8      	beq.n	8005e96 <sbrk_aligned+0x22>
 8005ea4:	1a21      	subs	r1, r4, r0
 8005ea6:	4628      	mov	r0, r5
 8005ea8:	f000 fb90 	bl	80065cc <_sbrk_r>
 8005eac:	3001      	adds	r0, #1
 8005eae:	d1f2      	bne.n	8005e96 <sbrk_aligned+0x22>
 8005eb0:	e7ef      	b.n	8005e92 <sbrk_aligned+0x1e>
 8005eb2:	bf00      	nop
 8005eb4:	20000a20 	.word	0x20000a20

08005eb8 <_malloc_r>:
 8005eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ebc:	1ccd      	adds	r5, r1, #3
 8005ebe:	f025 0503 	bic.w	r5, r5, #3
 8005ec2:	3508      	adds	r5, #8
 8005ec4:	2d0c      	cmp	r5, #12
 8005ec6:	bf38      	it	cc
 8005ec8:	250c      	movcc	r5, #12
 8005eca:	2d00      	cmp	r5, #0
 8005ecc:	4606      	mov	r6, r0
 8005ece:	db01      	blt.n	8005ed4 <_malloc_r+0x1c>
 8005ed0:	42a9      	cmp	r1, r5
 8005ed2:	d904      	bls.n	8005ede <_malloc_r+0x26>
 8005ed4:	230c      	movs	r3, #12
 8005ed6:	6033      	str	r3, [r6, #0]
 8005ed8:	2000      	movs	r0, #0
 8005eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ede:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005fb4 <_malloc_r+0xfc>
 8005ee2:	f000 f869 	bl	8005fb8 <__malloc_lock>
 8005ee6:	f8d8 3000 	ldr.w	r3, [r8]
 8005eea:	461c      	mov	r4, r3
 8005eec:	bb44      	cbnz	r4, 8005f40 <_malloc_r+0x88>
 8005eee:	4629      	mov	r1, r5
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	f7ff ffbf 	bl	8005e74 <sbrk_aligned>
 8005ef6:	1c43      	adds	r3, r0, #1
 8005ef8:	4604      	mov	r4, r0
 8005efa:	d158      	bne.n	8005fae <_malloc_r+0xf6>
 8005efc:	f8d8 4000 	ldr.w	r4, [r8]
 8005f00:	4627      	mov	r7, r4
 8005f02:	2f00      	cmp	r7, #0
 8005f04:	d143      	bne.n	8005f8e <_malloc_r+0xd6>
 8005f06:	2c00      	cmp	r4, #0
 8005f08:	d04b      	beq.n	8005fa2 <_malloc_r+0xea>
 8005f0a:	6823      	ldr	r3, [r4, #0]
 8005f0c:	4639      	mov	r1, r7
 8005f0e:	4630      	mov	r0, r6
 8005f10:	eb04 0903 	add.w	r9, r4, r3
 8005f14:	f000 fb5a 	bl	80065cc <_sbrk_r>
 8005f18:	4581      	cmp	r9, r0
 8005f1a:	d142      	bne.n	8005fa2 <_malloc_r+0xea>
 8005f1c:	6821      	ldr	r1, [r4, #0]
 8005f1e:	1a6d      	subs	r5, r5, r1
 8005f20:	4629      	mov	r1, r5
 8005f22:	4630      	mov	r0, r6
 8005f24:	f7ff ffa6 	bl	8005e74 <sbrk_aligned>
 8005f28:	3001      	adds	r0, #1
 8005f2a:	d03a      	beq.n	8005fa2 <_malloc_r+0xea>
 8005f2c:	6823      	ldr	r3, [r4, #0]
 8005f2e:	442b      	add	r3, r5
 8005f30:	6023      	str	r3, [r4, #0]
 8005f32:	f8d8 3000 	ldr.w	r3, [r8]
 8005f36:	685a      	ldr	r2, [r3, #4]
 8005f38:	bb62      	cbnz	r2, 8005f94 <_malloc_r+0xdc>
 8005f3a:	f8c8 7000 	str.w	r7, [r8]
 8005f3e:	e00f      	b.n	8005f60 <_malloc_r+0xa8>
 8005f40:	6822      	ldr	r2, [r4, #0]
 8005f42:	1b52      	subs	r2, r2, r5
 8005f44:	d420      	bmi.n	8005f88 <_malloc_r+0xd0>
 8005f46:	2a0b      	cmp	r2, #11
 8005f48:	d917      	bls.n	8005f7a <_malloc_r+0xc2>
 8005f4a:	1961      	adds	r1, r4, r5
 8005f4c:	42a3      	cmp	r3, r4
 8005f4e:	6025      	str	r5, [r4, #0]
 8005f50:	bf18      	it	ne
 8005f52:	6059      	strne	r1, [r3, #4]
 8005f54:	6863      	ldr	r3, [r4, #4]
 8005f56:	bf08      	it	eq
 8005f58:	f8c8 1000 	streq.w	r1, [r8]
 8005f5c:	5162      	str	r2, [r4, r5]
 8005f5e:	604b      	str	r3, [r1, #4]
 8005f60:	4630      	mov	r0, r6
 8005f62:	f000 f82f 	bl	8005fc4 <__malloc_unlock>
 8005f66:	f104 000b 	add.w	r0, r4, #11
 8005f6a:	1d23      	adds	r3, r4, #4
 8005f6c:	f020 0007 	bic.w	r0, r0, #7
 8005f70:	1ac2      	subs	r2, r0, r3
 8005f72:	bf1c      	itt	ne
 8005f74:	1a1b      	subne	r3, r3, r0
 8005f76:	50a3      	strne	r3, [r4, r2]
 8005f78:	e7af      	b.n	8005eda <_malloc_r+0x22>
 8005f7a:	6862      	ldr	r2, [r4, #4]
 8005f7c:	42a3      	cmp	r3, r4
 8005f7e:	bf0c      	ite	eq
 8005f80:	f8c8 2000 	streq.w	r2, [r8]
 8005f84:	605a      	strne	r2, [r3, #4]
 8005f86:	e7eb      	b.n	8005f60 <_malloc_r+0xa8>
 8005f88:	4623      	mov	r3, r4
 8005f8a:	6864      	ldr	r4, [r4, #4]
 8005f8c:	e7ae      	b.n	8005eec <_malloc_r+0x34>
 8005f8e:	463c      	mov	r4, r7
 8005f90:	687f      	ldr	r7, [r7, #4]
 8005f92:	e7b6      	b.n	8005f02 <_malloc_r+0x4a>
 8005f94:	461a      	mov	r2, r3
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	42a3      	cmp	r3, r4
 8005f9a:	d1fb      	bne.n	8005f94 <_malloc_r+0xdc>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	6053      	str	r3, [r2, #4]
 8005fa0:	e7de      	b.n	8005f60 <_malloc_r+0xa8>
 8005fa2:	230c      	movs	r3, #12
 8005fa4:	6033      	str	r3, [r6, #0]
 8005fa6:	4630      	mov	r0, r6
 8005fa8:	f000 f80c 	bl	8005fc4 <__malloc_unlock>
 8005fac:	e794      	b.n	8005ed8 <_malloc_r+0x20>
 8005fae:	6005      	str	r5, [r0, #0]
 8005fb0:	e7d6      	b.n	8005f60 <_malloc_r+0xa8>
 8005fb2:	bf00      	nop
 8005fb4:	20000a24 	.word	0x20000a24

08005fb8 <__malloc_lock>:
 8005fb8:	4801      	ldr	r0, [pc, #4]	@ (8005fc0 <__malloc_lock+0x8>)
 8005fba:	f7ff bf01 	b.w	8005dc0 <__retarget_lock_acquire_recursive>
 8005fbe:	bf00      	nop
 8005fc0:	20000a1c 	.word	0x20000a1c

08005fc4 <__malloc_unlock>:
 8005fc4:	4801      	ldr	r0, [pc, #4]	@ (8005fcc <__malloc_unlock+0x8>)
 8005fc6:	f7ff befc 	b.w	8005dc2 <__retarget_lock_release_recursive>
 8005fca:	bf00      	nop
 8005fcc:	20000a1c 	.word	0x20000a1c

08005fd0 <__ssputs_r>:
 8005fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fd4:	688e      	ldr	r6, [r1, #8]
 8005fd6:	461f      	mov	r7, r3
 8005fd8:	42be      	cmp	r6, r7
 8005fda:	680b      	ldr	r3, [r1, #0]
 8005fdc:	4682      	mov	sl, r0
 8005fde:	460c      	mov	r4, r1
 8005fe0:	4690      	mov	r8, r2
 8005fe2:	d82d      	bhi.n	8006040 <__ssputs_r+0x70>
 8005fe4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005fe8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005fec:	d026      	beq.n	800603c <__ssputs_r+0x6c>
 8005fee:	6965      	ldr	r5, [r4, #20]
 8005ff0:	6909      	ldr	r1, [r1, #16]
 8005ff2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005ff6:	eba3 0901 	sub.w	r9, r3, r1
 8005ffa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005ffe:	1c7b      	adds	r3, r7, #1
 8006000:	444b      	add	r3, r9
 8006002:	106d      	asrs	r5, r5, #1
 8006004:	429d      	cmp	r5, r3
 8006006:	bf38      	it	cc
 8006008:	461d      	movcc	r5, r3
 800600a:	0553      	lsls	r3, r2, #21
 800600c:	d527      	bpl.n	800605e <__ssputs_r+0x8e>
 800600e:	4629      	mov	r1, r5
 8006010:	f7ff ff52 	bl	8005eb8 <_malloc_r>
 8006014:	4606      	mov	r6, r0
 8006016:	b360      	cbz	r0, 8006072 <__ssputs_r+0xa2>
 8006018:	6921      	ldr	r1, [r4, #16]
 800601a:	464a      	mov	r2, r9
 800601c:	f7ff fed2 	bl	8005dc4 <memcpy>
 8006020:	89a3      	ldrh	r3, [r4, #12]
 8006022:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800602a:	81a3      	strh	r3, [r4, #12]
 800602c:	6126      	str	r6, [r4, #16]
 800602e:	6165      	str	r5, [r4, #20]
 8006030:	444e      	add	r6, r9
 8006032:	eba5 0509 	sub.w	r5, r5, r9
 8006036:	6026      	str	r6, [r4, #0]
 8006038:	60a5      	str	r5, [r4, #8]
 800603a:	463e      	mov	r6, r7
 800603c:	42be      	cmp	r6, r7
 800603e:	d900      	bls.n	8006042 <__ssputs_r+0x72>
 8006040:	463e      	mov	r6, r7
 8006042:	6820      	ldr	r0, [r4, #0]
 8006044:	4632      	mov	r2, r6
 8006046:	4641      	mov	r1, r8
 8006048:	f000 faa6 	bl	8006598 <memmove>
 800604c:	68a3      	ldr	r3, [r4, #8]
 800604e:	1b9b      	subs	r3, r3, r6
 8006050:	60a3      	str	r3, [r4, #8]
 8006052:	6823      	ldr	r3, [r4, #0]
 8006054:	4433      	add	r3, r6
 8006056:	6023      	str	r3, [r4, #0]
 8006058:	2000      	movs	r0, #0
 800605a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800605e:	462a      	mov	r2, r5
 8006060:	f000 fac4 	bl	80065ec <_realloc_r>
 8006064:	4606      	mov	r6, r0
 8006066:	2800      	cmp	r0, #0
 8006068:	d1e0      	bne.n	800602c <__ssputs_r+0x5c>
 800606a:	6921      	ldr	r1, [r4, #16]
 800606c:	4650      	mov	r0, sl
 800606e:	f7ff feb7 	bl	8005de0 <_free_r>
 8006072:	230c      	movs	r3, #12
 8006074:	f8ca 3000 	str.w	r3, [sl]
 8006078:	89a3      	ldrh	r3, [r4, #12]
 800607a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800607e:	81a3      	strh	r3, [r4, #12]
 8006080:	f04f 30ff 	mov.w	r0, #4294967295
 8006084:	e7e9      	b.n	800605a <__ssputs_r+0x8a>
	...

08006088 <_svfiprintf_r>:
 8006088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800608c:	4698      	mov	r8, r3
 800608e:	898b      	ldrh	r3, [r1, #12]
 8006090:	061b      	lsls	r3, r3, #24
 8006092:	b09d      	sub	sp, #116	@ 0x74
 8006094:	4607      	mov	r7, r0
 8006096:	460d      	mov	r5, r1
 8006098:	4614      	mov	r4, r2
 800609a:	d510      	bpl.n	80060be <_svfiprintf_r+0x36>
 800609c:	690b      	ldr	r3, [r1, #16]
 800609e:	b973      	cbnz	r3, 80060be <_svfiprintf_r+0x36>
 80060a0:	2140      	movs	r1, #64	@ 0x40
 80060a2:	f7ff ff09 	bl	8005eb8 <_malloc_r>
 80060a6:	6028      	str	r0, [r5, #0]
 80060a8:	6128      	str	r0, [r5, #16]
 80060aa:	b930      	cbnz	r0, 80060ba <_svfiprintf_r+0x32>
 80060ac:	230c      	movs	r3, #12
 80060ae:	603b      	str	r3, [r7, #0]
 80060b0:	f04f 30ff 	mov.w	r0, #4294967295
 80060b4:	b01d      	add	sp, #116	@ 0x74
 80060b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060ba:	2340      	movs	r3, #64	@ 0x40
 80060bc:	616b      	str	r3, [r5, #20]
 80060be:	2300      	movs	r3, #0
 80060c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80060c2:	2320      	movs	r3, #32
 80060c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80060c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80060cc:	2330      	movs	r3, #48	@ 0x30
 80060ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800626c <_svfiprintf_r+0x1e4>
 80060d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80060d6:	f04f 0901 	mov.w	r9, #1
 80060da:	4623      	mov	r3, r4
 80060dc:	469a      	mov	sl, r3
 80060de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060e2:	b10a      	cbz	r2, 80060e8 <_svfiprintf_r+0x60>
 80060e4:	2a25      	cmp	r2, #37	@ 0x25
 80060e6:	d1f9      	bne.n	80060dc <_svfiprintf_r+0x54>
 80060e8:	ebba 0b04 	subs.w	fp, sl, r4
 80060ec:	d00b      	beq.n	8006106 <_svfiprintf_r+0x7e>
 80060ee:	465b      	mov	r3, fp
 80060f0:	4622      	mov	r2, r4
 80060f2:	4629      	mov	r1, r5
 80060f4:	4638      	mov	r0, r7
 80060f6:	f7ff ff6b 	bl	8005fd0 <__ssputs_r>
 80060fa:	3001      	adds	r0, #1
 80060fc:	f000 80a7 	beq.w	800624e <_svfiprintf_r+0x1c6>
 8006100:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006102:	445a      	add	r2, fp
 8006104:	9209      	str	r2, [sp, #36]	@ 0x24
 8006106:	f89a 3000 	ldrb.w	r3, [sl]
 800610a:	2b00      	cmp	r3, #0
 800610c:	f000 809f 	beq.w	800624e <_svfiprintf_r+0x1c6>
 8006110:	2300      	movs	r3, #0
 8006112:	f04f 32ff 	mov.w	r2, #4294967295
 8006116:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800611a:	f10a 0a01 	add.w	sl, sl, #1
 800611e:	9304      	str	r3, [sp, #16]
 8006120:	9307      	str	r3, [sp, #28]
 8006122:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006126:	931a      	str	r3, [sp, #104]	@ 0x68
 8006128:	4654      	mov	r4, sl
 800612a:	2205      	movs	r2, #5
 800612c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006130:	484e      	ldr	r0, [pc, #312]	@ (800626c <_svfiprintf_r+0x1e4>)
 8006132:	f7fa f875 	bl	8000220 <memchr>
 8006136:	9a04      	ldr	r2, [sp, #16]
 8006138:	b9d8      	cbnz	r0, 8006172 <_svfiprintf_r+0xea>
 800613a:	06d0      	lsls	r0, r2, #27
 800613c:	bf44      	itt	mi
 800613e:	2320      	movmi	r3, #32
 8006140:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006144:	0711      	lsls	r1, r2, #28
 8006146:	bf44      	itt	mi
 8006148:	232b      	movmi	r3, #43	@ 0x2b
 800614a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800614e:	f89a 3000 	ldrb.w	r3, [sl]
 8006152:	2b2a      	cmp	r3, #42	@ 0x2a
 8006154:	d015      	beq.n	8006182 <_svfiprintf_r+0xfa>
 8006156:	9a07      	ldr	r2, [sp, #28]
 8006158:	4654      	mov	r4, sl
 800615a:	2000      	movs	r0, #0
 800615c:	f04f 0c0a 	mov.w	ip, #10
 8006160:	4621      	mov	r1, r4
 8006162:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006166:	3b30      	subs	r3, #48	@ 0x30
 8006168:	2b09      	cmp	r3, #9
 800616a:	d94b      	bls.n	8006204 <_svfiprintf_r+0x17c>
 800616c:	b1b0      	cbz	r0, 800619c <_svfiprintf_r+0x114>
 800616e:	9207      	str	r2, [sp, #28]
 8006170:	e014      	b.n	800619c <_svfiprintf_r+0x114>
 8006172:	eba0 0308 	sub.w	r3, r0, r8
 8006176:	fa09 f303 	lsl.w	r3, r9, r3
 800617a:	4313      	orrs	r3, r2
 800617c:	9304      	str	r3, [sp, #16]
 800617e:	46a2      	mov	sl, r4
 8006180:	e7d2      	b.n	8006128 <_svfiprintf_r+0xa0>
 8006182:	9b03      	ldr	r3, [sp, #12]
 8006184:	1d19      	adds	r1, r3, #4
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	9103      	str	r1, [sp, #12]
 800618a:	2b00      	cmp	r3, #0
 800618c:	bfbb      	ittet	lt
 800618e:	425b      	neglt	r3, r3
 8006190:	f042 0202 	orrlt.w	r2, r2, #2
 8006194:	9307      	strge	r3, [sp, #28]
 8006196:	9307      	strlt	r3, [sp, #28]
 8006198:	bfb8      	it	lt
 800619a:	9204      	strlt	r2, [sp, #16]
 800619c:	7823      	ldrb	r3, [r4, #0]
 800619e:	2b2e      	cmp	r3, #46	@ 0x2e
 80061a0:	d10a      	bne.n	80061b8 <_svfiprintf_r+0x130>
 80061a2:	7863      	ldrb	r3, [r4, #1]
 80061a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80061a6:	d132      	bne.n	800620e <_svfiprintf_r+0x186>
 80061a8:	9b03      	ldr	r3, [sp, #12]
 80061aa:	1d1a      	adds	r2, r3, #4
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	9203      	str	r2, [sp, #12]
 80061b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80061b4:	3402      	adds	r4, #2
 80061b6:	9305      	str	r3, [sp, #20]
 80061b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800627c <_svfiprintf_r+0x1f4>
 80061bc:	7821      	ldrb	r1, [r4, #0]
 80061be:	2203      	movs	r2, #3
 80061c0:	4650      	mov	r0, sl
 80061c2:	f7fa f82d 	bl	8000220 <memchr>
 80061c6:	b138      	cbz	r0, 80061d8 <_svfiprintf_r+0x150>
 80061c8:	9b04      	ldr	r3, [sp, #16]
 80061ca:	eba0 000a 	sub.w	r0, r0, sl
 80061ce:	2240      	movs	r2, #64	@ 0x40
 80061d0:	4082      	lsls	r2, r0
 80061d2:	4313      	orrs	r3, r2
 80061d4:	3401      	adds	r4, #1
 80061d6:	9304      	str	r3, [sp, #16]
 80061d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061dc:	4824      	ldr	r0, [pc, #144]	@ (8006270 <_svfiprintf_r+0x1e8>)
 80061de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80061e2:	2206      	movs	r2, #6
 80061e4:	f7fa f81c 	bl	8000220 <memchr>
 80061e8:	2800      	cmp	r0, #0
 80061ea:	d036      	beq.n	800625a <_svfiprintf_r+0x1d2>
 80061ec:	4b21      	ldr	r3, [pc, #132]	@ (8006274 <_svfiprintf_r+0x1ec>)
 80061ee:	bb1b      	cbnz	r3, 8006238 <_svfiprintf_r+0x1b0>
 80061f0:	9b03      	ldr	r3, [sp, #12]
 80061f2:	3307      	adds	r3, #7
 80061f4:	f023 0307 	bic.w	r3, r3, #7
 80061f8:	3308      	adds	r3, #8
 80061fa:	9303      	str	r3, [sp, #12]
 80061fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061fe:	4433      	add	r3, r6
 8006200:	9309      	str	r3, [sp, #36]	@ 0x24
 8006202:	e76a      	b.n	80060da <_svfiprintf_r+0x52>
 8006204:	fb0c 3202 	mla	r2, ip, r2, r3
 8006208:	460c      	mov	r4, r1
 800620a:	2001      	movs	r0, #1
 800620c:	e7a8      	b.n	8006160 <_svfiprintf_r+0xd8>
 800620e:	2300      	movs	r3, #0
 8006210:	3401      	adds	r4, #1
 8006212:	9305      	str	r3, [sp, #20]
 8006214:	4619      	mov	r1, r3
 8006216:	f04f 0c0a 	mov.w	ip, #10
 800621a:	4620      	mov	r0, r4
 800621c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006220:	3a30      	subs	r2, #48	@ 0x30
 8006222:	2a09      	cmp	r2, #9
 8006224:	d903      	bls.n	800622e <_svfiprintf_r+0x1a6>
 8006226:	2b00      	cmp	r3, #0
 8006228:	d0c6      	beq.n	80061b8 <_svfiprintf_r+0x130>
 800622a:	9105      	str	r1, [sp, #20]
 800622c:	e7c4      	b.n	80061b8 <_svfiprintf_r+0x130>
 800622e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006232:	4604      	mov	r4, r0
 8006234:	2301      	movs	r3, #1
 8006236:	e7f0      	b.n	800621a <_svfiprintf_r+0x192>
 8006238:	ab03      	add	r3, sp, #12
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	462a      	mov	r2, r5
 800623e:	4b0e      	ldr	r3, [pc, #56]	@ (8006278 <_svfiprintf_r+0x1f0>)
 8006240:	a904      	add	r1, sp, #16
 8006242:	4638      	mov	r0, r7
 8006244:	f3af 8000 	nop.w
 8006248:	1c42      	adds	r2, r0, #1
 800624a:	4606      	mov	r6, r0
 800624c:	d1d6      	bne.n	80061fc <_svfiprintf_r+0x174>
 800624e:	89ab      	ldrh	r3, [r5, #12]
 8006250:	065b      	lsls	r3, r3, #25
 8006252:	f53f af2d 	bmi.w	80060b0 <_svfiprintf_r+0x28>
 8006256:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006258:	e72c      	b.n	80060b4 <_svfiprintf_r+0x2c>
 800625a:	ab03      	add	r3, sp, #12
 800625c:	9300      	str	r3, [sp, #0]
 800625e:	462a      	mov	r2, r5
 8006260:	4b05      	ldr	r3, [pc, #20]	@ (8006278 <_svfiprintf_r+0x1f0>)
 8006262:	a904      	add	r1, sp, #16
 8006264:	4638      	mov	r0, r7
 8006266:	f000 f879 	bl	800635c <_printf_i>
 800626a:	e7ed      	b.n	8006248 <_svfiprintf_r+0x1c0>
 800626c:	080066b0 	.word	0x080066b0
 8006270:	080066ba 	.word	0x080066ba
 8006274:	00000000 	.word	0x00000000
 8006278:	08005fd1 	.word	0x08005fd1
 800627c:	080066b6 	.word	0x080066b6

08006280 <_printf_common>:
 8006280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006284:	4616      	mov	r6, r2
 8006286:	4698      	mov	r8, r3
 8006288:	688a      	ldr	r2, [r1, #8]
 800628a:	690b      	ldr	r3, [r1, #16]
 800628c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006290:	4293      	cmp	r3, r2
 8006292:	bfb8      	it	lt
 8006294:	4613      	movlt	r3, r2
 8006296:	6033      	str	r3, [r6, #0]
 8006298:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800629c:	4607      	mov	r7, r0
 800629e:	460c      	mov	r4, r1
 80062a0:	b10a      	cbz	r2, 80062a6 <_printf_common+0x26>
 80062a2:	3301      	adds	r3, #1
 80062a4:	6033      	str	r3, [r6, #0]
 80062a6:	6823      	ldr	r3, [r4, #0]
 80062a8:	0699      	lsls	r1, r3, #26
 80062aa:	bf42      	ittt	mi
 80062ac:	6833      	ldrmi	r3, [r6, #0]
 80062ae:	3302      	addmi	r3, #2
 80062b0:	6033      	strmi	r3, [r6, #0]
 80062b2:	6825      	ldr	r5, [r4, #0]
 80062b4:	f015 0506 	ands.w	r5, r5, #6
 80062b8:	d106      	bne.n	80062c8 <_printf_common+0x48>
 80062ba:	f104 0a19 	add.w	sl, r4, #25
 80062be:	68e3      	ldr	r3, [r4, #12]
 80062c0:	6832      	ldr	r2, [r6, #0]
 80062c2:	1a9b      	subs	r3, r3, r2
 80062c4:	42ab      	cmp	r3, r5
 80062c6:	dc26      	bgt.n	8006316 <_printf_common+0x96>
 80062c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80062cc:	6822      	ldr	r2, [r4, #0]
 80062ce:	3b00      	subs	r3, #0
 80062d0:	bf18      	it	ne
 80062d2:	2301      	movne	r3, #1
 80062d4:	0692      	lsls	r2, r2, #26
 80062d6:	d42b      	bmi.n	8006330 <_printf_common+0xb0>
 80062d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80062dc:	4641      	mov	r1, r8
 80062de:	4638      	mov	r0, r7
 80062e0:	47c8      	blx	r9
 80062e2:	3001      	adds	r0, #1
 80062e4:	d01e      	beq.n	8006324 <_printf_common+0xa4>
 80062e6:	6823      	ldr	r3, [r4, #0]
 80062e8:	6922      	ldr	r2, [r4, #16]
 80062ea:	f003 0306 	and.w	r3, r3, #6
 80062ee:	2b04      	cmp	r3, #4
 80062f0:	bf02      	ittt	eq
 80062f2:	68e5      	ldreq	r5, [r4, #12]
 80062f4:	6833      	ldreq	r3, [r6, #0]
 80062f6:	1aed      	subeq	r5, r5, r3
 80062f8:	68a3      	ldr	r3, [r4, #8]
 80062fa:	bf0c      	ite	eq
 80062fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006300:	2500      	movne	r5, #0
 8006302:	4293      	cmp	r3, r2
 8006304:	bfc4      	itt	gt
 8006306:	1a9b      	subgt	r3, r3, r2
 8006308:	18ed      	addgt	r5, r5, r3
 800630a:	2600      	movs	r6, #0
 800630c:	341a      	adds	r4, #26
 800630e:	42b5      	cmp	r5, r6
 8006310:	d11a      	bne.n	8006348 <_printf_common+0xc8>
 8006312:	2000      	movs	r0, #0
 8006314:	e008      	b.n	8006328 <_printf_common+0xa8>
 8006316:	2301      	movs	r3, #1
 8006318:	4652      	mov	r2, sl
 800631a:	4641      	mov	r1, r8
 800631c:	4638      	mov	r0, r7
 800631e:	47c8      	blx	r9
 8006320:	3001      	adds	r0, #1
 8006322:	d103      	bne.n	800632c <_printf_common+0xac>
 8006324:	f04f 30ff 	mov.w	r0, #4294967295
 8006328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800632c:	3501      	adds	r5, #1
 800632e:	e7c6      	b.n	80062be <_printf_common+0x3e>
 8006330:	18e1      	adds	r1, r4, r3
 8006332:	1c5a      	adds	r2, r3, #1
 8006334:	2030      	movs	r0, #48	@ 0x30
 8006336:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800633a:	4422      	add	r2, r4
 800633c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006340:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006344:	3302      	adds	r3, #2
 8006346:	e7c7      	b.n	80062d8 <_printf_common+0x58>
 8006348:	2301      	movs	r3, #1
 800634a:	4622      	mov	r2, r4
 800634c:	4641      	mov	r1, r8
 800634e:	4638      	mov	r0, r7
 8006350:	47c8      	blx	r9
 8006352:	3001      	adds	r0, #1
 8006354:	d0e6      	beq.n	8006324 <_printf_common+0xa4>
 8006356:	3601      	adds	r6, #1
 8006358:	e7d9      	b.n	800630e <_printf_common+0x8e>
	...

0800635c <_printf_i>:
 800635c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006360:	7e0f      	ldrb	r7, [r1, #24]
 8006362:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006364:	2f78      	cmp	r7, #120	@ 0x78
 8006366:	4691      	mov	r9, r2
 8006368:	4680      	mov	r8, r0
 800636a:	460c      	mov	r4, r1
 800636c:	469a      	mov	sl, r3
 800636e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006372:	d807      	bhi.n	8006384 <_printf_i+0x28>
 8006374:	2f62      	cmp	r7, #98	@ 0x62
 8006376:	d80a      	bhi.n	800638e <_printf_i+0x32>
 8006378:	2f00      	cmp	r7, #0
 800637a:	f000 80d1 	beq.w	8006520 <_printf_i+0x1c4>
 800637e:	2f58      	cmp	r7, #88	@ 0x58
 8006380:	f000 80b8 	beq.w	80064f4 <_printf_i+0x198>
 8006384:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006388:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800638c:	e03a      	b.n	8006404 <_printf_i+0xa8>
 800638e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006392:	2b15      	cmp	r3, #21
 8006394:	d8f6      	bhi.n	8006384 <_printf_i+0x28>
 8006396:	a101      	add	r1, pc, #4	@ (adr r1, 800639c <_printf_i+0x40>)
 8006398:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800639c:	080063f5 	.word	0x080063f5
 80063a0:	08006409 	.word	0x08006409
 80063a4:	08006385 	.word	0x08006385
 80063a8:	08006385 	.word	0x08006385
 80063ac:	08006385 	.word	0x08006385
 80063b0:	08006385 	.word	0x08006385
 80063b4:	08006409 	.word	0x08006409
 80063b8:	08006385 	.word	0x08006385
 80063bc:	08006385 	.word	0x08006385
 80063c0:	08006385 	.word	0x08006385
 80063c4:	08006385 	.word	0x08006385
 80063c8:	08006507 	.word	0x08006507
 80063cc:	08006433 	.word	0x08006433
 80063d0:	080064c1 	.word	0x080064c1
 80063d4:	08006385 	.word	0x08006385
 80063d8:	08006385 	.word	0x08006385
 80063dc:	08006529 	.word	0x08006529
 80063e0:	08006385 	.word	0x08006385
 80063e4:	08006433 	.word	0x08006433
 80063e8:	08006385 	.word	0x08006385
 80063ec:	08006385 	.word	0x08006385
 80063f0:	080064c9 	.word	0x080064c9
 80063f4:	6833      	ldr	r3, [r6, #0]
 80063f6:	1d1a      	adds	r2, r3, #4
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	6032      	str	r2, [r6, #0]
 80063fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006400:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006404:	2301      	movs	r3, #1
 8006406:	e09c      	b.n	8006542 <_printf_i+0x1e6>
 8006408:	6833      	ldr	r3, [r6, #0]
 800640a:	6820      	ldr	r0, [r4, #0]
 800640c:	1d19      	adds	r1, r3, #4
 800640e:	6031      	str	r1, [r6, #0]
 8006410:	0606      	lsls	r6, r0, #24
 8006412:	d501      	bpl.n	8006418 <_printf_i+0xbc>
 8006414:	681d      	ldr	r5, [r3, #0]
 8006416:	e003      	b.n	8006420 <_printf_i+0xc4>
 8006418:	0645      	lsls	r5, r0, #25
 800641a:	d5fb      	bpl.n	8006414 <_printf_i+0xb8>
 800641c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006420:	2d00      	cmp	r5, #0
 8006422:	da03      	bge.n	800642c <_printf_i+0xd0>
 8006424:	232d      	movs	r3, #45	@ 0x2d
 8006426:	426d      	negs	r5, r5
 8006428:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800642c:	4858      	ldr	r0, [pc, #352]	@ (8006590 <_printf_i+0x234>)
 800642e:	230a      	movs	r3, #10
 8006430:	e011      	b.n	8006456 <_printf_i+0xfa>
 8006432:	6821      	ldr	r1, [r4, #0]
 8006434:	6833      	ldr	r3, [r6, #0]
 8006436:	0608      	lsls	r0, r1, #24
 8006438:	f853 5b04 	ldr.w	r5, [r3], #4
 800643c:	d402      	bmi.n	8006444 <_printf_i+0xe8>
 800643e:	0649      	lsls	r1, r1, #25
 8006440:	bf48      	it	mi
 8006442:	b2ad      	uxthmi	r5, r5
 8006444:	2f6f      	cmp	r7, #111	@ 0x6f
 8006446:	4852      	ldr	r0, [pc, #328]	@ (8006590 <_printf_i+0x234>)
 8006448:	6033      	str	r3, [r6, #0]
 800644a:	bf14      	ite	ne
 800644c:	230a      	movne	r3, #10
 800644e:	2308      	moveq	r3, #8
 8006450:	2100      	movs	r1, #0
 8006452:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006456:	6866      	ldr	r6, [r4, #4]
 8006458:	60a6      	str	r6, [r4, #8]
 800645a:	2e00      	cmp	r6, #0
 800645c:	db05      	blt.n	800646a <_printf_i+0x10e>
 800645e:	6821      	ldr	r1, [r4, #0]
 8006460:	432e      	orrs	r6, r5
 8006462:	f021 0104 	bic.w	r1, r1, #4
 8006466:	6021      	str	r1, [r4, #0]
 8006468:	d04b      	beq.n	8006502 <_printf_i+0x1a6>
 800646a:	4616      	mov	r6, r2
 800646c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006470:	fb03 5711 	mls	r7, r3, r1, r5
 8006474:	5dc7      	ldrb	r7, [r0, r7]
 8006476:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800647a:	462f      	mov	r7, r5
 800647c:	42bb      	cmp	r3, r7
 800647e:	460d      	mov	r5, r1
 8006480:	d9f4      	bls.n	800646c <_printf_i+0x110>
 8006482:	2b08      	cmp	r3, #8
 8006484:	d10b      	bne.n	800649e <_printf_i+0x142>
 8006486:	6823      	ldr	r3, [r4, #0]
 8006488:	07df      	lsls	r7, r3, #31
 800648a:	d508      	bpl.n	800649e <_printf_i+0x142>
 800648c:	6923      	ldr	r3, [r4, #16]
 800648e:	6861      	ldr	r1, [r4, #4]
 8006490:	4299      	cmp	r1, r3
 8006492:	bfde      	ittt	le
 8006494:	2330      	movle	r3, #48	@ 0x30
 8006496:	f806 3c01 	strble.w	r3, [r6, #-1]
 800649a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800649e:	1b92      	subs	r2, r2, r6
 80064a0:	6122      	str	r2, [r4, #16]
 80064a2:	f8cd a000 	str.w	sl, [sp]
 80064a6:	464b      	mov	r3, r9
 80064a8:	aa03      	add	r2, sp, #12
 80064aa:	4621      	mov	r1, r4
 80064ac:	4640      	mov	r0, r8
 80064ae:	f7ff fee7 	bl	8006280 <_printf_common>
 80064b2:	3001      	adds	r0, #1
 80064b4:	d14a      	bne.n	800654c <_printf_i+0x1f0>
 80064b6:	f04f 30ff 	mov.w	r0, #4294967295
 80064ba:	b004      	add	sp, #16
 80064bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064c0:	6823      	ldr	r3, [r4, #0]
 80064c2:	f043 0320 	orr.w	r3, r3, #32
 80064c6:	6023      	str	r3, [r4, #0]
 80064c8:	4832      	ldr	r0, [pc, #200]	@ (8006594 <_printf_i+0x238>)
 80064ca:	2778      	movs	r7, #120	@ 0x78
 80064cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80064d0:	6823      	ldr	r3, [r4, #0]
 80064d2:	6831      	ldr	r1, [r6, #0]
 80064d4:	061f      	lsls	r7, r3, #24
 80064d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80064da:	d402      	bmi.n	80064e2 <_printf_i+0x186>
 80064dc:	065f      	lsls	r7, r3, #25
 80064de:	bf48      	it	mi
 80064e0:	b2ad      	uxthmi	r5, r5
 80064e2:	6031      	str	r1, [r6, #0]
 80064e4:	07d9      	lsls	r1, r3, #31
 80064e6:	bf44      	itt	mi
 80064e8:	f043 0320 	orrmi.w	r3, r3, #32
 80064ec:	6023      	strmi	r3, [r4, #0]
 80064ee:	b11d      	cbz	r5, 80064f8 <_printf_i+0x19c>
 80064f0:	2310      	movs	r3, #16
 80064f2:	e7ad      	b.n	8006450 <_printf_i+0xf4>
 80064f4:	4826      	ldr	r0, [pc, #152]	@ (8006590 <_printf_i+0x234>)
 80064f6:	e7e9      	b.n	80064cc <_printf_i+0x170>
 80064f8:	6823      	ldr	r3, [r4, #0]
 80064fa:	f023 0320 	bic.w	r3, r3, #32
 80064fe:	6023      	str	r3, [r4, #0]
 8006500:	e7f6      	b.n	80064f0 <_printf_i+0x194>
 8006502:	4616      	mov	r6, r2
 8006504:	e7bd      	b.n	8006482 <_printf_i+0x126>
 8006506:	6833      	ldr	r3, [r6, #0]
 8006508:	6825      	ldr	r5, [r4, #0]
 800650a:	6961      	ldr	r1, [r4, #20]
 800650c:	1d18      	adds	r0, r3, #4
 800650e:	6030      	str	r0, [r6, #0]
 8006510:	062e      	lsls	r6, r5, #24
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	d501      	bpl.n	800651a <_printf_i+0x1be>
 8006516:	6019      	str	r1, [r3, #0]
 8006518:	e002      	b.n	8006520 <_printf_i+0x1c4>
 800651a:	0668      	lsls	r0, r5, #25
 800651c:	d5fb      	bpl.n	8006516 <_printf_i+0x1ba>
 800651e:	8019      	strh	r1, [r3, #0]
 8006520:	2300      	movs	r3, #0
 8006522:	6123      	str	r3, [r4, #16]
 8006524:	4616      	mov	r6, r2
 8006526:	e7bc      	b.n	80064a2 <_printf_i+0x146>
 8006528:	6833      	ldr	r3, [r6, #0]
 800652a:	1d1a      	adds	r2, r3, #4
 800652c:	6032      	str	r2, [r6, #0]
 800652e:	681e      	ldr	r6, [r3, #0]
 8006530:	6862      	ldr	r2, [r4, #4]
 8006532:	2100      	movs	r1, #0
 8006534:	4630      	mov	r0, r6
 8006536:	f7f9 fe73 	bl	8000220 <memchr>
 800653a:	b108      	cbz	r0, 8006540 <_printf_i+0x1e4>
 800653c:	1b80      	subs	r0, r0, r6
 800653e:	6060      	str	r0, [r4, #4]
 8006540:	6863      	ldr	r3, [r4, #4]
 8006542:	6123      	str	r3, [r4, #16]
 8006544:	2300      	movs	r3, #0
 8006546:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800654a:	e7aa      	b.n	80064a2 <_printf_i+0x146>
 800654c:	6923      	ldr	r3, [r4, #16]
 800654e:	4632      	mov	r2, r6
 8006550:	4649      	mov	r1, r9
 8006552:	4640      	mov	r0, r8
 8006554:	47d0      	blx	sl
 8006556:	3001      	adds	r0, #1
 8006558:	d0ad      	beq.n	80064b6 <_printf_i+0x15a>
 800655a:	6823      	ldr	r3, [r4, #0]
 800655c:	079b      	lsls	r3, r3, #30
 800655e:	d413      	bmi.n	8006588 <_printf_i+0x22c>
 8006560:	68e0      	ldr	r0, [r4, #12]
 8006562:	9b03      	ldr	r3, [sp, #12]
 8006564:	4298      	cmp	r0, r3
 8006566:	bfb8      	it	lt
 8006568:	4618      	movlt	r0, r3
 800656a:	e7a6      	b.n	80064ba <_printf_i+0x15e>
 800656c:	2301      	movs	r3, #1
 800656e:	4632      	mov	r2, r6
 8006570:	4649      	mov	r1, r9
 8006572:	4640      	mov	r0, r8
 8006574:	47d0      	blx	sl
 8006576:	3001      	adds	r0, #1
 8006578:	d09d      	beq.n	80064b6 <_printf_i+0x15a>
 800657a:	3501      	adds	r5, #1
 800657c:	68e3      	ldr	r3, [r4, #12]
 800657e:	9903      	ldr	r1, [sp, #12]
 8006580:	1a5b      	subs	r3, r3, r1
 8006582:	42ab      	cmp	r3, r5
 8006584:	dcf2      	bgt.n	800656c <_printf_i+0x210>
 8006586:	e7eb      	b.n	8006560 <_printf_i+0x204>
 8006588:	2500      	movs	r5, #0
 800658a:	f104 0619 	add.w	r6, r4, #25
 800658e:	e7f5      	b.n	800657c <_printf_i+0x220>
 8006590:	080066c1 	.word	0x080066c1
 8006594:	080066d2 	.word	0x080066d2

08006598 <memmove>:
 8006598:	4288      	cmp	r0, r1
 800659a:	b510      	push	{r4, lr}
 800659c:	eb01 0402 	add.w	r4, r1, r2
 80065a0:	d902      	bls.n	80065a8 <memmove+0x10>
 80065a2:	4284      	cmp	r4, r0
 80065a4:	4623      	mov	r3, r4
 80065a6:	d807      	bhi.n	80065b8 <memmove+0x20>
 80065a8:	1e43      	subs	r3, r0, #1
 80065aa:	42a1      	cmp	r1, r4
 80065ac:	d008      	beq.n	80065c0 <memmove+0x28>
 80065ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80065b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80065b6:	e7f8      	b.n	80065aa <memmove+0x12>
 80065b8:	4402      	add	r2, r0
 80065ba:	4601      	mov	r1, r0
 80065bc:	428a      	cmp	r2, r1
 80065be:	d100      	bne.n	80065c2 <memmove+0x2a>
 80065c0:	bd10      	pop	{r4, pc}
 80065c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80065c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80065ca:	e7f7      	b.n	80065bc <memmove+0x24>

080065cc <_sbrk_r>:
 80065cc:	b538      	push	{r3, r4, r5, lr}
 80065ce:	4d06      	ldr	r5, [pc, #24]	@ (80065e8 <_sbrk_r+0x1c>)
 80065d0:	2300      	movs	r3, #0
 80065d2:	4604      	mov	r4, r0
 80065d4:	4608      	mov	r0, r1
 80065d6:	602b      	str	r3, [r5, #0]
 80065d8:	f7fa ff48 	bl	800146c <_sbrk>
 80065dc:	1c43      	adds	r3, r0, #1
 80065de:	d102      	bne.n	80065e6 <_sbrk_r+0x1a>
 80065e0:	682b      	ldr	r3, [r5, #0]
 80065e2:	b103      	cbz	r3, 80065e6 <_sbrk_r+0x1a>
 80065e4:	6023      	str	r3, [r4, #0]
 80065e6:	bd38      	pop	{r3, r4, r5, pc}
 80065e8:	20000a18 	.word	0x20000a18

080065ec <_realloc_r>:
 80065ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065f0:	4607      	mov	r7, r0
 80065f2:	4614      	mov	r4, r2
 80065f4:	460d      	mov	r5, r1
 80065f6:	b921      	cbnz	r1, 8006602 <_realloc_r+0x16>
 80065f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065fc:	4611      	mov	r1, r2
 80065fe:	f7ff bc5b 	b.w	8005eb8 <_malloc_r>
 8006602:	b92a      	cbnz	r2, 8006610 <_realloc_r+0x24>
 8006604:	f7ff fbec 	bl	8005de0 <_free_r>
 8006608:	4625      	mov	r5, r4
 800660a:	4628      	mov	r0, r5
 800660c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006610:	f000 f81a 	bl	8006648 <_malloc_usable_size_r>
 8006614:	4284      	cmp	r4, r0
 8006616:	4606      	mov	r6, r0
 8006618:	d802      	bhi.n	8006620 <_realloc_r+0x34>
 800661a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800661e:	d8f4      	bhi.n	800660a <_realloc_r+0x1e>
 8006620:	4621      	mov	r1, r4
 8006622:	4638      	mov	r0, r7
 8006624:	f7ff fc48 	bl	8005eb8 <_malloc_r>
 8006628:	4680      	mov	r8, r0
 800662a:	b908      	cbnz	r0, 8006630 <_realloc_r+0x44>
 800662c:	4645      	mov	r5, r8
 800662e:	e7ec      	b.n	800660a <_realloc_r+0x1e>
 8006630:	42b4      	cmp	r4, r6
 8006632:	4622      	mov	r2, r4
 8006634:	4629      	mov	r1, r5
 8006636:	bf28      	it	cs
 8006638:	4632      	movcs	r2, r6
 800663a:	f7ff fbc3 	bl	8005dc4 <memcpy>
 800663e:	4629      	mov	r1, r5
 8006640:	4638      	mov	r0, r7
 8006642:	f7ff fbcd 	bl	8005de0 <_free_r>
 8006646:	e7f1      	b.n	800662c <_realloc_r+0x40>

08006648 <_malloc_usable_size_r>:
 8006648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800664c:	1f18      	subs	r0, r3, #4
 800664e:	2b00      	cmp	r3, #0
 8006650:	bfbc      	itt	lt
 8006652:	580b      	ldrlt	r3, [r1, r0]
 8006654:	18c0      	addlt	r0, r0, r3
 8006656:	4770      	bx	lr

08006658 <_init>:
 8006658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800665a:	bf00      	nop
 800665c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800665e:	bc08      	pop	{r3}
 8006660:	469e      	mov	lr, r3
 8006662:	4770      	bx	lr

08006664 <_fini>:
 8006664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006666:	bf00      	nop
 8006668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800666a:	bc08      	pop	{r3}
 800666c:	469e      	mov	lr, r3
 800666e:	4770      	bx	lr
