[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F25K22 ]
[d frameptr 4065 ]
"82 /home/mario/MPLABXProjects/test.X/mcc_generated_files/adc.c
[e E6661 . `uc
sonda_out 0
op_out 1
channel_CTMU 29
channel_DAC 30
channel_FVRBuf2 31
]
"72 /home/mario/MPLABXProjects/test.X/main.c
[e E6697 . `uc
sonda_out 0
op_out 1
channel_CTMU 29
channel_DAC 30
channel_FVRBuf2 31
]
"8 /opt/microchip/xc8/v1.44/sources/common/awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
"62 /opt/microchip/xc8/v1.44/sources/common/float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 /opt/microchip/xc8/v1.44/sources/common/ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"54 /opt/microchip/xc8/v1.44/sources/common/ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 3 0 ]
"62 /opt/microchip/xc8/v1.44/sources/common/ftmul.c
[v ___ftmul __ftmul `(f  1 e 3 0 ]
"20 /opt/microchip/xc8/v1.44/sources/common/ftsub.c
[v ___ftsub __ftsub `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.44/sources/common/sprcadd.c
[v ___fladd __fladd `(d  1 e 3 0 ]
"245
[v ___flsub __flsub `(d  1 e 3 0 ]
"11 /opt/microchip/xc8/v1.44/sources/common/sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 3 0 ]
"8 /opt/microchip/xc8/v1.44/sources/common/sprcmul.c
[v ___flmul __flmul `(d  1 e 3 0 ]
"15 /opt/microchip/xc8/v1.44/sources/common/Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"44 /home/mario/MPLABXProjects/test.X/main.c
[v _main main `(v  1 e 1 0 ]
"217
[v _analog_send analog_send `(v  1 e 1 0 ]
"233
[v _ProbeDelay ProbeDelay `(v  1 e 1 0 ]
"240
[v _NormalWork NormalWork `(v  1 e 1 0 ]
"344
[v _AutoSet AutoSet `(v  1 e 1 0 ]
"371
[v _DataSend DataSend `(v  1 e 1 0 ]
"380
[v _Calibrate Calibrate `(v  1 e 1 0 ]
"459
[v _SendToSPI SendToSPI `(v  1 e 1 0 ]
"478
[v _MinMax MinMax `(v  1 e 1 0 ]
"504
[v _TimerTest TimerTest `(v  1 e 1 0 ]
"58 /home/mario/MPLABXProjects/test.X/mcc_generated_files/adc.c
[v _ADC_Initialize ADC_Initialize `(v  1 e 1 0 ]
"108
[v _ADC_GetConversion ADC_GetConversion `(ui  1 e 2 0 ]
"48 /home/mario/MPLABXProjects/test.X/mcc_generated_files/ccp5.c
[v _CCP5_Initialize CCP5_Initialize `(v  1 e 1 0 ]
"53 /home/mario/MPLABXProjects/test.X/mcc_generated_files/eusart1.c
[v _EUSART1_Initialize EUSART1_Initialize `(v  1 e 1 0 ]
"75
[v _EUSART1_Read EUSART1_Read `(uc  1 e 1 0 ]
"93
[v _EUSART1_Write EUSART1_Write `(v  1 e 1 0 ]
"112 /home/mario/MPLABXProjects/test.X/mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"123
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"52 /home/mario/MPLABXProjects/test.X/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"63 /home/mario/MPLABXProjects/test.X/mcc_generated_files/spi1.c
[v _SPI1_Initialize SPI1_Initialize `(v  1 e 1 0 ]
"77
[v _SPI1_Exchange8bit SPI1_Exchange8bit `(uc  1 e 1 0 ]
"65 /home/mario/MPLABXProjects/test.X/mcc_generated_files/tmr0.c
[v _TMR0_Initialize TMR0_Initialize `(v  1 e 1 0 ]
"86
[v _TMR0_StartTimer TMR0_StartTimer `(v  1 e 1 0 ]
"92
[v _TMR0_StopTimer TMR0_StopTimer `(v  1 e 1 0 ]
"98
[v _TMR0_ReadTimer TMR0_ReadTimer `(ui  1 e 2 0 ]
"111
[v _TMR0_WriteTimer TMR0_WriteTimer `(v  1 e 1 0 ]
"125
[v _TMR0_HasOverflowOccured TMR0_HasOverflowOccured `(uc  1 e 1 0 ]
"50 /opt/microchip/xc8/v1.44/include/pic18f25k22.h
[v _ANSELA ANSELA `VEuc  1 e 1 @3896 ]
"95
[v _ANSELB ANSELB `VEuc  1 e 1 @3897 ]
"145
[v _ANSELC ANSELC `VEuc  1 e 1 @3898 ]
"598
[v _VREFCON0 VREFCON0 `VEuc  1 e 1 @3906 ]
"1840
[v _CCP5CON CCP5CON `VEuc  1 e 1 @3924 ]
"1911
[v _CCPR5L CCPR5L `VEuc  1 e 1 @3925 ]
"1931
[v _CCPR5H CCPR5H `VEuc  1 e 1 @3926 ]
"2611
[v _WPUB WPUB `VEuc  1 e 1 @3937 ]
[s S843 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"6551
[s S852 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 CCP2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S861 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 AN11 1 0 :1:4 
`uc 1 AN13 1 0 :1:5 
`uc 1 TX2 1 0 :1:6 
`uc 1 RX2 1 0 :1:7 
]
[s S870 . 1 `uc 1 FLT0 1 0 :1:0 
`uc 1 C12IN3M 1 0 :1:1 
`uc 1 P1B 1 0 :1:2 
`uc 1 C12IN2M 1 0 :1:3 
`uc 1 T5G 1 0 :1:4 
`uc 1 T1G 1 0 :1:5 
`uc 1 CK2 1 0 :1:6 
`uc 1 DT2 1 0 :1:7 
]
[s S879 . 1 `uc 1 SRI 1 0 :1:0 
`uc 1 C12IN3N 1 0 :1:1 
`uc 1 CTED1 1 0 :1:2 
`uc 1 C12IN2N 1 0 :1:3 
`uc 1 P1D 1 0 :1:4 
`uc 1 CCP3 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S888 . 1 `uc 1 CCP4 1 0 :1:0 
`uc 1 P1C 1 0 :1:1 
`uc 1 SDA2 1 0 :1:2 
`uc 1 CTED2 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 T3CKI 1 0 :1:5 
]
[s S895 . 1 `uc 1 SS2 1 0 :1:0 
`uc 1 SCL2 1 0 :1:1 
`uc 1 SDI2 1 0 :1:2 
`uc 1 P2A 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 P3A 1 0 :1:5 
]
[s S902 . 1 `uc 1 NOT_SS2 1 0 :1:0 
]
[s S904 . 1 `uc 1 nSS2 1 0 :1:0 
`uc 1 SCK2 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 SDO2 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 P2B 1 0 :1:5 
]
[s S911 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S914 . 1 `S843 1 . 1 0 `S852 1 . 1 0 `S861 1 . 1 0 `S870 1 . 1 0 `S879 1 . 1 0 `S888 1 . 1 0 `S895 1 . 1 0 `S902 1 . 1 0 `S904 1 . 1 0 `S911 1 . 1 0 ]
[v _PORTBbits PORTBbits `VES914  1 e 1 @3969 ]
"7242
[v _LATA LATA `VEuc  1 e 1 @3977 ]
[s S687 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
"7269
[s S696 . 1 `uc 1 LA0 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
`uc 1 LA2 1 0 :1:2 
`uc 1 LA3 1 0 :1:3 
`uc 1 LA4 1 0 :1:4 
`uc 1 LA5 1 0 :1:5 
`uc 1 LA6 1 0 :1:6 
`uc 1 LA7 1 0 :1:7 
]
[u S705 . 1 `S687 1 . 1 0 `S696 1 . 1 0 ]
[v _LATAbits LATAbits `VES705  1 e 1 @3977 ]
"7354
[v _LATB LATB `VEuc  1 e 1 @3978 ]
[s S997 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"7381
[s S1006 . 1 `uc 1 LB0 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
`uc 1 LB2 1 0 :1:2 
`uc 1 LB3 1 0 :1:3 
`uc 1 LB4 1 0 :1:4 
`uc 1 LB5 1 0 :1:5 
`uc 1 LB6 1 0 :1:6 
`uc 1 LB7 1 0 :1:7 
]
[u S1015 . 1 `S997 1 . 1 0 `S1006 1 . 1 0 ]
[v _LATBbits LATBbits `VES1015  1 e 1 @3978 ]
"7466
[v _LATC LATC `VEuc  1 e 1 @3979 ]
[s S761 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 LATC3 1 0 :1:3 
`uc 1 LATC4 1 0 :1:4 
`uc 1 LATC5 1 0 :1:5 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"7493
[s S770 . 1 `uc 1 LC0 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
`uc 1 LC2 1 0 :1:2 
`uc 1 LC3 1 0 :1:3 
`uc 1 LC4 1 0 :1:4 
`uc 1 LC5 1 0 :1:5 
`uc 1 LC6 1 0 :1:6 
`uc 1 LC7 1 0 :1:7 
]
[u S779 . 1 `S761 1 . 1 0 `S770 1 . 1 0 ]
[v _LATCbits LATCbits `VES779  1 e 1 @3979 ]
"7578
[v _TRISA TRISA `VEuc  1 e 1 @3986 ]
"7800
[v _TRISB TRISB `VEuc  1 e 1 @3987 ]
"8022
[v _TRISC TRISC `VEuc  1 e 1 @3988 ]
"8265
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @3995 ]
[s S212 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
"8714
[s S220 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S225 . 1 `S212 1 . 1 0 `S220 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES225  1 e 1 @3998 ]
"9546
[v _RCSTA1 RCSTA1 `VEuc  1 e 1 @4011 ]
[s S242 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"9599
[s S251 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S254 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S263 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC8_9 1 0 :1:6 
]
[s S267 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC9 1 0 :1:6 
]
[s S270 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S273 . 1 `S242 1 . 1 0 `S251 1 . 1 0 `S254 1 . 1 0 `S263 1 . 1 0 `S267 1 . 1 0 `S270 1 . 1 0 ]
[v _RCSTA1bits RCSTA1bits `VES273  1 e 1 @4011 ]
"10002
[v _TXSTA1 TXSTA1 `VEuc  1 e 1 @4012 ]
"10377
[v _TXREG1 TXREG1 `VEuc  1 e 1 @4013 ]
"10455
[v _RCREG1 RCREG1 `VEuc  1 e 1 @4014 ]
"10533
[v _SPBRG1 SPBRG1 `VEuc  1 e 1 @4015 ]
"10611
[v _SPBRGH1 SPBRGH1 `VEuc  1 e 1 @4016 ]
"11575
[v _BAUDCON1 BAUDCON1 `VEuc  1 e 1 @4024 ]
"12639
[v _ADCON2 ADCON2 `VEuc  1 e 1 @4032 ]
"12710
[v _ADCON1 ADCON1 `VEuc  1 e 1 @4033 ]
"12778
[v _ADCON0 ADCON0 `VEuc  1 e 1 @4034 ]
[s S126 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"12823
[s S129 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :5:2 
]
[s S133 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 CHS4 1 0 :1:6 
]
[s S141 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S144 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S147 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S150 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[s S153 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S156 . 1 `S126 1 . 1 0 `S129 1 . 1 0 `S133 1 . 1 0 `S141 1 . 1 0 `S144 1 . 1 0 `S147 1 . 1 0 `S150 1 . 1 0 `S153 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES156  1 e 1 @4034 ]
"12910
[v _ADRESL ADRESL `VEuc  1 e 1 @4035 ]
"12930
[v _ADRESH ADRESH `VEuc  1 e 1 @4036 ]
"13304
[v _SSP1CON1 SSP1CON1 `VEuc  1 e 1 @4038 ]
[s S336 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"13339
[s S342 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S347 . 1 `uc 1 SSPM01 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
`uc 1 SSPM21 1 0 :1:2 
`uc 1 SSPM31 1 0 :1:3 
`uc 1 CKP1 1 0 :1:4 
`uc 1 SSPEN1 1 0 :1:5 
`uc 1 SSPOV1 1 0 :1:6 
`uc 1 WCOL1 1 0 :1:7 
]
[u S356 . 1 `S336 1 . 1 0 `S342 1 . 1 0 `S347 1 . 1 0 ]
[v _SSP1CON1bits SSP1CON1bits `VES356  1 e 1 @4038 ]
"13542
[v _SSP1STAT SSP1STAT `VEuc  1 e 1 @4039 ]
[s S382 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"13648
[s S385 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S388 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S397 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S402 . 1 `uc 1 . 1 0 :2:0 
`uc 1 W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 A 1 0 :1:5 
]
[s S407 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S412 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S417 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S420 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S423 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S428 . 1 `uc 1 BF1 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 DA 1 0 :1:5 
`uc 1 CKE1 1 0 :1:6 
`uc 1 SMP1 1 0 :1:7 
]
[s S437 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 START 1 0 :1:3 
`uc 1 STOP 1 0 :1:4 
`uc 1 DA1 1 0 :1:5 
]
[s S443 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
`uc 1 START1 1 0 :1:3 
`uc 1 STOP1 1 0 :1:4 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S449 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S454 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S457 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S460 . 1 `S382 1 . 1 0 `S385 1 . 1 0 `S388 1 . 1 0 `S397 1 . 1 0 `S402 1 . 1 0 `S407 1 . 1 0 `S412 1 . 1 0 `S417 1 . 1 0 `S420 1 . 1 0 `S423 1 . 1 0 `S428 1 . 1 0 `S437 1 . 1 0 `S443 1 . 1 0 `S449 1 . 1 0 `S454 1 . 1 0 `S457 1 . 1 0 ]
[v _SSP1STATbits SSP1STATbits `VES460  1 e 1 @4039 ]
"14172
[v _SSP1ADD SSP1ADD `VEuc  1 e 1 @4040 ]
"14426
[v _SSP1BUF SSP1BUF `VEuc  1 e 1 @4041 ]
"15156
[v _OSCCON2 OSCCON2 `VEuc  1 e 1 @4050 ]
"15213
[v _OSCCON OSCCON `VEuc  1 e 1 @4051 ]
"15296
[v _T0CON T0CON `VEuc  1 e 1 @4053 ]
[s S634 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
"15316
[s S641 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S645 . 1 `S634 1 . 1 0 `S641 1 . 1 0 ]
[v _T0CONbits T0CONbits `VES645  1 e 1 @4053 ]
"15373
[v _TMR0L TMR0L `VEuc  1 e 1 @4054 ]
"15393
[v _TMR0H TMR0H `VEuc  1 e 1 @4055 ]
[s S65 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"16048
[s S68 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S77 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RBPU 1 0 :1:7 
]
[u S80 . 1 `S65 1 . 1 0 `S68 1 . 1 0 `S77 1 . 1 0 ]
[v _INTCON2bits INTCON2bits `VES80  1 e 1 @4081 ]
[s S584 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"16125
[s S593 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S602 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S606 . 1 `S584 1 . 1 0 `S593 1 . 1 0 `S602 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES606  1 e 1 @4082 ]
"17781
[v _PLLRDY PLLRDY `VEb  1 e 0 @32407 ]
"37 /home/mario/MPLABXProjects/test.X/main.c
[v _offset offset `uc  1 e 1 0 ]
"39
[v _analog_count analog_count `uc  1 e 1 0 ]
"40
[v _readDA readDA `uc  1 e 1 0 ]
"41
[v _calm_state calm_state `[2]ui  1 e 4 0 ]
"42
[v _filtr filtr `uc  1 e 1 0 ]
"58 /home/mario/MPLABXProjects/test.X/mcc_generated_files/tmr0.c
[v _timer0ReloadVal timer0ReloadVal `VEui  1 e 2 0 ]
"44 /home/mario/MPLABXProjects/test.X/main.c
[v _main main `(v  1 e 1 0 ]
{
"80
[v main@i i `uc  1 a 1 78 ]
"53
[v main@level_detect level_detect `[2]ui  1 a 4 74 ]
"52
[v main@weld_detect weld_detect `ui  1 a 2 79 ]
"63
[v main@spiBuffer spiBuffer `[2]uc  1 a 2 70 ]
"51
[v main@probe_delay probe_delay `uc  1 a 1 83 ]
"72
[v main@analog analog `E6697  1 a 1 82 ]
"61
[v main@command command `uc  1 a 1 81 ]
"59
[v main@readL readL `uc  1 a 1 73 ]
"60
[v main@readH readH `uc  1 a 1 72 ]
"215
} 0
"217
[v _analog_send analog_send `(v  1 e 1 0 ]
{
[v analog_send@analog analog `E6697  1 a 1 wreg ]
"223
[v analog_send@adc_result adc_result `ui  1 a 2 6 ]
"217
[v analog_send@analog analog `E6697  1 a 1 wreg ]
"226
[v analog_send@analog analog `E6697  1 a 1 5 ]
"231
} 0
"504
[v _TimerTest TimerTest `(v  1 e 1 0 ]
{
"506
[v TimerTest@value value `ui  1 a 2 8 ]
"533
} 0
"111 /home/mario/MPLABXProjects/test.X/mcc_generated_files/tmr0.c
[v _TMR0_WriteTimer TMR0_WriteTimer `(v  1 e 1 0 ]
{
[v TMR0_WriteTimer@timerVal timerVal `ui  1 p 2 0 ]
"116
} 0
"92
[v _TMR0_StopTimer TMR0_StopTimer `(v  1 e 1 0 ]
{
"96
} 0
"86
[v _TMR0_StartTimer TMR0_StartTimer `(v  1 e 1 0 ]
{
"90
} 0
"98
[v _TMR0_ReadTimer TMR0_ReadTimer `(ui  1 e 2 0 ]
{
"100
[v TMR0_ReadTimer@readVal readVal `ui  1 a 2 4 ]
"102
[v TMR0_ReadTimer@readValHigh readValHigh `uc  1 a 1 7 ]
"101
[v TMR0_ReadTimer@readValLow readValLow `uc  1 a 1 6 ]
"109
} 0
"125
[v _TMR0_HasOverflowOccured TMR0_HasOverflowOccured `(uc  1 e 1 0 ]
{
"129
} 0
"112 /home/mario/MPLABXProjects/test.X/mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"121
} 0
"65 /home/mario/MPLABXProjects/test.X/mcc_generated_files/tmr0.c
[v _TMR0_Initialize TMR0_Initialize `(v  1 e 1 0 ]
{
"84
} 0
"63 /home/mario/MPLABXProjects/test.X/mcc_generated_files/spi1.c
[v _SPI1_Initialize SPI1_Initialize `(v  1 e 1 0 ]
{
"75
} 0
"52 /home/mario/MPLABXProjects/test.X/mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"86
} 0
"123 /home/mario/MPLABXProjects/test.X/mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"135
} 0
"53 /home/mario/MPLABXProjects/test.X/mcc_generated_files/eusart1.c
[v _EUSART1_Initialize EUSART1_Initialize `(v  1 e 1 0 ]
{
"73
} 0
"48 /home/mario/MPLABXProjects/test.X/mcc_generated_files/ccp5.c
[v _CCP5_Initialize CCP5_Initialize `(v  1 e 1 0 ]
{
"59
} 0
"58 /home/mario/MPLABXProjects/test.X/mcc_generated_files/adc.c
[v _ADC_Initialize ADC_Initialize `(v  1 e 1 0 ]
{
"79
} 0
"240 /home/mario/MPLABXProjects/test.X/main.c
[v _NormalWork NormalWork `(v  1 e 1 0 ]
{
"319
[v NormalWork@count_1130 count `uc  1 a 1 63 ]
"286
[v NormalWork@count count `uc  1 a 1 62 ]
"243
[v NormalWork@result result `ui  1 a 2 66 ]
"244
[v NormalWork@count_measure count_measure `ui  1 a 2 60 ]
"242
[v NormalWork@analog analog `E6697  1 a 1 65 ]
"246
[v NormalWork@weld weld `uc  1 a 1 64 ]
"240
[v NormalWork@weld_detect weld_detect `*.39ui  1 p 2 52 ]
[v NormalWork@delay delay `*.39uc  1 p 2 54 ]
[v NormalWork@level_detect level_detect `*.39ui  1 p 2 56 ]
"341
} 0
"371
[v _DataSend DataSend `(v  1 e 1 0 ]
{
"373
[v DataSend@sendH sendH `uc  1 a 1 4 ]
[v DataSend@sendL sendL `uc  1 a 1 3 ]
"371
[v DataSend@data data `ui  1 p 2 1 ]
"378
} 0
"93 /home/mario/MPLABXProjects/test.X/mcc_generated_files/eusart1.c
[v _EUSART1_Write EUSART1_Write `(v  1 e 1 0 ]
{
[v EUSART1_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART1_Write@txData txData `uc  1 a 1 wreg ]
[v EUSART1_Write@txData txData `uc  1 a 1 0 ]
"100
} 0
"344 /home/mario/MPLABXProjects/test.X/main.c
[v _AutoSet AutoSet `(v  1 e 1 0 ]
{
[v AutoSet@analog analog `E6697  1 a 1 wreg ]
"350
[v AutoSet@prumer prumer `ui  1 a 2 50 ]
"349
[v AutoSet@max max `ui  1 a 2 47 ]
[v AutoSet@min min `ui  1 a 2 45 ]
"344
[v AutoSet@analog analog `E6697  1 a 1 wreg ]
[v AutoSet@weld weld `*.39ui  1 p 2 37 ]
[v AutoSet@detect detect `*.39ui  1 p 2 39 ]
"350
[v AutoSet@analog analog `E6697  1 a 1 49 ]
"369
} 0
"380
[v _Calibrate Calibrate `(v  1 e 1 0 ]
{
[v Calibrate@analog analog `E6697  1 a 1 wreg ]
"384
[v Calibrate@prumer prumer `ui  1 a 2 35 ]
"383
[v Calibrate@max max `ui  1 a 2 33 ]
[v Calibrate@min min `ui  1 a 2 31 ]
"387
[v Calibrate@table table `[2]uc  1 a 2 28 ]
"386
[v Calibrate@diff_2 diff_2 `uc  1 a 1 27 ]
"385
[v Calibrate@diff_1 diff_1 `uc  1 a 1 26 ]
"389
[v Calibrate@calib calib `uc  1 a 1 25 ]
"380
[v Calibrate@analog analog `E6697  1 a 1 wreg ]
"385
[v Calibrate@analog analog `E6697  1 a 1 30 ]
"457
} 0
"459
[v _SendToSPI SendToSPI `(v  1 e 1 0 ]
{
[v SendToSPI@value value `uc  1 a 1 wreg ]
"465
[v SendToSPI@tmpH tmpH `uc  1 a 1 7 ]
[v SendToSPI@tmpL tmpL `uc  1 a 1 6 ]
"464
[v SendToSPI@set set `uc  1 a 1 5 ]
"466
[v SendToSPI@total total `uc  1 a 1 4 ]
"459
[v SendToSPI@value value `uc  1 a 1 wreg ]
[v SendToSPI@table table `*.39uc  1 p 2 1 ]
"462
[v SendToSPI@value value `uc  1 a 1 8 ]
"475
} 0
"77 /home/mario/MPLABXProjects/test.X/mcc_generated_files/spi1.c
[v _SPI1_Exchange8bit SPI1_Exchange8bit `(uc  1 e 1 0 ]
{
[v SPI1_Exchange8bit@data data `uc  1 a 1 wreg ]
[v SPI1_Exchange8bit@data data `uc  1 a 1 wreg ]
"80
[v SPI1_Exchange8bit@data data `uc  1 a 1 0 ]
"89
} 0
"478 /home/mario/MPLABXProjects/test.X/main.c
[v _MinMax MinMax `(v  1 e 1 0 ]
{
[v MinMax@analog analog `E6697  1 a 1 wreg ]
"485
[v MinMax@result result `ui  1 a 2 23 ]
"480
[v MinMax@i i `i  1 a 2 21 ]
"486
[v MinMax@tmp tmp `i  1 a 2 19 ]
"478
[v MinMax@analog analog `E6697  1 a 1 wreg ]
[v MinMax@count count `uc  1 p 1 8 ]
[v MinMax@min min `*.39ui  1 p 2 9 ]
[v MinMax@max max `*.39ui  1 p 2 11 ]
[v MinMax@prumer prumer `*.39ui  1 p 2 13 ]
"481
[v MinMax@analog analog `E6697  1 a 1 18 ]
"502
} 0
"8 /opt/microchip/xc8/v1.44/sources/common/awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
{
"11
[v ___awdiv@quotient quotient `i  1 a 2 6 ]
"12
[v ___awdiv@sign sign `uc  1 a 1 5 ]
[v ___awdiv@counter counter `uc  1 a 1 4 ]
"8
[v ___awdiv@dividend dividend `i  1 p 2 0 ]
[v ___awdiv@divisor divisor `i  1 p 2 2 ]
"42
} 0
"233 /home/mario/MPLABXProjects/test.X/main.c
[v _ProbeDelay ProbeDelay `(v  1 e 1 0 ]
{
[v ProbeDelay@delay delay `uc  1 a 1 wreg ]
"234
[v ProbeDelay@j j `uc  1 a 1 2 ]
"233
[v ProbeDelay@delay delay `uc  1 a 1 wreg ]
"235
[v ProbeDelay@delay delay `uc  1 a 1 1 ]
"238
} 0
"108 /home/mario/MPLABXProjects/test.X/mcc_generated_files/adc.c
[v _ADC_GetConversion ADC_GetConversion `(ui  1 e 2 0 ]
{
[v ADC_GetConversion@channel channel `E6661  1 a 1 wreg ]
[v ADC_GetConversion@channel channel `E6661  1 a 1 wreg ]
"111
[v ADC_GetConversion@channel channel `E6661  1 a 1 4 ]
"126
} 0
"75 /home/mario/MPLABXProjects/test.X/mcc_generated_files/eusart1.c
[v _EUSART1_Read EUSART1_Read `(uc  1 e 1 0 ]
{
"91
} 0
