

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Tue Sep  5 11:41:19 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57673|    57673|  0.577 ms|  0.577 ms|  57673|  57673|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_298            |Self_attention_Pipeline_l_mh_separate_i_s_l_j_s            |      772|      772|  7.720 us|  7.720 us|  772|  772|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_387    |Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_77_1_fu_395                    |Self_attention_Pipeline_VITIS_LOOP_77_1                    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_gemm_systolic_array_attn_fu_400                                   |gemm_systolic_array_attn                                   |      658|      658|  6.580 us|  6.580 us|  658|  658|       no|
        |grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_416                     |Self_attention_Pipeline_l_norm_i2_l_j1                     |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
        |grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_428                   |Self_attention_Pipeline_l_update_i4_l_j3                   |      169|      169|  1.690 us|  1.690 us|  169|  169|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2_fu_441  |Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2  |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
        |grp_Self_attention_Pipeline_l_j2_fu_449                               |Self_attention_Pipeline_l_j2                               |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
        |grp_gemm_systolic_array_cont_fu_463                                   |gemm_systolic_array_cont                                   |      862|      862|  8.620 us|  8.620 us|  862|  862|       no|
        |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_479               |Self_attention_Pipeline_l_mh_merge_i_m_l_j_m               |      772|      772|  7.720 us|  7.720 us|  772|  772|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h      |    57672|    57672|      4806|          -|          -|    12|        no|
        | + l_exp_sum_i3  |      804|      804|        67|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   39|   28438|  28348|    -|
|Memory           |       28|    -|     320|    118|    0|
|Multiplexer      |        -|    -|       -|   1729|    -|
|Register         |        -|    -|      88|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       28|   39|   28846|  30265|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|   17|      27|     56|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2_fu_441  |Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2  |        0|   0|     34|    162|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_387    |Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2    |        0|   0|     27|    157|    0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_77_1_fu_395                    |Self_attention_Pipeline_VITIS_LOOP_77_1                    |        0|   0|      6|     49|    0|
    |grp_Self_attention_Pipeline_l_j2_fu_449                               |Self_attention_Pipeline_l_j2                               |        0|   7|    940|   1333|    0|
    |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_479               |Self_attention_Pipeline_l_mh_merge_i_m_l_j_m               |        0|   0|    197|    259|    0|
    |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_298            |Self_attention_Pipeline_l_mh_separate_i_s_l_j_s            |        0|   0|    185|    393|    0|
    |grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_416                     |Self_attention_Pipeline_l_norm_i2_l_j1                     |        0|   0|    888|   1406|    0|
    |grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_428                   |Self_attention_Pipeline_l_update_i4_l_j3                   |        0|   0|    938|   1000|    0|
    |grp_gemm_systolic_array_attn_fu_400                                   |gemm_systolic_array_attn                                   |        0|  16|  12601|  11873|    0|
    |grp_gemm_systolic_array_cont_fu_463                                   |gemm_systolic_array_cont                                   |        0|  16|  12622|  11716|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                 |                                                           |        0|  39|  28438|  28348|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Q_h_V_U       |Self_attention_Q_h_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|   192|   24|     1|         4608|
    |Q_h_V_1_U     |Self_attention_Q_h_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|   192|   24|     1|         4608|
    |Q_h_V_2_U     |Self_attention_Q_h_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|   192|   24|     1|         4608|
    |Q_h_V_3_U     |Self_attention_Q_h_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|   192|   24|     1|         4608|
    |K_h_V_U       |Self_attention_Q_h_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|   192|   24|     1|         4608|
    |K_h_V_1_U     |Self_attention_Q_h_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|   192|   24|     1|         4608|
    |K_h_V_2_U     |Self_attention_Q_h_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|   192|   24|     1|         4608|
    |K_h_V_3_U     |Self_attention_Q_h_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|   192|   24|     1|         4608|
    |V_h_V_U       |Self_attention_Q_h_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|   192|   24|     1|         4608|
    |V_h_V_1_U     |Self_attention_Q_h_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|   192|   24|     1|         4608|
    |V_h_V_2_U     |Self_attention_Q_h_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|   192|   24|     1|         4608|
    |V_h_V_3_U     |Self_attention_Q_h_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|   192|   24|     1|         4608|
    |inp_sumRow_U  |Self_attention_inp_sumRow_RAM_AUTO_1R1W  |        0|  32|   6|    0|    12|   32|     1|          384|
    |outp_V_U      |Self_attention_outp_V_RAM_AUTO_1R1W      |        0|  48|  14|    0|    36|   24|     1|          864|
    |outp_V_1_U    |Self_attention_outp_V_RAM_AUTO_1R1W      |        0|  48|  14|    0|    36|   24|     1|          864|
    |outp_V_2_U    |Self_attention_outp_V_RAM_AUTO_1R1W      |        0|  48|  14|    0|    36|   24|     1|          864|
    |outp_V_3_U    |Self_attention_outp_V_RAM_AUTO_1R1W      |        0|  48|  14|    0|    36|   24|     1|          864|
    |v100_U        |Self_attention_v100_RAM_AUTO_1R1W        |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v100_1_U      |Self_attention_v100_RAM_AUTO_1R1W        |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v100_2_U      |Self_attention_v100_RAM_AUTO_1R1W        |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v100_3_U      |Self_attention_v100_RAM_AUTO_1R1W        |        2|   0|   0|    0|    36|   32|     1|         1152|
    |v101_V_U      |Self_attention_v101_V_RAM_AUTO_1R1W      |        0|  24|  14|    0|    36|   24|     1|          864|
    |v101_V_1_U    |Self_attention_v101_V_RAM_AUTO_1R1W      |        0|  24|  14|    0|    36|   24|     1|          864|
    |v101_V_2_U    |Self_attention_v101_V_RAM_AUTO_1R1W      |        0|  24|  14|    0|    36|   24|     1|          864|
    |v101_V_3_U    |Self_attention_v101_V_RAM_AUTO_1R1W      |        0|  24|  14|    0|    36|   24|     1|          864|
    |v102_V_U      |Self_attention_v102_V_RAM_AUTO_1R1W      |        2|   0|   0|    0|   192|   24|     1|         4608|
    |v102_V_1_U    |Self_attention_v102_V_RAM_AUTO_1R1W      |        2|   0|   0|    0|   192|   24|     1|         4608|
    |v102_V_2_U    |Self_attention_v102_V_RAM_AUTO_1R1W      |        2|   0|   0|    0|   192|   24|     1|         4608|
    |v102_V_3_U    |Self_attention_v102_V_RAM_AUTO_1R1W      |        2|   0|   0|    0|   192|   24|     1|         4608|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                         |       28| 320| 118|    0|  3516|  736|    29|        85632|
    +--------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln140_fu_526_p2                                   |         +|   0|  0|  13|           4|           1|
    |add_ln80_fu_547_p2                                    |         +|   0|  0|  13|           4|           1|
    |sub_ln83_fu_597_p2                                    |         -|   0|  0|  14|           6|           6|
    |icmp_ln140_fu_520_p2                                  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln80_fu_541_p2                                   |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state12_on_subcall_done                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_attn_fu_400_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_attn_fu_400_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_cont_fu_463_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_cont_fu_463_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                 |          |   0|  0|  70|          28|          22|
    +------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |K_h_V_1_address0     |  14|          3|    8|         24|
    |K_h_V_1_ce0          |  14|          3|    1|          3|
    |K_h_V_1_we0          |   9|          2|    1|          2|
    |K_h_V_2_address0     |  14|          3|    8|         24|
    |K_h_V_2_ce0          |  14|          3|    1|          3|
    |K_h_V_2_we0          |   9|          2|    1|          2|
    |K_h_V_3_address0     |  14|          3|    8|         24|
    |K_h_V_3_ce0          |  14|          3|    1|          3|
    |K_h_V_3_we0          |   9|          2|    1|          2|
    |K_h_V_address0       |  14|          3|    8|         24|
    |K_h_V_ce0            |  14|          3|    1|          3|
    |K_h_V_we0            |   9|          2|    1|          2|
    |Q_h_V_1_address0     |  14|          3|    8|         24|
    |Q_h_V_1_ce0          |  14|          3|    1|          3|
    |Q_h_V_1_we0          |   9|          2|    1|          2|
    |Q_h_V_2_address0     |  14|          3|    8|         24|
    |Q_h_V_2_ce0          |  14|          3|    1|          3|
    |Q_h_V_2_we0          |   9|          2|    1|          2|
    |Q_h_V_3_address0     |  14|          3|    8|         24|
    |Q_h_V_3_ce0          |  14|          3|    1|          3|
    |Q_h_V_3_we0          |   9|          2|    1|          2|
    |Q_h_V_address0       |  14|          3|    8|         24|
    |Q_h_V_ce0            |  14|          3|    1|          3|
    |Q_h_V_we0            |   9|          2|    1|          2|
    |V_h_V_1_address0     |  14|          3|    8|         24|
    |V_h_V_1_ce0          |  14|          3|    1|          3|
    |V_h_V_1_we0          |   9|          2|    1|          2|
    |V_h_V_2_address0     |  14|          3|    8|         24|
    |V_h_V_2_ce0          |  14|          3|    1|          3|
    |V_h_V_2_we0          |   9|          2|    1|          2|
    |V_h_V_3_address0     |  14|          3|    8|         24|
    |V_h_V_3_ce0          |  14|          3|    1|          3|
    |V_h_V_3_we0          |   9|          2|    1|          2|
    |V_h_V_address0       |  14|          3|    8|         24|
    |V_h_V_ce0            |  14|          3|    1|          3|
    |V_h_V_we0            |   9|          2|    1|          2|
    |ap_NS_fsm            |  81|         17|    1|         17|
    |grp_fu_653_ce        |   9|          2|    1|          2|
    |grp_fu_657_ce        |   9|          2|    1|          2|
    |grp_fu_661_ce        |   9|          2|    1|          2|
    |grp_fu_665_ce        |   9|          2|    1|          2|
    |h_fu_154             |   9|          2|    4|          8|
    |i3_reg_286           |   9|          2|    4|          8|
    |inp_sumRow_address0  |  25|          5|    4|         20|
    |inp_sumRow_ce0       |  25|          5|    1|          5|
    |inp_sumRow_d0        |  14|          3|   32|         96|
    |inp_sumRow_we0       |  14|          3|    1|          3|
    |outp_V_1_address0    |  20|          4|    6|         24|
    |outp_V_1_ce0         |  20|          4|    1|          4|
    |outp_V_1_ce1         |   9|          2|    1|          2|
    |outp_V_1_d0          |  14|          3|   24|         72|
    |outp_V_1_we0         |  14|          3|    1|          3|
    |outp_V_2_address0    |  20|          4|    6|         24|
    |outp_V_2_ce0         |  20|          4|    1|          4|
    |outp_V_2_ce1         |   9|          2|    1|          2|
    |outp_V_2_d0          |  14|          3|   24|         72|
    |outp_V_2_we0         |  14|          3|    1|          3|
    |outp_V_3_address0    |  20|          4|    6|         24|
    |outp_V_3_ce0         |  20|          4|    1|          4|
    |outp_V_3_ce1         |   9|          2|    1|          2|
    |outp_V_3_d0          |  14|          3|   24|         72|
    |outp_V_3_we0         |  14|          3|    1|          3|
    |outp_V_address0      |  20|          4|    6|         24|
    |outp_V_ce0           |  20|          4|    1|          4|
    |outp_V_ce1           |   9|          2|    1|          2|
    |outp_V_d0            |  14|          3|   24|         72|
    |outp_V_we0           |  14|          3|    1|          3|
    |v100_1_address0      |  20|          4|    6|         24|
    |v100_1_ce0           |  20|          4|    1|          4|
    |v100_1_ce1           |   9|          2|    1|          2|
    |v100_1_d0            |  14|          3|   32|         96|
    |v100_1_we0           |  14|          3|    1|          3|
    |v100_2_address0      |  20|          4|    6|         24|
    |v100_2_ce0           |  20|          4|    1|          4|
    |v100_2_ce1           |   9|          2|    1|          2|
    |v100_2_d0            |  14|          3|   32|         96|
    |v100_2_we0           |  14|          3|    1|          3|
    |v100_3_address0      |  20|          4|    6|         24|
    |v100_3_ce0           |  20|          4|    1|          4|
    |v100_3_ce1           |   9|          2|    1|          2|
    |v100_3_d0            |  14|          3|   32|         96|
    |v100_3_we0           |  14|          3|    1|          3|
    |v100_address0        |  20|          4|    6|         24|
    |v100_ce0             |  20|          4|    1|          4|
    |v100_ce1             |   9|          2|    1|          2|
    |v100_d0              |  14|          3|   32|         96|
    |v100_we0             |  14|          3|    1|          3|
    |v101_V_1_address0    |  14|          3|    6|         18|
    |v101_V_1_ce0         |  14|          3|    1|          3|
    |v101_V_1_we0         |   9|          2|    1|          2|
    |v101_V_2_address0    |  14|          3|    6|         18|
    |v101_V_2_ce0         |  14|          3|    1|          3|
    |v101_V_2_we0         |   9|          2|    1|          2|
    |v101_V_3_address0    |  14|          3|    6|         18|
    |v101_V_3_ce0         |  14|          3|    1|          3|
    |v101_V_3_we0         |   9|          2|    1|          2|
    |v101_V_address0      |  14|          3|    6|         18|
    |v101_V_ce0           |  14|          3|    1|          3|
    |v101_V_we0           |   9|          2|    1|          2|
    |v102_V_1_address0    |  20|          4|    8|         32|
    |v102_V_1_ce0         |  20|          4|    1|          4|
    |v102_V_1_ce1         |   9|          2|    1|          2|
    |v102_V_1_d0          |  14|          3|   24|         72|
    |v102_V_1_we0         |  14|          3|    1|          3|
    |v102_V_2_address0    |  20|          4|    8|         32|
    |v102_V_2_ce0         |  20|          4|    1|          4|
    |v102_V_2_ce1         |   9|          2|    1|          2|
    |v102_V_2_d0          |  14|          3|   24|         72|
    |v102_V_2_we0         |  14|          3|    1|          3|
    |v102_V_3_address0    |  20|          4|    8|         32|
    |v102_V_3_ce0         |  20|          4|    1|          4|
    |v102_V_3_ce1         |   9|          2|    1|          2|
    |v102_V_3_d0          |  14|          3|   24|         72|
    |v102_V_3_we0         |  14|          3|    1|          3|
    |v102_V_address0      |  20|          4|    8|         32|
    |v102_V_ce0           |  20|          4|    1|          4|
    |v102_V_ce1           |   9|          2|    1|          2|
    |v102_V_d0            |  14|          3|   24|         72|
    |v102_V_we0           |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |1729|        365|  639|       1993|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln140_reg_614                                                                  |   4|   0|    4|          0|
    |add_ln80_reg_628                                                                   |   4|   0|    4|          0|
    |ap_CS_fsm                                                                          |  16|   0|   16|          0|
    |ap_sync_reg_grp_gemm_systolic_array_attn_fu_400_ap_done                            |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_attn_fu_400_ap_ready                           |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_cont_fu_463_ap_done                            |   1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_cont_fu_463_ap_ready                           |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2_fu_441_ap_start_reg  |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_387_ap_start_reg    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_VITIS_LOOP_77_1_fu_395_ap_start_reg                    |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_j2_fu_449_ap_start_reg                               |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_479_ap_start_reg               |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_298_ap_start_reg            |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_416_ap_start_reg                     |   1|   0|    1|          0|
    |grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_428_ap_start_reg                   |   1|   0|    1|          0|
    |grp_gemm_systolic_array_attn_fu_400_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_gemm_systolic_array_cont_fu_463_ap_start_reg                                   |   1|   0|    1|          0|
    |h_fu_154                                                                           |   4|   0|    4|          0|
    |i3_reg_286                                                                         |   4|   0|    4|          0|
    |inp_sumRow_load_reg_638                                                            |  32|   0|   32|          0|
    |sub_ln83_reg_648                                                                   |   4|   0|    6|          2|
    |tmp_s_reg_619                                                                      |   4|   0|   10|          6|
    |trunc_ln80_reg_643                                                                 |   2|   0|    2|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |  88|   0|   96|          8|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1468_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1468_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1468_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1468_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1472_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1472_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1472_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1472_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1472_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1476_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1476_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1476_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1476_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1480_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1480_p_dout0   |   in|   64|  ap_ctrl_hs|  Self_attention|  return value|
|grp_fu_1480_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention|  return value|
|v87_0_address0        |  out|   10|   ap_memory|           v87_0|         array|
|v87_0_ce0             |  out|    1|   ap_memory|           v87_0|         array|
|v87_0_q0              |   in|   24|   ap_memory|           v87_0|         array|
|v87_1_address0        |  out|   10|   ap_memory|           v87_1|         array|
|v87_1_ce0             |  out|    1|   ap_memory|           v87_1|         array|
|v87_1_q0              |   in|   24|   ap_memory|           v87_1|         array|
|v87_2_address0        |  out|   10|   ap_memory|           v87_2|         array|
|v87_2_ce0             |  out|    1|   ap_memory|           v87_2|         array|
|v87_2_q0              |   in|   24|   ap_memory|           v87_2|         array|
|v87_3_address0        |  out|   10|   ap_memory|           v87_3|         array|
|v87_3_ce0             |  out|    1|   ap_memory|           v87_3|         array|
|v87_3_q0              |   in|   24|   ap_memory|           v87_3|         array|
|v87_4_address0        |  out|   10|   ap_memory|           v87_4|         array|
|v87_4_ce0             |  out|    1|   ap_memory|           v87_4|         array|
|v87_4_q0              |   in|   24|   ap_memory|           v87_4|         array|
|v87_5_address0        |  out|   10|   ap_memory|           v87_5|         array|
|v87_5_ce0             |  out|    1|   ap_memory|           v87_5|         array|
|v87_5_q0              |   in|   24|   ap_memory|           v87_5|         array|
|v87_6_address0        |  out|   10|   ap_memory|           v87_6|         array|
|v87_6_ce0             |  out|    1|   ap_memory|           v87_6|         array|
|v87_6_q0              |   in|   24|   ap_memory|           v87_6|         array|
|v87_7_address0        |  out|   10|   ap_memory|           v87_7|         array|
|v87_7_ce0             |  out|    1|   ap_memory|           v87_7|         array|
|v87_7_q0              |   in|   24|   ap_memory|           v87_7|         array|
|v87_8_address0        |  out|   10|   ap_memory|           v87_8|         array|
|v87_8_ce0             |  out|    1|   ap_memory|           v87_8|         array|
|v87_8_q0              |   in|   24|   ap_memory|           v87_8|         array|
|v87_9_address0        |  out|   10|   ap_memory|           v87_9|         array|
|v87_9_ce0             |  out|    1|   ap_memory|           v87_9|         array|
|v87_9_q0              |   in|   24|   ap_memory|           v87_9|         array|
|v87_10_address0       |  out|   10|   ap_memory|          v87_10|         array|
|v87_10_ce0            |  out|    1|   ap_memory|          v87_10|         array|
|v87_10_q0             |   in|   24|   ap_memory|          v87_10|         array|
|v87_11_address0       |  out|   10|   ap_memory|          v87_11|         array|
|v87_11_ce0            |  out|    1|   ap_memory|          v87_11|         array|
|v87_11_q0             |   in|   24|   ap_memory|          v87_11|         array|
|v88_0_address0        |  out|   10|   ap_memory|           v88_0|         array|
|v88_0_ce0             |  out|    1|   ap_memory|           v88_0|         array|
|v88_0_q0              |   in|   24|   ap_memory|           v88_0|         array|
|v88_1_address0        |  out|   10|   ap_memory|           v88_1|         array|
|v88_1_ce0             |  out|    1|   ap_memory|           v88_1|         array|
|v88_1_q0              |   in|   24|   ap_memory|           v88_1|         array|
|v88_2_address0        |  out|   10|   ap_memory|           v88_2|         array|
|v88_2_ce0             |  out|    1|   ap_memory|           v88_2|         array|
|v88_2_q0              |   in|   24|   ap_memory|           v88_2|         array|
|v88_3_address0        |  out|   10|   ap_memory|           v88_3|         array|
|v88_3_ce0             |  out|    1|   ap_memory|           v88_3|         array|
|v88_3_q0              |   in|   24|   ap_memory|           v88_3|         array|
|v88_4_address0        |  out|   10|   ap_memory|           v88_4|         array|
|v88_4_ce0             |  out|    1|   ap_memory|           v88_4|         array|
|v88_4_q0              |   in|   24|   ap_memory|           v88_4|         array|
|v88_5_address0        |  out|   10|   ap_memory|           v88_5|         array|
|v88_5_ce0             |  out|    1|   ap_memory|           v88_5|         array|
|v88_5_q0              |   in|   24|   ap_memory|           v88_5|         array|
|v88_6_address0        |  out|   10|   ap_memory|           v88_6|         array|
|v88_6_ce0             |  out|    1|   ap_memory|           v88_6|         array|
|v88_6_q0              |   in|   24|   ap_memory|           v88_6|         array|
|v88_7_address0        |  out|   10|   ap_memory|           v88_7|         array|
|v88_7_ce0             |  out|    1|   ap_memory|           v88_7|         array|
|v88_7_q0              |   in|   24|   ap_memory|           v88_7|         array|
|v88_8_address0        |  out|   10|   ap_memory|           v88_8|         array|
|v88_8_ce0             |  out|    1|   ap_memory|           v88_8|         array|
|v88_8_q0              |   in|   24|   ap_memory|           v88_8|         array|
|v88_9_address0        |  out|   10|   ap_memory|           v88_9|         array|
|v88_9_ce0             |  out|    1|   ap_memory|           v88_9|         array|
|v88_9_q0              |   in|   24|   ap_memory|           v88_9|         array|
|v88_10_address0       |  out|   10|   ap_memory|          v88_10|         array|
|v88_10_ce0            |  out|    1|   ap_memory|          v88_10|         array|
|v88_10_q0             |   in|   24|   ap_memory|          v88_10|         array|
|v88_11_address0       |  out|   10|   ap_memory|          v88_11|         array|
|v88_11_ce0            |  out|    1|   ap_memory|          v88_11|         array|
|v88_11_q0             |   in|   24|   ap_memory|          v88_11|         array|
|v89_0_address0        |  out|   10|   ap_memory|           v89_0|         array|
|v89_0_ce0             |  out|    1|   ap_memory|           v89_0|         array|
|v89_0_q0              |   in|   24|   ap_memory|           v89_0|         array|
|v89_1_address0        |  out|   10|   ap_memory|           v89_1|         array|
|v89_1_ce0             |  out|    1|   ap_memory|           v89_1|         array|
|v89_1_q0              |   in|   24|   ap_memory|           v89_1|         array|
|v89_2_address0        |  out|   10|   ap_memory|           v89_2|         array|
|v89_2_ce0             |  out|    1|   ap_memory|           v89_2|         array|
|v89_2_q0              |   in|   24|   ap_memory|           v89_2|         array|
|v89_3_address0        |  out|   10|   ap_memory|           v89_3|         array|
|v89_3_ce0             |  out|    1|   ap_memory|           v89_3|         array|
|v89_3_q0              |   in|   24|   ap_memory|           v89_3|         array|
|v89_4_address0        |  out|   10|   ap_memory|           v89_4|         array|
|v89_4_ce0             |  out|    1|   ap_memory|           v89_4|         array|
|v89_4_q0              |   in|   24|   ap_memory|           v89_4|         array|
|v89_5_address0        |  out|   10|   ap_memory|           v89_5|         array|
|v89_5_ce0             |  out|    1|   ap_memory|           v89_5|         array|
|v89_5_q0              |   in|   24|   ap_memory|           v89_5|         array|
|v89_6_address0        |  out|   10|   ap_memory|           v89_6|         array|
|v89_6_ce0             |  out|    1|   ap_memory|           v89_6|         array|
|v89_6_q0              |   in|   24|   ap_memory|           v89_6|         array|
|v89_7_address0        |  out|   10|   ap_memory|           v89_7|         array|
|v89_7_ce0             |  out|    1|   ap_memory|           v89_7|         array|
|v89_7_q0              |   in|   24|   ap_memory|           v89_7|         array|
|v89_8_address0        |  out|   10|   ap_memory|           v89_8|         array|
|v89_8_ce0             |  out|    1|   ap_memory|           v89_8|         array|
|v89_8_q0              |   in|   24|   ap_memory|           v89_8|         array|
|v89_9_address0        |  out|   10|   ap_memory|           v89_9|         array|
|v89_9_ce0             |  out|    1|   ap_memory|           v89_9|         array|
|v89_9_q0              |   in|   24|   ap_memory|           v89_9|         array|
|v89_10_address0       |  out|   10|   ap_memory|          v89_10|         array|
|v89_10_ce0            |  out|    1|   ap_memory|          v89_10|         array|
|v89_10_q0             |   in|   24|   ap_memory|          v89_10|         array|
|v89_11_address0       |  out|   10|   ap_memory|          v89_11|         array|
|v89_11_ce0            |  out|    1|   ap_memory|          v89_11|         array|
|v89_11_q0             |   in|   24|   ap_memory|          v89_11|         array|
|v90_0_address0        |  out|   10|   ap_memory|           v90_0|         array|
|v90_0_ce0             |  out|    1|   ap_memory|           v90_0|         array|
|v90_0_we0             |  out|    1|   ap_memory|           v90_0|         array|
|v90_0_d0              |  out|   24|   ap_memory|           v90_0|         array|
|v90_1_address0        |  out|   10|   ap_memory|           v90_1|         array|
|v90_1_ce0             |  out|    1|   ap_memory|           v90_1|         array|
|v90_1_we0             |  out|    1|   ap_memory|           v90_1|         array|
|v90_1_d0              |  out|   24|   ap_memory|           v90_1|         array|
|v90_2_address0        |  out|   10|   ap_memory|           v90_2|         array|
|v90_2_ce0             |  out|    1|   ap_memory|           v90_2|         array|
|v90_2_we0             |  out|    1|   ap_memory|           v90_2|         array|
|v90_2_d0              |  out|   24|   ap_memory|           v90_2|         array|
|v90_3_address0        |  out|   10|   ap_memory|           v90_3|         array|
|v90_3_ce0             |  out|    1|   ap_memory|           v90_3|         array|
|v90_3_we0             |  out|    1|   ap_memory|           v90_3|         array|
|v90_3_d0              |  out|   24|   ap_memory|           v90_3|         array|
|v90_4_address0        |  out|   10|   ap_memory|           v90_4|         array|
|v90_4_ce0             |  out|    1|   ap_memory|           v90_4|         array|
|v90_4_we0             |  out|    1|   ap_memory|           v90_4|         array|
|v90_4_d0              |  out|   24|   ap_memory|           v90_4|         array|
|v90_5_address0        |  out|   10|   ap_memory|           v90_5|         array|
|v90_5_ce0             |  out|    1|   ap_memory|           v90_5|         array|
|v90_5_we0             |  out|    1|   ap_memory|           v90_5|         array|
|v90_5_d0              |  out|   24|   ap_memory|           v90_5|         array|
|v90_6_address0        |  out|   10|   ap_memory|           v90_6|         array|
|v90_6_ce0             |  out|    1|   ap_memory|           v90_6|         array|
|v90_6_we0             |  out|    1|   ap_memory|           v90_6|         array|
|v90_6_d0              |  out|   24|   ap_memory|           v90_6|         array|
|v90_7_address0        |  out|   10|   ap_memory|           v90_7|         array|
|v90_7_ce0             |  out|    1|   ap_memory|           v90_7|         array|
|v90_7_we0             |  out|    1|   ap_memory|           v90_7|         array|
|v90_7_d0              |  out|   24|   ap_memory|           v90_7|         array|
|v90_8_address0        |  out|   10|   ap_memory|           v90_8|         array|
|v90_8_ce0             |  out|    1|   ap_memory|           v90_8|         array|
|v90_8_we0             |  out|    1|   ap_memory|           v90_8|         array|
|v90_8_d0              |  out|   24|   ap_memory|           v90_8|         array|
|v90_9_address0        |  out|   10|   ap_memory|           v90_9|         array|
|v90_9_ce0             |  out|    1|   ap_memory|           v90_9|         array|
|v90_9_we0             |  out|    1|   ap_memory|           v90_9|         array|
|v90_9_d0              |  out|   24|   ap_memory|           v90_9|         array|
|v90_10_address0       |  out|   10|   ap_memory|          v90_10|         array|
|v90_10_ce0            |  out|    1|   ap_memory|          v90_10|         array|
|v90_10_we0            |  out|    1|   ap_memory|          v90_10|         array|
|v90_10_d0             |  out|   24|   ap_memory|          v90_10|         array|
|v90_11_address0       |  out|   10|   ap_memory|          v90_11|         array|
|v90_11_ce0            |  out|    1|   ap_memory|          v90_11|         array|
|v90_11_we0            |  out|    1|   ap_memory|          v90_11|         array|
|v90_11_d0             |  out|   24|   ap_memory|          v90_11|         array|
+----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 17 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%inp_sumRow = alloca i64 1" [bert_layer.cpp:76]   --->   Operation 18 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%outp_V = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 19 'alloca' 'outp_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%outp_V_1 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 20 'alloca' 'outp_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%outp_V_2 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 21 'alloca' 'outp_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%outp_V_3 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 22 'alloca' 'outp_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%Q_h_V = alloca i64 1" [bert_layer.cpp:141]   --->   Operation 23 'alloca' 'Q_h_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%Q_h_V_1 = alloca i64 1" [bert_layer.cpp:141]   --->   Operation 24 'alloca' 'Q_h_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%Q_h_V_2 = alloca i64 1" [bert_layer.cpp:141]   --->   Operation 25 'alloca' 'Q_h_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%Q_h_V_3 = alloca i64 1" [bert_layer.cpp:141]   --->   Operation 26 'alloca' 'Q_h_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%K_h_V = alloca i64 1" [bert_layer.cpp:142]   --->   Operation 27 'alloca' 'K_h_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%K_h_V_1 = alloca i64 1" [bert_layer.cpp:142]   --->   Operation 28 'alloca' 'K_h_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%K_h_V_2 = alloca i64 1" [bert_layer.cpp:142]   --->   Operation 29 'alloca' 'K_h_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%K_h_V_3 = alloca i64 1" [bert_layer.cpp:142]   --->   Operation 30 'alloca' 'K_h_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%V_h_V = alloca i64 1" [bert_layer.cpp:143]   --->   Operation 31 'alloca' 'V_h_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%V_h_V_1 = alloca i64 1" [bert_layer.cpp:143]   --->   Operation 32 'alloca' 'V_h_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%V_h_V_2 = alloca i64 1" [bert_layer.cpp:143]   --->   Operation 33 'alloca' 'V_h_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%V_h_V_3 = alloca i64 1" [bert_layer.cpp:143]   --->   Operation 34 'alloca' 'V_h_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%v100 = alloca i64 1" [bert_layer.cpp:155]   --->   Operation 35 'alloca' 'v100' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%v100_1 = alloca i64 1" [bert_layer.cpp:155]   --->   Operation 36 'alloca' 'v100_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%v100_2 = alloca i64 1" [bert_layer.cpp:155]   --->   Operation 37 'alloca' 'v100_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%v100_3 = alloca i64 1" [bert_layer.cpp:155]   --->   Operation 38 'alloca' 'v100_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%v101_V = alloca i64 1" [bert_layer.cpp:157]   --->   Operation 39 'alloca' 'v101_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%v101_V_1 = alloca i64 1" [bert_layer.cpp:157]   --->   Operation 40 'alloca' 'v101_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%v101_V_2 = alloca i64 1" [bert_layer.cpp:157]   --->   Operation 41 'alloca' 'v101_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%v101_V_3 = alloca i64 1" [bert_layer.cpp:157]   --->   Operation 42 'alloca' 'v101_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%v102_V = alloca i64 1" [bert_layer.cpp:159]   --->   Operation 43 'alloca' 'v102_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%v102_V_1 = alloca i64 1" [bert_layer.cpp:159]   --->   Operation 44 'alloca' 'v102_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%v102_V_2 = alloca i64 1" [bert_layer.cpp:159]   --->   Operation 45 'alloca' 'v102_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%v102_V_3 = alloca i64 1" [bert_layer.cpp:159]   --->   Operation 46 'alloca' 'v102_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %h" [bert_layer.cpp:140]   --->   Operation 47 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln140 = br void %for.body" [bert_layer.cpp:140]   --->   Operation 48 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [bert_layer.cpp:140]   --->   Operation 49 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln140 = icmp_eq  i4 %h_1, i4 12" [bert_layer.cpp:140]   --->   Operation 50 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%add_ln140 = add i4 %h_1, i4 1" [bert_layer.cpp:140]   --->   Operation 52 'add' 'add_ln140' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %for.body.split, void %for.end131" [bert_layer.cpp:140]   --->   Operation 53 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [bert_layer.cpp:140]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln140 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i24 %v89_0, i24 %v89_1, i24 %v89_2, i24 %v89_3, i24 %v89_4, i24 %v89_5, i24 %v89_6, i24 %v89_7, i24 %v89_8, i24 %v89_9, i24 %v89_10, i24 %v89_11, i24 %V_h_V, i24 %V_h_V_1, i24 %V_h_V_2, i24 %V_h_V_3, i24 %Q_h_V, i24 %Q_h_V_1, i24 %Q_h_V_2, i24 %Q_h_V_3, i24 %K_h_V, i24 %K_h_V_1, i24 %K_h_V_2, i24 %K_h_V_3, i10 %tmp_s, i24 %v87_0, i24 %v87_1, i24 %v87_2, i24 %v87_3, i24 %v87_4, i24 %v87_5, i24 %v87_6, i24 %v87_7, i24 %v87_8, i24 %v87_9, i24 %v87_10, i24 %v87_11, i24 %v88_0, i24 %v88_1, i24 %v88_2, i24 %v88_3, i24 %v88_4, i24 %v88_5, i24 %v88_6, i24 %v88_7, i24 %v88_8, i24 %v88_9, i24 %v88_10, i24 %v88_11" [bert_layer.cpp:140]   --->   Operation 55 'call' 'call_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3"   --->   Operation 56 'call' 'call_ln0' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_77_1, i32 %inp_sumRow"   --->   Operation 57 'call' 'call_ln0' <Predicate = (!icmp_ln140)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln169 = ret" [bert_layer.cpp:169]   --->   Operation 58 'ret' 'ret_ln169' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln140 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i24 %v89_0, i24 %v89_1, i24 %v89_2, i24 %v89_3, i24 %v89_4, i24 %v89_5, i24 %v89_6, i24 %v89_7, i24 %v89_8, i24 %v89_9, i24 %v89_10, i24 %v89_11, i24 %V_h_V, i24 %V_h_V_1, i24 %V_h_V_2, i24 %V_h_V_3, i24 %Q_h_V, i24 %Q_h_V_1, i24 %Q_h_V_2, i24 %Q_h_V_3, i24 %K_h_V, i24 %K_h_V_1, i24 %K_h_V_2, i24 %K_h_V_3, i10 %tmp_s, i24 %v87_0, i24 %v87_1, i24 %v87_2, i24 %v87_3, i24 %v87_4, i24 %v87_5, i24 %v87_6, i24 %v87_7, i24 %v87_8, i24 %v87_9, i24 %v87_10, i24 %v87_11, i24 %v88_0, i24 %v88_1, i24 %v88_2, i24 %v88_3, i24 %v88_4, i24 %v88_5, i24 %v88_6, i24 %v88_7, i24 %v88_8, i24 %v88_9, i24 %v88_10, i24 %v88_11" [bert_layer.cpp:140]   --->   Operation 59 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_77_1, i32 %inp_sumRow"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln55 = call void @gemm_systolic_array_attn, i24 %Q_h_V, i24 %Q_h_V_1, i24 %Q_h_V_2, i24 %Q_h_V_3, i24 %K_h_V, i24 %K_h_V_1, i24 %K_h_V_2, i24 %K_h_V_3, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3" [bert_layer.cpp:55]   --->   Operation 62 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln55 = call void @gemm_systolic_array_attn, i24 %Q_h_V, i24 %Q_h_V_1, i24 %Q_h_V_2, i24 %Q_h_V_3, i24 %K_h_V, i24 %K_h_V_1, i24 %K_h_V_2, i24 %K_h_V_3, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3" [bert_layer.cpp:55]   --->   Operation 63 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i2_l_j1, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [bert_layer.cpp:141]   --->   Operation 65 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_norm_i2_l_j1, i24 %outp_V, i24 %outp_V_1, i24 %outp_V_2, i24 %outp_V_3, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln80 = br void %l_j2.i" [bert_layer.cpp:80]   --->   Operation 67 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%i3 = phi i4 %add_ln80, void %l_j2.i.split, i4 0, void %for.body.split" [bert_layer.cpp:80]   --->   Operation 68 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.30ns)   --->   "%icmp_ln80 = icmp_eq  i4 %i3, i4 12" [bert_layer.cpp:80]   --->   Operation 69 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%empty_2253 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 70 'speclooptripcount' 'empty_2253' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln80 = add i4 %i3, i4 1" [bert_layer.cpp:80]   --->   Operation 71 'add' 'add_ln80' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %l_j2.i.split, void %for.inc49.i.preheader" [bert_layer.cpp:80]   --->   Operation 72 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i4 %i3" [bert_layer.cpp:80]   --->   Operation 73 'zext' 'zext_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln80" [bert_layer.cpp:80]   --->   Operation 74 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:87]   --->   Operation 75 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i4_l_j3, i32 %inp_sumRow, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3, i24 %v101_V, i24 %v101_V_1, i24 %v101_V_2, i24 %v101_V_3"   --->   Operation 76 'call' 'call_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3"   --->   Operation 77 'call' 'call_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %add_ln140, i4 %h" [bert_layer.cpp:140]   --->   Operation 78 'store' 'store_ln140' <Predicate = (icmp_ln80)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 79 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:87]   --->   Operation 79 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 6.90>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i4 %i3" [bert_layer.cpp:80]   --->   Operation 80 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i3, i32 2, i32 3" [bert_layer.cpp:80]   --->   Operation 81 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_28, i4 0" [bert_layer.cpp:83]   --->   Operation 82 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_28, i2 0" [bert_layer.cpp:83]   --->   Operation 83 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i4 %tmp_30" [bert_layer.cpp:83]   --->   Operation 84 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (1.82ns)   --->   "%sub_ln83 = sub i6 %tmp_29, i6 %zext_ln83" [bert_layer.cpp:83]   --->   Operation 85 'sub' 'sub_ln83' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [2/2] (5.07ns)   --->   "%call_ln87 = call void @Self_attention_Pipeline_l_j2, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i3, i6 %sub_ln83, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3, i2 %trunc_ln80" [bert_layer.cpp:87]   --->   Operation 86 'call' 'call_ln87' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [bert_layer.cpp:80]   --->   Operation 87 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln87 = call void @Self_attention_Pipeline_l_j2, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i3, i6 %sub_ln83, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3, i2 %trunc_ln80" [bert_layer.cpp:87]   --->   Operation 88 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln80 = br void %l_j2.i" [bert_layer.cpp:80]   --->   Operation 89 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 0.00>
ST_12 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i4_l_j3, i32 %inp_sumRow, i32 %v100, i32 %v100_1, i32 %v100_2, i32 %v100_3, i24 %v101_V, i24 %v101_V_1, i24 %v101_V_2, i24 %v101_V_3"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln122 = call void @gemm_systolic_array_cont, i24 %v101_V, i24 %v101_V_1, i24 %v101_V_2, i24 %v101_V_3, i24 %V_h_V, i24 %V_h_V_1, i24 %V_h_V_2, i24 %V_h_V_3, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3" [bert_layer.cpp:122]   --->   Operation 92 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln122 = call void @gemm_systolic_array_cont, i24 %v101_V, i24 %v101_V_1, i24 %v101_V_2, i24 %v101_V_3, i24 %V_h_V, i24 %V_h_V_1, i24 %V_h_V_2, i24 %V_h_V_3, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3" [bert_layer.cpp:122]   --->   Operation 93 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 94 [2/2] (0.00ns)   --->   "%call_ln140 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3, i10 %tmp_s, i24 %v90_0, i24 %v90_1, i24 %v90_2, i24 %v90_3, i24 %v90_4, i24 %v90_5, i24 %v90_6, i24 %v90_7, i24 %v90_8, i24 %v90_9, i24 %v90_10, i24 %v90_11" [bert_layer.cpp:140]   --->   Operation 94 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 0.00>
ST_16 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln140 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i24 %v102_V, i24 %v102_V_1, i24 %v102_V_2, i24 %v102_V_3, i10 %tmp_s, i24 %v90_0, i24 %v90_1, i24 %v90_2, i24 %v90_3, i24 %v90_4, i24 %v90_5, i24 %v90_6, i24 %v90_7, i24 %v90_8, i24 %v90_9, i24 %v90_10, i24 %v90_11" [bert_layer.cpp:140]   --->   Operation 95 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln140 = br void %for.body" [bert_layer.cpp:140]   --->   Operation 96 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v87_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v87_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v87_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v87_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v87_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v87_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v87_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v87_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v87_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v87_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v87_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v87_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v88_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v89_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v90_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v90_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                  (alloca           ) [ 01111111111111111]
inp_sumRow         (alloca           ) [ 00111111111111111]
outp_V             (alloca           ) [ 00111111111111111]
outp_V_1           (alloca           ) [ 00111111111111111]
outp_V_2           (alloca           ) [ 00111111111111111]
outp_V_3           (alloca           ) [ 00111111111111111]
Q_h_V              (alloca           ) [ 00111111111111111]
Q_h_V_1            (alloca           ) [ 00111111111111111]
Q_h_V_2            (alloca           ) [ 00111111111111111]
Q_h_V_3            (alloca           ) [ 00111111111111111]
K_h_V              (alloca           ) [ 00111111111111111]
K_h_V_1            (alloca           ) [ 00111111111111111]
K_h_V_2            (alloca           ) [ 00111111111111111]
K_h_V_3            (alloca           ) [ 00111111111111111]
V_h_V              (alloca           ) [ 00111111111111111]
V_h_V_1            (alloca           ) [ 00111111111111111]
V_h_V_2            (alloca           ) [ 00111111111111111]
V_h_V_3            (alloca           ) [ 00111111111111111]
v100               (alloca           ) [ 00111111111111111]
v100_1             (alloca           ) [ 00111111111111111]
v100_2             (alloca           ) [ 00111111111111111]
v100_3             (alloca           ) [ 00111111111111111]
v101_V             (alloca           ) [ 00111111111111111]
v101_V_1           (alloca           ) [ 00111111111111111]
v101_V_2           (alloca           ) [ 00111111111111111]
v101_V_3           (alloca           ) [ 00111111111111111]
v102_V             (alloca           ) [ 00111111111111111]
v102_V_1           (alloca           ) [ 00111111111111111]
v102_V_2           (alloca           ) [ 00111111111111111]
v102_V_3           (alloca           ) [ 00111111111111111]
store_ln140        (store            ) [ 00000000000000000]
br_ln140           (br               ) [ 00000000000000000]
h_1                (load             ) [ 00000000000000000]
icmp_ln140         (icmp             ) [ 00111111111111111]
empty              (speclooptripcount) [ 00000000000000000]
add_ln140          (add              ) [ 00011111111100000]
br_ln140           (br               ) [ 00000000000000000]
tmp_s              (bitconcatenate   ) [ 00011111111111111]
ret_ln169          (ret              ) [ 00000000000000000]
call_ln140         (call             ) [ 00000000000000000]
call_ln0           (call             ) [ 00000000000000000]
call_ln0           (call             ) [ 00000000000000000]
call_ln55          (call             ) [ 00000000000000000]
specloopname_ln141 (specloopname     ) [ 00000000000000000]
call_ln0           (call             ) [ 00000000000000000]
br_ln80            (br               ) [ 00111111111111111]
i3                 (phi              ) [ 00000000111100000]
icmp_ln80          (icmp             ) [ 00111111111111111]
empty_2253         (speclooptripcount) [ 00000000000000000]
add_ln80           (add              ) [ 00111111111111111]
br_ln80            (br               ) [ 00000000000000000]
zext_ln80          (zext             ) [ 00000000000000000]
inp_sumRow_addr    (getelementptr    ) [ 00000000010000000]
store_ln140        (store            ) [ 00000000000000000]
inp_sumRow_load    (load             ) [ 00000000001100000]
trunc_ln80         (trunc            ) [ 00000000000100000]
tmp_28             (partselect       ) [ 00000000000000000]
tmp_29             (bitconcatenate   ) [ 00000000000000000]
tmp_30             (bitconcatenate   ) [ 00000000000000000]
zext_ln83          (zext             ) [ 00000000000000000]
sub_ln83           (sub              ) [ 00000000000100000]
specloopname_ln80  (specloopname     ) [ 00000000000000000]
call_ln87          (call             ) [ 00000000000000000]
br_ln80            (br               ) [ 00111111111111111]
call_ln0           (call             ) [ 00000000000000000]
call_ln0           (call             ) [ 00000000000000000]
call_ln122         (call             ) [ 00000000000000000]
call_ln140         (call             ) [ 00000000000000000]
br_ln140           (br               ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v87_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v87_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v87_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v87_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v87_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v87_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v87_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v87_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v87_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v87_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v87_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v87_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v87_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v88_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v88_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v88_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v88_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v88_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v88_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v88_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v88_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v88_8">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v88_9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v88_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v88_11">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v88_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="v89_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="v89_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="v89_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="v89_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="v89_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="v89_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="v89_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="v89_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="v89_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="v89_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="v89_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="v89_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="v90_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="v90_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="v90_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="v90_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="v90_4">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="v90_5">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="v90_6">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="v90_7">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="v90_8">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="v90_9">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="v90_10">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="v90_11">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_77_1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm_systolic_array_attn"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_norm_i2_l_j1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_update_i4_l_j3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_j2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm_systolic_array_cont"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="h_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="inp_sumRow_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_sumRow/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="outp_V_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outp_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="outp_V_1_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outp_V_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="outp_V_2_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outp_V_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="outp_V_3_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outp_V_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="Q_h_V_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="Q_h_V_1_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_V_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="Q_h_V_2_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_V_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="Q_h_V_3_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_V_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="K_h_V_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="K_h_V_1_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_V_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="K_h_V_2_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_V_2/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="K_h_V_3_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_V_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="V_h_V_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="V_h_V_1_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_V_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="V_h_V_2_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_V_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="V_h_V_3_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_V_3/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="v100_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v100/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="v100_1_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v100_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="v100_2_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v100_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="v100_3_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v100_3/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="v101_V_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v101_V/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="v101_V_1_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v101_V_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="v101_V_2_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v101_V_2/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="v101_V_3_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v101_V_3/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="v102_V_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v102_V/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="v102_V_1_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v102_V_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="v102_V_2_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v102_V_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="v102_V_3_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v102_V_3/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="inp_sumRow_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="0"/>
<pin id="278" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_sumRow_load/8 "/>
</bind>
</comp>

<comp id="286" class="1005" name="i3_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="1"/>
<pin id="288" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="i3_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/8 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="24" slack="0"/>
<pin id="301" dir="0" index="2" bw="24" slack="0"/>
<pin id="302" dir="0" index="3" bw="24" slack="0"/>
<pin id="303" dir="0" index="4" bw="24" slack="0"/>
<pin id="304" dir="0" index="5" bw="24" slack="0"/>
<pin id="305" dir="0" index="6" bw="24" slack="0"/>
<pin id="306" dir="0" index="7" bw="24" slack="0"/>
<pin id="307" dir="0" index="8" bw="24" slack="0"/>
<pin id="308" dir="0" index="9" bw="24" slack="0"/>
<pin id="309" dir="0" index="10" bw="24" slack="0"/>
<pin id="310" dir="0" index="11" bw="24" slack="0"/>
<pin id="311" dir="0" index="12" bw="24" slack="0"/>
<pin id="312" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="313" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="314" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="315" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="316" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="317" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="318" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="319" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="320" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="321" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="322" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="323" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="324" dir="0" index="25" bw="10" slack="0"/>
<pin id="325" dir="0" index="26" bw="24" slack="0"/>
<pin id="326" dir="0" index="27" bw="24" slack="0"/>
<pin id="327" dir="0" index="28" bw="24" slack="0"/>
<pin id="328" dir="0" index="29" bw="24" slack="0"/>
<pin id="329" dir="0" index="30" bw="24" slack="0"/>
<pin id="330" dir="0" index="31" bw="24" slack="0"/>
<pin id="331" dir="0" index="32" bw="24" slack="0"/>
<pin id="332" dir="0" index="33" bw="24" slack="0"/>
<pin id="333" dir="0" index="34" bw="24" slack="0"/>
<pin id="334" dir="0" index="35" bw="24" slack="0"/>
<pin id="335" dir="0" index="36" bw="24" slack="0"/>
<pin id="336" dir="0" index="37" bw="24" slack="0"/>
<pin id="337" dir="0" index="38" bw="24" slack="0"/>
<pin id="338" dir="0" index="39" bw="24" slack="0"/>
<pin id="339" dir="0" index="40" bw="24" slack="0"/>
<pin id="340" dir="0" index="41" bw="24" slack="0"/>
<pin id="341" dir="0" index="42" bw="24" slack="0"/>
<pin id="342" dir="0" index="43" bw="24" slack="0"/>
<pin id="343" dir="0" index="44" bw="24" slack="0"/>
<pin id="344" dir="0" index="45" bw="24" slack="0"/>
<pin id="345" dir="0" index="46" bw="24" slack="0"/>
<pin id="346" dir="0" index="47" bw="24" slack="0"/>
<pin id="347" dir="0" index="48" bw="24" slack="0"/>
<pin id="348" dir="0" index="49" bw="24" slack="0"/>
<pin id="349" dir="1" index="50" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="0" slack="0"/>
<pin id="389" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="391" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="392" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="393" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_77_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_gemm_systolic_array_attn_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="0" slack="0"/>
<pin id="402" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="404" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="405" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="406" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="407" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="408" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="409" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="410" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="411" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="412" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="413" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="414" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="420" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="421" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="422" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="426" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="0" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="436" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="437" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="438" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="439" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="0" slack="0"/>
<pin id="443" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="445" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="446" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="447" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_Self_attention_Pipeline_l_j2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="0" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="1"/>
<pin id="452" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="3" bw="4" slack="2"/>
<pin id="454" dir="0" index="4" bw="6" slack="0"/>
<pin id="455" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="9" bw="2" slack="0"/>
<pin id="460" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/10 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_gemm_systolic_array_cont_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="0" slack="0"/>
<pin id="465" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="467" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="468" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="469" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="470" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="471" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="472" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="473" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="474" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="475" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="476" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="477" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/13 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="0" slack="0"/>
<pin id="481" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="483" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="484" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="485" dir="0" index="5" bw="10" slack="10"/>
<pin id="486" dir="0" index="6" bw="24" slack="0"/>
<pin id="487" dir="0" index="7" bw="24" slack="0"/>
<pin id="488" dir="0" index="8" bw="24" slack="0"/>
<pin id="489" dir="0" index="9" bw="24" slack="0"/>
<pin id="490" dir="0" index="10" bw="24" slack="0"/>
<pin id="491" dir="0" index="11" bw="24" slack="0"/>
<pin id="492" dir="0" index="12" bw="24" slack="0"/>
<pin id="493" dir="0" index="13" bw="24" slack="0"/>
<pin id="494" dir="0" index="14" bw="24" slack="0"/>
<pin id="495" dir="0" index="15" bw="24" slack="0"/>
<pin id="496" dir="0" index="16" bw="24" slack="0"/>
<pin id="497" dir="0" index="17" bw="24" slack="0"/>
<pin id="498" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/15 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln140_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="h_1_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="1"/>
<pin id="519" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln140_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="4" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln140_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_s_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="4" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln80_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="0"/>
<pin id="543" dir="0" index="1" bw="4" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln80_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln80_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln140_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="6"/>
<pin id="560" dir="0" index="1" bw="4" slack="7"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln80_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="2"/>
<pin id="564" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_28_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="0"/>
<pin id="569" dir="0" index="1" bw="4" slack="2"/>
<pin id="570" dir="0" index="2" bw="3" slack="0"/>
<pin id="571" dir="0" index="3" bw="3" slack="0"/>
<pin id="572" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_29_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="0"/>
<pin id="579" dir="0" index="1" bw="2" slack="0"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_30_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="0"/>
<pin id="587" dir="0" index="1" bw="2" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln83_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sub_ln83_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="0"/>
<pin id="599" dir="0" index="1" bw="4" slack="0"/>
<pin id="600" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83/10 "/>
</bind>
</comp>

<comp id="604" class="1005" name="h_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="614" class="1005" name="add_ln140_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="6"/>
<pin id="616" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="add_ln140 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_s_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="1"/>
<pin id="621" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="628" class="1005" name="add_ln80_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="0"/>
<pin id="630" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="633" class="1005" name="inp_sumRow_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="1"/>
<pin id="635" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="inp_sumRow_load_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_load "/>
</bind>
</comp>

<comp id="643" class="1005" name="trunc_ln80_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="1"/>
<pin id="645" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln80 "/>
</bind>
</comp>

<comp id="648" class="1005" name="sub_ln83_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="1"/>
<pin id="650" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln83 "/>
</bind>
</comp>

<comp id="653" class="1004" name="grp_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="655" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="656" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="phitmp/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="659" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="660" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v59/13 "/>
</bind>
</comp>

<comp id="661" class="1004" name="grp_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="663" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="664" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v64/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="grp_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="667" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d/20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="96" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="98" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="98" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="98" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="98" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="98" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="98" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="98" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="98" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="98" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="98" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="98" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="98" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="98" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="98" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="98" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="98" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="98" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="98" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="98" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="98" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="98" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="98" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="98" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="98" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="98" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="98" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="98" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="98" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="98" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="128" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="100" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="350"><net_src comp="114" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="352"><net_src comp="50" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="353"><net_src comp="52" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="354"><net_src comp="54" pin="0"/><net_sink comp="298" pin=4"/></net>

<net id="355"><net_src comp="56" pin="0"/><net_sink comp="298" pin=5"/></net>

<net id="356"><net_src comp="58" pin="0"/><net_sink comp="298" pin=6"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="298" pin=7"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="298" pin=8"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="298" pin=9"/></net>

<net id="360"><net_src comp="66" pin="0"/><net_sink comp="298" pin=10"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="298" pin=11"/></net>

<net id="362"><net_src comp="70" pin="0"/><net_sink comp="298" pin=12"/></net>

<net id="363"><net_src comp="0" pin="0"/><net_sink comp="298" pin=26"/></net>

<net id="364"><net_src comp="2" pin="0"/><net_sink comp="298" pin=27"/></net>

<net id="365"><net_src comp="4" pin="0"/><net_sink comp="298" pin=28"/></net>

<net id="366"><net_src comp="6" pin="0"/><net_sink comp="298" pin=29"/></net>

<net id="367"><net_src comp="8" pin="0"/><net_sink comp="298" pin=30"/></net>

<net id="368"><net_src comp="10" pin="0"/><net_sink comp="298" pin=31"/></net>

<net id="369"><net_src comp="12" pin="0"/><net_sink comp="298" pin=32"/></net>

<net id="370"><net_src comp="14" pin="0"/><net_sink comp="298" pin=33"/></net>

<net id="371"><net_src comp="16" pin="0"/><net_sink comp="298" pin=34"/></net>

<net id="372"><net_src comp="18" pin="0"/><net_sink comp="298" pin=35"/></net>

<net id="373"><net_src comp="20" pin="0"/><net_sink comp="298" pin=36"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="298" pin=37"/></net>

<net id="375"><net_src comp="24" pin="0"/><net_sink comp="298" pin=38"/></net>

<net id="376"><net_src comp="26" pin="0"/><net_sink comp="298" pin=39"/></net>

<net id="377"><net_src comp="28" pin="0"/><net_sink comp="298" pin=40"/></net>

<net id="378"><net_src comp="30" pin="0"/><net_sink comp="298" pin=41"/></net>

<net id="379"><net_src comp="32" pin="0"/><net_sink comp="298" pin=42"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="298" pin=43"/></net>

<net id="381"><net_src comp="36" pin="0"/><net_sink comp="298" pin=44"/></net>

<net id="382"><net_src comp="38" pin="0"/><net_sink comp="298" pin=45"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="298" pin=46"/></net>

<net id="384"><net_src comp="42" pin="0"/><net_sink comp="298" pin=47"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="298" pin=48"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="298" pin=49"/></net>

<net id="394"><net_src comp="116" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="399"><net_src comp="118" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="415"><net_src comp="120" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="427"><net_src comp="122" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="440"><net_src comp="130" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="448"><net_src comp="132" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="461"><net_src comp="146" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="462"><net_src comp="286" pin="1"/><net_sink comp="449" pin=3"/></net>

<net id="478"><net_src comp="150" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="499"><net_src comp="152" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="500"><net_src comp="72" pin="0"/><net_sink comp="479" pin=6"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="479" pin=7"/></net>

<net id="502"><net_src comp="76" pin="0"/><net_sink comp="479" pin=8"/></net>

<net id="503"><net_src comp="78" pin="0"/><net_sink comp="479" pin=9"/></net>

<net id="504"><net_src comp="80" pin="0"/><net_sink comp="479" pin=10"/></net>

<net id="505"><net_src comp="82" pin="0"/><net_sink comp="479" pin=11"/></net>

<net id="506"><net_src comp="84" pin="0"/><net_sink comp="479" pin=12"/></net>

<net id="507"><net_src comp="86" pin="0"/><net_sink comp="479" pin=13"/></net>

<net id="508"><net_src comp="88" pin="0"/><net_sink comp="479" pin=14"/></net>

<net id="509"><net_src comp="90" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="510"><net_src comp="92" pin="0"/><net_sink comp="479" pin=16"/></net>

<net id="511"><net_src comp="94" pin="0"/><net_sink comp="479" pin=17"/></net>

<net id="516"><net_src comp="100" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="524"><net_src comp="517" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="102" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="517" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="108" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="110" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="517" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="112" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="540"><net_src comp="532" pin="3"/><net_sink comp="298" pin=25"/></net>

<net id="545"><net_src comp="290" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="102" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="290" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="108" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="290" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="565"><net_src comp="286" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="449" pin=9"/></net>

<net id="573"><net_src comp="134" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="286" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="136" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="138" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="582"><net_src comp="140" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="567" pin="4"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="100" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="590"><net_src comp="142" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="567" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="144" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="577" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="603"><net_src comp="597" pin="2"/><net_sink comp="449" pin=4"/></net>

<net id="607"><net_src comp="154" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="617"><net_src comp="526" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="622"><net_src comp="532" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="298" pin=25"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="479" pin=5"/></net>

<net id="631"><net_src comp="547" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="636"><net_src comp="274" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="641"><net_src comp="280" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="646"><net_src comp="562" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="449" pin=9"/></net>

<net id="651"><net_src comp="597" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="449" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v90_0 | {15 16 }
	Port: v90_1 | {15 16 }
	Port: v90_2 | {15 16 }
	Port: v90_3 | {15 16 }
	Port: v90_4 | {15 16 }
	Port: v90_5 | {15 16 }
	Port: v90_6 | {15 16 }
	Port: v90_7 | {15 16 }
	Port: v90_8 | {15 16 }
	Port: v90_9 | {15 16 }
	Port: v90_10 | {15 16 }
	Port: v90_11 | {15 16 }
 - Input state : 
	Port: Self_attention : v87_0 | {2 3 }
	Port: Self_attention : v87_1 | {2 3 }
	Port: Self_attention : v87_2 | {2 3 }
	Port: Self_attention : v87_3 | {2 3 }
	Port: Self_attention : v87_4 | {2 3 }
	Port: Self_attention : v87_5 | {2 3 }
	Port: Self_attention : v87_6 | {2 3 }
	Port: Self_attention : v87_7 | {2 3 }
	Port: Self_attention : v87_8 | {2 3 }
	Port: Self_attention : v87_9 | {2 3 }
	Port: Self_attention : v87_10 | {2 3 }
	Port: Self_attention : v87_11 | {2 3 }
	Port: Self_attention : v88_0 | {2 3 }
	Port: Self_attention : v88_1 | {2 3 }
	Port: Self_attention : v88_2 | {2 3 }
	Port: Self_attention : v88_3 | {2 3 }
	Port: Self_attention : v88_4 | {2 3 }
	Port: Self_attention : v88_5 | {2 3 }
	Port: Self_attention : v88_6 | {2 3 }
	Port: Self_attention : v88_7 | {2 3 }
	Port: Self_attention : v88_8 | {2 3 }
	Port: Self_attention : v88_9 | {2 3 }
	Port: Self_attention : v88_10 | {2 3 }
	Port: Self_attention : v88_11 | {2 3 }
	Port: Self_attention : v89_0 | {2 3 }
	Port: Self_attention : v89_1 | {2 3 }
	Port: Self_attention : v89_2 | {2 3 }
	Port: Self_attention : v89_3 | {2 3 }
	Port: Self_attention : v89_4 | {2 3 }
	Port: Self_attention : v89_5 | {2 3 }
	Port: Self_attention : v89_6 | {2 3 }
	Port: Self_attention : v89_7 | {2 3 }
	Port: Self_attention : v89_8 | {2 3 }
	Port: Self_attention : v89_9 | {2 3 }
	Port: Self_attention : v89_10 | {2 3 }
	Port: Self_attention : v89_11 | {2 3 }
  - Chain level:
	State 1
		store_ln140 : 1
	State 2
		icmp_ln140 : 1
		add_ln140 : 1
		br_ln140 : 2
		tmp_s : 1
		call_ln140 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		icmp_ln80 : 1
		add_ln80 : 1
		br_ln80 : 2
		zext_ln80 : 1
		inp_sumRow_addr : 2
		inp_sumRow_load : 3
	State 9
	State 10
		tmp_29 : 1
		tmp_30 : 1
		zext_ln83 : 2
		sub_ln83 : 3
		call_ln87 : 4
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |      grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_298      |    0    |  57.168 |   482   |   619   |
|          |  grp_Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_fu_387  |    0    |    0    |    24   |    83   |
|          |          grp_Self_attention_Pipeline_VITIS_LOOP_77_1_fu_395          |    0    |    0    |    4    |    22   |
|          |                  grp_gemm_systolic_array_attn_fu_400                 |    16   |  41.288 |   4584  |   2579  |
|   call   |           grp_Self_attention_Pipeline_l_norm_i2_l_j1_fu_416          |    3    |   7.94  |   498   |   1223  |
|          |          grp_Self_attention_Pipeline_l_update_i4_l_j3_fu_428         |    0    |   7.94  |   415   |   768   |
|          | grp_Self_attention_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_117_2_fu_441 |    0    |    0    |    31   |    87   |
|          |                grp_Self_attention_Pipeline_l_j2_fu_449               |    9    |   7.94  |   718   |   1418  |
|          |                  grp_gemm_systolic_array_cont_fu_463                 |    16   |  33.348 |   4475  |   2390  |
|          |        grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_479       |    0    |  6.352  |   103   |   156   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                              grp_fu_657                              |    2    |    0    |   205   |   390   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                              grp_fu_653                              |    3    |    0    |   143   |   321   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                           add_ln140_fu_526                           |    0    |    0    |    0    |    13   |
|          |                            add_ln80_fu_547                           |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                           icmp_ln140_fu_520                          |    0    |    0    |    0    |    9    |
|          |                           icmp_ln80_fu_541                           |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                            sub_ln83_fu_597                           |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             tmp_s_fu_532                             |    0    |    0    |    0    |    0    |
|bitconcatenate|                             tmp_29_fu_577                            |    0    |    0    |    0    |    0    |
|          |                             tmp_30_fu_585                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                           zext_ln80_fu_553                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln83_fu_593                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                           trunc_ln80_fu_562                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                             tmp_28_fu_567                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                              grp_fu_661                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   fpext  |                              grp_fu_665                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    49   | 161.976 |  11682  |  10114  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|   K_h_V  |    1   |    0   |    0   |    0   |
|  K_h_V_1 |    1   |    0   |    0   |    0   |
|  K_h_V_2 |    1   |    0   |    0   |    0   |
|  K_h_V_3 |    1   |    0   |    0   |    0   |
|   Q_h_V  |    1   |    0   |    0   |    0   |
|  Q_h_V_1 |    1   |    0   |    0   |    0   |
|  Q_h_V_2 |    1   |    0   |    0   |    0   |
|  Q_h_V_3 |    1   |    0   |    0   |    0   |
|   V_h_V  |    1   |    0   |    0   |    0   |
|  V_h_V_1 |    1   |    0   |    0   |    0   |
|  V_h_V_2 |    1   |    0   |    0   |    0   |
|  V_h_V_3 |    1   |    0   |    0   |    0   |
|inp_sumRow|    0   |   32   |    6   |    0   |
|  outp_V  |    0   |   48   |   14   |    0   |
| outp_V_1 |    0   |   48   |   14   |    0   |
| outp_V_2 |    0   |   48   |   14   |    0   |
| outp_V_3 |    0   |   48   |   14   |    0   |
|   v100   |    2   |    0   |    0   |    0   |
|  v100_1  |    2   |    0   |    0   |    0   |
|  v100_2  |    2   |    0   |    0   |    0   |
|  v100_3  |    2   |    0   |    0   |    0   |
|  v101_V  |    0   |   24   |   14   |    0   |
| v101_V_1 |    0   |   24   |   14   |    0   |
| v101_V_2 |    0   |   24   |   14   |    0   |
| v101_V_3 |    0   |   24   |   14   |    0   |
|  v102_V  |    2   |    0   |    0   |    0   |
| v102_V_1 |    2   |    0   |    0   |    0   |
| v102_V_2 |    2   |    0   |    0   |    0   |
| v102_V_3 |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   28   |   320  |   118  |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln140_reg_614   |    4   |
|    add_ln80_reg_628   |    4   |
|       h_reg_604       |    4   |
|       i3_reg_286      |    4   |
|inp_sumRow_addr_reg_633|    4   |
|inp_sumRow_load_reg_638|   32   |
|    sub_ln83_reg_648   |    6   |
|     tmp_s_reg_619     |   10   |
|   trunc_ln80_reg_643  |    2   |
+-----------------------+--------+
|         Total         |   70   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                      grp_access_fu_280                     |  p0  |   2  |   4  |    8   ||    9    |
|                         i3_reg_286                         |  p0  |   2  |   4  |    8   ||    9    |
| grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_298 |  p25 |   2  |  10  |   20   ||    9    |
|           grp_Self_attention_Pipeline_l_j2_fu_449          |  p4  |   2  |   6  |   12   ||    9    |
|           grp_Self_attention_Pipeline_l_j2_fu_449          |  p9  |   2  |   2  |    4   ||    9    |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                           |      |      |      |   52   ||   7.94  ||    45   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   49   |   161  |  11682 |  10114 |    -   |
|   Memory  |   28   |    -   |    -   |   320  |   118  |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   70   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   28   |   49   |   169  |  12072 |  10277 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
