// Seed: 1157817822
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6
    , id_23,
    output id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    output logic id_11,
    output id_12,
    output id_13,
    input id_14,
    output id_15,
    input id_16,
    input logic id_17,
    output id_18,
    input logic id_19,
    output wire id_20,
    input logic id_21,
    output id_22
);
  assign id_20[1-1'b0&1] = id_14 - id_17;
  assign id_2 = 1;
  logic id_24;
  logic id_25;
  assign id_5[1'd0] = 1;
  assign id_25 = 1;
  assign id_12 = 1;
endmodule
