Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 2127C18D20D
	for <lists+amd-gfx@lfdr.de>; Fri, 20 Mar 2020 15:57:40 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id A8A746E14A;
	Fri, 20 Mar 2020 14:57:38 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM11-DM6-obe.outbound.protection.outlook.com
 (mail-dm6nam11on2062e.outbound.protection.outlook.com
 [IPv6:2a01:111:f400:7eaa::62e])
 by gabe.freedesktop.org (Postfix) with ESMTPS id B37626E156
 for <amd-gfx@lists.freedesktop.org>; Fri, 20 Mar 2020 14:57:36 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=A2rus9+LxKNUFuDzZPMo8S7xGYMLg0f7XFL4eiblsDRpKRPLzAuLhPIPRy0aNgWbssFCmPrqDFu7kwznRxEW6fIER7/gyXUvBUHvfpQDt37snroFPNKPKQBhjsbtmNL8wpZL8rxTlDWb9QLIzeCLFW6FHowjDfGyn8dLTvGOyj/nK/AsZbA31VWxxbI7zHc6yq7CsWm8hVnJJA9xpQUgYr+S39svp5UAHAb+sldOqBfk98tviKMa9dBvzH2/c50HFS3LKN0EDL+BDzVRClKhaQUgLlO6aXjCz2pJQ6azP1ijoNWhgVL/YWBnofGM6gZA4wyhjdnc+4LSj1Jw8WYhkg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=Kwz0rYoHq5pqlH4mj04TfKNf2epmnbkKbsWBSaNomYM=;
 b=TqMSUK03dDI+u++cdm5mNbEe1AFDiGzM0pjMKNmtvqe22E2sIZjKTKx1cCbzlmPGghNR18Ca+7mc4VTHW9M8fgLKGSDcAocJoG2nO7DkdPuxtEC010+DHk6rYIFB48dSek1IFXEyq6z/6K8RSbB1x171NHd1T4eESCpiG+QkA6YtV6BC1qLHdjGoORbzm2oj5IBqB9cg07OK95zLCebAmNPgkFuMHv/sDZRnI/oVrKFGo+xUNNc8luWKk1IyqYtIdEpiDsFn7nlYwBHPhHcPjN1IX4R3lQUfmb9l3falcaxe+Ejy1gAxsetfLIqc1x8K6EA7g5TPyg3/WhHxN7gLdg==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=Kwz0rYoHq5pqlH4mj04TfKNf2epmnbkKbsWBSaNomYM=;
 b=QqJQMjnuuAitQrEKaKdlGkGElejYvm3b2QlvIIhgJ4kM+TBRzDpwcdHHI3Y5ias1iWFbxRUokS+JQvwKdW+6guBCTw/HYgsxgB0sMIsPALBowlNeImhwQDVsupwo7LUR3cJEV9BY6bx3I9vHhS26mHxKzg4wGiX6TnXgaDJXYno=
Received: from MN2PR12MB4488.namprd12.prod.outlook.com (2603:10b6:208:24e::19)
 by MN2PR12MB4303.namprd12.prod.outlook.com (2603:10b6:208:198::7)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2835.20; Fri, 20 Mar
 2020 14:57:33 +0000
Received: from MN2PR12MB4488.namprd12.prod.outlook.com
 ([fe80::5868:c9cf:2687:6e03]) by MN2PR12MB4488.namprd12.prod.outlook.com
 ([fe80::5868:c9cf:2687:6e03%2]) with mapi id 15.20.2835.017; Fri, 20 Mar 2020
 14:57:33 +0000
From: "Deucher, Alexander" <Alexander.Deucher@amd.com>
To: "Kuehling, Felix" <Felix.Kuehling@amd.com>, "Sierra Guiza, Alejandro
 (Alex)" <Alex.Sierra@amd.com>, "amd-gfx@lists.freedesktop.org"
 <amd-gfx@lists.freedesktop.org>
Subject: Re: [PATCH 1/4] drm/amdgpu: add stride to calculate oss ring offsets
Thread-Topic: [PATCH 1/4] drm/amdgpu: add stride to calculate oss ring offsets
Thread-Index: AQHV/k3z2pZ1DR+fSEu6Or1lSxdfvahRgticgAAF+ICAAAOhs4AAA+sAgAACvNc=
Date: Fri, 20 Mar 2020 14:57:33 +0000
Message-ID: <MN2PR12MB4488132BBA80BCB676A1AF59F7F50@MN2PR12MB4488.namprd12.prod.outlook.com>
References: <20200320002245.14932-1-alex.sierra@amd.com>
 <MN2PR12MB4488EFB20868482AC55D3C14F7F50@MN2PR12MB4488.namprd12.prod.outlook.com>
 <50a79ebd-ab45-927b-a44d-dba313a72953@amd.com>
 <MN2PR12MB4488D6A91C88D614166D13A1F7F50@MN2PR12MB4488.namprd12.prod.outlook.com>,
 <2a397de2-db82-40ed-9009-fdc38783590d@amd.com>
In-Reply-To: <2a397de2-db82-40ed-9009-fdc38783590d@amd.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
msip_labels: MSIP_Label_0d814d60-469d-470c-8cb0-58434e2bf457_Enabled=True;
 MSIP_Label_0d814d60-469d-470c-8cb0-58434e2bf457_SiteId=3dd8961f-e488-4e60-8e11-a82d994e183d;
 MSIP_Label_0d814d60-469d-470c-8cb0-58434e2bf457_SetDate=2020-03-20T14:57:32.705Z;
 MSIP_Label_0d814d60-469d-470c-8cb0-58434e2bf457_Name=AMD
 Public; MSIP_Label_0d814d60-469d-470c-8cb0-58434e2bf457_ContentBits=0;
 MSIP_Label_0d814d60-469d-470c-8cb0-58434e2bf457_Method=Privileged; 
authentication-results: spf=none (sender IP is )
 smtp.mailfrom=Alexander.Deucher@amd.com; 
x-originating-ip: [71.219.40.23]
x-ms-publictraffictype: Email
x-ms-office365-filtering-ht: Tenant
x-ms-office365-filtering-correlation-id: cb650e3b-c85d-4f02-11ba-08d7ccdf0554
x-ms-traffictypediagnostic: MN2PR12MB4303:|MN2PR12MB4303:
x-ms-exchange-transport-forked: True
x-microsoft-antispam-prvs: <MN2PR12MB4303462CA5EDE2DA7B984892F7F50@MN2PR12MB4303.namprd12.prod.outlook.com>
x-ms-oob-tlc-oobclassifiers: OLM:8273;
x-forefront-prvs: 03484C0ABF
x-forefront-antispam-report: SFV:NSPM;
 SFS:(10009020)(4636009)(366004)(199004)(26005)(186003)(6506007)(19627405001)(2906002)(966005)(33656002)(45080400002)(498600001)(66946007)(9686003)(53546011)(110136005)(66476007)(8936002)(8676002)(64756008)(66446008)(7696005)(52536014)(86362001)(76116006)(81166006)(55016002)(5660300002)(66556008)(81156014)(71200400001);
 DIR:OUT; SFP:1101; SCL:1; SRVR:MN2PR12MB4303;
 H:MN2PR12MB4488.namprd12.prod.outlook.com; FPR:; SPF:None; LANG:en;
 PTR:InfoNoRecords; A:1; 
received-spf: None (protection.outlook.com: amd.com does not designate
 permitted sender hosts)
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: WX+3WvLOEpTGpZ5TIFp4YoNQl8d7VmBkUhRSd7/PqvLK2iSHqcogxE2cQlnHwCf+dYxoAVpryPT4Dm5pPX0fWDIRLfs26103uY0ZpTRYpEogKb97bgdNpPaN0pFrkksJq++dgAKCOsod4sAaIObj/MDnhA2WN8zBWWSGn7w0m2Mu+S+fFHF54A8VmGVcztf3uQ/Xp2KEFkbe+3v4QWr7s+6nIj3ON312QT0T6pekQgEot2NbFO1FKq5IAvq0Y8zzNOPDfJm8KNhl0uJLAuEa9WvY+o5sT0Jy3U1iDQH8UfifTb9i0fTrdt2kvZAH1pui5KLn2yRsv9Boknh1uZeLlvVLC2sY/gFRgq8KcbsCSzjB2J1VatRSm9nFxpl/q2RGE9l8WPXfUzG9cMJpMqMz6/TK044n3a7E54++9X90ot3za0l4wDN34oklTSsWEnr4Wc3WxJV3RA3aHrE76N1Yve0EV6uCx6If0gvqwSo94cQ=
x-ms-exchange-antispam-messagedata: eF3UGTOPQf0AIMiVEU5TVaxuQZSWxoVPapCTiFQfv5Ipo0C2oCUssLpJVHX3J7/8ULBxzqlueMwkAgMdO+RoGT4kVE3jo1JPJ2SEfkP4/yMhVYDyKSDH/KIw4nnAVRnFA++u34X4zyLX/SUNjcq9nw==
MIME-Version: 1.0
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: cb650e3b-c85d-4f02-11ba-08d7ccdf0554
X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Mar 2020 14:57:33.2944 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: tcoJr/emlLdxBM0fK+ldehLy/UZVZAThb2QoG5brbaQnHnb20dXJ+Uitb2X4B8VQwewDUgbm2pdmULjIY2y5qg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4303
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Content-Type: multipart/mixed; boundary="===============2135530388=="
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

--===============2135530388==
Content-Language: en-US
Content-Type: multipart/alternative;
	boundary="_000_MN2PR12MB4488132BBA80BCB676A1AF59F7F50MN2PR12MB4488namp_"

--_000_MN2PR12MB4488132BBA80BCB676A1AF59F7F50MN2PR12MB4488namp_
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable

[AMD Public Use]

Yes, something like that.

Alex
________________________________
From: Kuehling, Felix <Felix.Kuehling@amd.com>
Sent: Friday, March 20, 2020 10:47 AM
To: Deucher, Alexander <Alexander.Deucher@amd.com>; Sierra Guiza, Alejandro=
 (Alex) <Alex.Sierra@amd.com>; amd-gfx@lists.freedesktop.org <amd-gfx@lists=
.freedesktop.org>
Subject: Re: [PATCH 1/4] drm/amdgpu: add stride to calculate oss ring offse=
ts



On 2020-03-20 10:39, Deucher, Alexander wrote:

[AMD Public Use]

I'm worried we'll miss a register by accident.  We went with per IP sub dri=
vers to avoid handling complexities around IP differences if possible.  Als=
o the scheme seems like kind of a one off compared to what we do for other =
IPs.  Can we structure it more like how we handle SDMA instancing since it =
seems to mainly affect IH RB instances?

That's more or less what I had in mind, but haven't looked at the SDMA impl=
ementation in detail. So do you mean defining macros WREG32_IH_RING(ring, o=
ffset, value) and RREG32_IH_RING(ring, offset) analogous to WREG32_SDMA and=
 RREG32_SDMA? It would only apply to IH ring-specific registers. Not to oth=
er general IH registers.


Regards,
  Felix


Alex

________________________________
From: Kuehling, Felix <Felix.Kuehling@amd.com><mailto:Felix.Kuehling@amd.co=
m>
Sent: Friday, March 20, 2020 10:20 AM
To: Deucher, Alexander <Alexander.Deucher@amd.com><mailto:Alexander.Deucher=
@amd.com>; Sierra Guiza, Alejandro (Alex) <Alex.Sierra@amd.com><mailto:Alex=
.Sierra@amd.com>; amd-gfx@lists.freedesktop.org<mailto:amd-gfx@lists.freede=
sktop.org> <amd-gfx@lists.freedesktop.org><mailto:amd-gfx@lists.freedesktop=
.org>
Subject: Re: [PATCH 1/4] drm/amdgpu: add stride to calculate oss ring offse=
ts

On 2020-03-20 10:06, Deucher, Alexander wrote:

[AMD Public Use]

This seems kind of complicated and error prone.  I didn't realize the exten=
t to the changes required.  I think it would be better to either add arctur=
us specific versions of these functions or just go with your original appro=
ach and add a new arcturus_ih.c.  If you go with the second route however, =
no need to show all your intermediate steps, just add the new files in one =
commit.

Hi Alex,


I suggested the approach in this patch series since to minimize code duplic=
ation and maintain readability of the code. I don't think it's very error p=
rone. I believe this is more maintainable than a separate arcturus_ih.c. I'=
ll have some more specific comments on Alejandro's patches.


Regards,
  Felix


Alex

________________________________
From: amd-gfx <amd-gfx-bounces@lists.freedesktop.org><mailto:amd-gfx-bounce=
s@lists.freedesktop.org> on behalf of Alex Sierra <alex.sierra@amd.com><mai=
lto:alex.sierra@amd.com>
Sent: Thursday, March 19, 2020 8:22 PM
To: amd-gfx@lists.freedesktop.org<mailto:amd-gfx@lists.freedesktop.org> <am=
d-gfx@lists.freedesktop.org><mailto:amd-gfx@lists.freedesktop.org>
Cc: Sierra Guiza, Alejandro (Alex) <Alex.Sierra@amd.com><mailto:Alex.Sierra=
@amd.com>
Subject: [PATCH 1/4] drm/amdgpu: add stride to calculate oss ring offsets

Arcturus and vega10 share the same vega10_ih, however both
have different register offsets at the ih ring section.
This variable is used to help calculate ih ring register addresses
from the osssys, that corresponds to the current asic type.

Signed-off-by: Alex Sierra <alex.sierra@amd.com><mailto:alex.sierra@amd.com=
>
---
 drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c | 4 ++++
 drivers/gpu/drm/amd/amdgpu/amdgpu_irq.h | 1 +
 2 files changed, 5 insertions(+)

diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c b/drivers/gpu/drm/amd/=
amdgpu/amdgpu_irq.c
index 5ed4227f304b..fa384ae9a9bc 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c
@@ -279,6 +279,10 @@ int amdgpu_irq_init(struct amdgpu_device *adev)
                                 amdgpu_hotplug_work_func);
         }

+       if (adev->asic_type =3D=3D CHIP_ARCTURUS)
+               adev->irq.ring_stride =3D 1;
+       else
+               adev->irq.ring_stride =3D 0;
         INIT_WORK(&adev->irq.ih1_work, amdgpu_irq_handle_ih1);
         INIT_WORK(&adev->irq.ih2_work, amdgpu_irq_handle_ih2);

diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.h b/drivers/gpu/drm/amd/=
amdgpu/amdgpu_irq.h
index c718e94a55c9..1ec5b735cd9e 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.h
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.h
@@ -97,6 +97,7 @@ struct amdgpu_irq {
         struct irq_domain               *domain; /* GPU irq controller dom=
ain */
         unsigned                        virq[AMDGPU_MAX_IRQ_SRC_ID];
         uint32_t                        srbm_soft_reset;
+       unsigned                        ring_stride;
 };

 void amdgpu_irq_disable_all(struct amdgpu_device *adev);
--
2.17.1

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org<mailto:amd-gfx@lists.freedesktop.org>
https://nam11.safelinks.protection.outlook.com/?url=3Dhttps%3A%2F%2Flists.f=
reedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=3D02%7C01%7Calexande=
r.deucher%40amd.com%7C17d5391c86ff4ceee12b08d7cc64f056%7C3dd8961fe4884e608e=
11a82d994e183d%7C0%7C0%7C637202606831789803&amp;sdata=3DB%2BbtLEKN5A65OEp8s=
e5m1M4aQGX7kxsqYYGTTukF5m8%3D&amp;reserved=3D0<https://nam11.safelinks.prot=
ection.outlook.com/?url=3Dhttps%3A%2F%2Flists.freedesktop.org%2Fmailman%2Fl=
istinfo%2Famd-gfx&data=3D02%7C01%7Cfelix.kuehling%40amd.com%7C7e44179e2a0d4=
9c972ba08d7ccd7e626%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C6372031000=
32276037&sdata=3Dbs%2F33P5feC0SRxcy6JyiVLkLG6uA7fSWQ4EeCmGItU0%3D&reserved=
=3D0>



_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org<mailto:amd-gfx@lists.freedesktop.org>
https://nam11.safelinks.protection.outlook.com/?url=3Dhttps%3A%2F%2Flists.f=
reedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=3D02%7C01%7Cfelix.ku=
ehling%40amd.com%7C7e44179e2a0d49c972ba08d7ccd7e626%7C3dd8961fe4884e608e11a=
82d994e183d%7C0%7C0%7C637203100032296023&amp;sdata=3Dbil9pUebulcGpl5YhTi9k6=
yqK8wYDzw6XN%2FSZ9YbR44%3D&amp;reserved=3D0


--_000_MN2PR12MB4488132BBA80BCB676A1AF59F7F50MN2PR12MB4488namp_
Content-Type: text/html; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable

<html>
<head>
<meta http-equiv=3D"Content-Type" content=3D"text/html; charset=3Dus-ascii"=
>
<style type=3D"text/css" style=3D"display:none;"> P {margin-top:0;margin-bo=
ttom:0;} </style>
</head>
<body dir=3D"ltr">
<p style=3D"font-family:Arial;font-size:10pt;color:#317100;margin:15pt;" al=
ign=3D"Left">
[AMD Public Use]<br>
</p>
<br>
<div>
<div style=3D"font-family: Calibri, Arial, Helvetica, sans-serif; font-size=
: 12pt; color: rgb(0, 0, 0);">
Yes, something like that.</div>
<div style=3D"font-family: Calibri, Arial, Helvetica, sans-serif; font-size=
: 12pt; color: rgb(0, 0, 0);">
<br>
</div>
<div style=3D"font-family: Calibri, Arial, Helvetica, sans-serif; font-size=
: 12pt; color: rgb(0, 0, 0);">
Alex<br>
</div>
<div id=3D"appendonsend"></div>
<hr style=3D"display:inline-block;width:98%" tabindex=3D"-1">
<div id=3D"divRplyFwdMsg" dir=3D"ltr"><font face=3D"Calibri, sans-serif" st=
yle=3D"font-size:11pt" color=3D"#000000"><b>From:</b> Kuehling, Felix &lt;F=
elix.Kuehling@amd.com&gt;<br>
<b>Sent:</b> Friday, March 20, 2020 10:47 AM<br>
<b>To:</b> Deucher, Alexander &lt;Alexander.Deucher@amd.com&gt;; Sierra Gui=
za, Alejandro (Alex) &lt;Alex.Sierra@amd.com&gt;; amd-gfx@lists.freedesktop=
.org &lt;amd-gfx@lists.freedesktop.org&gt;<br>
<b>Subject:</b> Re: [PATCH 1/4] drm/amdgpu: add stride to calculate oss rin=
g offsets</font>
<div>&nbsp;</div>
</div>
<div>
<p><br>
</p>
<div class=3D"x_moz-cite-prefix">On 2020-03-20 10:39, Deucher, Alexander wr=
ote:<br>
</div>
<blockquote type=3D"cite"><style type=3D"text/css" style=3D"display:none">
<!--
p
	{margin-top:0;
	margin-bottom:0}
-->
</style>
<p align=3D"Left" style=3D"font-family:Arial; font-size:10pt; color:#317100=
; margin:15pt">
[AMD Public Use]<br>
</p>
<br>
<div>
<div style=3D"font-family:Calibri,Arial,Helvetica,sans-serif; font-size:12p=
t; color:rgb(0,0,0)">
I'm worried we'll miss a register by accident.&nbsp; We went with per IP su=
b drivers to avoid handling complexities around IP differences if possible.=
&nbsp; Also the scheme seems like kind of a one off compared to what we do =
for other IPs.&nbsp; Can we structure it more like
 how we handle SDMA instancing since it seems to mainly affect IH RB instan=
ces?&nbsp; <br>
</div>
</div>
</blockquote>
<p>That's more or less what I had in mind, but haven't looked at the SDMA i=
mplementation in detail. So do you mean defining macros WREG32_IH_RING(ring=
, offset, value) and RREG32_IH_RING(ring, offset) analogous to WREG32_SDMA =
and RREG32_SDMA? It would only apply
 to IH ring-specific registers. Not to other general IH registers.<br>
</p>
<p><br>
</p>
<p>Regards,<br>
&nbsp; Felix<br>
</p>
<p><br>
</p>
<blockquote type=3D"cite">
<div>
<div style=3D"font-family:Calibri,Arial,Helvetica,sans-serif; font-size:12p=
t; color:rgb(0,0,0)">
</div>
<div style=3D"font-family:Calibri,Arial,Helvetica,sans-serif; font-size:12p=
t; color:rgb(0,0,0)">
<br>
</div>
<div style=3D"font-family:Calibri,Arial,Helvetica,sans-serif; font-size:12p=
t; color:rgb(0,0,0)">
Alex</div>
<div style=3D"font-family:Calibri,Arial,Helvetica,sans-serif; font-size:12p=
t; color:rgb(0,0,0)">
<br>
</div>
<hr tabindex=3D"-1" style=3D"display:inline-block; width:98%">
<div id=3D"x_divRplyFwdMsg" dir=3D"ltr"><font face=3D"Calibri, sans-serif" =
color=3D"#000000" style=3D"font-size:11pt"><b>From:</b> Kuehling, Felix
<a class=3D"x_moz-txt-link-rfc2396E" href=3D"mailto:Felix.Kuehling@amd.com"=
>&lt;Felix.Kuehling@amd.com&gt;</a><br>
<b>Sent:</b> Friday, March 20, 2020 10:20 AM<br>
<b>To:</b> Deucher, Alexander <a class=3D"x_moz-txt-link-rfc2396E" href=3D"=
mailto:Alexander.Deucher@amd.com">
&lt;Alexander.Deucher@amd.com&gt;</a>; Sierra Guiza, Alejandro (Alex) <a cl=
ass=3D"x_moz-txt-link-rfc2396E" href=3D"mailto:Alex.Sierra@amd.com">
&lt;Alex.Sierra@amd.com&gt;</a>; <a class=3D"x_moz-txt-link-abbreviated" hr=
ef=3D"mailto:amd-gfx@lists.freedesktop.org">
amd-gfx@lists.freedesktop.org</a> <a class=3D"x_moz-txt-link-rfc2396E" href=
=3D"mailto:amd-gfx@lists.freedesktop.org">
&lt;amd-gfx@lists.freedesktop.org&gt;</a><br>
<b>Subject:</b> Re: [PATCH 1/4] drm/amdgpu: add stride to calculate oss rin=
g offsets</font>
<div>&nbsp;</div>
</div>
<div>
<div class=3D"x_x_moz-cite-prefix">On 2020-03-20 10:06, Deucher, Alexander =
wrote:<br>
</div>
<blockquote type=3D"cite"><style type=3D"text/css" style=3D"display:none">
<!--
p
	{margin-top:0;
	margin-bottom:0}
-->
</style>
<p align=3D"Left" style=3D"font-family:Arial; font-size:10pt; color:#317100=
; margin:15pt">
[AMD Public Use]<br>
</p>
<br>
<div>
<div style=3D"font-family:Calibri,Arial,Helvetica,sans-serif; font-size:12p=
t; color:rgb(0,0,0)">
This seems kind of complicated and error prone.&nbsp; I didn't realize the =
extent to the changes required.&nbsp; I think it would be better to either =
add arcturus specific versions of these functions or just go with your orig=
inal approach and add a new arcturus_ih.c.&nbsp;
 If you go with the second route however, no need to show all your intermed=
iate steps, just add the new files in one commit.</div>
</div>
</blockquote>
<p>Hi Alex,</p>
<p><br>
</p>
<p>I suggested the approach in this patch series since to minimize code dup=
lication and maintain readability of the code. I don't think it's very erro=
r prone. I believe this is more maintainable than a separate arcturus_ih.c.=
 I'll have some more specific comments
 on Alejandro's patches.</p>
<p><br>
</p>
<p>Regards,<br>
&nbsp; Felix<br>
</p>
<p><br>
</p>
<blockquote type=3D"cite">
<div>
<div style=3D"font-family:Calibri,Arial,Helvetica,sans-serif; font-size:12p=
t; color:rgb(0,0,0)">
<br>
</div>
<div style=3D"font-family:Calibri,Arial,Helvetica,sans-serif; font-size:12p=
t; color:rgb(0,0,0)">
Alex</div>
<div style=3D"font-family:Calibri,Arial,Helvetica,sans-serif; font-size:12p=
t; color:rgb(0,0,0)">
&nbsp; <br>
</div>
<hr tabindex=3D"-1" style=3D"display:inline-block; width:98%">
<div id=3D"x_x_divRplyFwdMsg" dir=3D"ltr"><font face=3D"Calibri, sans-serif=
" color=3D"#000000" style=3D"font-size:11pt"><b>From:</b> amd-gfx
<a class=3D"x_x_moz-txt-link-rfc2396E" href=3D"mailto:amd-gfx-bounces@lists=
.freedesktop.org">
&lt;amd-gfx-bounces@lists.freedesktop.org&gt;</a> on behalf of Alex Sierra =
<a class=3D"x_x_moz-txt-link-rfc2396E" href=3D"mailto:alex.sierra@amd.com">
&lt;alex.sierra@amd.com&gt;</a><br>
<b>Sent:</b> Thursday, March 19, 2020 8:22 PM<br>
<b>To:</b> <a class=3D"x_x_moz-txt-link-abbreviated" href=3D"mailto:amd-gfx=
@lists.freedesktop.org">
amd-gfx@lists.freedesktop.org</a> <a class=3D"x_x_moz-txt-link-rfc2396E" hr=
ef=3D"mailto:amd-gfx@lists.freedesktop.org">
&lt;amd-gfx@lists.freedesktop.org&gt;</a><br>
<b>Cc:</b> Sierra Guiza, Alejandro (Alex) <a class=3D"x_x_moz-txt-link-rfc2=
396E" href=3D"mailto:Alex.Sierra@amd.com">
&lt;Alex.Sierra@amd.com&gt;</a><br>
<b>Subject:</b> [PATCH 1/4] drm/amdgpu: add stride to calculate oss ring of=
fsets</font>
<div>&nbsp;</div>
</div>
<div class=3D"x_x_BodyFragment"><font size=3D"2"><span style=3D"font-size:1=
1pt">
<div class=3D"x_x_PlainText">Arcturus and vega10 share the same vega10_ih, =
however both<br>
have different register offsets at the ih ring section.<br>
This variable is used to help calculate ih ring register addresses<br>
from the osssys, that corresponds to the current asic type.<br>
<br>
Signed-off-by: Alex Sierra <a class=3D"x_x_moz-txt-link-rfc2396E" href=3D"m=
ailto:alex.sierra@amd.com">
&lt;alex.sierra@amd.com&gt;</a><br>
---<br>
&nbsp;drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c | 4 &#43;&#43;&#43;&#43;<br>
&nbsp;drivers/gpu/drm/amd/amdgpu/amdgpu_irq.h | 1 &#43;<br>
&nbsp;2 files changed, 5 insertions(&#43;)<br>
<br>
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c b/drivers/gpu/drm/amd/=
amdgpu/amdgpu_irq.c<br>
index 5ed4227f304b..fa384ae9a9bc 100644<br>
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c<br>
&#43;&#43;&#43; b/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.c<br>
@@ -279,6 &#43;279,10 @@ int amdgpu_irq_init(struct amdgpu_device *adev)<br=
>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nb=
sp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;=
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; amdgpu_hotplug_work_func);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; }<br>
&nbsp;<br>
&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; if (adev-&gt;asic_type =3D=3D CHI=
P_ARCTURUS)<br>
&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbs=
p;&nbsp;&nbsp; adev-&gt;irq.ring_stride =3D 1;<br>
&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; else<br>
&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbs=
p;&nbsp;&nbsp; adev-&gt;irq.ring_stride =3D 0;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; INIT_WORK(&amp;adev-&gt;ir=
q.ih1_work, amdgpu_irq_handle_ih1);<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; INIT_WORK(&amp;adev-&gt;ir=
q.ih2_work, amdgpu_irq_handle_ih2);<br>
&nbsp;<br>
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.h b/drivers/gpu/drm/amd/=
amdgpu/amdgpu_irq.h<br>
index c718e94a55c9..1ec5b735cd9e 100644<br>
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.h<br>
&#43;&#43;&#43; b/drivers/gpu/drm/amd/amdgpu/amdgpu_irq.h<br>
@@ -97,6 &#43;97,7 @@ struct amdgpu_irq {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; struct irq_domain&nbsp;&nb=
sp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;=
 *domain; /* GPU irq controller domain */<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; unsigned&nbsp;&nbsp;&nbsp;=
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nb=
sp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; virq[AMDGPU_MAX_IRQ_SRC_ID];<=
br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; uint32_t&nbsp;&nbsp;&nbsp;=
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nb=
sp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; srbm_soft_reset;<br>
&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; unsigned&nbsp;&nbsp;&nbsp;&nbsp;&=
nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbs=
p;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; ring_stride;<br>
&nbsp;};<br>
&nbsp;<br>
&nbsp;void amdgpu_irq_disable_all(struct amdgpu_device *adev);<br>
-- <br>
2.17.1<br>
<br>
_______________________________________________<br>
amd-gfx mailing list<br>
<a class=3D"x_x_moz-txt-link-abbreviated" href=3D"mailto:amd-gfx@lists.free=
desktop.org">amd-gfx@lists.freedesktop.org</a><br>
<a href=3D"https://nam11.safelinks.protection.outlook.com/?url=3Dhttps%3A%2=
F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=3D02%7C01=
%7Cfelix.kuehling%40amd.com%7C7e44179e2a0d49c972ba08d7ccd7e626%7C3dd8961fe4=
884e608e11a82d994e183d%7C0%7C0%7C637203100032276037&amp;sdata=3Dbs%2F33P5fe=
C0SRxcy6JyiVLkLG6uA7fSWQ4EeCmGItU0%3D&amp;reserved=3D0" originalsrc=3D"http=
s://lists.freedesktop.org/mailman/listinfo/amd-gfx" shash=3D"RpptISRMfKBBZP=
2h2HOxGfxgMoH70rCb&#43;ynpCaxpjoQfUURByH8bfh2o5xfNNLXX/0W1br0JWtFqcIbbajPUm=
DwP09Xlet5BBf2vF6seIhDiQAhlTwrUgbF6br2BVN3Rfr&#43;uSoF6bz83ifpZaF1KhW4RGW4V=
&#43;rHlh2VDoaZ45h4=3D">https://nam11.safelinks.protection.outlook.com/?url=
=3Dhttps%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;a=
mp;data=3D02%7C01%7Calexander.deucher%40amd.com%7C17d5391c86ff4ceee12b08d7c=
c64f056%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637202606831789803&amp=
;amp;sdata=3DB%2BbtLEKN5A65OEp8se5m1M4aQGX7kxsqYYGTTukF5m8%3D&amp;amp;reser=
ved=3D0</a><br>
</div>
</span></font></div>
</div>
<br>
<fieldset class=3D"x_x_mimeAttachmentHeader"></fieldset>
<pre class=3D"x_x_moz-quote-pre">__________________________________________=
_____
amd-gfx mailing list
<a class=3D"x_x_moz-txt-link-abbreviated" href=3D"mailto:amd-gfx@lists.free=
desktop.org">amd-gfx@lists.freedesktop.org</a>
<a class=3D"x_x_moz-txt-link-freetext" href=3D"https://nam11.safelinks.prot=
ection.outlook.com/?url=3Dhttps%3A%2F%2Flists.freedesktop.org%2Fmailman%2Fl=
istinfo%2Famd-gfx&amp;amp;data=3D02%7C01%7Cfelix.kuehling%40amd.com%7C7e441=
79e2a0d49c972ba08d7ccd7e626%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C63=
7203100032296023&amp;amp;sdata=3Dbil9pUebulcGpl5YhTi9k6yqK8wYDzw6XN%2FSZ9Yb=
R44%3D&amp;amp;reserved=3D0">https://nam11.safelinks.protection.outlook.com=
/?url=3Dhttps%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&=
amp;amp;data=3D02%7C01%7Cfelix.kuehling%40amd.com%7C7e44179e2a0d49c972ba08d=
7ccd7e626%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637203100032296023&a=
mp;amp;sdata=3Dbil9pUebulcGpl5YhTi9k6yqK8wYDzw6XN%2FSZ9YbR44%3D&amp;amp;res=
erved=3D0</a>
</pre>
</blockquote>
</div>
</div>
</blockquote>
</div>
</div>
</body>
</html>

--_000_MN2PR12MB4488132BBA80BCB676A1AF59F7F50MN2PR12MB4488namp_--

--===============2135530388==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

--===============2135530388==--
