// Seed: 3621765290
module module_0 ();
  static logic id_1;
  wire id_2;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output uwire id_2
);
  parameter id_4 = -1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input wand id_1,
    output uwire id_2,
    input supply1 id_3,
    input wand id_4,
    input uwire id_5,
    output logic id_6,
    output wire id_7,
    input tri id_8,
    input supply1 id_9,
    input tri id_10,
    output tri id_11,
    output logic id_12,
    input uwire id_13
);
  always_comb @(posedge id_3, posedge id_5) begin : LABEL_0
    id_6 = id_9;
    id_12 <= id_4;
  end
  localparam id_15 = "";
  module_0 modCall_1 ();
  logic [~  -1 : 1] id_16;
endmodule
