DECL|A32_EXT_XAPIC_ISR2_MSR|macro|A32_EXT_XAPIC_ISR2_MSR
DECL|A32_EXT_XAPIC_TPR_MSR|macro|A32_EXT_XAPIC_TPR_MSR
DECL|EFLAGS_INITIAL|macro|EFLAGS_INITIAL
DECL|EFLAGS_MASK|macro|EFLAGS_MASK
DECL|ESSENTIAL|macro|ESSENTIAL
DECL|EXC_ACTIVE|macro|EXC_ACTIVE
DECL|FIBER|macro|FIBER
DECL|IA32_ADD_OPCODE|macro|IA32_ADD_OPCODE
DECL|IA32_APERF_MSR|macro|IA32_APERF_MSR
DECL|IA32_APIC_BASE_MSR|macro|IA32_APIC_BASE_MSR
DECL|IA32_BIOS_SIGN_MSR|macro|IA32_BIOS_SIGN_MSR
DECL|IA32_CALL_OPCODE|macro|IA32_CALL_OPCODE
DECL|IA32_CLOCK_MODULATION_MSR|macro|IA32_CLOCK_MODULATION_MSR
DECL|IA32_CPU_DCA_CAP_MSR|macro|IA32_CPU_DCA_CAP_MSR
DECL|IA32_DCA_0_CAP_MSR|macro|IA32_DCA_0_CAP_MSR
DECL|IA32_DEBUGCTL_MSR|macro|IA32_DEBUGCTL_MSR
DECL|IA32_DS_AREA_MSR|macro|IA32_DS_AREA_MSR
DECL|IA32_EFER_MSR|macro|IA32_EFER_MSR
DECL|IA32_ENERGY_PERF_BIAS_MSR|macro|IA32_ENERGY_PERF_BIAS_MSR
DECL|IA32_EXT_XAPICID_MSR|macro|IA32_EXT_XAPICID_MSR
DECL|IA32_EXT_XAPIC_CUR_COUNT_MSR|macro|IA32_EXT_XAPIC_CUR_COUNT_MSR
DECL|IA32_EXT_XAPIC_DIV_CONF_MSR|macro|IA32_EXT_XAPIC_DIV_CONF_MSR
DECL|IA32_EXT_XAPIC_EOI_MSR|macro|IA32_EXT_XAPIC_EOI_MSR
DECL|IA32_EXT_XAPIC_ESR_MSR|macro|IA32_EXT_XAPIC_ESR_MSR
DECL|IA32_EXT_XAPIC_ICR_MSR|macro|IA32_EXT_XAPIC_ICR_MSR
DECL|IA32_EXT_XAPIC_INIT_COUNT_MSR|macro|IA32_EXT_XAPIC_INIT_COUNT_MSR
DECL|IA32_EXT_XAPIC_IRR0_MSR|macro|IA32_EXT_XAPIC_IRR0_MSR
DECL|IA32_EXT_XAPIC_IRR1_MSR|macro|IA32_EXT_XAPIC_IRR1_MSR
DECL|IA32_EXT_XAPIC_IRR2_MSR|macro|IA32_EXT_XAPIC_IRR2_MSR
DECL|IA32_EXT_XAPIC_IRR3_MSR|macro|IA32_EXT_XAPIC_IRR3_MSR
DECL|IA32_EXT_XAPIC_IRR4_MSR|macro|IA32_EXT_XAPIC_IRR4_MSR
DECL|IA32_EXT_XAPIC_IRR5_MSR|macro|IA32_EXT_XAPIC_IRR5_MSR
DECL|IA32_EXT_XAPIC_IRR6_MSR|macro|IA32_EXT_XAPIC_IRR6_MSR
DECL|IA32_EXT_XAPIC_IRR7_MSR|macro|IA32_EXT_XAPIC_IRR7_MSR
DECL|IA32_EXT_XAPIC_ISR0_MSR|macro|IA32_EXT_XAPIC_ISR0_MSR
DECL|IA32_EXT_XAPIC_ISR1_MSR|macro|IA32_EXT_XAPIC_ISR1_MSR
DECL|IA32_EXT_XAPIC_ISR3_MSR|macro|IA32_EXT_XAPIC_ISR3_MSR
DECL|IA32_EXT_XAPIC_ISR4_MSR|macro|IA32_EXT_XAPIC_ISR4_MSR
DECL|IA32_EXT_XAPIC_ISR5_MSR|macro|IA32_EXT_XAPIC_ISR5_MSR
DECL|IA32_EXT_XAPIC_ISR6_MSR|macro|IA32_EXT_XAPIC_ISR6_MSR
DECL|IA32_EXT_XAPIC_ISR7_MSR|macro|IA32_EXT_XAPIC_ISR7_MSR
DECL|IA32_EXT_XAPIC_LDR_MSR|macro|IA32_EXT_XAPIC_LDR_MSR
DECL|IA32_EXT_XAPIC_LVT_CMCI_MSR|macro|IA32_EXT_XAPIC_LVT_CMCI_MSR
DECL|IA32_EXT_XAPIC_LVT_ERROR_MSR|macro|IA32_EXT_XAPIC_LVT_ERROR_MSR
DECL|IA32_EXT_XAPIC_LVT_LINT0_MSR|macro|IA32_EXT_XAPIC_LVT_LINT0_MSR
DECL|IA32_EXT_XAPIC_LVT_LINT1_MSR|macro|IA32_EXT_XAPIC_LVT_LINT1_MSR
DECL|IA32_EXT_XAPIC_LVT_PMI_MSR|macro|IA32_EXT_XAPIC_LVT_PMI_MSR
DECL|IA32_EXT_XAPIC_LVT_THERMAL_MSR|macro|IA32_EXT_XAPIC_LVT_THERMAL_MSR
DECL|IA32_EXT_XAPIC_LVT_TIMER_MSR|macro|IA32_EXT_XAPIC_LVT_TIMER_MSR
DECL|IA32_EXT_XAPIC_PPR_MSR|macro|IA32_EXT_XAPIC_PPR_MSR
DECL|IA32_EXT_XAPIC_SELF_IPI_MSR|macro|IA32_EXT_XAPIC_SELF_IPI_MSR
DECL|IA32_EXT_XAPIC_SIVR_MSR|macro|IA32_EXT_XAPIC_SIVR_MSR
DECL|IA32_EXT_XAPIC_TMR0_MSR|macro|IA32_EXT_XAPIC_TMR0_MSR
DECL|IA32_EXT_XAPIC_TMR1_MSR|macro|IA32_EXT_XAPIC_TMR1_MSR
DECL|IA32_EXT_XAPIC_TMR2_MSR|macro|IA32_EXT_XAPIC_TMR2_MSR
DECL|IA32_EXT_XAPIC_TMR3_MSR|macro|IA32_EXT_XAPIC_TMR3_MSR
DECL|IA32_EXT_XAPIC_TMR4_MSR|macro|IA32_EXT_XAPIC_TMR4_MSR
DECL|IA32_EXT_XAPIC_TMR5_MSR|macro|IA32_EXT_XAPIC_TMR5_MSR
DECL|IA32_EXT_XAPIC_TMR6_MSR|macro|IA32_EXT_XAPIC_TMR6_MSR
DECL|IA32_EXT_XAPIC_TMR7_MSR|macro|IA32_EXT_XAPIC_TMR7_MSR
DECL|IA32_EXT_XAPIC_VERSION_MSR|macro|IA32_EXT_XAPIC_VERSION_MSR
DECL|IA32_FEATURE_CONTROL_MSR|macro|IA32_FEATURE_CONTROL_MSR
DECL|IA32_FIXED_CTR0_MSR|macro|IA32_FIXED_CTR0_MSR
DECL|IA32_FIXED_CTR1_MSR|macro|IA32_FIXED_CTR1_MSR
DECL|IA32_FIXED_CTR2_MSR|macro|IA32_FIXED_CTR2_MSR
DECL|IA32_FIXED_CTR_CTL_MSR|macro|IA32_FIXED_CTR_CTL_MSR
DECL|IA32_FMASK_MSR|macro|IA32_FMASK_MSR
DECL|IA32_FS_BASE_MSR|macro|IA32_FS_BASE_MSR
DECL|IA32_GS_BASE_MSR|macro|IA32_GS_BASE_MSR
DECL|IA32_IA32_PLATFORM_ID_MSR|macro|IA32_IA32_PLATFORM_ID_MSR
DECL|IA32_JMP_OPCODE|macro|IA32_JMP_OPCODE
DECL|IA32_KERNEL_GS_BASE_MSR|macro|IA32_KERNEL_GS_BASE_MSR
DECL|IA32_LSTAR_MSR|macro|IA32_LSTAR_MSR
DECL|IA32_MC0_ADDR_MSR|macro|IA32_MC0_ADDR_MSR
DECL|IA32_MC0_CTL2_MSR|macro|IA32_MC0_CTL2_MSR
DECL|IA32_MC0_CTL_MSR|macro|IA32_MC0_CTL_MSR
DECL|IA32_MC0_MISC_MSR|macro|IA32_MC0_MISC_MSR
DECL|IA32_MC0_STATUS|macro|IA32_MC0_STATUS
DECL|IA32_MC10_ADDR_MSR|macro|IA32_MC10_ADDR_MSR
DECL|IA32_MC10_CTL2_MSR|macro|IA32_MC10_CTL2_MSR
DECL|IA32_MC10_CTL_MSR|macro|IA32_MC10_CTL_MSR
DECL|IA32_MC10_MISC_MSR|macro|IA32_MC10_MISC_MSR
DECL|IA32_MC10_STATUS_MSR|macro|IA32_MC10_STATUS_MSR
DECL|IA32_MC11_ADDR_MSR|macro|IA32_MC11_ADDR_MSR
DECL|IA32_MC11_CTL2_MSR|macro|IA32_MC11_CTL2_MSR
DECL|IA32_MC11_CTL_MSR|macro|IA32_MC11_CTL_MSR
DECL|IA32_MC11_MISC_MSR|macro|IA32_MC11_MISC_MSR
DECL|IA32_MC11_STATUS_MSR|macro|IA32_MC11_STATUS_MSR
DECL|IA32_MC12_ADDR_MSR|macro|IA32_MC12_ADDR_MSR
DECL|IA32_MC12_CTL2_MSR|macro|IA32_MC12_CTL2_MSR
DECL|IA32_MC12_CTL_MSR|macro|IA32_MC12_CTL_MSR
DECL|IA32_MC12_MISC_MSR|macro|IA32_MC12_MISC_MSR
DECL|IA32_MC12_STATUS_MSR|macro|IA32_MC12_STATUS_MSR
DECL|IA32_MC13_ADDR_MSR|macro|IA32_MC13_ADDR_MSR
DECL|IA32_MC13_CTL2_MSR|macro|IA32_MC13_CTL2_MSR
DECL|IA32_MC13_CTL_MSR|macro|IA32_MC13_CTL_MSR
DECL|IA32_MC13_MISC_MSR|macro|IA32_MC13_MISC_MSR
DECL|IA32_MC13_STATUS_MSR|macro|IA32_MC13_STATUS_MSR
DECL|IA32_MC14_ADDR_MSR|macro|IA32_MC14_ADDR_MSR
DECL|IA32_MC14_CTL2_MSR|macro|IA32_MC14_CTL2_MSR
DECL|IA32_MC14_CTL_MSR|macro|IA32_MC14_CTL_MSR
DECL|IA32_MC14_MISC_MSR|macro|IA32_MC14_MISC_MSR
DECL|IA32_MC14_STATUS_MSR|macro|IA32_MC14_STATUS_MSR
DECL|IA32_MC15_ADDR_MSR|macro|IA32_MC15_ADDR_MSR
DECL|IA32_MC15_CTL2_MSR|macro|IA32_MC15_CTL2_MSR
DECL|IA32_MC15_CTL_MSR|macro|IA32_MC15_CTL_MSR
DECL|IA32_MC15_MISC_MSR|macro|IA32_MC15_MISC_MSR
DECL|IA32_MC15_STATUS_MSR|macro|IA32_MC15_STATUS_MSR
DECL|IA32_MC16_ADDR_MSR|macro|IA32_MC16_ADDR_MSR
DECL|IA32_MC16_CTL2_MSR|macro|IA32_MC16_CTL2_MSR
DECL|IA32_MC16_CTL_MSR|macro|IA32_MC16_CTL_MSR
DECL|IA32_MC16_MISC_MSR|macro|IA32_MC16_MISC_MSR
DECL|IA32_MC16_STATUS_MSR|macro|IA32_MC16_STATUS_MSR
DECL|IA32_MC17_ADDR_MSR|macro|IA32_MC17_ADDR_MSR
DECL|IA32_MC17_CTL2_MSR|macro|IA32_MC17_CTL2_MSR
DECL|IA32_MC17_CTL_MSR|macro|IA32_MC17_CTL_MSR
DECL|IA32_MC17_MISC_MSR|macro|IA32_MC17_MISC_MSR
DECL|IA32_MC17_STATUS_MSR|macro|IA32_MC17_STATUS_MSR
DECL|IA32_MC18_ADDR_MSR|macro|IA32_MC18_ADDR_MSR
DECL|IA32_MC18_CTL2_MSR|macro|IA32_MC18_CTL2_MSR
DECL|IA32_MC18_CTL_MSR|macro|IA32_MC18_CTL_MSR
DECL|IA32_MC18_MISC_MSR|macro|IA32_MC18_MISC_MSR
DECL|IA32_MC18_STATUS_MSR|macro|IA32_MC18_STATUS_MSR
DECL|IA32_MC19_ADDR_MSR|macro|IA32_MC19_ADDR_MSR
DECL|IA32_MC19_CTL2_MSR|macro|IA32_MC19_CTL2_MSR
DECL|IA32_MC19_CTL_MSR|macro|IA32_MC19_CTL_MSR
DECL|IA32_MC19_MISC_MSR|macro|IA32_MC19_MISC_MSR
DECL|IA32_MC19_STATUS_MSR|macro|IA32_MC19_STATUS_MSR
DECL|IA32_MC1_ADDR_MSR|macro|IA32_MC1_ADDR_MSR
DECL|IA32_MC1_CTL2_MSR|macro|IA32_MC1_CTL2_MSR
DECL|IA32_MC1_CTL_MSR|macro|IA32_MC1_CTL_MSR
DECL|IA32_MC1_MISC_MSR|macro|IA32_MC1_MISC_MSR
DECL|IA32_MC1_STATUS_MSR|macro|IA32_MC1_STATUS_MSR
DECL|IA32_MC20_ADDR_MSR|macro|IA32_MC20_ADDR_MSR
DECL|IA32_MC20_CTL2_MSR|macro|IA32_MC20_CTL2_MSR
DECL|IA32_MC20_CTL_MSR|macro|IA32_MC20_CTL_MSR
DECL|IA32_MC20_MISC_MSR|macro|IA32_MC20_MISC_MSR
DECL|IA32_MC20_STATUS_MSR|macro|IA32_MC20_STATUS_MSR
DECL|IA32_MC21_ADDR_MSR|macro|IA32_MC21_ADDR_MSR
DECL|IA32_MC21_CTL2_MSR|macro|IA32_MC21_CTL2_MSR
DECL|IA32_MC21_CTL_MSR|macro|IA32_MC21_CTL_MSR
DECL|IA32_MC21_MISC_MSR|macro|IA32_MC21_MISC_MSR
DECL|IA32_MC21_STATUS_MSR|macro|IA32_MC21_STATUS_MSR
DECL|IA32_MC2_ADDR_MSR|macro|IA32_MC2_ADDR_MSR
DECL|IA32_MC2_CTL2_MSR|macro|IA32_MC2_CTL2_MSR
DECL|IA32_MC2_CTL_MSR|macro|IA32_MC2_CTL_MSR
DECL|IA32_MC2_MISC_MSR|macro|IA32_MC2_MISC_MSR
DECL|IA32_MC2_STATUS_MSR|macro|IA32_MC2_STATUS_MSR
DECL|IA32_MC3_ADDR_MSR|macro|IA32_MC3_ADDR_MSR
DECL|IA32_MC3_CTL2_MSR|macro|IA32_MC3_CTL2_MSR
DECL|IA32_MC3_CTL_MSR|macro|IA32_MC3_CTL_MSR
DECL|IA32_MC3_MISC_MSR|macro|IA32_MC3_MISC_MSR
DECL|IA32_MC3_STATUS_MSR|macro|IA32_MC3_STATUS_MSR
DECL|IA32_MC4_ADDR_MSR|macro|IA32_MC4_ADDR_MSR
DECL|IA32_MC4_CTL2_MSR|macro|IA32_MC4_CTL2_MSR
DECL|IA32_MC4_CTL_MSR|macro|IA32_MC4_CTL_MSR
DECL|IA32_MC4_MISC_MSR|macro|IA32_MC4_MISC_MSR
DECL|IA32_MC4_STATUS_MSR|macro|IA32_MC4_STATUS_MSR
DECL|IA32_MC5_ADDR_MSR|macro|IA32_MC5_ADDR_MSR
DECL|IA32_MC5_CTL2_MSR|macro|IA32_MC5_CTL2_MSR
DECL|IA32_MC5_CTL_MSR|macro|IA32_MC5_CTL_MSR
DECL|IA32_MC5_MISC_MSR|macro|IA32_MC5_MISC_MSR
DECL|IA32_MC5_STATUS_MSR|macro|IA32_MC5_STATUS_MSR
DECL|IA32_MC6_ADDR_MSR|macro|IA32_MC6_ADDR_MSR
DECL|IA32_MC6_CTL2_MSR|macro|IA32_MC6_CTL2_MSR
DECL|IA32_MC6_CTL_MSR|macro|IA32_MC6_CTL_MSR
DECL|IA32_MC6_MISC_MSR|macro|IA32_MC6_MISC_MSR
DECL|IA32_MC6_STATUS_MSR|macro|IA32_MC6_STATUS_MSR
DECL|IA32_MC7_ADDR_MSR|macro|IA32_MC7_ADDR_MSR
DECL|IA32_MC7_CTL2_MSR|macro|IA32_MC7_CTL2_MSR
DECL|IA32_MC7_CTL_MSR|macro|IA32_MC7_CTL_MSR
DECL|IA32_MC7_MISC_MSR|macro|IA32_MC7_MISC_MSR
DECL|IA32_MC7_STATUS_MSR|macro|IA32_MC7_STATUS_MSR
DECL|IA32_MC8_ADDR_MSR|macro|IA32_MC8_ADDR_MSR
DECL|IA32_MC8_CTL2_MSR|macro|IA32_MC8_CTL2_MSR
DECL|IA32_MC8_CTL_MSR|macro|IA32_MC8_CTL_MSR
DECL|IA32_MC8_MISC_MSR|macro|IA32_MC8_MISC_MSR
DECL|IA32_MC8_STATUS_MSR|macro|IA32_MC8_STATUS_MSR
DECL|IA32_MC9_ADDR_MSR|macro|IA32_MC9_ADDR_MSR
DECL|IA32_MC9_ADDR_MSR|macro|IA32_MC9_ADDR_MSR
DECL|IA32_MC9_ADDR_MSR|macro|IA32_MC9_ADDR_MSR
DECL|IA32_MC9_ADDR_MSR|macro|IA32_MC9_ADDR_MSR
DECL|IA32_MC9_CTL2_MSR|macro|IA32_MC9_CTL2_MSR
DECL|IA32_MC9_CTL_MSR|macro|IA32_MC9_CTL_MSR
DECL|IA32_MC9_CTL_MSR|macro|IA32_MC9_CTL_MSR
DECL|IA32_MC9_CTL_MSR|macro|IA32_MC9_CTL_MSR
DECL|IA32_MC9_CTL_MSR|macro|IA32_MC9_CTL_MSR
DECL|IA32_MC9_MISC_MSR|macro|IA32_MC9_MISC_MSR
DECL|IA32_MC9_MISC_MSR|macro|IA32_MC9_MISC_MSR
DECL|IA32_MC9_MISC_MSR|macro|IA32_MC9_MISC_MSR
DECL|IA32_MC9_MISC_MSR|macro|IA32_MC9_MISC_MSR
DECL|IA32_MC9_STATUS_MSR|macro|IA32_MC9_STATUS_MSR
DECL|IA32_MC9_STATUS_MSR|macro|IA32_MC9_STATUS_MSR
DECL|IA32_MC9_STATUS_MSR|macro|IA32_MC9_STATUS_MSR
DECL|IA32_MC9_STATUS_MSR|macro|IA32_MC9_STATUS_MSR
DECL|IA32_MCG_CAP_MSR|macro|IA32_MCG_CAP_MSR
DECL|IA32_MCG_CTL_MSR|macro|IA32_MCG_CTL_MSR
DECL|IA32_MCG_STATUS_MSR|macro|IA32_MCG_STATUS_MSR
DECL|IA32_MISC_ENABLE_MSR|macro|IA32_MISC_ENABLE_MSR
DECL|IA32_MONITOR_FILTER_SIZE_MSR|macro|IA32_MONITOR_FILTER_SIZE_MSR
DECL|IA32_MPERF_MSR|macro|IA32_MPERF_MSR
DECL|IA32_MTRRCAP_MSR|macro|IA32_MTRRCAP_MSR
DECL|IA32_MTRR_DEF_TYPE_MSR|macro|IA32_MTRR_DEF_TYPE_MSR
DECL|IA32_MTRR_FIX16K_80000_MSR|macro|IA32_MTRR_FIX16K_80000_MSR
DECL|IA32_MTRR_FIX16K_A0000_MSR|macro|IA32_MTRR_FIX16K_A0000_MSR
DECL|IA32_MTRR_FIX4K_C0000_MSR|macro|IA32_MTRR_FIX4K_C0000_MSR
DECL|IA32_MTRR_FIX4K_C8000_MSR|macro|IA32_MTRR_FIX4K_C8000_MSR
DECL|IA32_MTRR_FIX4K_D0000_MSR|macro|IA32_MTRR_FIX4K_D0000_MSR
DECL|IA32_MTRR_FIX4K_D8000_MSR|macro|IA32_MTRR_FIX4K_D8000_MSR
DECL|IA32_MTRR_FIX4K_E0000_MSR|macro|IA32_MTRR_FIX4K_E0000_MSR
DECL|IA32_MTRR_FIX4K_E8000_MSR|macro|IA32_MTRR_FIX4K_E8000_MSR
DECL|IA32_MTRR_FIX4K_F0000_MSR|macro|IA32_MTRR_FIX4K_F0000_MSR
DECL|IA32_MTRR_FIX4K_F8000_MSR|macro|IA32_MTRR_FIX4K_F8000_MSR
DECL|IA32_MTRR_FIX64K_00000_MSR|macro|IA32_MTRR_FIX64K_00000_MSR
DECL|IA32_MTRR_PHYSBASE0_MSR|macro|IA32_MTRR_PHYSBASE0_MSR
DECL|IA32_MTRR_PHYSBASE1_MSR|macro|IA32_MTRR_PHYSBASE1_MSR
DECL|IA32_MTRR_PHYSBASE2_MSR|macro|IA32_MTRR_PHYSBASE2_MSR
DECL|IA32_MTRR_PHYSBASE3_MSR|macro|IA32_MTRR_PHYSBASE3_MSR
DECL|IA32_MTRR_PHYSBASE4_MSR|macro|IA32_MTRR_PHYSBASE4_MSR
DECL|IA32_MTRR_PHYSBASE5_MSR|macro|IA32_MTRR_PHYSBASE5_MSR
DECL|IA32_MTRR_PHYSBASE6_MSR|macro|IA32_MTRR_PHYSBASE6_MSR
DECL|IA32_MTRR_PHYSBASE7_MSR|macro|IA32_MTRR_PHYSBASE7_MSR
DECL|IA32_MTRR_PHYSMASK0_MSR|macro|IA32_MTRR_PHYSMASK0_MSR
DECL|IA32_MTRR_PHYSMASK1_MSR|macro|IA32_MTRR_PHYSMASK1_MSR
DECL|IA32_MTRR_PHYSMASK2_MSR|macro|IA32_MTRR_PHYSMASK2_MSR
DECL|IA32_MTRR_PHYSMASK3_MSR|macro|IA32_MTRR_PHYSMASK3_MSR
DECL|IA32_MTRR_PHYSMASK4_MSR|macro|IA32_MTRR_PHYSMASK4_MSR
DECL|IA32_MTRR_PHYSMASK5_MSR|macro|IA32_MTRR_PHYSMASK5_MSR
DECL|IA32_MTRR_PHYSMASK6_MSR|macro|IA32_MTRR_PHYSMASK6_MSR
DECL|IA32_MTRR_PHYSMASK7_MSR|macro|IA32_MTRR_PHYSMASK7_MSR
DECL|IA32_P5_MC_ADDR_MSR|macro|IA32_P5_MC_ADDR_MSR
DECL|IA32_P5_MC_TYPE_MSR|macro|IA32_P5_MC_TYPE_MSR
DECL|IA32_PAT_MSR|macro|IA32_PAT_MSR
DECL|IA32_PEBS_ENABLE_MSR|macro|IA32_PEBS_ENABLE_MSR
DECL|IA32_PERFEVTSEL0_MSR|macro|IA32_PERFEVTSEL0_MSR
DECL|IA32_PERFEVTSEL1_MSR|macro|IA32_PERFEVTSEL1_MSR
DECL|IA32_PERFEVTSEL2_MSR|macro|IA32_PERFEVTSEL2_MSR
DECL|IA32_PERFEVTSEL3_MSR|macro|IA32_PERFEVTSEL3_MSR
DECL|IA32_PERF_CAPABILITIES_MSR|macro|IA32_PERF_CAPABILITIES_MSR
DECL|IA32_PERF_CTL_MSR|macro|IA32_PERF_CTL_MSR
DECL|IA32_PERF_GLOBAL_CTRL_MSR|macro|IA32_PERF_GLOBAL_CTRL_MSR
DECL|IA32_PERF_GLOBAL_OVF_CTRL_MSR|macro|IA32_PERF_GLOBAL_OVF_CTRL_MSR
DECL|IA32_PERF_GLOBAL_STATUS_MSR|macro|IA32_PERF_GLOBAL_STATUS_MSR
DECL|IA32_PERF_STATUS_MSR|macro|IA32_PERF_STATUS_MSR
DECL|IA32_PLATFORM_DCA_CAP_MSR|macro|IA32_PLATFORM_DCA_CAP_MSR
DECL|IA32_PMC0_MSR|macro|IA32_PMC0_MSR
DECL|IA32_PMC1_MSR|macro|IA32_PMC1_MSR
DECL|IA32_PMC2_MSR|macro|IA32_PMC2_MSR
DECL|IA32_PMC3_MSR|macro|IA32_PMC3_MSR
DECL|IA32_PUSH_OPCODE|macro|IA32_PUSH_OPCODE
DECL|IA32_SMM_MONITOR_CTL_MSR|macro|IA32_SMM_MONITOR_CTL_MSR
DECL|IA32_SMRR_PHYSBASE_MSR|macro|IA32_SMRR_PHYSBASE_MSR
DECL|IA32_SMRR_PHYSMASK_MSR|macro|IA32_SMRR_PHYSMASK_MSR
DECL|IA32_STAR_MSR|macro|IA32_STAR_MSR
DECL|IA32_SYSENTER_CS_MSR|macro|IA32_SYSENTER_CS_MSR
DECL|IA32_SYSENTER_EIP_MSR|macro|IA32_SYSENTER_EIP_MSR
DECL|IA32_SYSENTER_ESP_MSR|macro|IA32_SYSENTER_ESP_MSR
DECL|IA32_THERM_INTERRUPT_MSR|macro|IA32_THERM_INTERRUPT_MSR
DECL|IA32_THERM_STATUS_MSR|macro|IA32_THERM_STATUS_MSR
DECL|IA32_TIME_STAMP_COUNTER_MSR|macro|IA32_TIME_STAMP_COUNTER_MSR
DECL|IA32_TSC_AUX_MSR|macro|IA32_TSC_AUX_MSR
DECL|IA32_VMX_BASIC_MSR|macro|IA32_VMX_BASIC_MSR
DECL|IA32_VMX_CR4_FIXED0_MSR|macro|IA32_VMX_CR4_FIXED0_MSR
DECL|IA32_VMX_CR4_FIXED1_MSR|macro|IA32_VMX_CR4_FIXED1_MSR
DECL|IA32_VMX_CRO_FIXED0_MSR|macro|IA32_VMX_CRO_FIXED0_MSR
DECL|IA32_VMX_CRO_FIXED1_MSR|macro|IA32_VMX_CRO_FIXED1_MSR
DECL|IA32_VMX_ENTRY_CTLS_MSR|macro|IA32_VMX_ENTRY_CTLS_MSR
DECL|IA32_VMX_EPT_VPID_CAP_MSR|macro|IA32_VMX_EPT_VPID_CAP_MSR
DECL|IA32_VMX_EXIT_CTLS_MSR|macro|IA32_VMX_EXIT_CTLS_MSR
DECL|IA32_VMX_MISC_MSR|macro|IA32_VMX_MISC_MSR
DECL|IA32_VMX_PINBASED_CTLS_MSR|macro|IA32_VMX_PINBASED_CTLS_MSR
DECL|IA32_VMX_PROCBASED_CTLS2_MSR|macro|IA32_VMX_PROCBASED_CTLS2_MSR
DECL|IA32_VMX_PROCBASED_CTLS_MSR|macro|IA32_VMX_PROCBASED_CTLS_MSR
DECL|IA32_VMX_TRUE_ENTRY_CTLS_MSR|macro|IA32_VMX_TRUE_ENTRY_CTLS_MSR
DECL|IA32_VMX_TRUE_EXIT_CTLS_MSR|macro|IA32_VMX_TRUE_EXIT_CTLS_MSR
DECL|IA32_VMX_TRUE_PINBASED_CTLS_MSR|macro|IA32_VMX_TRUE_PINBASED_CTLS_MSR
DECL|IA32_VMX_TRUE_PROCBASED_CTLS_MSR|macro|IA32_VMX_TRUE_PROCBASED_CTLS_MSR
DECL|IA32_VMX_VMCS_ENUM_MSR|macro|IA32_VMX_VMCS_ENUM_MSR
DECL|INT_ACTIVE|macro|INT_ACTIVE
DECL|INT_OR_EXC_MASK|macro|INT_OR_EXC_MASK
DECL|IV_ALIGNMENT_CHECK|macro|IV_ALIGNMENT_CHECK
DECL|IV_BOUND_RANGE|macro|IV_BOUND_RANGE
DECL|IV_BREAKPOINT|macro|IV_BREAKPOINT
DECL|IV_COPROC_SEGMENT_OVERRUN|macro|IV_COPROC_SEGMENT_OVERRUN
DECL|IV_DEBUG|macro|IV_DEBUG
DECL|IV_DEVICE_NOT_AVAILABLE|macro|IV_DEVICE_NOT_AVAILABLE
DECL|IV_DIVIDE_ERROR|macro|IV_DIVIDE_ERROR
DECL|IV_DOUBLE_FAULT|macro|IV_DOUBLE_FAULT
DECL|IV_GENERAL_PROTECTION|macro|IV_GENERAL_PROTECTION
DECL|IV_INTEL_RESERVED_END|macro|IV_INTEL_RESERVED_END
DECL|IV_INVALID_OPCODE|macro|IV_INVALID_OPCODE
DECL|IV_INVALID_TSS|macro|IV_INVALID_TSS
DECL|IV_MACHINE_CHECK|macro|IV_MACHINE_CHECK
DECL|IV_NON_MASKABLE_INTERRUPT|macro|IV_NON_MASKABLE_INTERRUPT
DECL|IV_OVERFLOW|macro|IV_OVERFLOW
DECL|IV_PAGE_FAULT|macro|IV_PAGE_FAULT
DECL|IV_RESERVED|macro|IV_RESERVED
DECL|IV_SEGMENT_NOT_PRESENT|macro|IV_SEGMENT_NOT_PRESENT
DECL|IV_SIMD_FP|macro|IV_SIMD_FP
DECL|IV_STACK_FAULT|macro|IV_STACK_FAULT
DECL|IV_X87_FPU_FP_ERROR|macro|IV_X87_FPU_FP_ERROR
DECL|NANO_CPU_EXC_STUB_DECL|macro|NANO_CPU_EXC_STUB_DECL
DECL|NANO_EXC_STUB|typedef|typedef unsigned char __aligned(_EXC_STUB_ALIGN) NANO_EXC_STUB[_EXC_STUB_SIZE];
DECL|NO_METRICS_BIT_OFFSET|macro|NO_METRICS_BIT_OFFSET
DECL|NO_METRICS|macro|NO_METRICS
DECL|PREEMPTIBLE|macro|PREEMPTIBLE
DECL|PRINTK|macro|PRINTK
DECL|PRINTK|macro|PRINTK
DECL|STACK_ALIGN_SIZE|macro|STACK_ALIGN_SIZE
DECL|STACK_ROUND_DOWN|macro|STACK_ROUND_DOWN
DECL|STACK_ROUND_UP|macro|STACK_ROUND_UP
DECL|TASK|macro|TASK
DECL|USE_FP|macro|USE_FP
DECL|USE_SSE|macro|USE_SSE
DECL|_EXC_STUB_ALIGN|macro|_EXC_STUB_ALIGN
DECL|_EXC_STUB_ALIGN|macro|_EXC_STUB_ALIGN
DECL|_EXC_STUB_SIZE|macro|_EXC_STUB_SIZE
DECL|_IS_IN_ISR|macro|_IS_IN_ISR
DECL|_IntLibInit|function|static inline void _IntLibInit(void)
DECL|_NANOK_H|macro|_NANOK_H
DECL|__aligned|typedef|} tFpRegSet __aligned(FP_REG_SET_ALIGN);
DECL|__aligned|typedef|} tFpRegSetEx __aligned(FP_REG_SET_ALIGN);
DECL|ccs|struct|struct ccs {
DECL|common_isp|member|char *common_isp; /* interrupt stack pointer base */
DECL|contexts|member|tCCS *contexts; /* singly linked list of ALL fiber+tasks */
DECL|coopFloatReg|member|tCoopFloatReg coopFloatReg; /* non-volatile float register storage */
DECL|coopReg|member|tCoopReg coopReg; /* non-volatile integer register storage */
DECL|cs|member|unsigned short cs; /* 2 : x87 FPU instruction pointer selector */
DECL|cs|member|unsigned short cs; /* 2 : x87 FPU instruction pointer selector */
DECL|current_fp|member|tCCS *current_fp; /* context (fiber or task) that owns the FP regs */
DECL|current|member|tCCS *current; /* currently scheduled context (fiber or task) */
DECL|custom_data|member|void *custom_data; /* available for custom use */
DECL|ds|member|unsigned short ds; /* 2 : x87 FPU instr operand ptr selector */
DECL|ds|member|unsigned short ds; /* 2 : x87 FPU instr operand ptr selector */
DECL|esfPtr|member|void *esfPtr; /* pointer to exception stack frame saved by */
DECL|esp|member|unsigned long esp;
DECL|excNestCount|member|unsigned excNestCount; /* nested exception count */
DECL|fcw|member|unsigned short fcw; /* 2 : x87 FPU control word */
DECL|fcw|member|unsigned short fcw; /* 2 : x87 FPU control word */
DECL|fiberRtnValueSet|function|static inline void fiberRtnValueSet(tCCS *fiber, /* pointer to fiber */ unsigned int value /* value to set as return value */ )
DECL|fiber|member|tCCS *fiber; /* singly linked list of runnable fiber contexts */
DECL|flags|member|int flags;
DECL|floatRegsUnion|member|} floatRegsUnion;
DECL|fop|member|unsigned short fop : 11; /* 2 : x87 FPU opcode */
DECL|fop|member|unsigned short fop; /* 2 : x87 FPU opcode */
DECL|fpRegsEx|member|tFpRegSetEx fpRegsEx; /* contexts with USE_SSE utilize this
DECL|fpRegs|member|tFpRegSet fpRegs; /* contexts with USE_FP utilize this format */
DECL|fpReg|member|tFpReg fpReg[8]; /* 80 : ST0 -> ST7 */
DECL|fpReg|member|tFpRegEx fpReg[8]; /* 128 : x87 FPU/MMX registers */
DECL|fpudp|member|unsigned int fpudp; /* 4 : x87 FPU instr operand ptr offset */
DECL|fpudp|member|unsigned int fpudp; /* 4 : x87 FPU instr operand ptr offset */
DECL|fpuip|member|unsigned int fpuip; /* 4 : x87 FPU instruction pointer offset */
DECL|fpuip|member|unsigned int fpuip; /* 4 : x87 FPU instruction pointer offset */
DECL|fsw|member|unsigned short fsw; /* 2 : x87 FPU status word */
DECL|fsw|member|unsigned short fsw; /* 2 : x87 FPU status word */
DECL|ftw|member|unsigned char ftw; /* 1 : x87 FPU abridged tag word */
DECL|ftw|member|unsigned short ftw; /* 2 : x87 FPU tag word */
DECL|idle|member|int32_t idle; /* Number of ticks for kernel idling */
DECL|link|member|struct ccs *link;
DECL|mxcsrMask|member|unsigned int mxcsrMask; /* 4 : MXCSR register mask */
DECL|mxcsr|member|unsigned int mxcsr; /* 4 : MXCSR register state */
DECL|nanoArchInit|function|static inline void nanoArchInit(void)
DECL|nested|member|unsigned nested; /* nested interrupt count */
DECL|next_context|member|struct ccs *next_context; /* next item in list of ALL fiber+tasks */
DECL|pad1|member|unsigned short pad1; /* 2 : N/A */
DECL|pad2|member|unsigned short pad2; /* 2 : N/A */
DECL|pad3|member|unsigned short pad3; /* 2 : N/A */
DECL|pad4|member|unsigned short pad4 : 5; /* : 5 bits = 00000 */
DECL|pad5|member|unsigned short pad5; /* 2 : N/A */
DECL|preempFloatReg|member|tPreempFloatReg preempFloatReg; /* volatile float register storage */
DECL|preempReg|member|tPreempReg preempReg; /* volatile integer register storage */
DECL|prio|member|int prio; /* context priority used to sort linked list */
DECL|reg|member|unsigned char reg[10]; /* 80 bits: ST[0-7] */
DECL|reg|member|unsigned char reg[10]; /* 80 bits: ST[0-7] or MM[0-7] */
DECL|reg|member|unsigned char reg[16]; /* 128 bits: XMM[0-7] */
DECL|rsrvd0|member|unsigned char rsrvd0; /* 1 : reserved */
DECL|rsrvd1|member|unsigned short rsrvd1; /* 2 : reserved */
DECL|rsrvd2|member|unsigned short rsrvd2; /* 2 : reserved */
DECL|rsrvd3|member|unsigned char rsrvd3[176]; /* 176 : reserved */
DECL|rsrvd|member|unsigned char rsrvd[6]; /* 48 bits: reserved */
DECL|s_FpRegEx|struct|typedef struct s_FpRegEx {
DECL|s_FpRegSetEx|struct|typedef struct s_FpRegSetEx /* # of bytes: name of register */
DECL|s_FpRegSetEx|struct|typedef struct s_FpRegSetEx {
DECL|s_FpRegSetEx|struct|typedef struct s_FpRegSetEx {
DECL|s_FpRegSet|struct|typedef struct s_FpRegSet {
DECL|s_FpRegSet|struct|typedef struct s_FpRegSet { /* # of bytes: name of register */
DECL|s_FpReg|struct|typedef struct s_FpReg {
DECL|s_NANO|struct|typedef struct s_NANO {
DECL|s_XmmReg|struct|typedef struct s_XmmReg {
DECL|s_coopFloatReg|struct|typedef struct s_coopFloatReg {
DECL|s_coopReg|struct|typedef struct s_coopReg {
DECL|s_preempFloatReg|struct|typedef struct s_preempFloatReg {
DECL|s_preempReg|struct|typedef struct s_preempReg {
DECL|tCoopFloatReg|typedef|} tCoopFloatReg;
DECL|tCoopReg|typedef|} tCoopReg;
DECL|tFpRegEx|typedef|} tFpRegEx;
DECL|tFpRegSetEx|typedef|} tFpRegSetEx;
DECL|tFpRegSetEx|typedef|} tFpRegSetEx;
DECL|tFpRegSet|typedef|} tFpRegSet;
DECL|tFpReg|typedef|} tFpReg;
DECL|tNANO|typedef|} tNANO;
DECL|tPreempFloatReg|typedef|} tPreempFloatReg;
DECL|tPreempReg|typedef|} tPreempReg;
DECL|tXmmReg|typedef|} tXmmReg;
DECL|task|member|tCCS *task; /* pointer to runnable task context */
DECL|xmmReg|member|tXmmReg xmmReg[8]; /* 128 : XMM registers */
