Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May  9 20:08:54 2019
| Host         : LAPTOP-87T8HKPO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1367 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 1367 register/latch pins with no clock driven by root clock pin: clk_swi (HIGH)

 There are 1367 register/latch pins with no clock driven by root clock pin: cont (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_control/FSM_onehot_curr_state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4625 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.333        0.000                      0                   52        0.129        0.000                      0                   52        3.000        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.139 5.139}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.333        0.000                      0                   52        0.129        0.000                      0                   52        4.500        0.000                       0                    41  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK/inst/clk_in1
  To Clock:  CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        3.646ns  (logic 2.039ns (55.923%)  route 1.607ns (44.077%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 7.310 - 10.139 ) 
    Source Clock Delay      (SCD):    -2.301ns = ( -2.163 - 0.139 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.372    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.698 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.979    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.883 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.720    -2.163    clk_5mhz
    SLICE_X2Y86          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -1.645 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.742    -0.903    cnt_reg_n_0_[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.229 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.229    cnt_reg[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.115 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    cnt_reg[8]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.001 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.001    cnt_reg[12]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.312 r  cnt_reg[16]_i_6/O[3]
                         net (fo=1, routed)           0.865     1.178    cnt_reg[16]_i_6_n_4
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.306     1.484 r  cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     1.484    cnt[16]
    SLICE_X2Y89          FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.139    10.139 r  
    E3                   IBUF                         0.000    10.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.301    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.977 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.616    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.707 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.603     7.310    clk_5mhz
    SLICE_X2Y89          FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.505     7.815    
                         clock uncertainty           -0.077     7.738    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.079     7.817    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        3.645ns  (logic 2.057ns (56.439%)  route 1.588ns (43.561%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 7.310 - 10.139 ) 
    Source Clock Delay      (SCD):    -2.301ns = ( -2.163 - 0.139 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.372    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.698 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.979    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.883 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.720    -2.163    clk_5mhz
    SLICE_X2Y86          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -1.645 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.742    -0.903    cnt_reg_n_0_[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.229 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.229    cnt_reg[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.115 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    cnt_reg[8]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.001 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.001    cnt_reg[12]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.333 r  cnt_reg[16]_i_6/O[1]
                         net (fo=1, routed)           0.846     1.179    cnt_reg[16]_i_6_n_6
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.303     1.482 r  cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     1.482    cnt[14]
    SLICE_X2Y89          FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.139    10.139 r  
    E3                   IBUF                         0.000    10.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.301    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.977 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.616    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.707 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.603     7.310    clk_5mhz
    SLICE_X2Y89          FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.505     7.815    
                         clock uncertainty           -0.077     7.738    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.081     7.819    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        3.513ns  (logic 1.827ns (52.004%)  route 1.686ns (47.996%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 7.307 - 10.139 ) 
    Source Clock Delay      (SCD):    -2.301ns = ( -2.163 - 0.139 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.372    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.698 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.979    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.883 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.720    -2.163    clk_5mhz
    SLICE_X2Y86          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -1.645 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.742    -0.903    cnt_reg_n_0_[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.229 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.229    cnt_reg[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.115 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    cnt_reg[8]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.107 r  cnt_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.944     1.052    cnt_reg[12]_i_2_n_7
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.299     1.351 r  cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.351    cnt[9]
    SLICE_X4Y88          FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.139    10.139 r  
    E3                   IBUF                         0.000    10.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.301    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.977 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.616    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.707 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.600     7.307    clk_5mhz
    SLICE_X4Y88          FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.489     7.796    
                         clock uncertainty           -0.077     7.719    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.031     7.750    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.750    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        3.563ns  (logic 1.961ns (55.035%)  route 1.602ns (44.965%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 7.310 - 10.139 ) 
    Source Clock Delay      (SCD):    -2.301ns = ( -2.163 - 0.139 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.372    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.698 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.979    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.883 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.720    -2.163    clk_5mhz
    SLICE_X2Y86          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -1.645 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.742    -0.903    cnt_reg_n_0_[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.229 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.229    cnt_reg[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.115 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    cnt_reg[8]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.001 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.001    cnt_reg[12]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.238 r  cnt_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.860     1.099    cnt_reg[16]_i_6_n_5
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.302     1.401 r  cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.401    cnt[15]
    SLICE_X2Y89          FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.139    10.139 r  
    E3                   IBUF                         0.000    10.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.301    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.977 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.616    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.707 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.603     7.310    clk_5mhz
    SLICE_X2Y89          FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.505     7.815    
                         clock uncertainty           -0.077     7.738    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.079     7.817    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        3.556ns  (logic 1.941ns (54.591%)  route 1.615ns (45.409%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.828ns = ( 7.310 - 10.139 ) 
    Source Clock Delay      (SCD):    -2.301ns = ( -2.163 - 0.139 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.372    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.698 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.979    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.883 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.720    -2.163    clk_5mhz
    SLICE_X2Y86          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -1.645 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.742    -0.903    cnt_reg_n_0_[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.229 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.229    cnt_reg[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.115 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    cnt_reg[8]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.001 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.001    cnt_reg[12]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.221 r  cnt_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.873     1.094    cnt_reg[16]_i_6_n_7
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.299     1.393 r  cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     1.393    cnt[13]
    SLICE_X2Y89          FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.139    10.139 r  
    E3                   IBUF                         0.000    10.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.301    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.977 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.616    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.707 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.603     7.310    clk_5mhz
    SLICE_X2Y89          FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.505     7.815    
                         clock uncertainty           -0.077     7.738    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.077     7.815    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        3.314ns  (logic 1.925ns (58.081%)  route 1.389ns (41.919%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 7.307 - 10.139 ) 
    Source Clock Delay      (SCD):    -2.301ns = ( -2.163 - 0.139 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.372    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.698 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.979    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.883 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.720    -2.163    clk_5mhz
    SLICE_X2Y86          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -1.645 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.742    -0.903    cnt_reg_n_0_[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.229 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.229    cnt_reg[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.115 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    cnt_reg[8]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.198 r  cnt_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.647     0.846    cnt_reg[12]_i_2_n_4
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.306     1.152 r  cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.152    cnt[12]
    SLICE_X4Y88          FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.139    10.139 r  
    E3                   IBUF                         0.000    10.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.301    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.977 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.616    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.707 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.600     7.307    clk_5mhz
    SLICE_X4Y88          FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.489     7.796    
                         clock uncertainty           -0.077     7.719    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.031     7.750    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.750    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        3.328ns  (logic 1.713ns (51.480%)  route 1.615ns (48.520%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 7.308 - 10.139 ) 
    Source Clock Delay      (SCD):    -2.301ns = ( -2.163 - 0.139 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.372    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.698 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.979    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.883 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.720    -2.163    clk_5mhz
    SLICE_X2Y86          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -1.645 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.742    -0.903    cnt_reg_n_0_[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.229 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.229    cnt_reg[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.007 r  cnt_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.873     0.866    cnt_reg[8]_i_2_n_7
    SLICE_X2Y87          LUT6 (Prop_lut6_I5_O)        0.299     1.165 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.165    cnt[5]
    SLICE_X2Y87          FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.139    10.139 r  
    E3                   IBUF                         0.000    10.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.301    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.977 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.616    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.707 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.601     7.308    clk_5mhz
    SLICE_X2Y87          FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.505     7.813    
                         clock uncertainty           -0.077     7.736    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.077     7.813    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.813    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            flag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        3.051ns  (logic 0.828ns (27.138%)  route 2.223ns (72.862%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 7.308 - 10.139 ) 
    Source Clock Delay      (SCD):    -2.302ns = ( -2.164 - 0.139 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.372    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.698 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.979    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.883 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.719    -2.164    clk_5mhz
    SLICE_X4Y86          FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -1.708 r  cnt_reg[3]/Q
                         net (fo=3, routed)           1.054    -0.654    cnt_reg_n_0_[3]
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.124    -0.530 f  flag[2]_i_5/O
                         net (fo=1, routed)           0.590     0.060    flag[2]_i_5_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.184 r  flag[2]_i_2/O
                         net (fo=3, routed)           0.579     0.764    flag[2]_i_2_n_0
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.124     0.888 r  flag[1]_i_1/O
                         net (fo=1, routed)           0.000     0.888    flag[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.139    10.139 r  
    E3                   IBUF                         0.000    10.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.301    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.977 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.616    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.707 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.601     7.308    clk_5mhz
    SLICE_X0Y87          FDRE                                         r  flag_reg[1]/C
                         clock pessimism              0.489     7.797    
                         clock uncertainty           -0.077     7.720    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.031     7.751    flag_reg[1]
  -------------------------------------------------------------------
                         required time                          7.751    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        3.113ns  (logic 1.847ns (59.330%)  route 1.266ns (40.670%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 7.309 - 10.139 ) 
    Source Clock Delay      (SCD):    -2.301ns = ( -2.163 - 0.139 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.372    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.698 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.979    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.883 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.720    -2.163    clk_5mhz
    SLICE_X2Y86          FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -1.645 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.742    -0.903    cnt_reg_n_0_[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.229 r  cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.229    cnt_reg[4]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.115 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.115    cnt_reg[8]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.124 r  cnt_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.524     0.648    cnt_reg[12]_i_2_n_5
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.302     0.950 r  cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.950    cnt[11]
    SLICE_X2Y88          FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.139    10.139 r  
    E3                   IBUF                         0.000    10.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.301    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.977 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.616    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.707 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.602     7.309    clk_5mhz
    SLICE_X2Y88          FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.505     7.814    
                         clock uncertainty           -0.077     7.737    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.077     7.814    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.814    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            flag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        3.080ns  (logic 0.857ns (27.824%)  route 2.223ns (72.176%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.830ns = ( 7.308 - 10.139 ) 
    Source Clock Delay      (SCD):    -2.302ns = ( -2.164 - 0.139 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.372    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.698 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.979    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.883 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.719    -2.164    clk_5mhz
    SLICE_X4Y86          FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -1.708 r  cnt_reg[3]/Q
                         net (fo=3, routed)           1.054    -0.654    cnt_reg_n_0_[3]
    SLICE_X2Y86          LUT4 (Prop_lut4_I0_O)        0.124    -0.530 f  flag[2]_i_5/O
                         net (fo=1, routed)           0.590     0.060    flag[2]_i_5_n_0
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.184 r  flag[2]_i_2/O
                         net (fo=3, routed)           0.579     0.764    flag[2]_i_2_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.153     0.917 r  flag[2]_i_1/O
                         net (fo=1, routed)           0.000     0.917    flag[2]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.139    10.139 r  
    E3                   IBUF                         0.000    10.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.301    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.977 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.616    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.707 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          1.601     7.308    clk_5mhz
    SLICE_X0Y87          FDRE                                         r  flag_reg[2]/C
                         clock pessimism              0.489     7.797    
                         clock uncertainty           -0.077     7.720    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.075     7.795    flag_reg[2]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                  6.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ddu_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            ddu_reg_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( -1.113 - 0.139 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( -0.684 - 0.139 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.579    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.800 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.301    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.591    -0.684    clk_5mhz
    SLICE_X7Y76          FDRE                                         r  ddu_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.543 r  ddu_reg_addr_reg[1]/Q
                         net (fo=7, routed)           0.077    -0.466    ddu_reg_addr_reg[1]
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.045    -0.421 r  ddu_reg_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.421    ddu_reg_addr[3]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  ddu_reg_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.619    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.544 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.001    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.972 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.859    -1.113    clk_5mhz
    SLICE_X6Y76          FDRE                                         r  ddu_reg_addr_reg[3]/C
                         clock pessimism              0.442    -0.671    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.121    -0.550    ddu_reg_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 inc_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            ddu_reg_addr_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.978%)  route 0.133ns (35.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( -1.111 - 0.139 ) 
    Source Clock Delay      (SCD):    -0.821ns = ( -0.682 - 0.139 ) 
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.579    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.800 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.301    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.593    -0.682    clk_5mhz
    SLICE_X6Y77          FDRE                                         r  inc_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.148    -0.534 r  inc_flag_reg/Q
                         net (fo=14, routed)          0.133    -0.401    inc_flag
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.098    -0.303 r  ddu_reg_addr[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.303    ddu_reg_addr[0]_rep__0_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  ddu_reg_addr_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.619    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.544 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.001    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.972 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.861    -1.111    clk_5mhz
    SLICE_X6Y77          FDRE                                         r  ddu_reg_addr_reg[0]_rep__0/C
                         clock pessimism              0.429    -0.682    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.121    -0.561    ddu_reg_addr_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dec_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            dec_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( -1.111 - 0.139 ) 
    Source Clock Delay      (SCD):    -0.821ns = ( -0.682 - 0.139 ) 
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.579    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.800 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.301    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.593    -0.682    clk_5mhz
    SLICE_X6Y77          FDRE                                         r  dec_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  dec_flag_reg/Q
                         net (fo=6, routed)           0.172    -0.346    dec_flag_reg_n_0
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.045    -0.301 r  dec_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.301    dec_flag_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  dec_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.619    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.544 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.001    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.972 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.861    -1.111    clk_5mhz
    SLICE_X6Y77          FDRE                                         r  dec_flag_reg/C
                         clock pessimism              0.429    -0.682    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.121    -0.561    dec_flag_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ddu_reg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            ddu_reg_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.703%)  route 0.173ns (43.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( -1.114 - 0.139 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( -0.684 - 0.139 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.579    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.800 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.301    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.591    -0.684    clk_5mhz
    SLICE_X7Y76          FDRE                                         r  ddu_reg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.128    -0.556 r  ddu_reg_addr_reg[2]/Q
                         net (fo=133, routed)         0.173    -0.383    ddu_reg_addr_reg[2]
    SLICE_X6Y75          LUT6 (Prop_lut6_I3_O)        0.099    -0.284 r  ddu_reg_addr[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    ddu_reg_addr[4]_i_2_n_0
    SLICE_X6Y75          FDRE                                         r  ddu_reg_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.619    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.544 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.001    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.972 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.858    -1.114    clk_5mhz
    SLICE_X6Y75          FDRE                                         r  ddu_reg_addr_reg[4]/C
                         clock pessimism              0.442    -0.672    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.121    -0.551    ddu_reg_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            flag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.609%)  route 0.201ns (52.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( -1.099 - 0.139 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( -0.674 - 0.139 ) 
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.579    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.800 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.301    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.601    -0.674    clk_5mhz
    SLICE_X0Y87          FDRE                                         r  flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  flag_reg[0]/Q
                         net (fo=27, routed)          0.201    -0.332    flag_reg_n_0_[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.042    -0.290 r  flag[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    flag[2]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.619    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.544 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.001    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.972 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.873    -1.099    clk_5mhz
    SLICE_X0Y87          FDRE                                         r  flag_reg[2]/C
                         clock pessimism              0.425    -0.674    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.107    -0.567    flag_reg[2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dec_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            ddu_reg_addr_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.417%)  route 0.197ns (48.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( -1.111 - 0.139 ) 
    Source Clock Delay      (SCD):    -0.821ns = ( -0.682 - 0.139 ) 
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.579    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.800 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.301    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.593    -0.682    clk_5mhz
    SLICE_X6Y77          FDRE                                         r  dec_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  dec_flag_reg/Q
                         net (fo=6, routed)           0.197    -0.321    dec_flag_reg_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.045    -0.276 r  ddu_reg_addr[0]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.276    ddu_reg_addr[0]_rep_i_1_n_0
    SLICE_X6Y77          FDRE                                         r  ddu_reg_addr_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.619    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.544 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.001    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.972 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.861    -1.111    clk_5mhz
    SLICE_X6Y77          FDRE                                         r  ddu_reg_addr_reg[0]_rep/C
                         clock pessimism              0.429    -0.682    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.121    -0.561    ddu_reg_addr_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ddu_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            ddu_reg_addr_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.216%)  route 0.235ns (55.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( -1.113 - 0.139 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( -0.684 - 0.139 ) 
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.579    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.800 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.301    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.591    -0.684    clk_5mhz
    SLICE_X7Y76          FDRE                                         r  ddu_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.543 r  ddu_reg_addr_reg[1]/Q
                         net (fo=7, routed)           0.235    -0.308    ddu_reg_addr_reg[1]
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.045    -0.263 r  ddu_reg_addr[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.263    ddu_reg_addr[1]_rep_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  ddu_reg_addr_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.619    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.544 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.001    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.972 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.859    -1.113    clk_5mhz
    SLICE_X6Y76          FDRE                                         r  ddu_reg_addr_reg[1]_rep/C
                         clock pessimism              0.442    -0.671    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.120    -0.551    ddu_reg_addr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            flag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.370%)  route 0.199ns (51.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( -1.099 - 0.139 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( -0.674 - 0.139 ) 
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.579    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.800 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.301    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.601    -0.674    clk_5mhz
    SLICE_X0Y87          FDRE                                         r  flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  flag_reg[0]/Q
                         net (fo=27, routed)          0.199    -0.334    flag_reg_n_0_[0]
    SLICE_X0Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.289 r  flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    flag[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.619    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.544 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.001    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.972 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.873    -1.099    clk_5mhz
    SLICE_X0Y87          FDRE                                         r  flag_reg[0]/C
                         clock pessimism              0.425    -0.674    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.092    -0.582    flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 flag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            flag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.015%)  route 0.201ns (51.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( -1.099 - 0.139 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( -0.674 - 0.139 ) 
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.579    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.800 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.301    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.601    -0.674    clk_5mhz
    SLICE_X0Y87          FDRE                                         r  flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  flag_reg[0]/Q
                         net (fo=27, routed)          0.201    -0.332    flag_reg_n_0_[0]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.045    -0.287 r  flag[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    flag[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.619    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.544 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.001    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.972 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.873    -1.099    clk_5mhz
    SLICE_X0Y87          FDRE                                         r  flag_reg[1]/C
                         clock pessimism              0.425    -0.674    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.092    -0.582    flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.139ns fall@5.139ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.139ns - clk_out1_clk_wiz_0 rise@0.139ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.791%)  route 0.281ns (60.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( -1.097 - 0.139 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( -0.675 - 0.139 ) 
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.579    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.800 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.301    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.675    clk_5mhz
    SLICE_X4Y87          FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.534 f  cnt_reg[8]/Q
                         net (fo=19, routed)          0.281    -0.253    cnt_reg_n_0_[8]
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.045    -0.208 r  cnt[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    cnt[11]
    SLICE_X2Y88          FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.139     0.139 r  
    E3                   IBUF                         0.000     0.139 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.619    CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.544 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.001    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.972 r  CLK/inst/clkout1_buf/O
                         net (fo=39, routed)          0.875    -1.097    clk_5mhz
    SLICE_X2Y88          FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.463    -0.634    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.120    -0.514    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.139 5.139 }
Period(ns):         10.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y74      ddu_mem_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y73      ddu_mem_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y73      ddu_mem_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y73      ddu_mem_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y73      ddu_mem_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y74      ddu_mem_addr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y74      ddu_mem_addr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y77      ddu_reg_addr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      ddu_mem_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      ddu_mem_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      ddu_mem_addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75      ddu_reg_addr_reg[1]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75      ddu_reg_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87      flag_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87      flag_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87      flag_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y87      cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y77      ddu_reg_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y77      ddu_reg_addr_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y77      ddu_reg_addr_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y77      dec_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y77      inc_flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      ddu_mem_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      ddu_mem_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73      ddu_mem_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73      ddu_mem_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73      ddu_mem_addr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBOUT



