{
    "rules": {
        "['/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG.cpp.0.o', '/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG.cpp.0.o.d']": {
            "command": [
                "/tools/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-MD",
                "-MF",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=/tools/Xilinx/Vitis/2024.2/vcxx/data/include",
                "-vitis-hls=/tools/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=RNG",
                "RNG.cpp",
                "-o",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG.cpp.0.o"
            ],
            "exectime": 1.4064390659332275,
            "cwd": "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG"
        },
        "['/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG.cpp.0.bc', '/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG.cpp.0.bc.d']": {
            "command": [
                "/tools/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-emit-llvm",
                "-MD",
                "-MF",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG.cpp.0.bc.d",
                "-fhls",
                "-hls-syn-headers-dir=/tools/Xilinx/Vitis/2024.2/vcxx/data/autopilot",
                "-vitis-hls=/tools/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-hls-clock-period=10.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fhlstoplevel=RNG",
                "RNG.cpp",
                "-o",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG.cpp.0.bc"
            ],
            "exectime": 1.1577723026275635,
            "cwd": "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG"
        },
        "['/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG_tb.cpp.0.o', '/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG_tb.cpp.0.o.d']": {
            "command": [
                "/tools/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-MD",
                "-MF",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG_tb.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=/tools/Xilinx/Vitis/2024.2/vcxx/data/include",
                "-vitis-hls=/tools/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=RNG",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG_tb.cpp",
                "-o",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG_tb.cpp.0.o"
            ],
            "exectime": 0.2903916835784912,
            "cwd": "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG"
        },
        "['/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/syn_srcs.bc']": {
            "command": [
                "/tools/Xilinx/Vitis/2024.2/vcxx/libexec/llvm-link",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG.cpp.0.bc",
                "-o",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/syn_srcs.bc"
            ],
            "exectime": 0.024266719818115234,
            "cwd": "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG"
        },
        "['/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/syn_srcs.opt.bc']": {
            "command": [
                "/tools/Xilinx/Vitis/2024.2/vcxx/libexec/opt",
                "-check-single-toplevel",
                "-make-non-toplevel-internal",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/syn_srcs.bc",
                "-o",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/syn_srcs.opt.bc"
            ],
            "exectime": 0.04317593574523926,
            "cwd": "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG"
        },
        "['/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/app.exe']": {
            "command": [
                "/tools/Xilinx/Vitis/2024.2/vcxx/libexec/clang++",
                "-o",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/app.exe",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG_tb.cpp.0.o",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/RNG.cpp.0.o",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/syn_srcs.opt.bc",
                "-fhls",
                "-fhlstoplevel=RNG",
                "-Wl,--as-needed",
                "-L/tools/Xilinx/Vitis/2024.2/lnx64/tools/dds_v6_0",
                "-lIp_dds_compiler_v6_0_bitacc_cmodel",
                "-Wl,--disable-new-dtags",
                "-Wl,-rpath=/tools/Xilinx/Vitis/2024.2/lnx64/tools/dds_v6_0",
                "-L/tools/Xilinx/Vitis/2024.2/lnx64/tools/fft_v9_1",
                "-lIp_xfft_v9_1_bitacc_cmodel",
                "-Wl,-rpath=/tools/Xilinx/Vitis/2024.2/lnx64/tools/fft_v9_1",
                "-L/tools/Xilinx/Vitis/2024.2/lnx64/tools/fir_v7_0",
                "-lIp_fir_compiler_v7_2_bitacc_cmodel",
                "-Wl,-rpath=/tools/Xilinx/Vitis/2024.2/lnx64/tools/fir_v7_0",
                "-L/tools/Xilinx/Vitis/2024.2/lnx64/tools/fpo_v7_1",
                "-lIp_floating_point_v7_1_bitacc_cmodel",
                "-Wl,-rpath=/tools/Xilinx/Vitis/2024.2/lnx64/tools/fpo_v7_1",
                "-lm",
                "-L/tools/Xilinx/Vitis/2024.2/lnx64/lib/csim",
                "-lhlsm-GCC46",
                "-Wl,-rpath=/tools/Xilinx/Vitis/2024.2/lnx64/lib/csim",
                "-lhlsmc++-GCC46",
                "-lgmp",
                "-lmpfr",
                "-Wl,--no-as-needed",
                "--gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-Wl,--disable-new-dtags",
                "-Wl,-rpath=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib64",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-Wl,-mllvm,-profilerOutputDirectory=/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/profiler/0",
                "-fslxpthreads"
            ],
            "exectime": 0.18371272087097168,
            "cwd": "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG"
        },
        "['/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/instrument/app_0/hls_ir_info.json']": {
            "command": [
                "/tools/Xilinx/Vitis/2024.2/vcxx/libexec/irInfoDump",
                "--ir-module",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/instrument/app_0/project.symbols.bc",
                "--json-output",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/instrument/app_0/hls_ir_info.json",
                "--hw-function",
                "RNG"
            ],
            "exectime": 0.030362844467163086,
            "cwd": "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG"
        },
        "['/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/instrument/app_0/binary_dependencies.json']": {
            "command": [
                "/tools/Xilinx/Vitis/2024.2/vcxx/libexec/clang-scan-deps",
                "--compilation-database=/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/instrument/app_0/compile_commands.json",
                "--format=vitiscxx",
                "--reuse-filemanager=false",
                "--output=/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/instrument/app_0/binary_dependencies.json"
            ],
            "exectime": 0.06618618965148926,
            "cwd": "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG"
        },
        "['/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/bin/.tracing_stdout.txt', '/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/bin/.tracing_stderr.txt']": {
            "command": [
                "/tools/Xilinx/Vitis/2024.2/vcxx/libexec/rwd",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/build/app.exe"
            ],
            "exectime": 0.05243563652038574,
            "cwd": "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/tracing/csim/build"
        },
        "['/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc']": {
            "command": [
                "/tools/Xilinx/Vitis/2024.2/vcxx/libexec/optimizer",
                "-DFGPass",
                "-outputDir",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/output",
                "-logDir",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/log",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/instrument/app_0/project.symbols.bc",
                "-staticFile",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/instrument/app_0/static.xml",
                "-traceFile",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/profiler/0/app_0_2/thread0000-trace.txt",
                "-o",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc"
            ],
            "exectime": 0.04399824142456055,
            "cwd": "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG"
        },
        "['/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/dataflow/0/taskgraph.json']": {
            "command": [
                "/tools/Xilinx/Vitis/2024.2/vcxx/libexec/parallelismSelector",
                "--basepath",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG",
                "--fpga-part",
                "xc7z020-clg484-1",
                "--device-totals",
                "/tools/Xilinx/Vitis/2024.2/vcxx/data/platform/logic/fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/output",
                "--log-dir",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/log",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--ir-module",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc",
                "--df-id",
                "0",
                "--df-target",
                "%F215"
            ],
            "exectime": 0.40433788299560547,
            "cwd": "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG"
        },
        "['/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/dataflow/1/taskgraph.json']": {
            "command": [
                "/tools/Xilinx/Vitis/2024.2/vcxx/libexec/parallelismSelector",
                "--basepath",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG",
                "--fpga-part",
                "xc7z020-clg484-1",
                "--device-totals",
                "/tools/Xilinx/Vitis/2024.2/vcxx/data/platform/logic/fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/output",
                "--log-dir",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/log",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--ir-module",
                "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc",
                "--df-id",
                "1",
                "--df-target",
                "%F221"
            ],
            "exectime": 0.4134659767150879,
            "cwd": "/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG"
        }
    }
}