/*
	Ben Davis
	1/22/24
	EE 371
	Lab 2, Task 1
	
	This module
	
*/

module hexadecimal (input logic [3:0] in,
							output logic [6:0] out);
							
	
	always_comb begin
		case(in)
			
			4'b0: out <= 7'b1000000;
					
			4'b1: out <= 7'b1111001;
					
			4'b10: out <= 7'b0100100;
					 
			4'b11: out <= 7'b0110000;
					 
			4'b100: out <= 7'b0011001;
					  
			4'b101: out <= 7'b0010010;
					  
			4'b110: out <= 7'b0000010;
					  
			4'b111: out <= 7'b1111000;
					  
			4'b1000: out <= 7'b0000000;
						
			4'b1001: out <= 7'b0011000;
						
			4'b1010: out <= 7'b0001000;
						
			4'b1011: out <= 7'b0000011;
						
			4'b1100: out <= 7'b0100111;
						
			4'b1101: out <= 7'b0100001;
						
			4'b1110: out <= 7'b0000110;
						
			4'b1111: out <= 7'b0001110;
			
			default: out <= 7'b1111111;
						 
		endcase
	end
endmodule 

module hexadecimal_testbench();

	logic [3:0] in;
	logic [6:0] out;
	
	hexadecimal dut (.in, .out);
	
	initial begin
	
		in <= 4'b0110; #0
		in <= 4'b0010; #5
		in <= 4'b0111; #10
		$stop;
	end
endmodule 