<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="KGP_miniRISC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADDR_32bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADDR_32bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ADDR_32bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_32bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_32bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_32bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AND_32bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AND_32bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AND_32bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BranchDecider.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BranchDecider.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BranchDecider.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CPU_FPGA.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU_FPGA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU_FPGA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU_FPGA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CPU_FPGA.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU_FPGA.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CPU_FPGA.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_FPGA.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU_FPGA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU_FPGA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU_FPGA.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_FPGA_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_FPGA_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPU_FPGA_TB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_FPGA_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_FPGA_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CPU_FPGA_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CPU_FPGA_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CPU_FPGA_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CPU_FPGA_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_FPGA_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_FPGA_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_FPGA_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CPU_FPGA_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CPU_FPGA_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_FPGA_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CPU_NO_DEBUG.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU_NO_DEBUG.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU_NO_DEBUG.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CPU_NO_DEBUG.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU_NO_DEBUG.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CPU_NO_DEBUG.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU_NO_DEBUG.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CPU_NO_DEBUG.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CPU_NO_DEBUG.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CPU_NO_DEBUG.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_NO_DEBUG.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CPU_NO_DEBUG.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU_NO_DEBUG.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU_NO_DEBUG.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CPU_NO_DEBUG.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CPU_NO_DEBUG.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CPU_NO_DEBUG.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CPU_NO_DEBUG.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU_NO_DEBUG.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_NO_DEBUG_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CPU_NO_DEBUG_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CPU_NO_DEBUG_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CPU_NO_DEBUG_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CPU_NO_DEBUG_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CPU_NO_DEBUG_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CPU_NO_DEBUG_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CPU_NO_DEBUG_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_NO_DEBUG_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_NO_DEBUG_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_NO_DEBUG_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU_TOP_MODULE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU_TOP_MODULE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU_TOP_MODULE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU_TOP_MODULE.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_TOP_MODULE.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU_TOP_MODULE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU_TOP_MODULE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU_TOP_MODULE.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_TOP_MODULE_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_TOP_MODULE_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_TOP_MODULE_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CPU_TOP_WITH_CONTROL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU_TOP_WITH_CONTROL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU_TOP_WITH_CONTROL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU_TOP_WITH_CONTROL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CPU_TOP_WITH_CONTROL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU_TOP_WITH_CONTROL.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CPU_TOP_WITH_CONTROL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_TOP_WITH_CONTROL.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU_TOP_WITH_CONTROL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU_TOP_WITH_CONTROL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU_TOP_WITH_CONTROL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_TOP_WITH_CONTROL_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CPU_TOP_WITH_CONTROL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CPU_TOP_WITH_CONTROL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CPU_TOP_WITH_CONTROL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CPU_TOP_WITH_CONTROL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_TOP_WITH_CONTROL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_TOP_WITH_CONTROL_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_TOP_WITH_CONTROL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CPU_TOP_WITH_CONTROL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CPU_TOP_WITH_CONTROL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_TOP_WITH_CONTROL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIFF_32bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DIFF_32bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DIFF_32bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IS_ZERO.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IS_ZERO.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IS_ZERO.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JumpDecider.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="JumpDecider.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="JumpDecider.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_10to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_10to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_10to1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_2to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_2to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_2to1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_4to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_4to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_4to1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegFile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegFile.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Register.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SHIFTER.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SHIFTER.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SHIFTER.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SIGN_EXTND.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SIGN_EXTND.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SIGN_EXTND.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TWOS_COMPL_32bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TWOS_COMPL_32bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TWOS_COMPL_32bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="XOR_32bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="XOR_32bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="XOR_32bit.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bcy_check_tb_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bcy_check_tb_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bram_check.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bram_check.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bram_check.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bram_check_2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bram_check_2_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bram_check_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bram_check_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bram_check_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bram_check_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bram_write_check_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bram_write_check_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="branch_dec_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bz_check_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bz_check_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_tb_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_tb_2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="jump_dec_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lw_sw_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lw_sw_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/CPU_FPGA_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/CPU_FPGA_synthesis.v"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/CPU_NO_DEBUG_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/CPU_NO_DEBUG_synthesis.v"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/CPU_TOP_WITH_CONTROL_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/CPU_TOP_WITH_CONTROL_synthesis.v"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="shift_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shifter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_check_primary_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_check_primary_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_check_sec_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_check_sec_2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_check_sec_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_check_sec_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_with_control_pri_shft_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_with_control_pri_shft_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="twc_2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="twc_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="twc_2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="twc_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="twc_2_stx_par.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1667542991" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1667542991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667970145" xil_pn:in_ck="-5476015749544002635" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1667970145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADDR_32bit.v"/>
      <outfile xil_pn:name="ALU_32bit.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="AND_32bit.v"/>
      <outfile xil_pn:name="BranchDecider.v"/>
      <outfile xil_pn:name="CPU_FPGA.v"/>
      <outfile xil_pn:name="CPU_FPGA_TB.v"/>
      <outfile xil_pn:name="CPU_TOP_MODULE.v"/>
      <outfile xil_pn:name="CPU_TOP_WITH_CONTROL.v"/>
      <outfile xil_pn:name="DIFF_32bit.v"/>
      <outfile xil_pn:name="IS_ZERO.v"/>
      <outfile xil_pn:name="JumpDecider.v"/>
      <outfile xil_pn:name="MUX_10to1.v"/>
      <outfile xil_pn:name="MUX_2to1.v"/>
      <outfile xil_pn:name="MUX_4to1.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="Register.v"/>
      <outfile xil_pn:name="SHIFTER.v"/>
      <outfile xil_pn:name="SIGN_EXTND.v"/>
      <outfile xil_pn:name="XOR_32bit.v"/>
      <outfile xil_pn:name="bcy_check_tb_2.v"/>
      <outfile xil_pn:name="bram_check.v"/>
      <outfile xil_pn:name="bram_check_2_tb.v"/>
      <outfile xil_pn:name="bram_write_check.v"/>
      <outfile xil_pn:name="bram_write_check_tb.v"/>
      <outfile xil_pn:name="branch_dec_tb.v"/>
      <outfile xil_pn:name="bz_check.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="control_tb.v"/>
      <outfile xil_pn:name="control_tb_2.v"/>
      <outfile xil_pn:name="jump_dec_tb.v"/>
      <outfile xil_pn:name="lw_sw_test.v"/>
      <outfile xil_pn:name="register_tb.v"/>
      <outfile xil_pn:name="shift_tb.v"/>
      <outfile xil_pn:name="shifter_tb.v"/>
      <outfile xil_pn:name="top_check_primary_tb.v"/>
      <outfile xil_pn:name="top_check_sec_2.v"/>
      <outfile xil_pn:name="top_check_sec_tb.v"/>
      <outfile xil_pn:name="top_with_control_pri_shft.v"/>
      <outfile xil_pn:name="twc_2.v"/>
    </transform>
    <transform xil_pn:end_ts="1667935806" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6656926793001190129" xil_pn:start_ts="1667935806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667935806" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="195646782842225833" xil_pn:start_ts="1667935806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667971181" xil_pn:in_ck="8625849582176093741" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3219237539363605806" xil_pn:start_ts="1667971181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/READ_ONLY_MEM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/READ_ONLY_MEM.v"/>
      <outfile xil_pn:name="ipcore_dir/READ_WRITE_MEM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/READ_WRITE_MEM.v"/>
    </transform>
    <transform xil_pn:end_ts="1667971181" xil_pn:in_ck="-507103745303838502" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1667971181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADDR_32bit.v"/>
      <outfile xil_pn:name="ALU_32bit.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="AND_32bit.v"/>
      <outfile xil_pn:name="BranchDecider.v"/>
      <outfile xil_pn:name="CPU_FPGA.v"/>
      <outfile xil_pn:name="CPU_FPGA_TB.v"/>
      <outfile xil_pn:name="CPU_TOP_MODULE.v"/>
      <outfile xil_pn:name="CPU_TOP_WITH_CONTROL.v"/>
      <outfile xil_pn:name="DIFF_32bit.v"/>
      <outfile xil_pn:name="IS_ZERO.v"/>
      <outfile xil_pn:name="JumpDecider.v"/>
      <outfile xil_pn:name="MUX_10to1.v"/>
      <outfile xil_pn:name="MUX_2to1.v"/>
      <outfile xil_pn:name="MUX_4to1.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="Register.v"/>
      <outfile xil_pn:name="SHIFTER.v"/>
      <outfile xil_pn:name="SIGN_EXTND.v"/>
      <outfile xil_pn:name="XOR_32bit.v"/>
      <outfile xil_pn:name="bcy_check_tb_2.v"/>
      <outfile xil_pn:name="bram_check.v"/>
      <outfile xil_pn:name="bram_check_2_tb.v"/>
      <outfile xil_pn:name="bram_write_check.v"/>
      <outfile xil_pn:name="bram_write_check_tb.v"/>
      <outfile xil_pn:name="branch_dec_tb.v"/>
      <outfile xil_pn:name="bz_check.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="control_tb.v"/>
      <outfile xil_pn:name="control_tb_2.v"/>
      <outfile xil_pn:name="ipcore_dir/READ_ONLY_MEM.v"/>
      <outfile xil_pn:name="ipcore_dir/READ_WRITE_MEM.v"/>
      <outfile xil_pn:name="jump_dec_tb.v"/>
      <outfile xil_pn:name="lw_sw_test.v"/>
      <outfile xil_pn:name="register_tb.v"/>
      <outfile xil_pn:name="shift_tb.v"/>
      <outfile xil_pn:name="shifter_tb.v"/>
      <outfile xil_pn:name="top_check_primary_tb.v"/>
      <outfile xil_pn:name="top_check_sec_2.v"/>
      <outfile xil_pn:name="top_check_sec_tb.v"/>
      <outfile xil_pn:name="top_with_control_pri_shft.v"/>
      <outfile xil_pn:name="twc_2.v"/>
    </transform>
    <transform xil_pn:end_ts="1667971184" xil_pn:in_ck="-507103745303838502" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5745981978743320478" xil_pn:start_ts="1667971181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_FPGA_TB_beh.prj"/>
      <outfile xil_pn:name="CPU_FPGA_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1667971184" xil_pn:in_ck="-2535086950647784316" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5908666685396301227" xil_pn:start_ts="1667971184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_FPGA_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1667663739" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1667663739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667934537" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8577017426173761964" xil_pn:start_ts="1667934537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667939622" xil_pn:in_ck="8625849582176093741" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3219237539363605806" xil_pn:start_ts="1667939622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/READ_ONLY_MEM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/READ_ONLY_MEM.v"/>
      <outfile xil_pn:name="ipcore_dir/READ_WRITE_MEM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/READ_WRITE_MEM.v"/>
    </transform>
    <transform xil_pn:end_ts="1667934537" xil_pn:in_ck="-637561563814705877" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1667934537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667934537" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8221103049002187876" xil_pn:start_ts="1667934537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667934537" xil_pn:in_ck="-637561563814705877" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1667934537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1667934537" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2084503611404223836" xil_pn:start_ts="1667934537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1667939642" xil_pn:in_ck="-8874595541723516145" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8397125771831145170" xil_pn:start_ts="1667939622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1667939642" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892102965191239" xil_pn:start_ts="1667939642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1667939651" xil_pn:in_ck="3339789608547394601" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3243792824025106704" xil_pn:start_ts="1667939647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1667939662" xil_pn:in_ck="4738734390807471773" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-4775573358763839746" xil_pn:start_ts="1667939656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1667939644" xil_pn:in_ck="3339789608547394601" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="3717978165269466361" xil_pn:start_ts="1667939642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
