Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\Dropbox\Workspace\zynq_vf_new\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "vf_hw_vf_bram_0_wrapper_xst.prj"
Verilog Include Directory          : {"D:\Dropbox\Workspace\zynq_vf_new\pcores\" "d:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "d:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/vf_hw_vf_bram_0_wrapper.ngc"

---- Source Options
Top Module Name                    : vf_hw_vf_bram_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" into library hw_vf_bram_v1_00_a
Parsing module <virtual_fabric>.
Parsing module <CB>.
Parsing module <mux>.
Parsing module <pe_single_cycle_latency>.
Parsing module <mux48>.
Parsing module <mux16>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd" into library axi_slave_burst_v1_00_a
Parsing entity <control_state_machine>.
Parsing architecture <imp> of entity <control_state_machine>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/read_data_path.vhd" into library axi_slave_burst_v1_00_a
Parsing entity <read_data_path>.
Parsing architecture <imp> of entity <read_data_path>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/address_decode.vhd" into library axi_slave_burst_v1_00_a
Parsing entity <address_decode>.
Parsing architecture <imp> of entity <address_decode>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/addr_gen.vhd" into library axi_slave_burst_v1_00_a
Parsing entity <addr_gen>.
Parsing architecture <imp> of entity <addr_gen>.
Parsing VHDL file "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/axi_slave_burst.vhd" into library axi_slave_burst_v1_00_a
Parsing entity <axi_slave_burst>.
Parsing architecture <imp> of entity <axi_slave_burst>.
Parsing VHDL file "D:/Dropbox/Workspace/zynq_vf_new/pcores/mylibs_v1_00_a/hdl/vhdl/user_type.vhd" into library mylibs_v1_00_a
Parsing package <user_type>.
Parsing package body <user_type>.
Parsing VHDL file "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" into library hw_vf_bram_v1_00_a
Parsing entity <user_logic>.
Parsing architecture <IMP> of entity <user_logic>.
WARNING:HDLCompiler:946 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 648: Actual for formal port rst is neither a static name nor a globally static expression
Parsing VHDL file "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" into library hw_vf_bram_v1_00_a
Parsing entity <hw_vf_bram>.
Parsing architecture <IMP> of entity <hw_vf_bram>.
Parsing VHDL file "D:\Dropbox\Workspace\zynq_vf_new\hdl\vf_hw_vf_bram_0_wrapper.vhd" into library work
Parsing entity <vf_hw_vf_bram_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <vf_hw_vf_bram_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <vf_hw_vf_bram_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <hw_vf_bram> (architecture <IMP>) with generics from library <hw_vf_bram_v1_00_a>.

Elaborating entity <axi_slave_burst> (architecture <imp>) with generics from library <axi_slave_burst_v1_00_a>.

Elaborating entity <control_state_machine> (architecture <imp>) with generics from library <axi_slave_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd" Line 1387: Assignment to rst_axi_last_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd" Line 1774: Assignment to rst_rd_ce_int_d1 ignored, since the identifier is never used

Elaborating entity <counter_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:1127 - "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd" Line 2525: Assignment to rst_counter ignored, since the identifier is never used

Elaborating entity <read_data_path> (architecture <imp>) with generics from library <axi_slave_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/read_data_path.vhd" Line 595: Assignment to last_rd_data_d1 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/read_data_path.vhd" Line 764. Case statement is complete. others clause is never selected

Elaborating entity <addr_gen> (architecture <imp>) with generics from library <axi_slave_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/addr_gen.vhd" Line 325: Assignment to bus2ip_addr_bkp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/addr_gen.vhd" Line 409: Assignment to internal_count_bkp ignored, since the identifier is never used

Elaborating entity <address_decode> (architecture <imp>) with generics from library <axi_slave_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/address_decode.vhd" Line 368: Assignment to addr_out_s_h ignored, since the identifier is never used

Elaborating entity <user_logic> (architecture <IMP>) with generics from library <hw_vf_bram_v1_00_a>.
Going to verilog side to elaborate module virtual_fabric
WARNING:HDLCompiler:1016 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 128: Port s_b_in is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 143: Port s_in is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 164: Port s_b_in is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 179: Port s_in is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 200: Port s_b_in is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 221: Port w_in is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 242: Port w_b_in is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 263: Port w_in is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 283: Port w_b_in is not connected to this instance

Elaborating module <virtual_fabric>.

Elaborating module <CB>.

Elaborating module <mux>.
WARNING:HDLCompiler:1016 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 442: Port ACOUT is not connected to this instance

Elaborating module <pe_single_cycle_latency>.

Elaborating module <mux48>.

Elaborating module <mux16>.

Elaborating module <DSP48E1(A_INPUT="DIRECT",B_INPUT="DIRECT",USE_DPORT="TRUE",USE_MULT="MULTIPLY",AUTORESET_PATDET="NO_RESET",MASK=48'b01111111111111111111111111111111111111111111111,PATTERN=48'b0,SEL_MASK="MASK",SEL_PATTERN="PATTERN",USE_PATTERN_DETECT="NO_PATDET",ACASCREG=0,ADREG=0,ALUMODEREG=0,AREG=0,BCASCREG=1,BREG=1,CARRYINREG=0,CARRYINSELREG=0,CREG=0,DREG=1,INMODEREG=0,MREG=0,OPMODEREG=0,PREG=1,USE_SIMD="ONE48")>.
WARNING:HDLCompiler:552 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 128: Input port s_b_in[15] is not connected on this instance
WARNING:HDLCompiler:552 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 143: Input port s_in[47] is not connected on this instance
WARNING:HDLCompiler:552 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 164: Input port s_b_in[15] is not connected on this instance
WARNING:HDLCompiler:552 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 179: Input port s_in[47] is not connected on this instance
WARNING:HDLCompiler:552 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 200: Input port s_b_in[15] is not connected on this instance
WARNING:HDLCompiler:552 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 221: Input port w_in[47] is not connected on this instance
WARNING:HDLCompiler:552 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 242: Input port w_b_in[15] is not connected on this instance
WARNING:HDLCompiler:552 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 263: Input port w_in[47] is not connected on this instance
WARNING:HDLCompiler:552 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" Line 283: Input port w_b_in[15] is not connected on this instance
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 267: Net <data_usr2mem[2][31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 268: Net <addr_usr2mem[2][7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 269: Net <be_usr2mem[2][3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd" Line 270: Net <wrce_usr2mem[2]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vf_hw_vf_bram_0_wrapper>.
    Related source file is "D:\Dropbox\Workspace\zynq_vf_new\hdl\vf_hw_vf_bram_0_wrapper.vhd".
    Summary:
	no macro.
Unit <vf_hw_vf_bram_0_wrapper> synthesized.

Synthesizing Unit <hw_vf_bram>.
    Related source file is "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_ID_WIDTH = 12
        C_RDATA_FIFO_DEPTH = 0
        C_INCLUDE_TIMEOUT_CNT = 1
        C_TIMEOUT_CNTR_VAL = 8
        C_ALIGN_BE_RDADDR = 0
        C_S_AXI_SUPPORTS_WRITE = 1
        C_S_AXI_SUPPORTS_READ = 1
        C_FAMILY = "zynq"
        C_S_AXI_MEM0_BASEADDR = "01110000010000000000000000000000"
        C_S_AXI_MEM0_HIGHADDR = "01110000010111111111111111111111"
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" line 298: Output port <Type_of_xfer> of the instance <AXI_SLAVE_BURST_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/hw_vf_bram.vhd" line 377: Output port <Type_of_xfer> of the instance <USER_LOGIC_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <hw_vf_bram> synthesized.

Synthesizing Unit <axi_slave_burst>.
    Related source file is "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/axi_slave_burst.vhd".
        C_FAMILY = "zynq"
        C_RDATA_FIFO_DEPTH = 0
        C_INCLUDE_TIMEOUT_CNT = 1
        C_TIMEOUT_CNTR_VAL = 8
        C_ALIGN_BE_RDADDR = 0
        C_S_AXI_SUPPORTS_WRITE = 1
        C_S_AXI_SUPPORTS_READ = 1
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ID_WIDTH = 12
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110000010000000000000000000000","0000000000000000000000000000000001110000010111111111111111111111")
        C_ARD_NUM_CE_ARRAY = (1)
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:647 - Input <S_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_slave_burst> synthesized.

Synthesizing Unit <control_state_machine>.
    Related source file is "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd".
        C_FAMILY = "zynq"
        C_RDATA_FIFO_DEPTH = 0
        C_INCLUDE_TIMEOUT_CNT = 1
        C_TIMEOUT_CNTR_VAL = 8
        C_ALIGN_BE_RDADDR = 0
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ID_WIDTH = 12
        C_MAX_BURST_LENGTH = 8
    Set property "MAX_FANOUT = 30" for signal <S_AXI_AWVALID>.
    Set property "MAX_FANOUT = 30" for signal <S_AXI_ARVALID>.
    Set property "MAX_FANOUT = 30" for signal <IP2Bus_WrAck>.
    Set property "MAX_FANOUT = 30" for signal <IP2Bus_RdAck>.
    Set property "MAX_FANOUT = 30" for signal <IP2Bus_AddrAck>.
    Set property "MAX_FANOUT = 30" for signal <arready_cmb>.
    Set property "MAX_FANOUT = 30" for signal <awready_cmb>.
    Set property "MAX_FANOUT = 30" for signal <wready_cmb>.
    Set property "MAX_FANOUT = 30" for signal <addr_timeout_int>.
    Set property "MAX_FANOUT = 30" for signal <addr_sm_ns_IDLE>.
    Set property "MAX_FANOUT = 30" for signal <data_timeout_int>.
    Set property "MAX_FANOUT = 30" for signal <axi_cycle_cmb_int>.
    Set property "equivalent_register_removal = no" for signal <rnw_cmb_dup>.
    Set property "MAX_FANOUT = 30" for signal <rnw_cmb_int>.
WARNING:Xst:647 - Input <S_AXI_AWSIZE<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdFIFO_Space_two> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LAST_data_from_FIFO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <No_addr_space> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <last_data_for_rd_tr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rdce_ored> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd" line 2456: Output port <Count_Out> of the instance <ADDR_TOUT_GEN.APTO_COUNTER_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd" line 2545: Output port <Count_Out> of the instance <DPHASE_TOUT_GEN.DPTO_COUNTER_I> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <load_addr_fifo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ored_ce_d1>.
    Found 2-bit register for signal <size_reg>.
    Found 2-bit register for signal <burst_reg>.
    Found 1-bit register for signal <rd_single_reg>.
    Found 1-bit register for signal <wr_single_reg>.
    Found 1-bit register for signal <Type_of_xfer_reg>.
    Found 12-bit register for signal <S_AXI_RID>.
    Found 12-bit register for signal <S_AXI_BID>.
    Found 4-bit register for signal <addr_ps>.
    Found 1-bit register for signal <addr_sm_ps_IDLE_int>.
    Found 1-bit register for signal <addr_sm_ps_WAIT_WR_DATA>.
    Found 1-bit register for signal <Bus2IP_RdReq_reg>.
    Found 1-bit register for signal <Bus2IP_WrReq_reg>.
    Found 1-bit register for signal <bvalid_reg>.
    Found 1-bit register for signal <rnw_reg>.
    Found 1-bit register for signal <wr_cycle_reg>.
    Found 1-bit register for signal <axi_cycle_reg>.
    Found 1-bit register for signal <S_AXI_ARREADY>.
    Found 1-bit register for signal <S_AXI_AWREADY>.
    Found 8-bit register for signal <burst_addr_cnt>.
    Found 8-bit register for signal <burst_data_cnt>.
    Found 1-bit register for signal <last_data_reg>.
    Found 4-bit register for signal <Derived_Len_int>.
    Found 4-bit register for signal <Bus2IP_BE>.
    Found 32-bit register for signal <Bus2IP_Data>.
    Found 8-bit register for signal <BURST_LENGTH_FIFO_0_GEN.burstlength_reg>.
    Found 1-bit register for signal <Bus2IP_Burst>.
    Found 2-bit register for signal <S_AXI_BRESP>.
    Found 1-bit register for signal <rw_flag_reg>.
    Found 1-bit register for signal <ADDR_TOUT_GEN.apto_cnt_en>.
    Found 8-bit register for signal <DPHASE_TOUT_GEN.pend_dack_cnt>.
    Found 1-bit register for signal <DPHASE_TOUT_GEN.dpto_cnt_en>.
    Found 1-bit register for signal <active_high_rst>.
INFO:Xst:1799 - State rd_burst is never reached in FSM <addr_ps>.
INFO:Xst:1799 - State rd_addr_last is never reached in FSM <addr_ps>.
INFO:Xst:1799 - State rd_last is never reached in FSM <addr_ps>.
    Found finite state machine <FSM_0> for signal <addr_ps>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 35                                             |
    | Inputs             | 16                                             |
    | Outputs            | 7                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESETN_INV_40_o (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_14_o_GND_14_o_sub_63_OUT<7:0>> created at line 1828.
    Found 8-bit subtractor for signal <GND_14_o_GND_14_o_sub_70_OUT<7:0>> created at line 1875.
    Found 8-bit subtractor for signal <_n0398> created at line 2515.
    Found 8-bit adder for signal <GND_14_o_GND_14_o_sub_101_OUT<7:0>> created at line 2515.
    Found 4-bit 3-to-1 multiplexer for signal <size_cmb[1]_len_cmb[3]_wide_mux_78_OUT> created at line 1951.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal rnw_cmb_int may hinder XST clustering optimizations.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 122 D-type flip-flop(s).
	inferred 100 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_state_machine> synthesized.

Synthesizing Unit <counter_f>.
    Related source file is "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
        C_NUM_BITS = 3
        C_FAMILY = "nofamily"
    Found 4-bit register for signal <INFERRED_GEN.icount_out>.
    Found 4-bit adder for signal <INFERRED_GEN.icount_out_x[3]_GND_15_o_add_3_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_15_o_GND_15_o_sub_3_OUT<3:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_f> synthesized.

Synthesizing Unit <read_data_path>.
    Related source file is "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/read_data_path.vhd".
        C_FAMILY = "zynq"
        C_RDATA_FIFO_DEPTH = 0
        C_INCLUDE_TIMEOUT_CNT = 1
        C_TIMEOUT_CNTR_VAL = 8
        C_S_AXI_DATA_WIDTH = 32
    Set property "MAX_FANOUT = 30" for signal <rvalid_cmb>.
    Set property "MAX_FANOUT = 30" for signal <rvalid_cmb_dup>.
    Set property "equivalent_register_removal = no" for signal <rvalid_cmb_dup>.
WARNING:Xst:647 - Input <IP2Bus_AddrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Last_rd_data_ipic> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rdce_ored> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load_addr_fifo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <LAST_data_from_FIFO> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <No_addr_space> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <S_AXI_RDATA>.
    Found 8-bit register for signal <rd_data_count>.
    Found 2-bit register for signal <rd_data_ps>.
    Found 1-bit register for signal <Rd_data_sm_ps_IDLE>.
    Found 1-bit register for signal <rresp_reg>.
    Found 1-bit register for signal <rvalid_reg>.
    Found 1-bit register for signal <rlast_reg>.
    Found finite state machine <FSM_1> for signal <rd_data_ps>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 22                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESETN_rd_data_sm_ns_IDLE_OR_124_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_18_o_GND_18_o_sub_4_OUT<7:0>> created at line 583.
    Found 1-bit 4-to-1 multiplexer for signal <rvalid_cmb> created at line 635.
    Found 1-bit 4-to-1 multiplexer for signal <rlast_cmb> created at line 635.
    Found 1-bit 4-to-1 multiplexer for signal <rvalid_cmb_dup> created at line 342.
    WARNING:Xst:2404 -  FFs/Latches <S_AXI_RRESP<0><0:0>> (without init value) have a constant value of 0 in block <read_data_path>.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal rvalid_cmb may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <read_data_path> synthesized.

Synthesizing Unit <addr_gen>.
    Related source file is "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/addr_gen.vhd".
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
        C_RDATA_FIFO_DEPTH = 0
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RNW_cmb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_cycle_cmb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Next_addr_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rdce_ored> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_WrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Bus2IP_Addr_i<31>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<30>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<29>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<28>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<27>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<26>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<25>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<24>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<23>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<22>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<21>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<20>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<19>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<18>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<17>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<16>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<15>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<14>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<13>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<12>>.
    Found 3-bit register for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.internal_count>.
    Found 1-bit register for signal <Bus2IP_Addr_i<2>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<3>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<4>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<5>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<11>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<10>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<9>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<8>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<7>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<6>>.
    Found 3-bit adder for signal <n0167> created at line 431.
    Found 3-bit adder for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.internal_count[2]_GND_19_o_add_7_OUT> created at line 431.
    Found 2-bit adder for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.calc_addr_2> created at line 442.
    Found 2-bit adder for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.calc_addr_3> created at line 463.
    Found 2-bit adder for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.calc_addr_4> created at line 484.
    Found 2-bit adder for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.calc_addr_5> created at line 505.
    Found 7-bit adder for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.calc_addr_11_6> created at line 526.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <addr_gen> synthesized.

Synthesizing Unit <address_decode>.
    Related source file is "d:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/address_decode.vhd".
        C_S_AXI_ADDR_WIDTH = 32
        C_ADDR_DECODE_BITS = 32
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110000010000000000000000000000","0000000000000000000000000000000001110000010111111111111111111111")
        C_ARD_NUM_CE_ARRAY = (1)
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <Addr_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <wrce_out_i>.
    Found 1-bit register for signal <cs_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <address_decode> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_NUM_PE = 4
        C_NUM_CB = 5
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
        C_NUM_MEM_REGION_BUS = 1
        C_NUM_MEM = 20
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <Bus2IP_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<31:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BurstLength> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <data_usr2mem<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<17>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<18>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <data_usr2mem<19>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<17>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<18>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_usr2mem<19>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<17>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<18>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <be_usr2mem<19>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wrce_usr2mem<2:19>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Type_of_xfer> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 256x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 256x8-bit dual-port RAM <Mram_ram_0035> for signal <ram_0035>.
    Found 256x8-bit dual-port RAM <Mram_ram_0070> for signal <ram_0070>.
    Found 256x8-bit dual-port RAM <Mram_ram_0105> for signal <ram_0105>.
    Found 256x8-bit dual-port RAM <Mram_ram_0140> for signal <ram_0140>.
    Found 256x8-bit dual-port RAM <Mram_ram_0175> for signal <ram_0175>.
    Found 256x8-bit dual-port RAM <Mram_ram_0210> for signal <ram_0210>.
    Found 256x8-bit dual-port RAM <Mram_ram_0245> for signal <ram_0245>.
    Found 256x8-bit dual-port RAM <Mram_ram_0280> for signal <ram_0280>.
    Found 256x8-bit dual-port RAM <Mram_ram_0315> for signal <ram_0315>.
    Found 256x8-bit dual-port RAM <Mram_ram_0350> for signal <ram_0350>.
    Found 256x8-bit dual-port RAM <Mram_ram_0385> for signal <ram_0385>.
    Found 256x8-bit dual-port RAM <Mram_ram_0420> for signal <ram_0420>.
    Found 256x8-bit dual-port RAM <Mram_ram_0455> for signal <ram_0455>.
    Found 256x8-bit dual-port RAM <Mram_ram_0490> for signal <ram_0490>.
    Found 256x8-bit dual-port RAM <Mram_ram_0525> for signal <ram_0525>.
    Found 256x8-bit dual-port RAM <Mram_ram_0560> for signal <ram_0560>.
    Found 256x8-bit dual-port RAM <Mram_ram_0595> for signal <ram_0595>.
    Found 256x8-bit dual-port RAM <Mram_ram_0630> for signal <ram_0630>.
    Found 256x8-bit dual-port RAM <Mram_ram_0665> for signal <ram_0665>.
    Found 256x8-bit dual-port RAM <Mram_ram_0700> for signal <ram_0700>.
    Found 256x8-bit dual-port RAM <Mram_ram_0735> for signal <ram_0735>.
    Found 256x8-bit dual-port RAM <Mram_ram_0770> for signal <ram_0770>.
    Found 256x8-bit dual-port RAM <Mram_ram_0805> for signal <ram_0805>.
    Found 256x8-bit dual-port RAM <Mram_ram_0840> for signal <ram_0840>.
    Found 256x8-bit dual-port RAM <Mram_ram_0875> for signal <ram_0875>.
    Found 256x8-bit dual-port RAM <Mram_ram_0910> for signal <ram_0910>.
    Found 256x8-bit dual-port RAM <Mram_ram_0945> for signal <ram_0945>.
    Found 256x8-bit dual-port RAM <Mram_ram_0980> for signal <ram_0980>.
    Found 256x8-bit dual-port RAM <Mram_ram_1015> for signal <ram_1015>.
    Found 256x8-bit dual-port RAM <Mram_ram_1050> for signal <ram_1050>.
    Found 256x8-bit dual-port RAM <Mram_ram_1085> for signal <ram_1085>.
    Found 256x8-bit dual-port RAM <Mram_ram_1120> for signal <ram_1120>.
    Found 256x8-bit dual-port RAM <Mram_ram_1155> for signal <ram_1155>.
    Found 256x8-bit dual-port RAM <Mram_ram_1190> for signal <ram_1190>.
    Found 256x8-bit dual-port RAM <Mram_ram_1225> for signal <ram_1225>.
    Found 256x8-bit dual-port RAM <Mram_ram_1260> for signal <ram_1260>.
    Found 256x8-bit dual-port RAM <Mram_ram_1295> for signal <ram_1295>.
    Found 256x8-bit dual-port RAM <Mram_ram_1330> for signal <ram_1330>.
    Found 256x8-bit dual-port RAM <Mram_ram_1365> for signal <ram_1365>.
    Found 256x8-bit dual-port RAM <Mram_ram_1400> for signal <ram_1400>.
    Found 256x8-bit dual-port RAM <Mram_ram_1435> for signal <ram_1435>.
    Found 256x8-bit dual-port RAM <Mram_ram_1470> for signal <ram_1470>.
    Found 256x8-bit dual-port RAM <Mram_ram_1505> for signal <ram_1505>.
    Found 256x8-bit dual-port RAM <Mram_ram_1540> for signal <ram_1540>.
    Found 256x8-bit dual-port RAM <Mram_ram_1575> for signal <ram_1575>.
    Found 256x8-bit dual-port RAM <Mram_ram_1610> for signal <ram_1610>.
    Found 256x8-bit dual-port RAM <Mram_ram_1645> for signal <ram_1645>.
    Found 256x8-bit dual-port RAM <Mram_ram_1680> for signal <ram_1680>.
    Found 256x8-bit dual-port RAM <Mram_ram_1715> for signal <ram_1715>.
    Found 256x8-bit dual-port RAM <Mram_ram_1750> for signal <ram_1750>.
    Found 256x8-bit dual-port RAM <Mram_ram_1785> for signal <ram_1785>.
    Found 256x8-bit dual-port RAM <Mram_ram_1820> for signal <ram_1820>.
    Found 256x8-bit dual-port RAM <Mram_ram_1855> for signal <ram_1855>.
    Found 256x8-bit dual-port RAM <Mram_ram_1890> for signal <ram_1890>.
    Found 256x8-bit dual-port RAM <Mram_ram_1925> for signal <ram_1925>.
    Found 256x8-bit dual-port RAM <Mram_ram_1960> for signal <ram_1960>.
    Found 256x8-bit dual-port RAM <Mram_ram_1995> for signal <ram_1995>.
    Found 256x8-bit dual-port RAM <Mram_ram_2030> for signal <ram_2030>.
    Found 256x8-bit dual-port RAM <Mram_ram_2065> for signal <ram_2065>.
    Found 256x8-bit dual-port RAM <Mram_ram_2100> for signal <ram_2100>.
    Found 256x8-bit dual-port RAM <Mram_ram_2135> for signal <ram_2135>.
    Found 256x8-bit dual-port RAM <Mram_ram_2170> for signal <ram_2170>.
    Found 256x8-bit dual-port RAM <Mram_ram_2205> for signal <ram_2205>.
    Found 256x8-bit dual-port RAM <Mram_ram_2240> for signal <ram_2240>.
    Found 256x8-bit dual-port RAM <Mram_ram_2275> for signal <ram_2275>.
    Found 256x8-bit dual-port RAM <Mram_ram_2310> for signal <ram_2310>.
    Found 256x8-bit dual-port RAM <Mram_ram_2345> for signal <ram_2345>.
    Found 256x8-bit dual-port RAM <Mram_ram_2380> for signal <ram_2380>.
    Found 256x8-bit dual-port RAM <Mram_ram_2415> for signal <ram_2415>.
    Found 256x8-bit dual-port RAM <Mram_ram_2450> for signal <ram_2450>.
    Found 256x8-bit dual-port RAM <Mram_ram_2485> for signal <ram_2485>.
    Found 256x8-bit dual-port RAM <Mram_ram_2520> for signal <ram_2520>.
    Found 256x8-bit dual-port RAM <Mram_ram_2555> for signal <ram_2555>.
    Found 256x8-bit dual-port RAM <Mram_ram_2590> for signal <ram_2590>.
    Found 256x8-bit dual-port RAM <Mram_ram_2625> for signal <ram_2625>.
    Found 256x8-bit dual-port RAM <Mram_ram_2660> for signal <ram_2660>.
    Found 256x8-bit dual-port RAM <Mram_ram_2695> for signal <ram_2695>.
    Found 256x8-bit dual-port RAM <Mram_ram_2730> for signal <ram_2730>.
    Found 256x8-bit dual-port RAM <Mram_ram_2765> for signal <ram_2765>.
    Found 1-bit register for signal <rd_dly2<0>>.
    Found 1-bit register for signal <wr_dly1<0>>.
    Found 1-bit register for signal <wr_dly2<0>>.
    Found 1-bit register for signal <rd_dly1<1>>.
    Found 1-bit register for signal <rd_dly2<1>>.
    Found 1-bit register for signal <wr_dly1<1>>.
    Found 1-bit register for signal <wr_dly2<1>>.
    Found 1-bit register for signal <mem_read_ack_dly1>.
    Found 1-bit register for signal <mem_read_ack_dly2>.
    Found 1-bit register for signal <mem_data_out<0><7>>.
    Found 1-bit register for signal <mem_data_out<0><6>>.
    Found 1-bit register for signal <mem_data_out<0><5>>.
    Found 1-bit register for signal <mem_data_out<0><4>>.
    Found 1-bit register for signal <mem_data_out<0><3>>.
    Found 1-bit register for signal <mem_data_out<0><2>>.
    Found 1-bit register for signal <mem_data_out<0><1>>.
    Found 1-bit register for signal <mem_data_out<0><0>>.
    Found 1-bit register for signal <data_mem2usr<0><7>>.
    Found 1-bit register for signal <data_mem2usr<0><6>>.
    Found 1-bit register for signal <data_mem2usr<0><5>>.
    Found 1-bit register for signal <data_mem2usr<0><4>>.
    Found 1-bit register for signal <data_mem2usr<0><3>>.
    Found 1-bit register for signal <data_mem2usr<0><2>>.
    Found 1-bit register for signal <data_mem2usr<0><1>>.
    Found 1-bit register for signal <data_mem2usr<0><0>>.
    Found 1-bit register for signal <mem_data_out<0><15>>.
    Found 1-bit register for signal <mem_data_out<0><14>>.
    Found 1-bit register for signal <mem_data_out<0><13>>.
    Found 1-bit register for signal <mem_data_out<0><12>>.
    Found 1-bit register for signal <mem_data_out<0><11>>.
    Found 1-bit register for signal <mem_data_out<0><10>>.
    Found 1-bit register for signal <mem_data_out<0><9>>.
    Found 1-bit register for signal <mem_data_out<0><8>>.
    Found 1-bit register for signal <data_mem2usr<0><15>>.
    Found 1-bit register for signal <data_mem2usr<0><14>>.
    Found 1-bit register for signal <data_mem2usr<0><13>>.
    Found 1-bit register for signal <data_mem2usr<0><12>>.
    Found 1-bit register for signal <data_mem2usr<0><11>>.
    Found 1-bit register for signal <data_mem2usr<0><10>>.
    Found 1-bit register for signal <data_mem2usr<0><9>>.
    Found 1-bit register for signal <data_mem2usr<0><8>>.
    Found 1-bit register for signal <mem_data_out<0><23>>.
    Found 1-bit register for signal <mem_data_out<0><22>>.
    Found 1-bit register for signal <mem_data_out<0><21>>.
    Found 1-bit register for signal <mem_data_out<0><20>>.
    Found 1-bit register for signal <mem_data_out<0><19>>.
    Found 1-bit register for signal <mem_data_out<0><18>>.
    Found 1-bit register for signal <mem_data_out<0><17>>.
    Found 1-bit register for signal <mem_data_out<0><16>>.
    Found 1-bit register for signal <data_mem2usr<0><23>>.
    Found 1-bit register for signal <data_mem2usr<0><22>>.
    Found 1-bit register for signal <data_mem2usr<0><21>>.
    Found 1-bit register for signal <data_mem2usr<0><20>>.
    Found 1-bit register for signal <data_mem2usr<0><19>>.
    Found 1-bit register for signal <data_mem2usr<0><18>>.
    Found 1-bit register for signal <data_mem2usr<0><17>>.
    Found 1-bit register for signal <data_mem2usr<0><16>>.
    Found 1-bit register for signal <mem_data_out<0><31>>.
    Found 1-bit register for signal <mem_data_out<0><30>>.
    Found 1-bit register for signal <mem_data_out<0><29>>.
    Found 1-bit register for signal <mem_data_out<0><28>>.
    Found 1-bit register for signal <mem_data_out<0><27>>.
    Found 1-bit register for signal <mem_data_out<0><26>>.
    Found 1-bit register for signal <mem_data_out<0><25>>.
    Found 1-bit register for signal <mem_data_out<0><24>>.
    Found 1-bit register for signal <data_mem2usr<0><31>>.
    Found 1-bit register for signal <data_mem2usr<0><30>>.
    Found 1-bit register for signal <data_mem2usr<0><29>>.
    Found 1-bit register for signal <data_mem2usr<0><28>>.
    Found 1-bit register for signal <data_mem2usr<0><27>>.
    Found 1-bit register for signal <data_mem2usr<0><26>>.
    Found 1-bit register for signal <data_mem2usr<0><25>>.
    Found 1-bit register for signal <data_mem2usr<0><24>>.
    Found 1-bit register for signal <mem_data_out<1><7>>.
    Found 1-bit register for signal <mem_data_out<1><6>>.
    Found 1-bit register for signal <mem_data_out<1><5>>.
    Found 1-bit register for signal <mem_data_out<1><4>>.
    Found 1-bit register for signal <mem_data_out<1><3>>.
    Found 1-bit register for signal <mem_data_out<1><2>>.
    Found 1-bit register for signal <mem_data_out<1><1>>.
    Found 1-bit register for signal <mem_data_out<1><0>>.
    Found 1-bit register for signal <data_mem2usr<1><0>>.
    Found 1-bit register for signal <mem_data_out<1><15>>.
    Found 1-bit register for signal <mem_data_out<1><14>>.
    Found 1-bit register for signal <mem_data_out<1><13>>.
    Found 1-bit register for signal <mem_data_out<1><12>>.
    Found 1-bit register for signal <mem_data_out<1><11>>.
    Found 1-bit register for signal <mem_data_out<1><10>>.
    Found 1-bit register for signal <mem_data_out<1><9>>.
    Found 1-bit register for signal <mem_data_out<1><8>>.
    Found 1-bit register for signal <mem_data_out<1><23>>.
    Found 1-bit register for signal <mem_data_out<1><22>>.
    Found 1-bit register for signal <mem_data_out<1><21>>.
    Found 1-bit register for signal <mem_data_out<1><20>>.
    Found 1-bit register for signal <mem_data_out<1><19>>.
    Found 1-bit register for signal <mem_data_out<1><18>>.
    Found 1-bit register for signal <mem_data_out<1><17>>.
    Found 1-bit register for signal <mem_data_out<1><16>>.
    Found 1-bit register for signal <mem_data_out<1><31>>.
    Found 1-bit register for signal <mem_data_out<1><30>>.
    Found 1-bit register for signal <mem_data_out<1><29>>.
    Found 1-bit register for signal <mem_data_out<1><28>>.
    Found 1-bit register for signal <mem_data_out<1><27>>.
    Found 1-bit register for signal <mem_data_out<1><26>>.
    Found 1-bit register for signal <mem_data_out<1><25>>.
    Found 1-bit register for signal <mem_data_out<1><24>>.
    Found 1-bit register for signal <mem_data_out<2><7>>.
    Found 1-bit register for signal <mem_data_out<2><6>>.
    Found 1-bit register for signal <mem_data_out<2><5>>.
    Found 1-bit register for signal <mem_data_out<2><4>>.
    Found 1-bit register for signal <mem_data_out<2><3>>.
    Found 1-bit register for signal <mem_data_out<2><2>>.
    Found 1-bit register for signal <mem_data_out<2><1>>.
    Found 1-bit register for signal <mem_data_out<2><0>>.
    Found 1-bit register for signal <mem_data_out<2><15>>.
    Found 1-bit register for signal <mem_data_out<2><14>>.
    Found 1-bit register for signal <mem_data_out<2><13>>.
    Found 1-bit register for signal <mem_data_out<2><12>>.
    Found 1-bit register for signal <mem_data_out<2><11>>.
    Found 1-bit register for signal <mem_data_out<2><10>>.
    Found 1-bit register for signal <mem_data_out<2><9>>.
    Found 1-bit register for signal <mem_data_out<2><8>>.
    Found 1-bit register for signal <mem_data_out<2><23>>.
    Found 1-bit register for signal <mem_data_out<2><22>>.
    Found 1-bit register for signal <mem_data_out<2><21>>.
    Found 1-bit register for signal <mem_data_out<2><20>>.
    Found 1-bit register for signal <mem_data_out<2><19>>.
    Found 1-bit register for signal <mem_data_out<2><18>>.
    Found 1-bit register for signal <mem_data_out<2><17>>.
    Found 1-bit register for signal <mem_data_out<2><16>>.
    Found 1-bit register for signal <mem_data_out<2><31>>.
    Found 1-bit register for signal <mem_data_out<2><30>>.
    Found 1-bit register for signal <mem_data_out<2><29>>.
    Found 1-bit register for signal <mem_data_out<2><28>>.
    Found 1-bit register for signal <mem_data_out<2><27>>.
    Found 1-bit register for signal <mem_data_out<2><26>>.
    Found 1-bit register for signal <mem_data_out<2><25>>.
    Found 1-bit register for signal <mem_data_out<2><24>>.
    Found 1-bit register for signal <mem_data_out<3><7>>.
    Found 1-bit register for signal <mem_data_out<3><6>>.
    Found 1-bit register for signal <mem_data_out<3><5>>.
    Found 1-bit register for signal <mem_data_out<3><4>>.
    Found 1-bit register for signal <mem_data_out<3><3>>.
    Found 1-bit register for signal <mem_data_out<3><2>>.
    Found 1-bit register for signal <mem_data_out<3><1>>.
    Found 1-bit register for signal <mem_data_out<3><0>>.
    Found 1-bit register for signal <mem_data_out<3><15>>.
    Found 1-bit register for signal <mem_data_out<3><14>>.
    Found 1-bit register for signal <mem_data_out<3><13>>.
    Found 1-bit register for signal <mem_data_out<3><12>>.
    Found 1-bit register for signal <mem_data_out<3><11>>.
    Found 1-bit register for signal <mem_data_out<3><10>>.
    Found 1-bit register for signal <mem_data_out<3><9>>.
    Found 1-bit register for signal <mem_data_out<3><8>>.
    Found 1-bit register for signal <mem_data_out<3><23>>.
    Found 1-bit register for signal <mem_data_out<3><22>>.
    Found 1-bit register for signal <mem_data_out<3><21>>.
    Found 1-bit register for signal <mem_data_out<3><20>>.
    Found 1-bit register for signal <mem_data_out<3><19>>.
    Found 1-bit register for signal <mem_data_out<3><18>>.
    Found 1-bit register for signal <mem_data_out<3><17>>.
    Found 1-bit register for signal <mem_data_out<3><16>>.
    Found 1-bit register for signal <mem_data_out<3><31>>.
    Found 1-bit register for signal <mem_data_out<3><30>>.
    Found 1-bit register for signal <mem_data_out<3><29>>.
    Found 1-bit register for signal <mem_data_out<3><28>>.
    Found 1-bit register for signal <mem_data_out<3><27>>.
    Found 1-bit register for signal <mem_data_out<3><26>>.
    Found 1-bit register for signal <mem_data_out<3><25>>.
    Found 1-bit register for signal <mem_data_out<3><24>>.
    Found 1-bit register for signal <mem_data_out<4><7>>.
    Found 1-bit register for signal <mem_data_out<4><6>>.
    Found 1-bit register for signal <mem_data_out<4><5>>.
    Found 1-bit register for signal <mem_data_out<4><4>>.
    Found 1-bit register for signal <mem_data_out<4><3>>.
    Found 1-bit register for signal <mem_data_out<4><2>>.
    Found 1-bit register for signal <mem_data_out<4><1>>.
    Found 1-bit register for signal <mem_data_out<4><0>>.
    Found 1-bit register for signal <mem_data_out<4><15>>.
    Found 1-bit register for signal <mem_data_out<4><14>>.
    Found 1-bit register for signal <mem_data_out<4><13>>.
    Found 1-bit register for signal <mem_data_out<4><12>>.
    Found 1-bit register for signal <mem_data_out<4><11>>.
    Found 1-bit register for signal <mem_data_out<4><10>>.
    Found 1-bit register for signal <mem_data_out<4><9>>.
    Found 1-bit register for signal <mem_data_out<4><8>>.
    Found 1-bit register for signal <mem_data_out<4><23>>.
    Found 1-bit register for signal <mem_data_out<4><22>>.
    Found 1-bit register for signal <mem_data_out<4><21>>.
    Found 1-bit register for signal <mem_data_out<4><20>>.
    Found 1-bit register for signal <mem_data_out<4><19>>.
    Found 1-bit register for signal <mem_data_out<4><18>>.
    Found 1-bit register for signal <mem_data_out<4><17>>.
    Found 1-bit register for signal <mem_data_out<4><16>>.
    Found 1-bit register for signal <mem_data_out<4><31>>.
    Found 1-bit register for signal <mem_data_out<4><30>>.
    Found 1-bit register for signal <mem_data_out<4><29>>.
    Found 1-bit register for signal <mem_data_out<4><28>>.
    Found 1-bit register for signal <mem_data_out<4><27>>.
    Found 1-bit register for signal <mem_data_out<4><26>>.
    Found 1-bit register for signal <mem_data_out<4><25>>.
    Found 1-bit register for signal <mem_data_out<4><24>>.
    Found 1-bit register for signal <mem_data_out<5><7>>.
    Found 1-bit register for signal <mem_data_out<5><6>>.
    Found 1-bit register for signal <mem_data_out<5><5>>.
    Found 1-bit register for signal <mem_data_out<5><4>>.
    Found 1-bit register for signal <mem_data_out<5><3>>.
    Found 1-bit register for signal <mem_data_out<5><2>>.
    Found 1-bit register for signal <mem_data_out<5><1>>.
    Found 1-bit register for signal <mem_data_out<5><0>>.
    Found 1-bit register for signal <mem_data_out<5><15>>.
    Found 1-bit register for signal <mem_data_out<5><14>>.
    Found 1-bit register for signal <mem_data_out<5><13>>.
    Found 1-bit register for signal <mem_data_out<5><12>>.
    Found 1-bit register for signal <mem_data_out<5><11>>.
    Found 1-bit register for signal <mem_data_out<5><10>>.
    Found 1-bit register for signal <mem_data_out<5><9>>.
    Found 1-bit register for signal <mem_data_out<5><8>>.
    Found 1-bit register for signal <mem_data_out<5><23>>.
    Found 1-bit register for signal <mem_data_out<5><22>>.
    Found 1-bit register for signal <mem_data_out<5><21>>.
    Found 1-bit register for signal <mem_data_out<5><20>>.
    Found 1-bit register for signal <mem_data_out<5><19>>.
    Found 1-bit register for signal <mem_data_out<5><18>>.
    Found 1-bit register for signal <mem_data_out<5><17>>.
    Found 1-bit register for signal <mem_data_out<5><16>>.
    Found 1-bit register for signal <mem_data_out<5><31>>.
    Found 1-bit register for signal <mem_data_out<5><30>>.
    Found 1-bit register for signal <mem_data_out<5><29>>.
    Found 1-bit register for signal <mem_data_out<5><28>>.
    Found 1-bit register for signal <mem_data_out<5><27>>.
    Found 1-bit register for signal <mem_data_out<5><26>>.
    Found 1-bit register for signal <mem_data_out<5><25>>.
    Found 1-bit register for signal <mem_data_out<5><24>>.
    Found 1-bit register for signal <mem_data_out<6><7>>.
    Found 1-bit register for signal <mem_data_out<6><6>>.
    Found 1-bit register for signal <mem_data_out<6><5>>.
    Found 1-bit register for signal <mem_data_out<6><4>>.
    Found 1-bit register for signal <mem_data_out<6><3>>.
    Found 1-bit register for signal <mem_data_out<6><2>>.
    Found 1-bit register for signal <mem_data_out<6><1>>.
    Found 1-bit register for signal <mem_data_out<6><0>>.
    Found 1-bit register for signal <mem_data_out<6><15>>.
    Found 1-bit register for signal <mem_data_out<6><14>>.
    Found 1-bit register for signal <mem_data_out<6><13>>.
    Found 1-bit register for signal <mem_data_out<6><12>>.
    Found 1-bit register for signal <mem_data_out<6><11>>.
    Found 1-bit register for signal <mem_data_out<6><10>>.
    Found 1-bit register for signal <mem_data_out<6><9>>.
    Found 1-bit register for signal <mem_data_out<6><8>>.
    Found 1-bit register for signal <mem_data_out<6><23>>.
    Found 1-bit register for signal <mem_data_out<6><22>>.
    Found 1-bit register for signal <mem_data_out<6><21>>.
    Found 1-bit register for signal <mem_data_out<6><20>>.
    Found 1-bit register for signal <mem_data_out<6><19>>.
    Found 1-bit register for signal <mem_data_out<6><18>>.
    Found 1-bit register for signal <mem_data_out<6><17>>.
    Found 1-bit register for signal <mem_data_out<6><16>>.
    Found 1-bit register for signal <mem_data_out<6><31>>.
    Found 1-bit register for signal <mem_data_out<6><30>>.
    Found 1-bit register for signal <mem_data_out<6><29>>.
    Found 1-bit register for signal <mem_data_out<6><28>>.
    Found 1-bit register for signal <mem_data_out<6><27>>.
    Found 1-bit register for signal <mem_data_out<6><26>>.
    Found 1-bit register for signal <mem_data_out<6><25>>.
    Found 1-bit register for signal <mem_data_out<6><24>>.
    Found 1-bit register for signal <mem_data_out<7><7>>.
    Found 1-bit register for signal <mem_data_out<7><6>>.
    Found 1-bit register for signal <mem_data_out<7><5>>.
    Found 1-bit register for signal <mem_data_out<7><4>>.
    Found 1-bit register for signal <mem_data_out<7><3>>.
    Found 1-bit register for signal <mem_data_out<7><2>>.
    Found 1-bit register for signal <mem_data_out<7><1>>.
    Found 1-bit register for signal <mem_data_out<7><0>>.
    Found 1-bit register for signal <mem_data_out<7><15>>.
    Found 1-bit register for signal <mem_data_out<7><14>>.
    Found 1-bit register for signal <mem_data_out<7><13>>.
    Found 1-bit register for signal <mem_data_out<7><12>>.
    Found 1-bit register for signal <mem_data_out<7><11>>.
    Found 1-bit register for signal <mem_data_out<7><10>>.
    Found 1-bit register for signal <mem_data_out<7><9>>.
    Found 1-bit register for signal <mem_data_out<7><8>>.
    Found 1-bit register for signal <mem_data_out<7><23>>.
    Found 1-bit register for signal <mem_data_out<7><22>>.
    Found 1-bit register for signal <mem_data_out<7><21>>.
    Found 1-bit register for signal <mem_data_out<7><20>>.
    Found 1-bit register for signal <mem_data_out<7><19>>.
    Found 1-bit register for signal <mem_data_out<7><18>>.
    Found 1-bit register for signal <mem_data_out<7><17>>.
    Found 1-bit register for signal <mem_data_out<7><16>>.
    Found 1-bit register for signal <mem_data_out<7><31>>.
    Found 1-bit register for signal <mem_data_out<7><30>>.
    Found 1-bit register for signal <mem_data_out<7><29>>.
    Found 1-bit register for signal <mem_data_out<7><28>>.
    Found 1-bit register for signal <mem_data_out<7><27>>.
    Found 1-bit register for signal <mem_data_out<7><26>>.
    Found 1-bit register for signal <mem_data_out<7><25>>.
    Found 1-bit register for signal <mem_data_out<7><24>>.
    Found 1-bit register for signal <mem_data_out<8><7>>.
    Found 1-bit register for signal <mem_data_out<8><6>>.
    Found 1-bit register for signal <mem_data_out<8><5>>.
    Found 1-bit register for signal <mem_data_out<8><4>>.
    Found 1-bit register for signal <mem_data_out<8><3>>.
    Found 1-bit register for signal <mem_data_out<8><2>>.
    Found 1-bit register for signal <mem_data_out<8><1>>.
    Found 1-bit register for signal <mem_data_out<8><0>>.
    Found 1-bit register for signal <mem_data_out<8><15>>.
    Found 1-bit register for signal <mem_data_out<8><14>>.
    Found 1-bit register for signal <mem_data_out<8><13>>.
    Found 1-bit register for signal <mem_data_out<8><12>>.
    Found 1-bit register for signal <mem_data_out<8><11>>.
    Found 1-bit register for signal <mem_data_out<8><10>>.
    Found 1-bit register for signal <mem_data_out<8><9>>.
    Found 1-bit register for signal <mem_data_out<8><8>>.
    Found 1-bit register for signal <mem_data_out<8><23>>.
    Found 1-bit register for signal <mem_data_out<8><22>>.
    Found 1-bit register for signal <mem_data_out<8><21>>.
    Found 1-bit register for signal <mem_data_out<8><20>>.
    Found 1-bit register for signal <mem_data_out<8><19>>.
    Found 1-bit register for signal <mem_data_out<8><18>>.
    Found 1-bit register for signal <mem_data_out<8><17>>.
    Found 1-bit register for signal <mem_data_out<8><16>>.
    Found 1-bit register for signal <mem_data_out<8><31>>.
    Found 1-bit register for signal <mem_data_out<8><30>>.
    Found 1-bit register for signal <mem_data_out<8><29>>.
    Found 1-bit register for signal <mem_data_out<8><28>>.
    Found 1-bit register for signal <mem_data_out<8><27>>.
    Found 1-bit register for signal <mem_data_out<8><26>>.
    Found 1-bit register for signal <mem_data_out<8><25>>.
    Found 1-bit register for signal <mem_data_out<8><24>>.
    Found 1-bit register for signal <mem_data_out<9><7>>.
    Found 1-bit register for signal <mem_data_out<9><6>>.
    Found 1-bit register for signal <mem_data_out<9><5>>.
    Found 1-bit register for signal <mem_data_out<9><4>>.
    Found 1-bit register for signal <mem_data_out<9><3>>.
    Found 1-bit register for signal <mem_data_out<9><2>>.
    Found 1-bit register for signal <mem_data_out<9><1>>.
    Found 1-bit register for signal <mem_data_out<9><0>>.
    Found 1-bit register for signal <mem_data_out<9><15>>.
    Found 1-bit register for signal <mem_data_out<9><14>>.
    Found 1-bit register for signal <mem_data_out<9><13>>.
    Found 1-bit register for signal <mem_data_out<9><12>>.
    Found 1-bit register for signal <mem_data_out<9><11>>.
    Found 1-bit register for signal <mem_data_out<9><10>>.
    Found 1-bit register for signal <mem_data_out<9><9>>.
    Found 1-bit register for signal <mem_data_out<9><8>>.
    Found 1-bit register for signal <mem_data_out<9><23>>.
    Found 1-bit register for signal <mem_data_out<9><22>>.
    Found 1-bit register for signal <mem_data_out<9><21>>.
    Found 1-bit register for signal <mem_data_out<9><20>>.
    Found 1-bit register for signal <mem_data_out<9><19>>.
    Found 1-bit register for signal <mem_data_out<9><18>>.
    Found 1-bit register for signal <mem_data_out<9><17>>.
    Found 1-bit register for signal <mem_data_out<9><16>>.
    Found 1-bit register for signal <mem_data_out<9><31>>.
    Found 1-bit register for signal <mem_data_out<9><30>>.
    Found 1-bit register for signal <mem_data_out<9><29>>.
    Found 1-bit register for signal <mem_data_out<9><28>>.
    Found 1-bit register for signal <mem_data_out<9><27>>.
    Found 1-bit register for signal <mem_data_out<9><26>>.
    Found 1-bit register for signal <mem_data_out<9><25>>.
    Found 1-bit register for signal <mem_data_out<9><24>>.
    Found 1-bit register for signal <mem_data_out<10><7>>.
    Found 1-bit register for signal <mem_data_out<10><6>>.
    Found 1-bit register for signal <mem_data_out<10><5>>.
    Found 1-bit register for signal <mem_data_out<10><4>>.
    Found 1-bit register for signal <mem_data_out<10><3>>.
    Found 1-bit register for signal <mem_data_out<10><2>>.
    Found 1-bit register for signal <mem_data_out<10><1>>.
    Found 1-bit register for signal <mem_data_out<10><0>>.
    Found 1-bit register for signal <mem_data_out<10><15>>.
    Found 1-bit register for signal <mem_data_out<10><14>>.
    Found 1-bit register for signal <mem_data_out<10><13>>.
    Found 1-bit register for signal <mem_data_out<10><12>>.
    Found 1-bit register for signal <mem_data_out<10><11>>.
    Found 1-bit register for signal <mem_data_out<10><10>>.
    Found 1-bit register for signal <mem_data_out<10><9>>.
    Found 1-bit register for signal <mem_data_out<10><8>>.
    Found 1-bit register for signal <mem_data_out<10><23>>.
    Found 1-bit register for signal <mem_data_out<10><22>>.
    Found 1-bit register for signal <mem_data_out<10><21>>.
    Found 1-bit register for signal <mem_data_out<10><20>>.
    Found 1-bit register for signal <mem_data_out<10><19>>.
    Found 1-bit register for signal <mem_data_out<10><18>>.
    Found 1-bit register for signal <mem_data_out<10><17>>.
    Found 1-bit register for signal <mem_data_out<10><16>>.
    Found 1-bit register for signal <mem_data_out<10><31>>.
    Found 1-bit register for signal <mem_data_out<10><30>>.
    Found 1-bit register for signal <mem_data_out<10><29>>.
    Found 1-bit register for signal <mem_data_out<10><28>>.
    Found 1-bit register for signal <mem_data_out<10><27>>.
    Found 1-bit register for signal <mem_data_out<10><26>>.
    Found 1-bit register for signal <mem_data_out<10><25>>.
    Found 1-bit register for signal <mem_data_out<10><24>>.
    Found 1-bit register for signal <mem_data_out<11><7>>.
    Found 1-bit register for signal <mem_data_out<11><6>>.
    Found 1-bit register for signal <mem_data_out<11><5>>.
    Found 1-bit register for signal <mem_data_out<11><4>>.
    Found 1-bit register for signal <mem_data_out<11><3>>.
    Found 1-bit register for signal <mem_data_out<11><2>>.
    Found 1-bit register for signal <mem_data_out<11><1>>.
    Found 1-bit register for signal <mem_data_out<11><0>>.
    Found 1-bit register for signal <mem_data_out<11><15>>.
    Found 1-bit register for signal <mem_data_out<11><14>>.
    Found 1-bit register for signal <mem_data_out<11><13>>.
    Found 1-bit register for signal <mem_data_out<11><12>>.
    Found 1-bit register for signal <mem_data_out<11><11>>.
    Found 1-bit register for signal <mem_data_out<11><10>>.
    Found 1-bit register for signal <mem_data_out<11><9>>.
    Found 1-bit register for signal <mem_data_out<11><8>>.
    Found 1-bit register for signal <mem_data_out<11><23>>.
    Found 1-bit register for signal <mem_data_out<11><22>>.
    Found 1-bit register for signal <mem_data_out<11><21>>.
    Found 1-bit register for signal <mem_data_out<11><20>>.
    Found 1-bit register for signal <mem_data_out<11><19>>.
    Found 1-bit register for signal <mem_data_out<11><18>>.
    Found 1-bit register for signal <mem_data_out<11><17>>.
    Found 1-bit register for signal <mem_data_out<11><16>>.
    Found 1-bit register for signal <mem_data_out<11><31>>.
    Found 1-bit register for signal <mem_data_out<11><30>>.
    Found 1-bit register for signal <mem_data_out<11><29>>.
    Found 1-bit register for signal <mem_data_out<11><28>>.
    Found 1-bit register for signal <mem_data_out<11><27>>.
    Found 1-bit register for signal <mem_data_out<11><26>>.
    Found 1-bit register for signal <mem_data_out<11><25>>.
    Found 1-bit register for signal <mem_data_out<11><24>>.
    Found 1-bit register for signal <mem_data_out<12><7>>.
    Found 1-bit register for signal <mem_data_out<12><6>>.
    Found 1-bit register for signal <mem_data_out<12><5>>.
    Found 1-bit register for signal <mem_data_out<12><4>>.
    Found 1-bit register for signal <mem_data_out<12><3>>.
    Found 1-bit register for signal <mem_data_out<12><2>>.
    Found 1-bit register for signal <mem_data_out<12><1>>.
    Found 1-bit register for signal <mem_data_out<12><0>>.
    Found 1-bit register for signal <mem_data_out<12><15>>.
    Found 1-bit register for signal <mem_data_out<12><14>>.
    Found 1-bit register for signal <mem_data_out<12><13>>.
    Found 1-bit register for signal <mem_data_out<12><12>>.
    Found 1-bit register for signal <mem_data_out<12><11>>.
    Found 1-bit register for signal <mem_data_out<12><10>>.
    Found 1-bit register for signal <mem_data_out<12><9>>.
    Found 1-bit register for signal <mem_data_out<12><8>>.
    Found 1-bit register for signal <mem_data_out<12><23>>.
    Found 1-bit register for signal <mem_data_out<12><22>>.
    Found 1-bit register for signal <mem_data_out<12><21>>.
    Found 1-bit register for signal <mem_data_out<12><20>>.
    Found 1-bit register for signal <mem_data_out<12><19>>.
    Found 1-bit register for signal <mem_data_out<12><18>>.
    Found 1-bit register for signal <mem_data_out<12><17>>.
    Found 1-bit register for signal <mem_data_out<12><16>>.
    Found 1-bit register for signal <mem_data_out<12><31>>.
    Found 1-bit register for signal <mem_data_out<12><30>>.
    Found 1-bit register for signal <mem_data_out<12><29>>.
    Found 1-bit register for signal <mem_data_out<12><28>>.
    Found 1-bit register for signal <mem_data_out<12><27>>.
    Found 1-bit register for signal <mem_data_out<12><26>>.
    Found 1-bit register for signal <mem_data_out<12><25>>.
    Found 1-bit register for signal <mem_data_out<12><24>>.
    Found 1-bit register for signal <mem_data_out<13><7>>.
    Found 1-bit register for signal <mem_data_out<13><6>>.
    Found 1-bit register for signal <mem_data_out<13><5>>.
    Found 1-bit register for signal <mem_data_out<13><4>>.
    Found 1-bit register for signal <mem_data_out<13><3>>.
    Found 1-bit register for signal <mem_data_out<13><2>>.
    Found 1-bit register for signal <mem_data_out<13><1>>.
    Found 1-bit register for signal <mem_data_out<13><0>>.
    Found 1-bit register for signal <mem_data_out<13><15>>.
    Found 1-bit register for signal <mem_data_out<13><14>>.
    Found 1-bit register for signal <mem_data_out<13><13>>.
    Found 1-bit register for signal <mem_data_out<13><12>>.
    Found 1-bit register for signal <mem_data_out<13><11>>.
    Found 1-bit register for signal <mem_data_out<13><10>>.
    Found 1-bit register for signal <mem_data_out<13><9>>.
    Found 1-bit register for signal <mem_data_out<13><8>>.
    Found 1-bit register for signal <mem_data_out<13><23>>.
    Found 1-bit register for signal <mem_data_out<13><22>>.
    Found 1-bit register for signal <mem_data_out<13><21>>.
    Found 1-bit register for signal <mem_data_out<13><20>>.
    Found 1-bit register for signal <mem_data_out<13><19>>.
    Found 1-bit register for signal <mem_data_out<13><18>>.
    Found 1-bit register for signal <mem_data_out<13><17>>.
    Found 1-bit register for signal <mem_data_out<13><16>>.
    Found 1-bit register for signal <mem_data_out<13><31>>.
    Found 1-bit register for signal <mem_data_out<13><30>>.
    Found 1-bit register for signal <mem_data_out<13><29>>.
    Found 1-bit register for signal <mem_data_out<13><28>>.
    Found 1-bit register for signal <mem_data_out<13><27>>.
    Found 1-bit register for signal <mem_data_out<13><26>>.
    Found 1-bit register for signal <mem_data_out<13><25>>.
    Found 1-bit register for signal <mem_data_out<13><24>>.
    Found 1-bit register for signal <mem_data_out<14><7>>.
    Found 1-bit register for signal <mem_data_out<14><6>>.
    Found 1-bit register for signal <mem_data_out<14><5>>.
    Found 1-bit register for signal <mem_data_out<14><4>>.
    Found 1-bit register for signal <mem_data_out<14><3>>.
    Found 1-bit register for signal <mem_data_out<14><2>>.
    Found 1-bit register for signal <mem_data_out<14><1>>.
    Found 1-bit register for signal <mem_data_out<14><0>>.
    Found 1-bit register for signal <mem_data_out<14><15>>.
    Found 1-bit register for signal <mem_data_out<14><14>>.
    Found 1-bit register for signal <mem_data_out<14><13>>.
    Found 1-bit register for signal <mem_data_out<14><12>>.
    Found 1-bit register for signal <mem_data_out<14><11>>.
    Found 1-bit register for signal <mem_data_out<14><10>>.
    Found 1-bit register for signal <mem_data_out<14><9>>.
    Found 1-bit register for signal <mem_data_out<14><8>>.
    Found 1-bit register for signal <mem_data_out<14><23>>.
    Found 1-bit register for signal <mem_data_out<14><22>>.
    Found 1-bit register for signal <mem_data_out<14><21>>.
    Found 1-bit register for signal <mem_data_out<14><20>>.
    Found 1-bit register for signal <mem_data_out<14><19>>.
    Found 1-bit register for signal <mem_data_out<14><18>>.
    Found 1-bit register for signal <mem_data_out<14><17>>.
    Found 1-bit register for signal <mem_data_out<14><16>>.
    Found 1-bit register for signal <mem_data_out<14><31>>.
    Found 1-bit register for signal <mem_data_out<14><30>>.
    Found 1-bit register for signal <mem_data_out<14><29>>.
    Found 1-bit register for signal <mem_data_out<14><28>>.
    Found 1-bit register for signal <mem_data_out<14><27>>.
    Found 1-bit register for signal <mem_data_out<14><26>>.
    Found 1-bit register for signal <mem_data_out<14><25>>.
    Found 1-bit register for signal <mem_data_out<14><24>>.
    Found 1-bit register for signal <mem_data_out<15><7>>.
    Found 1-bit register for signal <mem_data_out<15><6>>.
    Found 1-bit register for signal <mem_data_out<15><5>>.
    Found 1-bit register for signal <mem_data_out<15><4>>.
    Found 1-bit register for signal <mem_data_out<15><3>>.
    Found 1-bit register for signal <mem_data_out<15><2>>.
    Found 1-bit register for signal <mem_data_out<15><1>>.
    Found 1-bit register for signal <mem_data_out<15><0>>.
    Found 1-bit register for signal <mem_data_out<15><15>>.
    Found 1-bit register for signal <mem_data_out<15><14>>.
    Found 1-bit register for signal <mem_data_out<15><13>>.
    Found 1-bit register for signal <mem_data_out<15><12>>.
    Found 1-bit register for signal <mem_data_out<15><11>>.
    Found 1-bit register for signal <mem_data_out<15><10>>.
    Found 1-bit register for signal <mem_data_out<15><9>>.
    Found 1-bit register for signal <mem_data_out<15><8>>.
    Found 1-bit register for signal <mem_data_out<15><23>>.
    Found 1-bit register for signal <mem_data_out<15><22>>.
    Found 1-bit register for signal <mem_data_out<15><21>>.
    Found 1-bit register for signal <mem_data_out<15><20>>.
    Found 1-bit register for signal <mem_data_out<15><19>>.
    Found 1-bit register for signal <mem_data_out<15><18>>.
    Found 1-bit register for signal <mem_data_out<15><17>>.
    Found 1-bit register for signal <mem_data_out<15><16>>.
    Found 1-bit register for signal <mem_data_out<15><31>>.
    Found 1-bit register for signal <mem_data_out<15><30>>.
    Found 1-bit register for signal <mem_data_out<15><29>>.
    Found 1-bit register for signal <mem_data_out<15><28>>.
    Found 1-bit register for signal <mem_data_out<15><27>>.
    Found 1-bit register for signal <mem_data_out<15><26>>.
    Found 1-bit register for signal <mem_data_out<15><25>>.
    Found 1-bit register for signal <mem_data_out<15><24>>.
    Found 1-bit register for signal <mem_data_out<16><7>>.
    Found 1-bit register for signal <mem_data_out<16><6>>.
    Found 1-bit register for signal <mem_data_out<16><5>>.
    Found 1-bit register for signal <mem_data_out<16><4>>.
    Found 1-bit register for signal <mem_data_out<16><3>>.
    Found 1-bit register for signal <mem_data_out<16><2>>.
    Found 1-bit register for signal <mem_data_out<16><1>>.
    Found 1-bit register for signal <mem_data_out<16><0>>.
    Found 1-bit register for signal <mem_data_out<16><15>>.
    Found 1-bit register for signal <mem_data_out<16><14>>.
    Found 1-bit register for signal <mem_data_out<16><13>>.
    Found 1-bit register for signal <mem_data_out<16><12>>.
    Found 1-bit register for signal <mem_data_out<16><11>>.
    Found 1-bit register for signal <mem_data_out<16><10>>.
    Found 1-bit register for signal <mem_data_out<16><9>>.
    Found 1-bit register for signal <mem_data_out<16><8>>.
    Found 1-bit register for signal <mem_data_out<16><23>>.
    Found 1-bit register for signal <mem_data_out<16><22>>.
    Found 1-bit register for signal <mem_data_out<16><21>>.
    Found 1-bit register for signal <mem_data_out<16><20>>.
    Found 1-bit register for signal <mem_data_out<16><19>>.
    Found 1-bit register for signal <mem_data_out<16><18>>.
    Found 1-bit register for signal <mem_data_out<16><17>>.
    Found 1-bit register for signal <mem_data_out<16><16>>.
    Found 1-bit register for signal <mem_data_out<16><31>>.
    Found 1-bit register for signal <mem_data_out<16><30>>.
    Found 1-bit register for signal <mem_data_out<16><29>>.
    Found 1-bit register for signal <mem_data_out<16><28>>.
    Found 1-bit register for signal <mem_data_out<16><27>>.
    Found 1-bit register for signal <mem_data_out<16><26>>.
    Found 1-bit register for signal <mem_data_out<16><25>>.
    Found 1-bit register for signal <mem_data_out<16><24>>.
    Found 1-bit register for signal <mem_data_out<17><7>>.
    Found 1-bit register for signal <mem_data_out<17><6>>.
    Found 1-bit register for signal <mem_data_out<17><5>>.
    Found 1-bit register for signal <mem_data_out<17><4>>.
    Found 1-bit register for signal <mem_data_out<17><3>>.
    Found 1-bit register for signal <mem_data_out<17><2>>.
    Found 1-bit register for signal <mem_data_out<17><1>>.
    Found 1-bit register for signal <mem_data_out<17><0>>.
    Found 1-bit register for signal <mem_data_out<17><15>>.
    Found 1-bit register for signal <mem_data_out<17><14>>.
    Found 1-bit register for signal <mem_data_out<17><13>>.
    Found 1-bit register for signal <mem_data_out<17><12>>.
    Found 1-bit register for signal <mem_data_out<17><11>>.
    Found 1-bit register for signal <mem_data_out<17><10>>.
    Found 1-bit register for signal <mem_data_out<17><9>>.
    Found 1-bit register for signal <mem_data_out<17><8>>.
    Found 1-bit register for signal <mem_data_out<17><23>>.
    Found 1-bit register for signal <mem_data_out<17><22>>.
    Found 1-bit register for signal <mem_data_out<17><21>>.
    Found 1-bit register for signal <mem_data_out<17><20>>.
    Found 1-bit register for signal <mem_data_out<17><19>>.
    Found 1-bit register for signal <mem_data_out<17><18>>.
    Found 1-bit register for signal <mem_data_out<17><17>>.
    Found 1-bit register for signal <mem_data_out<17><16>>.
    Found 1-bit register for signal <mem_data_out<17><31>>.
    Found 1-bit register for signal <mem_data_out<17><30>>.
    Found 1-bit register for signal <mem_data_out<17><29>>.
    Found 1-bit register for signal <mem_data_out<17><28>>.
    Found 1-bit register for signal <mem_data_out<17><27>>.
    Found 1-bit register for signal <mem_data_out<17><26>>.
    Found 1-bit register for signal <mem_data_out<17><25>>.
    Found 1-bit register for signal <mem_data_out<17><24>>.
    Found 1-bit register for signal <mem_data_out<18><7>>.
    Found 1-bit register for signal <mem_data_out<18><6>>.
    Found 1-bit register for signal <mem_data_out<18><5>>.
    Found 1-bit register for signal <mem_data_out<18><4>>.
    Found 1-bit register for signal <mem_data_out<18><3>>.
    Found 1-bit register for signal <mem_data_out<18><2>>.
    Found 1-bit register for signal <mem_data_out<18><1>>.
    Found 1-bit register for signal <mem_data_out<18><0>>.
    Found 1-bit register for signal <mem_data_out<18><15>>.
    Found 1-bit register for signal <mem_data_out<18><14>>.
    Found 1-bit register for signal <mem_data_out<18><13>>.
    Found 1-bit register for signal <mem_data_out<18><12>>.
    Found 1-bit register for signal <mem_data_out<18><11>>.
    Found 1-bit register for signal <mem_data_out<18><10>>.
    Found 1-bit register for signal <mem_data_out<18><9>>.
    Found 1-bit register for signal <mem_data_out<18><8>>.
    Found 1-bit register for signal <mem_data_out<18><23>>.
    Found 1-bit register for signal <mem_data_out<18><22>>.
    Found 1-bit register for signal <mem_data_out<18><21>>.
    Found 1-bit register for signal <mem_data_out<18><20>>.
    Found 1-bit register for signal <mem_data_out<18><19>>.
    Found 1-bit register for signal <mem_data_out<18><18>>.
    Found 1-bit register for signal <mem_data_out<18><17>>.
    Found 1-bit register for signal <mem_data_out<18><16>>.
    Found 1-bit register for signal <mem_data_out<18><31>>.
    Found 1-bit register for signal <mem_data_out<18><30>>.
    Found 1-bit register for signal <mem_data_out<18><29>>.
    Found 1-bit register for signal <mem_data_out<18><28>>.
    Found 1-bit register for signal <mem_data_out<18><27>>.
    Found 1-bit register for signal <mem_data_out<18><26>>.
    Found 1-bit register for signal <mem_data_out<18><25>>.
    Found 1-bit register for signal <mem_data_out<18><24>>.
    Found 1-bit register for signal <mem_data_out<19><7>>.
    Found 1-bit register for signal <mem_data_out<19><6>>.
    Found 1-bit register for signal <mem_data_out<19><5>>.
    Found 1-bit register for signal <mem_data_out<19><4>>.
    Found 1-bit register for signal <mem_data_out<19><3>>.
    Found 1-bit register for signal <mem_data_out<19><2>>.
    Found 1-bit register for signal <mem_data_out<19><1>>.
    Found 1-bit register for signal <mem_data_out<19><0>>.
    Found 1-bit register for signal <mem_data_out<19><15>>.
    Found 1-bit register for signal <mem_data_out<19><14>>.
    Found 1-bit register for signal <mem_data_out<19><13>>.
    Found 1-bit register for signal <mem_data_out<19><12>>.
    Found 1-bit register for signal <mem_data_out<19><11>>.
    Found 1-bit register for signal <mem_data_out<19><10>>.
    Found 1-bit register for signal <mem_data_out<19><9>>.
    Found 1-bit register for signal <mem_data_out<19><8>>.
    Found 1-bit register for signal <mem_data_out<19><23>>.
    Found 1-bit register for signal <mem_data_out<19><22>>.
    Found 1-bit register for signal <mem_data_out<19><21>>.
    Found 1-bit register for signal <mem_data_out<19><20>>.
    Found 1-bit register for signal <mem_data_out<19><19>>.
    Found 1-bit register for signal <mem_data_out<19><18>>.
    Found 1-bit register for signal <mem_data_out<19><17>>.
    Found 1-bit register for signal <mem_data_out<19><16>>.
    Found 1-bit register for signal <mem_data_out<19><31>>.
    Found 1-bit register for signal <mem_data_out<19><30>>.
    Found 1-bit register for signal <mem_data_out<19><29>>.
    Found 1-bit register for signal <mem_data_out<19><28>>.
    Found 1-bit register for signal <mem_data_out<19><27>>.
    Found 1-bit register for signal <mem_data_out<19><26>>.
    Found 1-bit register for signal <mem_data_out<19><25>>.
    Found 1-bit register for signal <mem_data_out<19><24>>.
    Found 1-bit register for signal <rdce_usr2mem<0>>.
    Found 1-bit register for signal <rdce_usr2mem<1>>.
    Found 1-bit register for signal <BRAM_GEN[0].BYTE_BRAM_GEN[3].write_enable_b>.
    Found 1-bit register for signal <BRAM_GEN[1].BYTE_BRAM_GEN[0].write_enable_b>.
    Found 1-bit register for signal <start_bit>.
    Found 8-bit register for signal <status>.
    Found 1-bit register for signal <end_bit>.
    Found 1-bit register for signal <en_vf>.
    Found 1-bit register for signal <burst_usr2mem<0>>.
    Found 1-bit register for signal <burst_usr2mem<1>>.
    Found 32-bit register for signal <USER_TEST_CASE_1.burst_cnt>.
    Found 32-bit register for signal <USER_TEST_CASE_1.latency_cnt>.
    Found 8-bit register for signal <addr_usr2mem<0>>.
    Found 8-bit register for signal <addr_usr2mem<1>>.
    Found 8-bit register for signal <num_latency>.
    Found 8-bit register for signal <num_sample>.
    Found 8-bit register for signal <src_addr>.
    Found 8-bit register for signal <dst_addr>.
    Found 32-bit register for signal <conf_vf<0>>.
    Found 32-bit register for signal <conf_vf<1>>.
    Found 32-bit register for signal <conf_vf<2>>.
    Found 32-bit register for signal <conf_vf<3>>.
    Found 32-bit register for signal <conf_vf<4>>.
    Found 32-bit register for signal <conf_vf<5>>.
    Found 32-bit register for signal <conf_vf<6>>.
    Found 32-bit register for signal <conf_vf<7>>.
    Found 32-bit register for signal <conf_vf<8>>.
    Found 32-bit register for signal <conf_vf<9>>.
    Found 32-bit register for signal <conf_vf<10>>.
    Found 32-bit register for signal <conf_vf<11>>.
    Found 32-bit register for signal <conf_vf<12>>.
    Found 32-bit register for signal <conf_vf<13>>.
    Found 32-bit register for signal <conf_vf<14>>.
    Found 32-bit register for signal <conf_vf<15>>.
    Found 32-bit register for signal <conf_vf<16>>.
    Found 32-bit register for signal <conf_vf<17>>.
    Found 32-bit register for signal <conf_vf<18>>.
    Found 32-bit register for signal <conf_vf<19>>.
    Found 32-bit register for signal <conf_vf<20>>.
    Found 32-bit register for signal <conf_vf<21>>.
    Found 32-bit register for signal <data_in_vf>.
    Found 32-bit register for signal <data_usr2mem<0>>.
    Found 32-bit register for signal <data_usr2mem<1>>.
    Found 1-bit register for signal <rd_dly1<0>>.
    Found finite state machine <FSM_2> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 34                                             |
    | Inputs             | 11                                             |
    | Outputs            | 6                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Resetn_INV_223_o (positive)             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <USER_TEST_CASE_1.latency_cnt[31]_GND_21_o_add_568_OUT> created at line 578.
    Found 8-bit adder for signal <addr_usr2mem[0][7]_GND_21_o_add_569_OUT> created at line 583.
    Found 8-bit adder for signal <addr_usr2mem[1][7]_GND_21_o_add_571_OUT> created at line 586.
    Found 32-bit adder for signal <USER_TEST_CASE_1.burst_cnt[31]_GND_21_o_add_572_OUT> created at line 587.
    Found 32x20-bit Read Only RAM for signal <bram_cs[4]_GND_21_o_wide_mux_1_OUT>
    Found 32-bit comparator equal for signal <GND_21_o_USER_TEST_CASE_1.latency_cnt[31]_equal_568_o> created at line 574
    Found 32-bit comparator equal for signal <GND_21_o_USER_TEST_CASE_1.burst_cnt[31]_equal_576_o> created at line 589
    Summary:
	inferred  81 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred 1604 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 728 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <user_logic> synthesized.

Synthesizing Unit <virtual_fabric>.
    Related source file is "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v".
WARNING:Xst:2898 - Port 's_b_in', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 's_d_in', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 's_p_in', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 'e_b_in', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 'e_d_in', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 'e_p_in', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 'n_b_in', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 'n_d_in', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 'n_p_in', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 'w_b_mux', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 'w_d_mux', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 'w_p_mux', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 's_b_mux', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 's_d_mux', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 's_p_mux', unconnected in block instance 'c0', is tied to GND.
WARNING:Xst:2898 - Port 's_in', unconnected in block instance 'p0', is tied to GND.
WARNING:Xst:2898 - Port 'e_in', unconnected in block instance 'p0', is tied to GND.
WARNING:Xst:2898 - Port 'n_in', unconnected in block instance 'p0', is tied to GND.
WARNING:Xst:2898 - Port 's_b_in', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 's_d_in', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 's_p_in', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 'e_b_in', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 'e_d_in', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 'e_p_in', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 'n_b_in', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 'n_d_in', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 'n_p_in', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 'w_b_mux', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 'w_d_mux', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 'w_p_mux', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 's_b_mux', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 's_d_mux', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 's_p_mux', unconnected in block instance 'c1', is tied to GND.
WARNING:Xst:2898 - Port 's_in', unconnected in block instance 'p1', is tied to GND.
WARNING:Xst:2898 - Port 'e_in', unconnected in block instance 'p1', is tied to GND.
WARNING:Xst:2898 - Port 'n_in', unconnected in block instance 'p1', is tied to GND.
WARNING:Xst:2898 - Port 's_b_in', unconnected in block instance 'c2', is tied to GND.
WARNING:Xst:2898 - Port 's_d_in', unconnected in block instance 'c2', is tied to GND.
WARNING:Xst:2898 - Port 's_p_in', unconnected in block instance 'c2', is tied to GND.
WARNING:Xst:2898 - Port 'e_b_in', unconnected in block instance 'c2', is tied to GND.
WARNING:Xst:2898 - Port 'e_d_in', unconnected in block instance 'c2', is tied to GND.
WARNING:Xst:2898 - Port 'e_p_in', unconnected in block instance 'c2', is tied to GND.
WARNING:Xst:2898 - Port 'n_b_in', unconnected in block instance 'c2', is tied to GND.
WARNING:Xst:2898 - Port 'n_d_in', unconnected in block instance 'c2', is tied to GND.
WARNING:Xst:2898 - Port 'n_p_in', unconnected in block instance 'c2', is tied to GND.
WARNING:Xst:2898 - Port 'w_in', unconnected in block instance 'p2', is tied to GND.
WARNING:Xst:2898 - Port 's_in', unconnected in block instance 'p2', is tied to GND.
WARNING:Xst:2898 - Port 'e_in', unconnected in block instance 'p2', is tied to GND.
WARNING:Xst:2898 - Port 'w_b_in', unconnected in block instance 'c3', is tied to GND.
WARNING:Xst:2898 - Port 'w_d_in', unconnected in block instance 'c3', is tied to GND.
WARNING:Xst:2898 - Port 'w_p_in', unconnected in block instance 'c3', is tied to GND.
WARNING:Xst:2898 - Port 's_b_in', unconnected in block instance 'c3', is tied to GND.
WARNING:Xst:2898 - Port 's_d_in', unconnected in block instance 'c3', is tied to GND.
WARNING:Xst:2898 - Port 's_p_in', unconnected in block instance 'c3', is tied to GND.
WARNING:Xst:2898 - Port 'n_b_in', unconnected in block instance 'c3', is tied to GND.
WARNING:Xst:2898 - Port 'n_d_in', unconnected in block instance 'c3', is tied to GND.
WARNING:Xst:2898 - Port 'n_p_in', unconnected in block instance 'c3', is tied to GND.
WARNING:Xst:2898 - Port 'w_in', unconnected in block instance 'p3', is tied to GND.
WARNING:Xst:2898 - Port 's_in', unconnected in block instance 'p3', is tied to GND.
WARNING:Xst:2898 - Port 'n_in', unconnected in block instance 'p3', is tied to GND.
WARNING:Xst:2898 - Port 'w_b_in', unconnected in block instance 'c4', is tied to GND.
WARNING:Xst:2898 - Port 'w_d_in', unconnected in block instance 'c4', is tied to GND.
WARNING:Xst:2898 - Port 'w_p_in', unconnected in block instance 'c4', is tied to GND.
WARNING:Xst:2898 - Port 's_b_in', unconnected in block instance 'c4', is tied to GND.
WARNING:Xst:2898 - Port 's_d_in', unconnected in block instance 'c4', is tied to GND.
WARNING:Xst:2898 - Port 's_p_in', unconnected in block instance 'c4', is tied to GND.
WARNING:Xst:2898 - Port 'n_b_in', unconnected in block instance 'c4', is tied to GND.
WARNING:Xst:2898 - Port 'n_d_in', unconnected in block instance 'c4', is tied to GND.
WARNING:Xst:2898 - Port 'n_p_in', unconnected in block instance 'c4', is tied to GND.
WARNING:Xst:647 - Input <dsp_config0<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dsp_config1<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dsp_config2<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dsp_config3<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dsp_config0_d<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dsp_config1_d<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dsp_config2_d<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dsp_config3_d<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cb_config0_ws> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cb_config0_en<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cb_config1_ws> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cb_config1_en<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cb_config2_ws<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cb_config2_en<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cb_config3_ws<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cb_config3_en<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cb_config4_ws<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cb_config4_en<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 128: Output port <w_b_out> of the instance <c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 128: Output port <w_d_out> of the instance <c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 128: Output port <w_p_out> of the instance <c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 128: Output port <s_b_out> of the instance <c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 128: Output port <s_d_out> of the instance <c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 128: Output port <s_p_out> of the instance <c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 128: Output port <n_b_out> of the instance <c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 128: Output port <n_d_out> of the instance <c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 128: Output port <n_p_out> of the instance <c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 143: Output port <w_out> of the instance <p0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 143: Output port <s_out> of the instance <p0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 143: Output port <n_out> of the instance <p0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 164: Output port <w_b_out> of the instance <c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 164: Output port <w_d_out> of the instance <c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 164: Output port <w_p_out> of the instance <c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 164: Output port <s_b_out> of the instance <c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 164: Output port <s_d_out> of the instance <c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 164: Output port <s_p_out> of the instance <c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 164: Output port <n_b_out> of the instance <c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 164: Output port <n_d_out> of the instance <c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 164: Output port <n_p_out> of the instance <c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 179: Output port <w_out> of the instance <p1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 179: Output port <s_out> of the instance <p1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 179: Output port <n_out> of the instance <p1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 200: Output port <w_b_out> of the instance <c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 200: Output port <w_d_out> of the instance <c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 200: Output port <w_p_out> of the instance <c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 200: Output port <e_b_out> of the instance <c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 200: Output port <e_d_out> of the instance <c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 200: Output port <e_p_out> of the instance <c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 200: Output port <n_b_out> of the instance <c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 200: Output port <n_d_out> of the instance <c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 200: Output port <n_p_out> of the instance <c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 221: Output port <s_out> of the instance <p2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 221: Output port <e_out> of the instance <p2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 221: Output port <n_out> of the instance <p2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 242: Output port <s_b_out> of the instance <c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 242: Output port <s_d_out> of the instance <c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 242: Output port <s_p_out> of the instance <c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 242: Output port <e_b_out> of the instance <c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 242: Output port <e_d_out> of the instance <c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 242: Output port <e_p_out> of the instance <c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 242: Output port <n_b_out> of the instance <c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 242: Output port <n_d_out> of the instance <c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 242: Output port <n_p_out> of the instance <c3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 263: Output port <s_out> of the instance <p3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 263: Output port <e_out> of the instance <p3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 263: Output port <n_out> of the instance <p3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 283: Output port <w_d_out> of the instance <c4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 283: Output port <s_b_out> of the instance <c4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 283: Output port <s_d_out> of the instance <c4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 283: Output port <s_p_out> of the instance <c4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 283: Output port <e_b_out> of the instance <c4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 283: Output port <e_d_out> of the instance <c4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 283: Output port <e_p_out> of the instance <c4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 283: Output port <n_b_out> of the instance <c4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 283: Output port <n_d_out> of the instance <c4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v" line 283: Output port <n_p_out> of the instance <c4> is unconnected or connected to loadless signal.
    Summary:
	inferred   5 Multiplexer(s).
Unit <virtual_fabric> synthesized.

Synthesizing Unit <CB>.
    Related source file is "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v".
    Summary:
	no macro.
Unit <CB> synthesized.

Synthesizing Unit <mux>.
    Related source file is "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v".
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_1_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_3_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_5_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_7_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_9_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_11_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_13_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_15_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_17_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_19_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_21_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_23_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_25_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_27_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_29_o> created at line 354.
    Found 1-bit 12-to-1 multiplexer for signal <sel[3]_Z_23_o_Mux_31_o> created at line 354.
    Found 1-bit tristate buffer for signal <out<15>> created at line 353
    Found 1-bit tristate buffer for signal <out<14>> created at line 353
    Found 1-bit tristate buffer for signal <out<13>> created at line 353
    Found 1-bit tristate buffer for signal <out<12>> created at line 353
    Found 1-bit tristate buffer for signal <out<11>> created at line 353
    Found 1-bit tristate buffer for signal <out<10>> created at line 353
    Found 1-bit tristate buffer for signal <out<9>> created at line 353
    Found 1-bit tristate buffer for signal <out<8>> created at line 353
    Found 1-bit tristate buffer for signal <out<7>> created at line 353
    Found 1-bit tristate buffer for signal <out<6>> created at line 353
    Found 1-bit tristate buffer for signal <out<5>> created at line 353
    Found 1-bit tristate buffer for signal <out<4>> created at line 353
    Found 1-bit tristate buffer for signal <out<3>> created at line 353
    Found 1-bit tristate buffer for signal <out<2>> created at line 353
    Found 1-bit tristate buffer for signal <out<1>> created at line 353
    Found 1-bit tristate buffer for signal <out<0>> created at line 353
    Summary:
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <mux> synthesized.

Synthesizing Unit <pe_single_cycle_latency>.
    Related source file is "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v".
    Found 16-bit register for signal <b_d2>.
    Found 16-bit register for signal <d_d1>.
    Found 16-bit register for signal <b_d1>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <pe_single_cycle_latency> synthesized.

Synthesizing Unit <mux48>.
    Related source file is "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v".
    Found 48-bit 4-to-1 multiplexer for signal <out> created at line 498.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux48> synthesized.

Synthesizing Unit <mux16>.
    Related source file is "D:/Dropbox/Workspace/zynq_vf_new/pcores/hw_vf_bram_v1_00_a/hdl/verilog/virtual_fabric.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux16> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 81
 256x8-bit dual-port RAM                               : 80
 32x20-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 18
 2-bit adder                                           : 4
 3-bit adder                                           : 2
 32-bit adder                                          : 2
 4-bit addsub                                          : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 4
# Registers                                            : 161
 1-bit register                                        : 78
 12-bit register                                       : 2
 16-bit register                                       : 12
 2-bit register                                        : 3
 3-bit register                                        : 1
 32-bit register                                       : 50
 4-bit register                                        : 4
 8-bit register                                        : 11
# Comparators                                          : 2
 32-bit comparator equal                               : 2
# Multiplexers                                         : 1832
 1-bit 12-to-1 multiplexer                             : 960
 1-bit 2-to-1 multiplexer                              : 811
 1-bit 4-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 16
 2-bit 2-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 16
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 3-to-1 multiplexer                              : 1
 48-bit 4-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 15
# Tristates                                            : 960
 1-bit tristate buffer                                 : 960
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <addr_gen>.
The following registers are absorbed into accumulator <BUS2IP_ADDR_GEN_DATA_WDTH_32.internal_count>: 1 register on signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.internal_count>.
Unit <addr_gen> synthesized (advanced).

Synthesizing (advanced) Unit <control_state_machine>.
The following registers are absorbed into accumulator <DPHASE_TOUT_GEN.pend_dack_cnt>: 1 register on signal <DPHASE_TOUT_GEN.pend_dack_cnt>.
The following registers are absorbed into accumulator <burst_data_cnt>: 1 register on signal <burst_data_cnt>.
The following registers are absorbed into counter <burst_addr_cnt>: 1 register on signal <burst_addr_cnt>.
Unit <control_state_machine> synthesized (advanced).

Synthesizing (advanced) Unit <read_data_path>.
The following registers are absorbed into counter <rd_data_count>: 1 register on signal <rd_data_count>.
Unit <read_data_path> synthesized (advanced).

Synthesizing (advanced) Unit <user_logic>.
INFO:Xst:3226 - The RAM <Mram_ram_0175> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<1>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[1].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <BRAM_GEN[1].BYTE_BRAM_GEN[0].write_enable_b> | high     |
    |     addrB          | connected to signal <addr_usr2mem<1>> |          |
    |     diB            | connected to signal <data_usr2mem<1><15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0245> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<1>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[1].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <BRAM_GEN[1].BYTE_BRAM_GEN[0].write_enable_b> | high     |
    |     addrB          | connected to signal <addr_usr2mem<1>> |          |
    |     diB            | connected to signal <data_usr2mem<1><31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0210> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<1>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[1].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <BRAM_GEN[1].BYTE_BRAM_GEN[0].write_enable_b> | high     |
    |     addrB          | connected to signal <addr_usr2mem<1>> |          |
    |     diB            | connected to signal <data_usr2mem<1><23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<0>_01> <data_mem2usr<0>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[0].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <BRAM_GEN[0].BYTE_BRAM_GEN[3].write_enable_b> | high     |
    |     addrB          | connected to signal <addr_usr2mem<0>> |          |
    |     diB            | connected to signal <data_usr2mem<0><7:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0035> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<0>_01_sliced_sliced> <data_mem2usr<0>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[0].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <BRAM_GEN[0].BYTE_BRAM_GEN[3].write_enable_b> | high     |
    |     addrB          | connected to signal <addr_usr2mem<0>> |          |
    |     diB            | connected to signal <data_usr2mem<0><15:8>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0070> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<0>_01_sliced> <data_mem2usr<0>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[0].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <BRAM_GEN[0].BYTE_BRAM_GEN[3].write_enable_b> | high     |
    |     addrB          | connected to signal <addr_usr2mem<0>> |          |
    |     diB            | connected to signal <data_usr2mem<0><23:16>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0105> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<0>_01_sliced_sliced_sliced> <data_mem2usr<0>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[0].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <BRAM_GEN[0].BYTE_BRAM_GEN[3].write_enable_b> | high     |
    |     addrB          | connected to signal <addr_usr2mem<0>> |          |
    |     diB            | connected to signal <data_usr2mem<0><31:24>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0280> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<2>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[2].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0315> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<2>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[2].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0350> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<2>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[2].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0385> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<2>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[2].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0420> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<3>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[3].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0455> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<3>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[3].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0490> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<3>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[3].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0560> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<4>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[4].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0525> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<3>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[3].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0595> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<4>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[4].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0630> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<4>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[4].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0665> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<4>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[4].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0700> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<5>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[5].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0735> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<5>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[5].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0770> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<5>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[5].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0805> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<5>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[5].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0875> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<6>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[6].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0840> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<6>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[6].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0910> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<6>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[6].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0945> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<6>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[6].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0980> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<7>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[7].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1015> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<7>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[7].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1050> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<7>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[7].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1085> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<7>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[7].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1120> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<8>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[8].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1190> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<8>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[8].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1155> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<8>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[8].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1225> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<8>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[8].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1260> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<9>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[9].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1295> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<9>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[9].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1330> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<9>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[9].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1365> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<9>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[9].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1400> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<10>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[10].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1435> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<10>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[10].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1505> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<10>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[10].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1470> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<10>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[10].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1540> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<11>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[11].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1575> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<11>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[11].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1610> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<11>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[11].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1645> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<11>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[11].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1680> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<12>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[12].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1715> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<12>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[12].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1750> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<12>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[12].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1820> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<13>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[13].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1785> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<12>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[12].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1855> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<13>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[13].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1890> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<13>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[13].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1925> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<13>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[13].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1960> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<14>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[14].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_1995> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<14>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[14].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2030> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<14>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[14].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2065> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<14>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[14].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2100> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<15>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[15].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2135> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<15>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[15].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2170> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<15>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[15].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2205> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<15>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[15].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2240> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<16>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[16].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2275> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<16>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[16].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2310> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<16>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[16].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2345> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<16>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[16].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2415> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<17>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[17].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2380> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<17>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[17].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2450> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<17>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[17].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2485> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<17>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[17].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2520> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<18>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[18].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2555> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<18>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[18].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2590> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<18>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[18].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2625> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<18>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[18].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2660> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<19>_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[19].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2730> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<19>_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[19].BYTE_BRAM_GEN[2].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2695> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<19>_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[19].BYTE_BRAM_GEN[1].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_2765> will be implemented as a BLOCK RAM, absorbing the following register(s): <mem_data_out<19>_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[19].BYTE_BRAM_GEN[3].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <GND>           |          |
    |     diB            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram_0140> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weA            | connected to signal <BRAM_GEN[1].BYTE_BRAM_GEN[0].write_enable_a> | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <Bus2IP_Data<7:0>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     weB            | connected to signal <BRAM_GEN[1].BYTE_BRAM_GEN[0].write_enable_b> | high     |
    |     addrB          | connected to signal <addr_usr2mem<1>> |          |
    |     diB            | connected to signal <data_usr2mem<1><7:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_bram_cs[4]_GND_21_o_wide_mux_1_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 20-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Bus2IP_Addr>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <user_logic> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 81
 256x8-bit dual-port block RAM                         : 79
 256x8-bit dual-port distributed RAM                   : 1
 32x20-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 12
 2-bit adder                                           : 4
 32-bit adder                                          : 2
 4-bit addsub                                          : 2
 6-bit adder                                           : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Counters                                             : 2
 8-bit down counter                                    : 2
# Accumulators                                         : 3
 3-bit up loadable accumulator cin                     : 1
 8-bit down loadable accumulator                       : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 1308
 Flip-Flops                                            : 1308
# Comparators                                          : 2
 32-bit comparator equal                               : 2
# Multiplexers                                         : 1154
 1-bit 12-to-1 multiplexer                             : 960
 1-bit 2-to-1 multiplexer                              : 137
 1-bit 4-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 16
 2-bit 2-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 16
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 3-to-1 multiplexer                              : 1
 48-bit 4-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 12
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <S_AXI_BRESP_0> (without init value) has a constant value of 0 in block <control_state_machine>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/FSM_0> on signal <addr_ps[1:4]> with sequential encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 0000
 rd_single      | 0100
 rd_wait_rready | 0101
 rd_burst       | unreached
 rd_addr_last   | unreached
 rd_last        | unreached
 wr_single      | 0011
 wr_data_wait   | 0001
 wr_burst       | 0010
 wait_wr_data   | 1000
 wr_last        | 0111
 wr_resp        | 0110
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/FSM_1> on signal <rd_data_ps[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 last      | 01
 data      | 10
 wait_data | 11
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hw_vf_bram_0/USER_LOGIC_I/FSM_2> on signal <status[1:4]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 0000
 00000011 | 0001
 00000100 | 0011
 00000101 | 0010
 00001110 | 0110
 00001111 | 0111
 00010000 | 0101
 00010001 | 0100
 00010010 | 1100
 00010011 | 1101
----------------------
WARNING:Xst:2677 - Node <BUS2IP_ADDR_GEN_DATA_WDTH_32.internal_count_2> of sequential type is unconnected in block <addr_gen>.
WARNING:Xst:1710 - FF/Latch <data_usr2mem_0_31> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_30> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_29> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_28> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_27> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_26> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_25> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_24> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_23> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_22> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_21> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_20> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_19> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_18> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_17> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_16> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_15> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_14> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_13> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_12> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_11> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_10> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_9> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_8> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_7> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_usr2mem_0_0> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <addr_ps_FSM_FFd1> in Unit <control_state_machine> is equivalent to the following FF/Latch, which will be removed : <addr_sm_ps_WAIT_WR_DATA> 
WARNING:Xst:2042 - Unit mux: 16 internal tristates are replaced by logic (pull-up yes): out<0>, out<10>, out<11>, out<12>, out<13>, out<14>, out<15>, out<1>, out<2>, out<3>, out<4>, out<5>, out<6>, out<7>, out<8>, out<9>.

Optimizing unit <vf_hw_vf_bram_0_wrapper> ...

Optimizing unit <CB> ...

Optimizing unit <control_state_machine> ...

Optimizing unit <counter_f> ...

Optimizing unit <addr_gen> ...

Optimizing unit <read_data_path> ...

Optimizing unit <address_decode> ...

Optimizing unit <user_logic> ...

Optimizing unit <virtual_fabric> ...

Optimizing unit <pe_single_cycle_latency> ...

Optimizing unit <mux> ...
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_WrReq_reg> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Type_of_xfer_reg> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_RdReq_reg> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Burst> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_11> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_12> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_13> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_15> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_14> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_21> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_22> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_23> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_23> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_22> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_21> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_20> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_19> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_18> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_17> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_16> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_15> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_14> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_13> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_12> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_11> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_21_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_23> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_22> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_21> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_20> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_19> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_18> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_17> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_16> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_15> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_14> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_13> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_12> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_11> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_19_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_11> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_18_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_19> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_18> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_17> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_16> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_11> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_20_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_23> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_22> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_21> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_20> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_19> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_18> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_17> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_16> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_15> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_14> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_13> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_16_12> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_11> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_15_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_23> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_22> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_21> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_20> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_19> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_18> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_17> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_16> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_15> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_14> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_13> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_12> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_11> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_17_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_11> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_13_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_23> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_22> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_21> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_20> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_19> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_18> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_17> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_16> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_15> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_14> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_13> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_12> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_11> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_12_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_23> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_22> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_21> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_20> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_19> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_18> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_17> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_16> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_15> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_14> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_13> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_12> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_11> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_14_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_23> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_22> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_21> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_20> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_19> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_18> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_17> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_10_16> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_23> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_22> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_21> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_20> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_19> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_18> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_17> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_7_16> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_6_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_6_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_6_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_6_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_6_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_6_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_6_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_6_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_6_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_6_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_6_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_23> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_22> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_21> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_20> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_19> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_18> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_17> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_4_16> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_10> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_9> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_8> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_7> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_6> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_5> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_4> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_3> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_2> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_1> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_0> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_31> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_30> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_29> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_28> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_27> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_26> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_25> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_24> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_23> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_22> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_21> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_20> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_19> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_18> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_17> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.
WARNING:Xst:2677 - Node <hw_vf_bram_0/USER_LOGIC_I/conf_vf_1_16> of sequential type is unconnected in block <vf_hw_vf_bram_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block vf_hw_vf_bram_0_wrapper, actual ratio is 14.
FlipFlop hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0 has been replicated 3 time(s)
FlipFlop hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_14 has been replicated 1 time(s)
FlipFlop hw_vf_bram_0/USER_LOGIC_I/conf_vf_0_15 has been replicated 1 time(s)
FlipFlop hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_14 has been replicated 1 time(s)
FlipFlop hw_vf_bram_0/USER_LOGIC_I/conf_vf_3_15 has been replicated 1 time(s)
FlipFlop hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_14 has been replicated 1 time(s)
FlipFlop hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_15 has been replicated 1 time(s)
FlipFlop hw_vf_bram_0/USER_LOGIC_I/en_vf has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2977
 Flip-Flops                                            : 2977

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vf_hw_vf_bram_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5723
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 62
#      LUT2                        : 55
#      LUT3                        : 216
#      LUT4                        : 281
#      LUT5                        : 744
#      LUT6                        : 3569
#      MUXCY                       : 104
#      MUXF7                       : 438
#      MUXF8                       : 153
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 2977
#      FD                          : 21
#      FDE                         : 2512
#      FDR                         : 47
#      FDRE                        : 395
#      FDS                         : 2
# RAMS                             : 79
#      RAMB18E1                    : 79
# DSPs                             : 4
#      DSP48E1                     : 4

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2977  out of  106400     2%  
 Number of Slice LUTs:                 4930  out of  53200     9%  
    Number used as Logic:              4930  out of  53200     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5452
   Number with an unused Flip Flop:    2475  out of   5452    45%  
   Number with an unused LUT:           522  out of   5452     9%  
   Number of fully used LUT-FF pairs:  2455  out of   5452    45%  
   Number of unique control sets:       298

IO Utilization: 
 Number of IOs:                         240
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               40  out of    140    28%  
    Number using Block RAM only:         40
 Number of DSP48E1s:                      4  out of    220     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                     | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------+-------+
S_AXI_ACLK                         | NONE(hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_7)| 3060  |
-----------------------------------+-------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------+
Control Signal                                                                                                                                   | Buffer(FF name)                              | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------+
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[0].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[0].BYTE_BRAM_GEN[0].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram)     | 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[0].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[0].BYTE_BRAM_GEN[1].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0035)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[0].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[0].BYTE_BRAM_GEN[2].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0070)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[0].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[0].BYTE_BRAM_GEN[3].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0105)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[10].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[10].BYTE_BRAM_GEN[0].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1400)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[10].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[10].BYTE_BRAM_GEN[1].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1435)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[10].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[10].BYTE_BRAM_GEN[2].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1470)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[10].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[10].BYTE_BRAM_GEN[3].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1505)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[11].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[11].BYTE_BRAM_GEN[0].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1540)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[11].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[11].BYTE_BRAM_GEN[1].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1575)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[11].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[11].BYTE_BRAM_GEN[2].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1610)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[11].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[11].BYTE_BRAM_GEN[3].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1645)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[12].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[12].BYTE_BRAM_GEN[0].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1680)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[12].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[12].BYTE_BRAM_GEN[1].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1715)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[12].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[12].BYTE_BRAM_GEN[2].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1750)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[12].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[12].BYTE_BRAM_GEN[3].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1785)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[13].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[13].BYTE_BRAM_GEN[0].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1820)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[13].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[13].BYTE_BRAM_GEN[1].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1855)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[13].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[13].BYTE_BRAM_GEN[2].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1890)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[13].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[13].BYTE_BRAM_GEN[3].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1925)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[14].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[14].BYTE_BRAM_GEN[0].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1960)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[14].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[14].BYTE_BRAM_GEN[1].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1995)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[14].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[14].BYTE_BRAM_GEN[2].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2030)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[14].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[14].BYTE_BRAM_GEN[3].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2065)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[15].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[15].BYTE_BRAM_GEN[0].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2100)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[15].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[15].BYTE_BRAM_GEN[1].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2135)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[15].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[15].BYTE_BRAM_GEN[2].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2170)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[15].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[15].BYTE_BRAM_GEN[3].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2205)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[16].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[16].BYTE_BRAM_GEN[0].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2240)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[16].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[16].BYTE_BRAM_GEN[1].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2275)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[16].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[16].BYTE_BRAM_GEN[2].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2310)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[16].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[16].BYTE_BRAM_GEN[3].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2345)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[17].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[17].BYTE_BRAM_GEN[0].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2380)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[17].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[17].BYTE_BRAM_GEN[1].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2415)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[17].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[17].BYTE_BRAM_GEN[2].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2450)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[17].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[17].BYTE_BRAM_GEN[3].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2485)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[18].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[18].BYTE_BRAM_GEN[0].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2520)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[18].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[18].BYTE_BRAM_GEN[1].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2555)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[18].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[18].BYTE_BRAM_GEN[2].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2590)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[18].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[18].BYTE_BRAM_GEN[3].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2625)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[19].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[19].BYTE_BRAM_GEN[0].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2660)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[19].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[19].BYTE_BRAM_GEN[1].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2695)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[19].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[19].BYTE_BRAM_GEN[2].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2730)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[19].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[19].BYTE_BRAM_GEN[3].write_enable_a1:O)| NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_2765)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[1].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[1].BYTE_BRAM_GEN[1].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0175)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[1].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[1].BYTE_BRAM_GEN[2].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0210)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[1].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[1].BYTE_BRAM_GEN[3].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0245)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[2].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[2].BYTE_BRAM_GEN[0].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0280)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[2].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[2].BYTE_BRAM_GEN[1].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0315)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[2].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[2].BYTE_BRAM_GEN[2].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0350)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[2].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[2].BYTE_BRAM_GEN[3].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0385)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[3].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[3].BYTE_BRAM_GEN[0].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0420)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[3].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[3].BYTE_BRAM_GEN[1].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0455)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[3].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[3].BYTE_BRAM_GEN[2].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0490)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[3].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[3].BYTE_BRAM_GEN[3].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0525)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[4].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[4].BYTE_BRAM_GEN[0].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0560)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[4].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[4].BYTE_BRAM_GEN[1].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0595)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[4].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[4].BYTE_BRAM_GEN[2].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0630)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[4].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[4].BYTE_BRAM_GEN[3].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0665)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[5].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[5].BYTE_BRAM_GEN[0].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0700)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[5].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[5].BYTE_BRAM_GEN[1].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0735)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[5].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[5].BYTE_BRAM_GEN[2].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0770)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[5].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[5].BYTE_BRAM_GEN[3].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0805)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[6].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[6].BYTE_BRAM_GEN[0].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0840)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[6].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[6].BYTE_BRAM_GEN[1].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0875)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[6].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[6].BYTE_BRAM_GEN[2].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0910)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[6].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[6].BYTE_BRAM_GEN[3].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0945)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[7].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[7].BYTE_BRAM_GEN[0].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_0980)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[7].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[7].BYTE_BRAM_GEN[1].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1015)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[7].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[7].BYTE_BRAM_GEN[2].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1050)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[7].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[7].BYTE_BRAM_GEN[3].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1085)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[8].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[8].BYTE_BRAM_GEN[0].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1120)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[8].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[8].BYTE_BRAM_GEN[1].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1155)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[8].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[8].BYTE_BRAM_GEN[2].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1190)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[8].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[8].BYTE_BRAM_GEN[3].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1225)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[9].BYTE_BRAM_GEN[0].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[9].BYTE_BRAM_GEN[0].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1260)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[9].BYTE_BRAM_GEN[1].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[9].BYTE_BRAM_GEN[1].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1295)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[9].BYTE_BRAM_GEN[2].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[9].BYTE_BRAM_GEN[2].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1330)| 2     |
hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[9].BYTE_BRAM_GEN[3].write_enable_a(hw_vf_bram_0/USER_LOGIC_I/BRAM_GEN[9].BYTE_BRAM_GEN[3].write_enable_a1:O)  | NONE(hw_vf_bram_0/USER_LOGIC_I/Mram_ram_1365)| 2     |
-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.106ns (Maximum Frequency: 140.726MHz)
   Minimum input arrival time before clock: 3.940ns
   Maximum output required time after clock: 2.736ns
   Maximum combinational path delay: 0.755ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 7.106ns (frequency: 140.726MHz)
  Total number of paths / destination ports: 219390 / 7710
-------------------------------------------------------------------------
Delay:               7.106ns (Levels of Logic = 2)
  Source:            hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_15_1 (FF)
  Destination:       hw_vf_bram_0/USER_LOGIC_I/VF/p3/DSP48E1_inst (DSP)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_15_1 to hw_vf_bram_0/USER_LOGIC_I/VF/p3/DSP48E1_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.282   0.602  hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_15_1 (hw_vf_bram_0/USER_LOGIC_I/conf_vf_9_15_1)
     LUT3:I0->O           16   0.053   0.700  hw_vf_bram_0/USER_LOGIC_I/VF/p3/dmux/Mmux_out92 (hw_vf_bram_0/USER_LOGIC_I/VF/p3/dmux/Mmux_out101)
     LUT6:I3->O           11   0.053   0.465  hw_vf_bram_0/USER_LOGIC_I/VF/p3/dmux/Mmux_out74 (hw_vf_bram_0/USER_LOGIC_I/VF/p3/d<15>)
     DSP48E1:D24               4.951          hw_vf_bram_0/USER_LOGIC_I/VF/p3/DSP48E1_inst
    ----------------------------------------
    Total                      7.106ns (5.339ns logic, 1.767ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 2784 / 1139
-------------------------------------------------------------------------
Offset:              3.940ns (Levels of Logic = 5)
  Source:            S_AXI_WVALID (PAD)
  Destination:       hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_WVALID to hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.053   0.602  hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wr_cycle_cmb_int21 (hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wr_cycle_cmb_int2)
     LUT6:I3->O            5   0.053   0.752  hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wr_cycle_cmb_int23 (hw_vf_bram_0/AXI_SLAVE_BURST_I/wr_cycle_cmb)
     LUT6:I1->O            3   0.053   0.739  hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In21 (hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd1-In2)
     LUT6:I1->O            3   0.053   0.499  hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In3 (hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/rd_data_ps_FSM_FFd2-In)
     LUT3:I1->O            6   0.053   0.432  hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_ARESETN_rd_data_sm_ns_IDLE_OR_124_o1 (hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_ARESETN_rd_data_sm_ns_IDLE_OR_124_o)
     FDS:S                     0.325          hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/Rd_data_sm_ps_IDLE
    ----------------------------------------
    Total                      3.940ns (0.916ns logic, 3.024ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 76 / 64
-------------------------------------------------------------------------
Offset:              2.736ns (Levels of Logic = 3)
  Source:            hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0 (FF)
  Destination:       S_AXI_WREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0 to S_AXI_WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.282   0.876  hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0 (hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/wrce_out_i_0)
     LUT5:I0->O           22   0.053   0.738  hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int1 (hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int)
     LUT3:I0->O            8   0.053   0.681  hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o1 (hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o)
     LUT6:I2->O            2   0.053   0.000  hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wready_cmb1 (hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wready_cmb)
    ----------------------------------------
    Total                      2.736ns (0.441ns logic, 2.295ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               0.755ns (Levels of Logic = 2)
  Source:            S_AXI_AWVALID (PAD)
  Destination:       S_AXI_WREADY (PAD)

  Data Path: S_AXI_AWVALID to S_AXI_WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.053   0.413  hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wready_cmb1_SW0 (N2)
     LUT6:I5->O            2   0.053   0.000  hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wready_cmb1 (hw_vf_bram_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wready_cmb)
    ----------------------------------------
    Total                      0.755ns (0.342ns logic, 0.413ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    7.106|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 53.00 secs
Total CPU time to Xst completion: 53.42 secs
 
--> 

Total memory usage is 552024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  658 (   0 filtered)
Number of infos    :  150 (   0 filtered)

