# Asynchronous_FIFO
Design of a 32Ã—256 asynchronous FIFO with Gray code pointers and 2-flop synchronizers, featuring pessimistic full/empty flags and validated under 40 MHz write / 30 MHz read clocks with 512-burst traffic in ModelSim
