{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498391298311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498391298311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 25 13:48:18 2017 " "Processing started: Sun Jun 25 13:48:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498391298311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1498391298311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1498391298311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1498391299053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1498391299053 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_sampler.qsys " "Elaborating Qsys system entity \"nios_sampler.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1498391316297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:46 Progress: Loading sampler/nios_sampler.qsys " "2017.06.25.13:48:46 Progress: Loading sampler/nios_sampler.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391326129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:47 Progress: Reading input file " "2017.06.25.13:48:47 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391327803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:47 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.06.25.13:48:47 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391327932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:49 Progress: Parameterizing module clk_0 " "2017.06.25.13:48:49 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391329123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:49 Progress: Adding cpu \[altera_nios2_gen2 17.0\] " "2017.06.25.13:48:49 Progress: Adding cpu \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391329123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:50 Progress: Parameterizing module cpu " "2017.06.25.13:48:50 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391330554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:50 Progress: Adding cpu_memory \[altera_avalon_onchip_memory2 17.0\] " "2017.06.25.13:48:50 Progress: Adding cpu_memory \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391330585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:50 Progress: Parameterizing module cpu_memory " "2017.06.25.13:48:50 Progress: Parameterizing module cpu_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391330739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:50 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\] " "2017.06.25.13:48:50 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391330739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:50 Progress: Parameterizing module jtag_uart_0 " "2017.06.25.13:48:50 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391330776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:50 Progress: Adding pio_0 \[altera_avalon_pio 17.0\] " "2017.06.25.13:48:50 Progress: Adding pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391330776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:50 Progress: Parameterizing module pio_0 " "2017.06.25.13:48:50 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391330822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:50 Progress: Building connections " "2017.06.25.13:48:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391330822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:50 Progress: Parameterizing connections " "2017.06.25.13:48:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391330890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:50 Progress: Validating " "2017.06.25.13:48:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391330890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.25.13:48:52 Progress: Done reading input file " "2017.06.25.13:48:52 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391332178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_sampler.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391333915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler: Generating nios_sampler \"nios_sampler\" for QUARTUS_SYNTH " "Nios_sampler: Generating nios_sampler \"nios_sampler\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391336140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios_sampler\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios_sampler\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391341332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory: Starting RTL generation for module 'nios_sampler_cpu_memory' " "Cpu_memory: Starting RTL generation for module 'nios_sampler_cpu_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391341432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sampler_cpu_memory --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0001_cpu_memory_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0001_cpu_memory_gen//nios_sampler_cpu_memory_component_configuration.pl  --do_build_sim=0  \] " "Cpu_memory:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sampler_cpu_memory --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0001_cpu_memory_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0001_cpu_memory_gen//nios_sampler_cpu_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391341432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory: Done RTL generation for module 'nios_sampler_cpu_memory' " "Cpu_memory: Done RTL generation for module 'nios_sampler_cpu_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391341848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory: \"nios_sampler\" instantiated altera_avalon_onchip_memory2 \"cpu_memory\" " "Cpu_memory: \"nios_sampler\" instantiated altera_avalon_onchip_memory2 \"cpu_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391341863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios_sampler_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios_sampler_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391341879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sampler_jtag_uart_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0002_jtag_uart_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0002_jtag_uart_0_gen//nios_sampler_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sampler_jtag_uart_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0002_jtag_uart_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0002_jtag_uart_0_gen//nios_sampler_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391341879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios_sampler_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios_sampler_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391342266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios_sampler\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios_sampler\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391342270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'nios_sampler_pio_0' " "Pio_0: Starting RTL generation for module 'nios_sampler_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391342286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sampler_pio_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0003_pio_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0003_pio_0_gen//nios_sampler_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sampler_pio_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0003_pio_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0003_pio_0_gen//nios_sampler_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391342286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'nios_sampler_pio_0' " "Pio_0: Done RTL generation for module 'nios_sampler_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391342540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"nios_sampler\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"nios_sampler\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391342540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391343741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391343924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391344092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391344288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_sampler\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_sampler\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391345321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_sampler\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_sampler\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391345352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_sampler\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_sampler\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391345352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_sampler_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios_sampler_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391345388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec F:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I F:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sampler_cpu_cpu --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0006_cpu_gen/ --quartus_bindir=F:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0006_cpu_gen//nios_sampler_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec F:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I F:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sampler_cpu_cpu --dir=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0006_cpu_gen/ --quartus_bindir=F:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7342_6066916345785791448.dir/0006_cpu_gen//nios_sampler_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391345388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 13:49:06 (*) Starting Nios II generation " "Cpu: # 2017.06.25 13:49:06 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 13:49:06 (*)   Checking for plaintext license. " "Cpu: # 2017.06.25 13:49:06 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 13:49:06 (*)   Couldn't query license setup in Quartus directory F:/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.06.25 13:49:06 (*)   Couldn't query license setup in Quartus directory F:/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 13:49:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.06.25 13:49:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 13:49:06 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.06.25 13:49:06 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 13:49:06 (*)   Plaintext license not found. " "Cpu: # 2017.06.25 13:49:06 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 13:49:06 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2017.06.25 13:49:06 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 13:49:06 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.06.25 13:49:06 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 13:49:06 (*)   Creating all objects for CPU " "Cpu: # 2017.06.25 13:49:06 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 13:49:08 (*)   Generating RTL from CPU objects " "Cpu: # 2017.06.25 13:49:08 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 13:49:08 (*)   Creating plain-text RTL " "Cpu: # 2017.06.25 13:49:08 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.25 13:49:09 (*) Done Nios II generation " "Cpu: # 2017.06.25 13:49:09 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_sampler_cpu_cpu' " "Cpu: Done RTL generation for module 'nios_sampler_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391349999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391350009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391350033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391350046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391350277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391350286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler: Done \"nios_sampler\" with 28 modules, 41 files " "Nios_sampler: Done \"nios_sampler\" with 28 modules, 41 files" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1498391350287 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_sampler.qsys " "Finished elaborating Qsys system entity \"nios_sampler.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1498391351516 ""}
