============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Nov 30 2018  11:47:11 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                Instance                 Cells  Cell Area  Net Area  Total Area  Wireload     
----------------------------------------------------------------------------------------------
dsc_mul                                    641       2910         0        2910    <none> (D) 
  stoch2bin_csa_tree_add_555_129_groupi     60        518         0         518    <none> (D) 

 (D) = wireload is default in technology library
