
*** Running vivado
    with args -log Hack.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Hack.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Hack.tcl -notrace
Command: link_design -top Hack -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/hack/hack.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 't3'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/hack/hack.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 't4'
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: t4 UUID: 3e9af84d-77c5-5566-88d8-f2543099f415 
Parsing XDC File [d:/FPGA/hack/hack.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 't4'
Finished Parsing XDC File [d:/FPGA/hack/hack.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 't4'
Parsing XDC File [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc]
WARNING: [Vivado 12-584] No ports matched 'ans[15]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[14]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[13]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[12]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[11]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[10]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[9]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[8]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[7]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[6]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[5]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[4]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[3]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[2]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[1]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[0]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[0]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[1]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[2]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[3]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[4]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[5]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[6]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ans[7]'. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/FPGA/hack/hack.srcs/constrs_1/new/hack.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 636.762 ; gain = 352.008
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.921 . Memory (MB): peak = 651.949 ; gain = 15.188

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d1172baa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1206.859 ; gain = 554.910

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "7d3d71bf8f09941f".
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/FPGA/hack/hack.runs/impl_1/.Xil/Vivado-9920-LAPTOP-V3LU2TCI/dbg_hub_CV.0/out/xsdbm.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [d:/FPGA/hack/hack.runs/impl_1/.Xil/Vivado-9920-LAPTOP-V3LU2TCI/dbg_hub_CV.0/out/xsdbm.xdc:13]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [d:/FPGA/hack/hack.runs/impl_1/.Xil/Vivado-9920-LAPTOP-V3LU2TCI/dbg_hub_CV.0/out/xsdbm.xdc:18]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/FPGA/hack/hack.runs/impl_1/.Xil/Vivado-9920-LAPTOP-V3LU2TCI/dbg_hub_CV.0/out/xsdbm.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [d:/FPGA/hack/hack.runs/impl_1/.Xil/Vivado-9920-LAPTOP-V3LU2TCI/dbg_hub_CV.0/out/xsdbm.xdc:21]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/FPGA/hack/hack.runs/impl_1/.Xil/Vivado-9920-LAPTOP-V3LU2TCI/dbg_hub_CV.0/out/xsdbm.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [d:/FPGA/hack/hack.runs/impl_1/.Xil/Vivado-9920-LAPTOP-V3LU2TCI/dbg_hub_CV.0/out/xsdbm.xdc:26]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/FPGA/hack/hack.runs/impl_1/.Xil/Vivado-9920-LAPTOP-V3LU2TCI/dbg_hub_CV.0/out/xsdbm.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [d:/FPGA/hack/hack.runs/impl_1/.Xil/Vivado-9920-LAPTOP-V3LU2TCI/dbg_hub_CV.0/out/xsdbm.xdc:34]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [d:/FPGA/hack/hack.runs/impl_1/.Xil/Vivado-9920-LAPTOP-V3LU2TCI/dbg_hub_CV.0/out/xsdbm.xdc:37]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1245.031 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 10cea9e90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1245.031 ; gain = 38.172

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 12b45a4f6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1245.031 ; gain = 38.172
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 12b45a4f6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1245.031 ; gain = 38.172
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 191066cf7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1245.031 ; gain = 38.172
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 191066cf7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1245.031 ; gain = 38.172
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 11d5089a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1245.031 ; gain = 38.172
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 11d5089a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1245.031 ; gain = 38.172
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1245.031 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11d5089a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1245.031 ; gain = 38.172

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.946 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 11d5089a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1400.059 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11d5089a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.059 ; gain = 155.027

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11d5089a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1400.059 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 26 Warnings, 34 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1400.059 ; gain = 763.297
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1400.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/hack/hack.runs/impl_1/Hack_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Hack_drc_opted.rpt -pb Hack_drc_opted.pb -rpx Hack_drc_opted.rpx
Command: report_drc -file Hack_drc_opted.rpt -pb Hack_drc_opted.pb -rpx Hack_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/hack/hack.runs/impl_1/Hack_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1400.059 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10a5e5065

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1400.059 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 't6/dout' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	t1/FSM_sequential_prst_reg[0] {FDCE}
	t1/FSM_sequential_prst_reg[1] {FDCE}
	t1/FSM_sequential_prst_reg[2] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 98e26cb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1941ca005

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1941ca005

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.059 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1941ca005

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 192add0df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1400.059 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1817ee8a9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.059 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1bfde4cd6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bfde4cd6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a80cfd90

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e068d235

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e068d235

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 114bf4d46

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ba35601a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ba35601a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1400.059 ; gain = 0.000
Phase 3 Detail Placement | Checksum: ba35601a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 160aac2a5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 160aac2a5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.059 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.384. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e7cf248f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.059 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e7cf248f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e7cf248f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e7cf248f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1598f0b43

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.059 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1598f0b43

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.059 ; gain = 0.000
Ending Placer Task | Checksum: a969e7e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.059 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 27 Warnings, 34 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1400.059 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1400.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/hack/hack.runs/impl_1/Hack_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Hack_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1400.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Hack_utilization_placed.rpt -pb Hack_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1400.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Hack_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1400.059 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 38f9f3bb ConstDB: 0 ShapeSum: 706ff425 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14448c5a8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1400.059 ; gain = 0.000
Post Restoration Checksum: NetGraph: b75188f2 NumContArr: 8cf73cb6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14448c5a8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14448c5a8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1400.059 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14448c5a8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1400.059 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f1518087

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1403.355 ; gain = 3.297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.453 | TNS=0.000  | WHS=-0.146 | THS=-22.437|

Phase 2 Router Initialization | Checksum: 155aa793b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1403.355 ; gain = 3.297

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bbd93b41

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1403.355 ; gain = 3.297

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.583 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 436a59f6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1403.355 ; gain = 3.297

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.583 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13d62e3f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1403.355 ; gain = 3.297
Phase 4 Rip-up And Reroute | Checksum: 13d62e3f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.355 ; gain = 3.297

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13d62e3f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.355 ; gain = 3.297

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13d62e3f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.355 ; gain = 3.297
Phase 5 Delay and Skew Optimization | Checksum: 13d62e3f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.355 ; gain = 3.297

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: eb0353f4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.355 ; gain = 3.297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.732 | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11c8483ff

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.355 ; gain = 3.297
Phase 6 Post Hold Fix | Checksum: 11c8483ff

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.355 ; gain = 3.297

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.139899 %
  Global Horizontal Routing Utilization  = 0.19236 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 139204669

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.355 ; gain = 3.297

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 139204669

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.355 ; gain = 3.297

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ccd7c644

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.355 ; gain = 3.297

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.732 | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ccd7c644

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.355 ; gain = 3.297
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1403.355 ; gain = 3.297

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 27 Warnings, 34 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1403.355 ; gain = 3.297
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1403.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/hack/hack.runs/impl_1/Hack_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Hack_drc_routed.rpt -pb Hack_drc_routed.pb -rpx Hack_drc_routed.rpx
Command: report_drc -file Hack_drc_routed.rpt -pb Hack_drc_routed.pb -rpx Hack_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/hack/hack.runs/impl_1/Hack_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Hack_methodology_drc_routed.rpt -pb Hack_methodology_drc_routed.pb -rpx Hack_methodology_drc_routed.rpx
Command: report_methodology -file Hack_methodology_drc_routed.rpt -pb Hack_methodology_drc_routed.pb -rpx Hack_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/FPGA/hack/hack.runs/impl_1/Hack_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Hack_power_routed.rpt -pb Hack_power_summary_routed.pb -rpx Hack_power_routed.rpx
Command: report_power -file Hack_power_routed.rpt -pb Hack_power_summary_routed.pb -rpx Hack_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 27 Warnings, 34 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Hack_route_status.rpt -pb Hack_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Hack_timing_summary_routed.rpt -pb Hack_timing_summary_routed.pb -rpx Hack_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Hack_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Hack_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Hack_bus_skew_routed.rpt -pb Hack_bus_skew_routed.pb -rpx Hack_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Hack.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net t1/temp_reg[5]_i_1_n_1 is a gated clock net sourced by a combinational pin t1/temp_reg[5]_i_1/O, cell t1/temp_reg[5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net t6/start is a gated clock net sourced by a combinational pin t6/dout/O, cell t6/dout. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT t6/dout is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    t1/FSM_sequential_prst_reg[0] {FDCE}
    t1/FSM_sequential_prst_reg[1] {FDCE}
    t1/FSM_sequential_prst_reg[2] {FDCE}
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow... and (the first 15 of 17 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Hack.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 32 Warnings, 34 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1851.164 ; gain = 421.547
INFO: [Common 17-206] Exiting Vivado at Sat Dec  4 18:30:49 2021...
