{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.08597,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09611,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0140293,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00991825,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00419068,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00991825,
	"finish__design__instance__count__class:buffer": 14,
	"finish__design__instance__area__class:buffer": 25.27,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 7.448,
	"finish__design__instance__count__class:timing_repair_buffer": 107,
	"finish__design__instance__area__class:timing_repair_buffer": 108.262,
	"finish__design__instance__count__class:inverter": 85,
	"finish__design__instance__area__class:inverter": 61.446,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 2.128,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 158.802,
	"finish__design__instance__count__class:multi_input_combinational_cell": 371,
	"finish__design__instance__area__class:multi_input_combinational_cell": 492.1,
	"finish__design__instance__count_wo_fillcell": 620,
	"finish__design__instance__area_wo_fillcell": 855.456,
	"finish__timing__setup__tns": -1.03439,
	"finish__timing__setup__ws": -0.0533554,
	"finish__clock__skew__setup": 0.00191994,
	"finish__clock__skew__hold": 0.00191994,
	"finish__timing__drv__max_slew_limit": 0.769387,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.800466,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 44,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00175802,
	"finish__power__switching__total": 0.00148478,
	"finish__power__leakage__total": 2.33764e-05,
	"finish__power__total": 0.00326618,
	"finish__design__io": 54,
	"finish__design__die__area": 1323.5,
	"finish__design__core__area": 1149.12,
	"finish__design__instance__count": 668,
	"finish__design__instance__area": 868.224,
	"finish__design__instance__count__stdcell": 668,
	"finish__design__instance__area__stdcell": 868.224,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.755556,
	"finish__design__instance__utilization__stdcell": 0.755556,
	"finish__design__rows": 24,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 24,
	"finish__design__sites": 4320,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4320,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}