{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 10:46:08 2014 " "Info: Processing started: Thu Aug 21 10:46:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TFTKEYF360 -c TFTKEYF360 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TFTKEYF360 -c TFTKEYF360" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CNT16A.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CNT16A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT16A-one " "Info: Found design unit 1: CNT16A-one" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CNT16A " "Info: Found entity 1: CNT16A" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CNT4A.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CNT4A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT4A-one " "Info: Found design unit 1: CNT4A-one" {  } { { "CNT4A.vhd" "" { Text "E:/TFTKEYF360/CNT4A.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CNT4A " "Info: Found entity 1: CNT4A" {  } { { "CNT4A.vhd" "" { Text "E:/TFTKEYF360/CNT4A.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DECODE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODE-one " "Info: Found design unit 1: DECODE-one" {  } { { "DECODE.vhd" "" { Text "E:/TFTKEYF360/DECODE.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Info: Found entity 1: DECODE" {  } { { "DECODE.vhd" "" { Text "E:/TFTKEYF360/DECODE.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DLATCH8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DLATCH8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLATCH8-one " "Info: Found design unit 1: DLATCH8-one" {  } { { "DLATCH8.vhd" "" { Text "E:/TFTKEYF360/DLATCH8.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DLATCH8 " "Info: Found entity 1: DLATCH8" {  } { { "DLATCH8.vhd" "" { Text "E:/TFTKEYF360/DLATCH8.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ENCODE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ENCODE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ENCODE-one " "Info: Found design unit 1: ENCODE-one" {  } { { "ENCODE.vhd" "" { Text "E:/TFTKEYF360/ENCODE.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ENCODE " "Info: Found entity 1: ENCODE" {  } { { "ENCODE.vhd" "" { Text "E:/TFTKEYF360/ENCODE.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FREDIV.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file FREDIV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREDIV-one " "Info: Found design unit 1: FREDIV-one" {  } { { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FREDIV " "Info: Found entity 1: FREDIV" {  } { { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file REG4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG4-one " "Info: Found design unit 1: REG4-one" {  } { { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG4 " "Info: Found entity 1: REG4" {  } { { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TFTKEYF360.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TFTKEYF360.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TFTKEYF360 " "Info: Found entity 1: TFTKEYF360" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TS4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TS4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TS4-one " "Info: Found design unit 1: TS4-one" {  } { { "TS4.vhd" "" { Text "E:/TFTKEYF360/TS4.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TS4 " "Info: Found entity 1: TS4" {  } { { "TS4.vhd" "" { Text "E:/TFTKEYF360/TS4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TS8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TS8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TS8-one " "Info: Found design unit 1: TS8-one" {  } { { "TS8.vhd" "" { Text "E:/TFTKEYF360/TS8.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TS8 " "Info: Found entity 1: TS8" {  } { { "TS8.vhd" "" { Text "E:/TFTKEYF360/TS8.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TFTKEYF360 " "Info: Elaborating entity \"TFTKEYF360\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT16A CNT16A:inst7 " "Info: Elaborating entity \"CNT16A\" for hierarchy \"CNT16A:inst7\"" {  } { { "TFTKEYF360.bdf" "inst7" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 696 768 864 792 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREDIV FREDIV:inst11 " "Info: Elaborating entity \"FREDIV\" for hierarchy \"FREDIV:inst11\"" {  } { { "TFTKEYF360.bdf" "inst11" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 568 528 624 664 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENCODE ENCODE:inst2 " "Info: Elaborating entity \"ENCODE\" for hierarchy \"ENCODE:inst2\"" {  } { { "TFTKEYF360.bdf" "inst2" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 680 528 624 808 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DLATCH8 DLATCH8:inst5 " "Info: Elaborating entity \"DLATCH8\" for hierarchy \"DLATCH8:inst5\"" {  } { { "TFTKEYF360.bdf" "inst5" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 440 528 648 536 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 74139:inst " "Info: Elaborating entity \"74139\" for hierarchy \"74139:inst\"" {  } { { "TFTKEYF360.bdf" "inst" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 352 784 904 512 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74139:inst " "Info: Elaborated megafunction instantiation \"74139:inst\"" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 352 784 904 512 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TS8 TS8:inst4 " "Info: Elaborating entity \"TS8\" for hierarchy \"TS8:inst4\"" {  } { { "TFTKEYF360.bdf" "inst4" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1352 936 1064 1448 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:inst18 " "Info: Elaborating entity \"74273\" for hierarchy \"74273:inst18\"" {  } { { "TFTKEYF360.bdf" "inst18" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1264 544 664 1456 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:inst18 " "Info: Elaborated megafunction instantiation \"74273:inst18\"" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1264 544 664 1456 "inst18" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TS4 TS4:inst17 " "Info: Elaborating entity \"TS4\" for hierarchy \"TS4:inst17\"" {  } { { "TFTKEYF360.bdf" "inst17" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 904 800 928 1000 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG4 REG4:inst16 " "Info: Elaborating entity \"REG4\" for hierarchy \"REG4:inst16\"" {  } { { "TFTKEYF360.bdf" "inst16" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 920 520 640 1016 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT4A CNT4A:inst13 " "Info: Elaborating entity \"CNT4A\" for hierarchy \"CNT4A:inst13\"" {  } { { "TFTKEYF360.bdf" "inst13" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 568 696 792 664 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE DECODE:inst14 " "Info: Elaborating entity \"DECODE\" for hierarchy \"DECODE:inst14\"" {  } { { "TFTKEYF360.bdf" "inst14" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 568 840 960 664 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MCUD " "Warning: Bidir \"MCUD\" has no driver" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MCUD " "Warning: Bidir \"MCUD\" has no driver" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MCUD " "Warning: Bidir \"MCUD\" has no driver" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MCUD " "Warning: Bidir \"MCUD\" has no driver" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCDEN VCC " "Warning (13410): Pin \"LCDEN\" is stuck at VCC" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1144 976 1152 1160 "LCDEN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Info: Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Info: Implemented 52 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 21 10:46:11 2014 " "Info: Processing ended: Thu Aug 21 10:46:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 10:46:11 2014 " "Info: Processing started: Thu Aug 21 10:46:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TFTKEYF360 -c TFTKEYF360 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TFTKEYF360 -c TFTKEYF360" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "TFTKEYF360 EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"TFTKEYF360\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "KEYCLK Global clock in PIN 62 " "Info: Automatically promoted signal \"KEYCLK\" to use Global clock in PIN 62" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst23 Global clock " "Info: Automatically promoted signal \"inst23\" to use Global clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1408 424 488 1456 "inst23" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "FREDIV:inst11\|q\[13\] Global clock " "Info: Automatically promoted some destinations of signal \"FREDIV:inst11\|q\[13\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FREDIV:inst11\|q\[13\] " "Info: Destination \"FREDIV:inst11\|q\[13\]\" may be non-global or may not use global clock" {  } { { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CNT16A:inst7\|Equal0 Global clock " "Info: Automatically promoted some destinations of signal \"CNT16A:inst7\|Equal0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DAV " "Info: Destination \"DAV\" may be non-global or may not use global clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 720 984 1160 736 "DAV" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNT16A:inst7\|q\[3\] " "Info: Destination \"CNT16A:inst7\|q\[3\]\" may be non-global or may not use global clock" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNT16A:inst7\|q\[2\] " "Info: Destination \"CNT16A:inst7\|q\[2\]\" may be non-global or may not use global clock" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNT16A:inst7\|q\[1\] " "Info: Destination \"CNT16A:inst7\|q\[1\]\" may be non-global or may not use global clock" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNT16A:inst7\|q\[0\] " "Info: Destination \"CNT16A:inst7\|q\[0\]\" may be non-global or may not use global clock" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register REG4:inst16\|q_temp\[2\] pin MCUD\[2\] -18.045 ns " "Info: Slack time is -18.045 ns between source register \"REG4:inst16\|q_temp\[2\]\" and destination pin \"MCUD\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-13.925 ns + Largest register pin " "Info: + Largest register to pin requirement is -13.925 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK source 14.549 ns   Shortest register " "Info:   Shortest clock path from clock \"KEYCLK\" to source register is 14.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns KEYCLK 1 CLK Unassigned 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(1.294 ns) 3.748 ns FREDIV:inst11\|q\[13\] 2 REG Unassigned 7 " "Info: 2: + IC(1.322 ns) + CELL(1.294 ns) = 3.748 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.392 ns) + CELL(1.294 ns) 8.434 ns CNT16A:inst7\|q\[0\] 3 REG Unassigned 5 " "Info: 3: + IC(3.392 ns) + CELL(1.294 ns) = 8.434 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'CNT16A:inst7\|q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.686 ns" { FREDIV:inst11|q[13] CNT16A:inst7|q[0] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.200 ns) 9.790 ns CNT16A:inst7\|Equal0 4 COMB Unassigned 9 " "Info: 4: + IC(1.156 ns) + CELL(0.200 ns) = 9.790 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { CNT16A:inst7|q[0] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.841 ns) + CELL(0.918 ns) 14.549 ns REG4:inst16\|q_temp\[2\] 5 REG Unassigned 1 " "Info: 5: + IC(3.841 ns) + CELL(0.918 ns) = 14.549 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.838 ns ( 33.25 % ) " "Info: Total cell delay = 4.838 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.711 ns ( 66.75 % ) " "Info: Total interconnect delay = 9.711 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK source 14.549 ns   Longest register " "Info:   Longest clock path from clock \"KEYCLK\" to source register is 14.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns KEYCLK 1 CLK Unassigned 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(1.294 ns) 3.748 ns FREDIV:inst11\|q\[13\] 2 REG Unassigned 7 " "Info: 2: + IC(1.322 ns) + CELL(1.294 ns) = 3.748 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.392 ns) + CELL(1.294 ns) 8.434 ns CNT16A:inst7\|q\[0\] 3 REG Unassigned 5 " "Info: 3: + IC(3.392 ns) + CELL(1.294 ns) = 8.434 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'CNT16A:inst7\|q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.686 ns" { FREDIV:inst11|q[13] CNT16A:inst7|q[0] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.200 ns) 9.790 ns CNT16A:inst7\|Equal0 4 COMB Unassigned 9 " "Info: 4: + IC(1.156 ns) + CELL(0.200 ns) = 9.790 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { CNT16A:inst7|q[0] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.841 ns) + CELL(0.918 ns) 14.549 ns REG4:inst16\|q_temp\[2\] 5 REG Unassigned 1 " "Info: 5: + IC(3.841 ns) + CELL(0.918 ns) = 14.549 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.838 ns ( 33.25 % ) " "Info: Total cell delay = 4.838 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.711 ns ( 66.75 % ) " "Info: Total interconnect delay = 9.711 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.120 ns - Longest register pin " "Info: - Longest register to pin delay is 4.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG4:inst16\|q_temp\[2\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(2.322 ns) 4.120 ns MCUD\[2\] 2 PIN Unassigned 0 " "Info: 2: + IC(1.798 ns) + CELL(2.322 ns) = 4.120 ns; Loc. = Unassigned; Fanout = 0; PIN Node = 'MCUD\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { REG4:inst16|q_temp[2] MCUD[2] } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 56.36 % ) " "Info: Total cell delay = 2.322 ns ( 56.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.798 ns ( 43.64 % ) " "Info: Total interconnect delay = 1.798 ns ( 43.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { REG4:inst16|q_temp[2] MCUD[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { REG4:inst16|q_temp[2] MCUD[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.120 ns register pin " "Info: Estimated most critical path is register to pin delay of 4.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG4:inst16\|q_temp\[2\] 1 REG LAB_X5_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y1; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(2.322 ns) 4.120 ns MCUD\[2\] 2 PIN PIN_85 0 " "Info: 2: + IC(1.798 ns) + CELL(2.322 ns) = 4.120 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'MCUD\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { REG4:inst16|q_temp[2] MCUD[2] } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 56.36 % ) " "Info: Total cell delay = 2.322 ns ( 56.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.798 ns ( 43.64 % ) " "Info: Total interconnect delay = 1.798 ns ( 43.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { REG4:inst16|q_temp[2] MCUD[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Warning: Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MCUD\[7\] a permanently disabled " "Info: Pin MCUD\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[7\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MCUD\[6\] a permanently disabled " "Info: Pin MCUD\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[6\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MCUD\[5\] a permanently disabled " "Info: Pin MCUD\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[5\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MCUD\[4\] a permanently disabled " "Info: Pin MCUD\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[4\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCDEN VCC " "Info: Pin LCDEN has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCDEN } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCDEN" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1144 976 1152 1160 "LCDEN" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCDEN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MCUD\[7\] VCC " "Info: Pin MCUD\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[7\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MCUD\[6\] VCC " "Info: Pin MCUD\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[6\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MCUD\[5\] VCC " "Info: Pin MCUD\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[5\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MCUD\[4\] VCC " "Info: Pin MCUD\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[4\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "inst28 " "Info: Following pins have the same output enable: inst28" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MCUD\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin MCUD\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[3\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MCUD\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin MCUD\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[2\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MCUD\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin MCUD\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[1\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MCUD\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin MCUD\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[0\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/TFTKEYF360/TFTKEYF360.fit.smsg " "Info: Generated suppressed messages file E:/TFTKEYF360/TFTKEYF360.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 21 10:46:12 2014 " "Info: Processing ended: Thu Aug 21 10:46:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 10:46:13 2014 " "Info: Processing started: Thu Aug 21 10:46:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TFTKEYF360 -c TFTKEYF360 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TFTKEYF360 -c TFTKEYF360" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 21 10:46:15 2014 " "Info: Processing ended: Thu Aug 21 10:46:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 10:46:16 2014 " "Info: Processing started: Thu Aug 21 10:46:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TFTKEYF360 -c TFTKEYF360 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TFTKEYF360 -c TFTKEYF360" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ALE " "Info: Assuming node \"ALE\" is an undefined clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 464 336 504 480 "ALE" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEYCLK " "Info: Assuming node \"KEYCLK\" is an undefined clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEYCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "WR " "Info: Assuming node \"WR\" is an undefined clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1096 320 488 1112 "WR" "" } { 1328 784 832 1344 "WR" "" } { 1104 928 974 1120 "WR" "" } { 1184 568 624 1200 "WR" "" } { 1408 376 424 1424 "WR" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "A14 " "Info: Assuming node \"A14\" is an undefined clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 384 360 528 400 "A14" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A14" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "A15 " "Info: Assuming node \"A15\" is an undefined clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 400 360 528 416 "A15" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A15" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CNT16A:inst7\|q\[1\] " "Info: Detected ripple clock \"CNT16A:inst7\|q\[1\]\" as buffer" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CNT16A:inst7\|q\[0\] " "Info: Detected ripple clock \"CNT16A:inst7\|q\[0\]\" as buffer" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CNT16A:inst7\|q\[2\] " "Info: Detected ripple clock \"CNT16A:inst7\|q\[2\]\" as buffer" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CNT16A:inst7\|Equal0 " "Info: Detected gated clock \"CNT16A:inst7\|Equal0\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CNT16A:inst7\|q\[3\] " "Info: Detected ripple clock \"CNT16A:inst7\|q\[3\]\" as buffer" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FREDIV:inst11\|q\[13\] " "Info: Detected ripple clock \"FREDIV:inst11\|q\[13\]\" as buffer" {  } { { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FREDIV:inst11\|q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst23 " "Info: Detected gated clock \"inst23\" as buffer" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1408 424 488 1456 "inst23" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74139:inst\|37~1 " "Info: Detected gated clock \"74139:inst\|37~1\" as buffer" {  } { { "74139.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74139.bdf" { { 328 600 664 368 "37" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74139:inst\|37~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLATCH8:inst5\|q\[2\] " "Info: Detected ripple clock \"DLATCH8:inst5\|q\[2\]\" as buffer" {  } { { "DLATCH8.vhd" "" { Text "E:/TFTKEYF360/DLATCH8.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLATCH8:inst5\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLATCH8:inst5\|q\[3\] " "Info: Detected ripple clock \"DLATCH8:inst5\|q\[3\]\" as buffer" {  } { { "DLATCH8.vhd" "" { Text "E:/TFTKEYF360/DLATCH8.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLATCH8:inst5\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1168 624 688 1216 "inst3" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ALE " "Info: No valid register-to-register data paths exist for clock \"ALE\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEYCLK register FREDIV:inst11\|q\[2\] register FREDIV:inst11\|q\[11\] 201.09 MHz 4.973 ns Internal " "Info: Clock \"KEYCLK\" has Internal fmax of 201.09 MHz between source register \"FREDIV:inst11\|q\[2\]\" and destination register \"FREDIV:inst11\|q\[11\]\" (period= 4.973 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.264 ns + Longest register register " "Info: + Longest register to register delay is 4.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FREDIV:inst11\|q\[2\] 1 REG LC_X2_Y3_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N5; Fanout = 3; REG Node = 'FREDIV:inst11\|q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREDIV:inst11|q[2] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.978 ns) 1.870 ns FREDIV:inst11\|q\[2\]~37 2 COMB LC_X2_Y3_N5 2 " "Info: 2: + IC(0.892 ns) + CELL(0.978 ns) = 1.870 ns; Loc. = LC_X2_Y3_N5; Fanout = 2; COMB Node = 'FREDIV:inst11\|q\[2\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { FREDIV:inst11|q[2] FREDIV:inst11|q[2]~37 } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.993 ns FREDIV:inst11\|q\[3\]~35 3 COMB LC_X2_Y3_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.993 ns; Loc. = LC_X2_Y3_N6; Fanout = 2; COMB Node = 'FREDIV:inst11\|q\[3\]~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FREDIV:inst11|q[2]~37 FREDIV:inst11|q[3]~35 } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.116 ns FREDIV:inst11\|q\[4\]~33 4 COMB LC_X2_Y3_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.116 ns; Loc. = LC_X2_Y3_N7; Fanout = 2; COMB Node = 'FREDIV:inst11\|q\[4\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FREDIV:inst11|q[3]~35 FREDIV:inst11|q[4]~33 } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.239 ns FREDIV:inst11\|q\[5\]~31 5 COMB LC_X2_Y3_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.239 ns; Loc. = LC_X2_Y3_N8; Fanout = 2; COMB Node = 'FREDIV:inst11\|q\[5\]~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FREDIV:inst11|q[4]~33 FREDIV:inst11|q[5]~31 } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 2.638 ns FREDIV:inst11\|q\[6\]~29 6 COMB LC_X2_Y3_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 2.638 ns; Loc. = LC_X2_Y3_N9; Fanout = 6; COMB Node = 'FREDIV:inst11\|q\[6\]~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { FREDIV:inst11|q[5]~31 FREDIV:inst11|q[6]~29 } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 4.264 ns FREDIV:inst11\|q\[11\] 7 REG LC_X3_Y3_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(1.626 ns) = 4.264 ns; Loc. = LC_X3_Y3_N4; Fanout = 2; REG Node = 'FREDIV:inst11\|q\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { FREDIV:inst11|q[6]~29 FREDIV:inst11|q[11] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.372 ns ( 79.08 % ) " "Info: Total cell delay = 3.372 ns ( 79.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.892 ns ( 20.92 % ) " "Info: Total interconnect delay = 0.892 ns ( 20.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { FREDIV:inst11|q[2] FREDIV:inst11|q[2]~37 FREDIV:inst11|q[3]~35 FREDIV:inst11|q[4]~33 FREDIV:inst11|q[5]~31 FREDIV:inst11|q[6]~29 FREDIV:inst11|q[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.264 ns" { FREDIV:inst11|q[2] {} FREDIV:inst11|q[2]~37 {} FREDIV:inst11|q[3]~35 {} FREDIV:inst11|q[4]~33 {} FREDIV:inst11|q[5]~31 {} FREDIV:inst11|q[6]~29 {} FREDIV:inst11|q[11] {} } { 0.000ns 0.892ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK destination 3.458 ns + Shortest register " "Info: + Shortest clock path from clock \"KEYCLK\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns FREDIV:inst11\|q\[11\] 2 REG LC_X3_Y3_N4 2 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X3_Y3_N4; Fanout = 2; REG Node = 'FREDIV:inst11\|q\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { KEYCLK FREDIV:inst11|q[11] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { KEYCLK FREDIV:inst11|q[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[11] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK source 3.458 ns - Longest register " "Info: - Longest clock path from clock \"KEYCLK\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns FREDIV:inst11\|q\[2\] 2 REG LC_X2_Y3_N5 3 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X2_Y3_N5; Fanout = 3; REG Node = 'FREDIV:inst11\|q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { KEYCLK FREDIV:inst11|q[2] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { KEYCLK FREDIV:inst11|q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[2] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { KEYCLK FREDIV:inst11|q[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[11] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { KEYCLK FREDIV:inst11|q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[2] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { FREDIV:inst11|q[2] FREDIV:inst11|q[2]~37 FREDIV:inst11|q[3]~35 FREDIV:inst11|q[4]~33 FREDIV:inst11|q[5]~31 FREDIV:inst11|q[6]~29 FREDIV:inst11|q[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.264 ns" { FREDIV:inst11|q[2] {} FREDIV:inst11|q[2]~37 {} FREDIV:inst11|q[3]~35 {} FREDIV:inst11|q[4]~33 {} FREDIV:inst11|q[5]~31 {} FREDIV:inst11|q[6]~29 {} FREDIV:inst11|q[11] {} } { 0.000ns 0.892ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.399ns 1.626ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { KEYCLK FREDIV:inst11|q[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[11] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { KEYCLK FREDIV:inst11|q[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[2] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "WR " "Info: No valid register-to-register data paths exist for clock \"WR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "A14 " "Info: No valid register-to-register data paths exist for clock \"A14\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "A15 " "Info: No valid register-to-register data paths exist for clock \"A15\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "KEYCLK 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"KEYCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CNT4A:inst13\|q\[0\] REG4:inst16\|q_temp\[0\] KEYCLK 4.778 ns " "Info: Found hold time violation between source  pin or register \"CNT4A:inst13\|q\[0\]\" and destination pin or register \"REG4:inst16\|q_temp\[0\]\" for clock \"KEYCLK\" (Hold time is 4.778 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.163 ns + Largest " "Info: + Largest clock skew is 7.163 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK destination 15.135 ns + Longest register " "Info: + Longest clock path from clock \"KEYCLK\" to destination register is 15.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns FREDIV:inst11\|q\[13\] 2 REG LC_X3_Y3_N6 7 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y3_N6; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.220 ns) + CELL(1.294 ns) 8.348 ns CNT16A:inst7\|q\[2\] 3 REG LC_X5_Y4_N4 3 " "Info: 3: + IC(3.220 ns) + CELL(1.294 ns) = 8.348 ns; Loc. = LC_X5_Y4_N4; Fanout = 3; REG Node = 'CNT16A:inst7\|q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.514 ns" { FREDIV:inst11|q[13] CNT16A:inst7|q[2] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.914 ns) 10.208 ns CNT16A:inst7\|Equal0 4 COMB LC_X5_Y4_N7 9 " "Info: 4: + IC(0.946 ns) + CELL(0.914 ns) = 10.208 ns; Loc. = LC_X5_Y4_N7; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { CNT16A:inst7|q[2] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.009 ns) + CELL(0.918 ns) 15.135 ns REG4:inst16\|q_temp\[0\] 5 REG LC_X7_Y4_N4 1 " "Info: 5: + IC(4.009 ns) + CELL(0.918 ns) = 15.135 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[0] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.583 ns ( 36.89 % ) " "Info: Total cell delay = 5.583 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.552 ns ( 63.11 % ) " "Info: Total interconnect delay = 9.552 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.135 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[2] CNT16A:inst7|Equal0 REG4:inst16|q_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.135 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[2] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[0] {} } { 0.000ns 0.000ns 1.377ns 3.220ns 0.946ns 4.009ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK source 7.972 ns - Shortest register " "Info: - Shortest clock path from clock \"KEYCLK\" to source register is 7.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns FREDIV:inst11\|q\[13\] 2 REG LC_X3_Y3_N6 7 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y3_N6; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.220 ns) + CELL(0.918 ns) 7.972 ns CNT4A:inst13\|q\[0\] 3 REG LC_X5_Y4_N5 7 " "Info: 3: + IC(3.220 ns) + CELL(0.918 ns) = 7.972 ns; Loc. = LC_X5_Y4_N5; Fanout = 7; REG Node = 'CNT4A:inst13\|q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.138 ns" { FREDIV:inst11|q[13] CNT4A:inst13|q[0] } "NODE_NAME" } } { "CNT4A.vhd" "" { Text "E:/TFTKEYF360/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.34 % ) " "Info: Total cell delay = 3.375 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.597 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.597 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.972 ns" { KEYCLK FREDIV:inst11|q[13] CNT4A:inst13|q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.972 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT4A:inst13|q[0] {} } { 0.000ns 0.000ns 1.377ns 3.220ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.135 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[2] CNT16A:inst7|Equal0 REG4:inst16|q_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.135 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[2] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[0] {} } { 0.000ns 0.000ns 1.377ns 3.220ns 0.946ns 4.009ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.972 ns" { KEYCLK FREDIV:inst11|q[13] CNT4A:inst13|q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.972 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT4A:inst13|q[0] {} } { 0.000ns 0.000ns 1.377ns 3.220ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "CNT4A.vhd" "" { Text "E:/TFTKEYF360/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.230 ns - Shortest register register " "Info: - Shortest register to register delay is 2.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CNT4A:inst13\|q\[0\] 1 REG LC_X5_Y4_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N5; Fanout = 7; REG Node = 'CNT4A:inst13\|q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT4A:inst13|q[0] } "NODE_NAME" } } { "CNT4A.vhd" "" { Text "E:/TFTKEYF360/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.950 ns) + CELL(0.280 ns) 2.230 ns REG4:inst16\|q_temp\[0\] 2 REG LC_X7_Y4_N4 1 " "Info: 2: + IC(1.950 ns) + CELL(0.280 ns) = 2.230 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { CNT4A:inst13|q[0] REG4:inst16|q_temp[0] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 12.56 % ) " "Info: Total cell delay = 0.280 ns ( 12.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.950 ns ( 87.44 % ) " "Info: Total interconnect delay = 1.950 ns ( 87.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { CNT4A:inst13|q[0] REG4:inst16|q_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.230 ns" { CNT4A:inst13|q[0] {} REG4:inst16|q_temp[0] {} } { 0.000ns 1.950ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CNT4A.vhd" "" { Text "E:/TFTKEYF360/CNT4A.vhd" 16 -1 0 } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.135 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[2] CNT16A:inst7|Equal0 REG4:inst16|q_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.135 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[2] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[0] {} } { 0.000ns 0.000ns 1.377ns 3.220ns 0.946ns 4.009ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.972 ns" { KEYCLK FREDIV:inst11|q[13] CNT4A:inst13|q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.972 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT4A:inst13|q[0] {} } { 0.000ns 0.000ns 1.377ns 3.220ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { CNT4A:inst13|q[0] REG4:inst16|q_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.230 ns" { CNT4A:inst13|q[0] {} REG4:inst16|q_temp[0] {} } { 0.000ns 1.950ns } { 0.000ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CNT4A:inst13\|q\[1\] X3 KEYCLK 0.628 ns register " "Info: tsu for register \"CNT4A:inst13\|q\[1\]\" (data pin = \"X3\", clock pin = \"KEYCLK\") is 0.628 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.267 ns + Longest pin register " "Info: + Longest pin to register delay is 8.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X3 1 PIN PIN_1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_1; Fanout = 3; PIN Node = 'X3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { X3 } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 752 328 496 768 "X3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.643 ns) + CELL(0.511 ns) 6.286 ns ENCODE:inst2\|ka~2 2 COMB LC_X5_Y4_N3 6 " "Info: 2: + IC(4.643 ns) + CELL(0.511 ns) = 6.286 ns; Loc. = LC_X5_Y4_N3; Fanout = 6; COMB Node = 'ENCODE:inst2\|ka~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.154 ns" { X3 ENCODE:inst2|ka~2 } "NODE_NAME" } } { "ENCODE.vhd" "" { Text "E:/TFTKEYF360/ENCODE.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(1.183 ns) 8.267 ns CNT4A:inst13\|q\[1\] 3 REG LC_X5_Y4_N9 6 " "Info: 3: + IC(0.798 ns) + CELL(1.183 ns) = 8.267 ns; Loc. = LC_X5_Y4_N9; Fanout = 6; REG Node = 'CNT4A:inst13\|q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { ENCODE:inst2|ka~2 CNT4A:inst13|q[1] } "NODE_NAME" } } { "CNT4A.vhd" "" { Text "E:/TFTKEYF360/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.826 ns ( 34.18 % ) " "Info: Total cell delay = 2.826 ns ( 34.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.441 ns ( 65.82 % ) " "Info: Total interconnect delay = 5.441 ns ( 65.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.267 ns" { X3 ENCODE:inst2|ka~2 CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.267 ns" { X3 {} X3~combout {} ENCODE:inst2|ka~2 {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 4.643ns 0.798ns } { 0.000ns 1.132ns 0.511ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "CNT4A.vhd" "" { Text "E:/TFTKEYF360/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK destination 7.972 ns - Shortest register " "Info: - Shortest clock path from clock \"KEYCLK\" to destination register is 7.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns FREDIV:inst11\|q\[13\] 2 REG LC_X3_Y3_N6 7 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y3_N6; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.220 ns) + CELL(0.918 ns) 7.972 ns CNT4A:inst13\|q\[1\] 3 REG LC_X5_Y4_N9 6 " "Info: 3: + IC(3.220 ns) + CELL(0.918 ns) = 7.972 ns; Loc. = LC_X5_Y4_N9; Fanout = 6; REG Node = 'CNT4A:inst13\|q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.138 ns" { FREDIV:inst11|q[13] CNT4A:inst13|q[1] } "NODE_NAME" } } { "CNT4A.vhd" "" { Text "E:/TFTKEYF360/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.34 % ) " "Info: Total cell delay = 3.375 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.597 ns ( 57.66 % ) " "Info: Total interconnect delay = 4.597 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.972 ns" { KEYCLK FREDIV:inst11|q[13] CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.972 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 1.377ns 3.220ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.267 ns" { X3 ENCODE:inst2|ka~2 CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.267 ns" { X3 {} X3~combout {} ENCODE:inst2|ka~2 {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 4.643ns 0.798ns } { 0.000ns 1.132ns 0.511ns 1.183ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.972 ns" { KEYCLK FREDIV:inst11|q[13] CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.972 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 1.377ns 3.220ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEYCLK MCUD\[3\] REG4:inst16\|q_temp\[3\] 19.990 ns register " "Info: tco from clock \"KEYCLK\" to destination pin \"MCUD\[3\]\" through register \"REG4:inst16\|q_temp\[3\]\" is 19.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK source 15.135 ns + Longest register " "Info: + Longest clock path from clock \"KEYCLK\" to source register is 15.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns FREDIV:inst11\|q\[13\] 2 REG LC_X3_Y3_N6 7 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y3_N6; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.220 ns) + CELL(1.294 ns) 8.348 ns CNT16A:inst7\|q\[2\] 3 REG LC_X5_Y4_N4 3 " "Info: 3: + IC(3.220 ns) + CELL(1.294 ns) = 8.348 ns; Loc. = LC_X5_Y4_N4; Fanout = 3; REG Node = 'CNT16A:inst7\|q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.514 ns" { FREDIV:inst11|q[13] CNT16A:inst7|q[2] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.914 ns) 10.208 ns CNT16A:inst7\|Equal0 4 COMB LC_X5_Y4_N7 9 " "Info: 4: + IC(0.946 ns) + CELL(0.914 ns) = 10.208 ns; Loc. = LC_X5_Y4_N7; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { CNT16A:inst7|q[2] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.009 ns) + CELL(0.918 ns) 15.135 ns REG4:inst16\|q_temp\[3\] 5 REG LC_X5_Y1_N2 1 " "Info: 5: + IC(4.009 ns) + CELL(0.918 ns) = 15.135 ns; Loc. = LC_X5_Y1_N2; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.583 ns ( 36.89 % ) " "Info: Total cell delay = 5.583 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.552 ns ( 63.11 % ) " "Info: Total interconnect delay = 9.552 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.135 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[2] CNT16A:inst7|Equal0 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.135 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[2] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[3] {} } { 0.000ns 0.000ns 1.377ns 3.220ns 0.946ns 4.009ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.479 ns + Longest register pin " "Info: + Longest register to pin delay is 4.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG4:inst16\|q_temp\[3\] 1 REG LC_X5_Y1_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N2; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4:inst16|q_temp[3] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(2.322 ns) 4.479 ns MCUD\[3\] 2 PIN PIN_86 0 " "Info: 2: + IC(2.157 ns) + CELL(2.322 ns) = 4.479 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'MCUD\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { REG4:inst16|q_temp[3] MCUD[3] } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 51.84 % ) " "Info: Total cell delay = 2.322 ns ( 51.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.157 ns ( 48.16 % ) " "Info: Total interconnect delay = 2.157 ns ( 48.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { REG4:inst16|q_temp[3] MCUD[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.479 ns" { REG4:inst16|q_temp[3] {} MCUD[3] {} } { 0.000ns 2.157ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.135 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[2] CNT16A:inst7|Equal0 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.135 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[2] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[3] {} } { 0.000ns 0.000ns 1.377ns 3.220ns 0.946ns 4.009ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { REG4:inst16|q_temp[3] MCUD[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.479 ns" { REG4:inst16|q_temp[3] {} MCUD[3] {} } { 0.000ns 2.157ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A14 DATA\[8\] 11.325 ns Longest " "Info: Longest tpd from source pin \"A14\" to destination pin \"DATA\[8\]\" is 11.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns A14 1 CLK PIN_97 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_97; Fanout = 4; CLK Node = 'A14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A14 } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 384 360 528 400 "A14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.760 ns) + CELL(0.914 ns) 4.806 ns 74139:inst\|37~0 2 COMB LC_X6_Y3_N4 2 " "Info: 2: + IC(2.760 ns) + CELL(0.914 ns) = 4.806 ns; Loc. = LC_X6_Y3_N4; Fanout = 2; COMB Node = '74139:inst\|37~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.674 ns" { A14 74139:inst|37~0 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74139.bdf" { { 328 600 664 368 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.221 ns) + CELL(0.200 ns) 7.227 ns inst21 3 COMB LC_X6_Y3_N7 8 " "Info: 3: + IC(2.221 ns) + CELL(0.200 ns) = 7.227 ns; Loc. = LC_X6_Y3_N7; Fanout = 8; COMB Node = 'inst21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { 74139:inst|37~0 inst21 } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1328 832 896 1376 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.494 ns) + CELL(1.604 ns) 11.325 ns DATA\[8\] 4 PIN PIN_35 0 " "Info: 4: + IC(2.494 ns) + CELL(1.604 ns) = 11.325 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'DATA\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { inst21 DATA[8] } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1224 976 1152 1240 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.850 ns ( 34.00 % ) " "Info: Total cell delay = 3.850 ns ( 34.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.475 ns ( 66.00 % ) " "Info: Total interconnect delay = 7.475 ns ( 66.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.325 ns" { A14 74139:inst|37~0 inst21 DATA[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.325 ns" { A14 {} A14~combout {} 74139:inst|37~0 {} inst21 {} DATA[8] {} } { 0.000ns 0.000ns 2.760ns 2.221ns 2.494ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.604ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG4:inst16\|q_temp\[2\] X1 KEYCLK 8.889 ns register " "Info: th for register \"REG4:inst16\|q_temp\[2\]\" (data pin = \"X1\", clock pin = \"KEYCLK\") is 8.889 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK destination 15.135 ns + Longest register " "Info: + Longest clock path from clock \"KEYCLK\" to destination register is 15.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns FREDIV:inst11\|q\[13\] 2 REG LC_X3_Y3_N6 7 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y3_N6; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.220 ns) + CELL(1.294 ns) 8.348 ns CNT16A:inst7\|q\[2\] 3 REG LC_X5_Y4_N4 3 " "Info: 3: + IC(3.220 ns) + CELL(1.294 ns) = 8.348 ns; Loc. = LC_X5_Y4_N4; Fanout = 3; REG Node = 'CNT16A:inst7\|q\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.514 ns" { FREDIV:inst11|q[13] CNT16A:inst7|q[2] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.914 ns) 10.208 ns CNT16A:inst7\|Equal0 4 COMB LC_X5_Y4_N7 9 " "Info: 4: + IC(0.946 ns) + CELL(0.914 ns) = 10.208 ns; Loc. = LC_X5_Y4_N7; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { CNT16A:inst7|q[2] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.009 ns) + CELL(0.918 ns) 15.135 ns REG4:inst16\|q_temp\[2\] 5 REG LC_X5_Y1_N4 1 " "Info: 5: + IC(4.009 ns) + CELL(0.918 ns) = 15.135 ns; Loc. = LC_X5_Y1_N4; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.927 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.583 ns ( 36.89 % ) " "Info: Total cell delay = 5.583 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.552 ns ( 63.11 % ) " "Info: Total interconnect delay = 9.552 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.135 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[2] CNT16A:inst7|Equal0 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.135 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[2] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[2] {} } { 0.000ns 0.000ns 1.377ns 3.220ns 0.946ns 4.009ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.467 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X1 1 PIN PIN_4 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 3; PIN Node = 'X1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { X1 } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 720 328 496 736 "X1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.744 ns) + CELL(0.591 ns) 6.467 ns REG4:inst16\|q_temp\[2\] 2 REG LC_X5_Y1_N4 1 " "Info: 2: + IC(4.744 ns) + CELL(0.591 ns) = 6.467 ns; Loc. = LC_X5_Y1_N4; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { X1 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 26.64 % ) " "Info: Total cell delay = 1.723 ns ( 26.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.744 ns ( 73.36 % ) " "Info: Total interconnect delay = 4.744 ns ( 73.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.467 ns" { X1 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.467 ns" { X1 {} X1~combout {} REG4:inst16|q_temp[2] {} } { 0.000ns 0.000ns 4.744ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.135 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[2] CNT16A:inst7|Equal0 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.135 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[2] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[2] {} } { 0.000ns 0.000ns 1.377ns 3.220ns 0.946ns 4.009ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.467 ns" { X1 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.467 ns" { X1 {} X1~combout {} REG4:inst16|q_temp[2] {} } { 0.000ns 0.000ns 4.744ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 21 10:46:16 2014 " "Info: Processing ended: Thu Aug 21 10:46:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Info: Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
