{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526328031183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526328031187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 17:00:31 2018 " "Processing started: Mon May 14 17:00:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526328031187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328031187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off m1ps -c mM_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off m1ps -c mM_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328031187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526328031477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526328031477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/dec5_to_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/dec5_to_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec5_to_32-behavioral " "Found design unit 1: dec5_to_32-behavioral" {  } { { "Processor/dec5_to_32.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/dec5_to_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039199 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec5_to_32 " "Found entity 1: dec5_to_32" {  } { { "Processor/dec5_to_32.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/dec5_to_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bank-structural " "Found design unit 1: bank-structural" {  } { { "Processor/bank.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/bank.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039200 ""} { "Info" "ISGN_ENTITY_NAME" "1 bank " "Found entity 1: bank" {  } { { "Processor/bank.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-rtl " "Found design unit 1: bin2hex-rtl" {  } { { "mM/bin2hex.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/bin2hex.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039201 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "mM/bin2hex.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/bin2hex.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/vga_timing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/vga_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_timing-behavior " "Found design unit 1: vga_timing-behavior" {  } { { "mM/vga_timing.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_timing.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039203 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_timing " "Found entity 1: vga_timing" {  } { { "mM/vga_timing.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_timing.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/vga_text_mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/vga_text_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_text_mode-a_vga_text_mode " "Found design unit 1: vga_text_mode-a_vga_text_mode" {  } { { "mM/vga_text_mode.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_text_mode.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039205 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_text_mode " "Found entity 1: vga_text_mode" {  } { { "mM/vga_text_mode.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_text_mode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-a_rom " "Found design unit 1: rom-a_rom" {  } { { "mM/rom.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039207 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "mM/rom.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-a_ram " "Found design unit 1: ram-a_ram" {  } { { "mM/ram.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/ram.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039208 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "mM/ram.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mM/pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mM_pack (mm) " "Found design unit 1: mM_pack (mm)" {  } { { "mM/pack.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/mM_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/mM_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mM_toplevel-a_mM_toplevel " "Found design unit 1: mM_toplevel-a_mM_toplevel" {  } { { "mM/mM_toplevel.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM_toplevel.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039213 ""} { "Info" "ISGN_ENTITY_NAME" "1 mM_toplevel " "Found entity 1: mM_toplevel" {  } { { "mM/mM_toplevel.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM_toplevel.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/mM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/mM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monitor-a_monitor " "Found design unit 1: monitor-a_monitor" {  } { { "mM/mM.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039215 ""} { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "mM/mM.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/m1ps2vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/m1ps2vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m1ps2vga-a_m1ps2vga " "Found design unit 1: m1ps2vga-a_m1ps2vga" {  } { { "mM/m1ps2vga.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/m1ps2vga.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039218 ""} { "Info" "ISGN_ENTITY_NAME" "1 m1ps2vga " "Found entity 1: m1ps2vga" {  } { { "mM/m1ps2vga.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/m1ps2vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039218 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqdiv mM/freqdiv.vhd " "Entity \"freqdiv\" obtained from \"mM/freqdiv.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mM/freqdiv.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/freqdiv.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1526328039221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/freqdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/freqdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqdiv-behavior " "Found design unit 1: freqdiv-behavior" {  } { { "mM/freqdiv.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/freqdiv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039221 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqdiv " "Found entity 1: freqdiv" {  } { { "mM/freqdiv.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/freqdiv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/flopar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/flopar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopar-a_flopar " "Found design unit 1: flopar-a_flopar" {  } { { "mM/flopar.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/flopar.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039223 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopar " "Found entity 1: flopar" {  } { { "mM/flopar.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/flopar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-a_counter " "Found design unit 1: counter-a_counter" {  } { { "mM/counter.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039226 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "mM/counter.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/bin2hexascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/bin2hexascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hexascii-behavior " "Found design unit 1: bin2hexascii-behavior" {  } { { "mM/bin2hexascii.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/bin2hexascii.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039229 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hexascii " "Found entity 1: bin2hexascii" {  } { { "mM/bin2hexascii.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/bin2hexascii.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/UC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/UC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-Behavior " "Found design unit 1: UC-Behavior" {  } { { "Processor/UC.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/UC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039232 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "Processor/UC.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/UC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavior " "Found design unit 1: reg-Behavior" {  } { { "Processor/reg.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039235 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Processor/reg.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "Processor/PC.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/PC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039238 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Processor/PC.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Processor/pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor_pack (processor) " "Found design unit 1: Processor_pack (processor)" {  } { { "Processor/pack.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-a_mux2 " "Found design unit 1: mux2-a_mux2" {  } { { "Processor/mux2.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/mux2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039244 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Processor/mux2.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Processor/CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "Processor/CPU.bdf" "" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "Processor/ALU.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039249 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Processor/ALU.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328039249 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../lab10_m1ps_v2018.1_restored/Processor/dec5_to_32.vhd " "Can't analyze file -- file ../lab10_m1ps_v2018.1_restored/Processor/dec5_to_32.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1526328039250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mM_toplevel " "Elaborating entity \"mM_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526328039312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:disp5 " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:disp5\"" {  } { { "mM/mM_toplevel.vhd" "disp5" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM_toplevel.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqdiv freqdiv:CLOCKDIVISOR " "Elaborating entity \"freqdiv\" for hierarchy \"freqdiv:CLOCKDIVISOR\"" {  } { { "mM/mM_toplevel.vhd" "CLOCKDIVISOR" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM_toplevel.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqdiv freqdiv:SLOW_CLOCK " "Elaborating entity \"freqdiv\" for hierarchy \"freqdiv:SLOW_CLOCK\"" {  } { { "mM/mM_toplevel.vhd" "SLOW_CLOCK" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM_toplevel.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqdiv freqdiv:SLOWEST_CLOCK " "Elaborating entity \"freqdiv\" for hierarchy \"freqdiv:SLOWEST_CLOCK\"" {  } { { "mM/mM_toplevel.vhd" "SLOWEST_CLOCK" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM_toplevel.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor monitor:m1ps_Monitor " "Elaborating entity \"monitor\" for hierarchy \"monitor:m1ps_Monitor\"" {  } { { "mM/mM_toplevel.vhd" "m1ps_Monitor" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM_toplevel.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram monitor:m1ps_Monitor\|ram:SHADOW_RAM " "Elaborating entity \"ram\" for hierarchy \"monitor:m1ps_Monitor\|ram:SHADOW_RAM\"" {  } { { "mM/mM.vhd" "SHADOW_RAM" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank monitor:m1ps_Monitor\|bank:SHADOW_BANK " "Elaborating entity \"bank\" for hierarchy \"monitor:m1ps_Monitor\|bank:SHADOW_BANK\"" {  } { { "mM/mM.vhd" "SHADOW_BANK" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec5_to_32 monitor:m1ps_Monitor\|bank:SHADOW_BANK\|dec5_to_32:stage0 " "Elaborating entity \"dec5_to_32\" for hierarchy \"monitor:m1ps_Monitor\|bank:SHADOW_BANK\|dec5_to_32:stage0\"" {  } { { "Processor/bank.vhd" "stage0" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/bank.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg monitor:m1ps_Monitor\|bank:SHADOW_BANK\|reg:reg0 " "Elaborating entity \"reg\" for hierarchy \"monitor:m1ps_Monitor\|bank:SHADOW_BANK\|reg:reg0\"" {  } { { "Processor/bank.vhd" "reg0" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/bank.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Processor/zbuffer.vhd 2 1 " "Using design file Processor/zbuffer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zbuffer-Behavior " "Found design unit 1: zbuffer-Behavior" {  } { { "zbuffer.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/zbuffer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039481 ""} { "Info" "ISGN_ENTITY_NAME" "1 zbuffer " "Found entity 1: zbuffer" {  } { { "zbuffer.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/zbuffer.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328039481 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1526328039481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zbuffer monitor:m1ps_Monitor\|bank:SHADOW_BANK\|zbuffer:zbuff0 " "Elaborating entity \"zbuffer\" for hierarchy \"monitor:m1ps_Monitor\|bank:SHADOW_BANK\|zbuffer:zbuff0\"" {  } { { "Processor/bank.vhd" "zbuff0" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/bank.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_mode monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL " "Elaborating entity \"vga_text_mode\" for hierarchy \"monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\"" {  } { { "mM/mM.vhd" "VGA_CONTROL" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timing monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\|vga_timing:VGA_SYNC " "Elaborating entity \"vga_timing\" for hierarchy \"monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\|vga_timing:VGA_SYNC\"" {  } { { "mM/vga_text_mode.vhd" "VGA_SYNC" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_text_mode.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopar monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\|vga_timing:VGA_SYNC\|flopar:CLK1_X " "Elaborating entity \"flopar\" for hierarchy \"monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\|vga_timing:VGA_SYNC\|flopar:CLK1_X\"" {  } { { "mM/vga_timing.vhd" "CLK1_X" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_timing.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopar monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\|vga_timing:VGA_SYNC\|flopar:CLK1_LCOL " "Elaborating entity \"flopar\" for hierarchy \"monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\|vga_timing:VGA_SYNC\|flopar:CLK1_LCOL\"" {  } { { "mM/vga_timing.vhd" "CLK1_LCOL" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_timing.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\|ram:VGA_MEMORY1 " "Elaborating entity \"ram\" for hierarchy \"monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\|ram:VGA_MEMORY1\"" {  } { { "mM/vga_text_mode.vhd" "VGA_MEMORY1" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_text_mode.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\|ram:VGA_MEMORY2 " "Elaborating entity \"ram\" for hierarchy \"monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\|ram:VGA_MEMORY2\"" {  } { { "mM/vga_text_mode.vhd" "VGA_MEMORY2" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_text_mode.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\|rom:FONT_MEMORY " "Elaborating entity \"rom\" for hierarchy \"monitor:m1ps_Monitor\|vga_text_mode:VGA_CONTROL\|rom:FONT_MEMORY\"" {  } { { "mM/vga_text_mode.vhd" "FONT_MEMORY" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_text_mode.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039567 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data rom.vhd(22) " "VHDL Signal Declaration warning at rom.vhd(22): used implicit default value for signal \"data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mM/rom.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/rom.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526328039569 "|mM_toplevel|monitor:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m1ps2vga monitor:m1ps_Monitor\|m1ps2vga:m1ps_2_VGA " "Elaborating entity \"m1ps2vga\" for hierarchy \"monitor:m1ps_Monitor\|m1ps2vga:m1ps_2_VGA\"" {  } { { "mM/mM.vhd" "m1ps_2_VGA" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hexascii monitor:m1ps_Monitor\|m1ps2vga:m1ps_2_VGA\|bin2hexascii:DECODER " "Elaborating entity \"bin2hexascii\" for hierarchy \"monitor:m1ps_Monitor\|m1ps2vga:m1ps_2_VGA\|bin2hexascii:DECODER\"" {  } { { "mM/m1ps2vga.vhd" "DECODER" { Text "/home/ec2016/ra184403/quartus/lab10/mM/m1ps2vga.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter monitor:m1ps_Monitor\|m1ps2vga:m1ps_2_VGA\|counter:COUNTER_I " "Elaborating entity \"counter\" for hierarchy \"monitor:m1ps_Monitor\|m1ps2vga:m1ps_2_VGA\|counter:COUNTER_I\"" {  } { { "mM/m1ps2vga.vhd" "COUNTER_I" { Text "/home/ec2016/ra184403/quartus/lab10/mM/m1ps2vga.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter monitor:m1ps_Monitor\|m1ps2vga:m1ps_2_VGA\|counter:COUNTER_J " "Elaborating entity \"counter\" for hierarchy \"monitor:m1ps_Monitor\|m1ps2vga:m1ps_2_VGA\|counter:COUNTER_J\"" {  } { { "mM/m1ps2vga.vhd" "COUNTER_J" { Text "/home/ec2016/ra184403/quartus/lab10/mM/m1ps2vga.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter monitor:m1ps_Monitor\|m1ps2vga:m1ps_2_VGA\|counter:COUNTER_K " "Elaborating entity \"counter\" for hierarchy \"monitor:m1ps_Monitor\|m1ps2vga:m1ps_2_VGA\|counter:COUNTER_K\"" {  } { { "mM/m1ps2vga.vhd" "COUNTER_K" { Text "/home/ec2016/ra184403/quartus/lab10/mM/m1ps2vga.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:m1ps " "Elaborating entity \"CPU\" for hierarchy \"CPU:m1ps\"" {  } { { "mM/mM_toplevel.vhd" "m1ps" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM_toplevel.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC CPU:m1ps\|UC:UC " "Elaborating entity \"UC\" for hierarchy \"CPU:m1ps\|UC:UC\"" {  } { { "Processor/CPU.bdf" "UC" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { { -560 376 576 -336 "UC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg CPU:m1ps\|reg:IR " "Elaborating entity \"reg\" for hierarchy \"CPU:m1ps\|reg:IR\"" {  } { { "Processor/CPU.bdf" "IR" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { { -216 -48 216 -88 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:m1ps\|PC:inst13 " "Elaborating entity \"PC\" for hierarchy \"CPU:m1ps\|PC:inst13\"" {  } { { "Processor/CPU.bdf" "inst13" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { { -232 -808 -512 -104 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX CPU:m1ps\|MUX:mux4to1 " "Elaborating entity \"MUX\" for hierarchy \"CPU:m1ps\|MUX:mux4to1\"" {  } { { "Processor/CPU.bdf" "mux4to1" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { { -632 1224 1336 -544 "mux4to1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:m1ps\|MUX:mux4to1 " "Elaborated megafunction instantiation \"CPU:m1ps\|MUX:mux4to1\"" {  } { { "Processor/CPU.bdf" "" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { { -632 1224 1336 -544 "mux4to1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:m1ps\|MUX:mux4to1 " "Instantiated megafunction \"CPU:m1ps\|MUX:mux4to1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526328039805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526328039805 ""}  } { { "Processor/CPU.bdf" "" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { { -632 1224 1336 -544 "mux4to1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526328039805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux CPU:m1ps\|MUX:mux4to1\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"CPU:m1ps\|MUX:mux4to1\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "/opt/altera/17.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039924 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU:m1ps\|MUX:mux4to1\|lpm_mux:\$00001 CPU:m1ps\|MUX:mux4to1 " "Elaborated megafunction instantiation \"CPU:m1ps\|MUX:mux4to1\|lpm_mux:\$00001\", which is child of megafunction instantiation \"CPU:m1ps\|MUX:mux4to1\"" {  } { { "mux.tdf" "" { Text "/opt/altera/17.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "Processor/CPU.bdf" "" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { { -632 1224 1336 -544 "mux4to1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328039932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sjc " "Found entity 1: mux_sjc" {  } { { "db/mux_sjc.tdf" "" { Text "/home/ec2016/ra184403/quartus/lab10/db/mux_sjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526328040007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328040007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sjc CPU:m1ps\|MUX:mux4to1\|lpm_mux:\$00001\|mux_sjc:auto_generated " "Elaborating entity \"mux_sjc\" for hierarchy \"CPU:m1ps\|MUX:mux4to1\|lpm_mux:\$00001\|mux_sjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/altera/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328040008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:m1ps\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"CPU:m1ps\|ALU:ALU\"" {  } { { "Processor/CPU.bdf" "ALU" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { { -216 712 920 -88 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328040013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank CPU:m1ps\|bank:inst4 " "Elaborating entity \"bank\" for hierarchy \"CPU:m1ps\|bank:inst4\"" {  } { { "Processor/CPU.bdf" "inst4" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { { -48 344 648 144 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526328040030 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "I-Memory memory " "Node instance \"I-Memory\" instantiates undefined entity \"memory\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Processor/CPU.bdf" "I-Memory" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { { -216 -432 -144 -88 "I-Memory" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526328040176 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "D-Memory memory " "Node instance \"D-Memory\" instantiates undefined entity \"memory\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Processor/CPU.bdf" "D-Memory" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { { -216 1440 1728 -88 "D-Memory" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526328040176 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1164 " "Peak virtual memory: 1164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526328040323 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 14 17:00:40 2018 " "Processing ended: Mon May 14 17:00:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526328040323 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526328040323 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526328040323 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526328040323 ""}
