\doxysection{sp\+\_\+fp\+\_\+adder\+\_\+dpath Entity Reference}
\hypertarget{classsp__fp__adder__dpath}{}\label{classsp__fp__adder__dpath}\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
Inheritance diagram for sp\+\_\+fp\+\_\+adder\+\_\+dpath\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{d0/d5e/classsp__fp__adder__dpath}
\end{center}
\end{figure}
\doxysubsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_1_1behavioral}{sp\+\_\+fp\+\_\+adder\+\_\+dpath.\+behavioral}} architecture
\end{DoxyCompactItemize}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_acb415f2e3abd505b8338da5b5bf9e2fb}{math\+\_\+real}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_a108f6801ba4104063b9d5f9286194302}{reset}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_a5f3a747beb67b10323ff9f5bcff9d14d}{buffer\+\_\+inputs}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_a8bea5744ac2d4509009b97085da19044}{load\+\_\+smaller}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_a5d9873f20a773ec8fcee4bff3f41fd50}{shift\+\_\+smaller\+\_\+signif}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_ac83dae0b12c54392619fab25adc42c12}{store\+\_\+sum}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_afcca6303c002316d18f5851ede98b0c4}{count\+\_\+zeroes}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_a81d2cefb4e063eb04a588bd5422c62fb}{equal\+\_\+exps}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_ac9c616e2c2f3698994143f981def5bc4}{sum\+\_\+is\+\_\+zero}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_acd410dfc16b824ef7a71d8ae1e61c3dc}{finished\+\_\+shift}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_a6fb6727f11d4b525d53a62c6f0767279}{a}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_a1a0eccba98663f176822e270fbb2b3ff}{b}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classsp__fp__adder__dpath_aec4067d9d57abea261fb12d1cabfc4a8}{y}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{classsp__fp__adder__dpath_a6fb6727f11d4b525d53a62c6f0767279}\label{classsp__fp__adder__dpath_a6fb6727f11d4b525d53a62c6f0767279} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!a@{a}}
\index{a@{a}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{a}{a}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_a6fb6727f11d4b525d53a62c6f0767279}{a}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classsp__fp__adder__dpath_a1a0eccba98663f176822e270fbb2b3ff}\label{classsp__fp__adder__dpath_a1a0eccba98663f176822e270fbb2b3ff} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!b@{b}}
\index{b@{b}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{b}{b}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_a1a0eccba98663f176822e270fbb2b3ff}{b}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classsp__fp__adder__dpath_a5f3a747beb67b10323ff9f5bcff9d14d}\label{classsp__fp__adder__dpath_a5f3a747beb67b10323ff9f5bcff9d14d} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!buffer\_inputs@{buffer\_inputs}}
\index{buffer\_inputs@{buffer\_inputs}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{buffer\_inputs}{buffer\_inputs}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_a5f3a747beb67b10323ff9f5bcff9d14d}{buffer\+\_\+inputs}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classsp__fp__adder__dpath_ac7d2714e799fc3b1af36d5ebbc3c3564}\label{classsp__fp__adder__dpath_ac7d2714e799fc3b1af36d5ebbc3c3564} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!clock@{clock}}
\index{clock@{clock}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classsp__fp__adder__dpath_afcca6303c002316d18f5851ede98b0c4}\label{classsp__fp__adder__dpath_afcca6303c002316d18f5851ede98b0c4} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!count\_zeroes@{count\_zeroes}}
\index{count\_zeroes@{count\_zeroes}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{count\_zeroes}{count\_zeroes}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_afcca6303c002316d18f5851ede98b0c4}{count\+\_\+zeroes}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classsp__fp__adder__dpath_a81d2cefb4e063eb04a588bd5422c62fb}\label{classsp__fp__adder__dpath_a81d2cefb4e063eb04a588bd5422c62fb} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!equal\_exps@{equal\_exps}}
\index{equal\_exps@{equal\_exps}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{equal\_exps}{equal\_exps}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_a81d2cefb4e063eb04a588bd5422c62fb}{equal\+\_\+exps}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classsp__fp__adder__dpath_acd410dfc16b824ef7a71d8ae1e61c3dc}\label{classsp__fp__adder__dpath_acd410dfc16b824ef7a71d8ae1e61c3dc} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!finished\_shift@{finished\_shift}}
\index{finished\_shift@{finished\_shift}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{finished\_shift}{finished\_shift}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_acd410dfc16b824ef7a71d8ae1e61c3dc}{finished\+\_\+shift}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classsp__fp__adder__dpath_a0a6af6eef40212dbaf130d57ce711256}\label{classsp__fp__adder__dpath_a0a6af6eef40212dbaf130d57ce711256} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!ieee@{ieee}}
\index{ieee@{ieee}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_a0a6af6eef40212dbaf130d57ce711256}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classsp__fp__adder__dpath_a8bea5744ac2d4509009b97085da19044}\label{classsp__fp__adder__dpath_a8bea5744ac2d4509009b97085da19044} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!load\_smaller@{load\_smaller}}
\index{load\_smaller@{load\_smaller}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{load\_smaller}{load\_smaller}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_a8bea5744ac2d4509009b97085da19044}{load\+\_\+smaller}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classsp__fp__adder__dpath_acb415f2e3abd505b8338da5b5bf9e2fb}\label{classsp__fp__adder__dpath_acb415f2e3abd505b8338da5b5bf9e2fb} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!math\_real@{math\_real}}
\index{math\_real@{math\_real}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{math\_real}{math\_real}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_acb415f2e3abd505b8338da5b5bf9e2fb}{math\+\_\+real}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classsp__fp__adder__dpath_a2edc34402b573437d5f25fa90ba4013e}\label{classsp__fp__adder__dpath_a2edc34402b573437d5f25fa90ba4013e} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classsp__fp__adder__dpath_a108f6801ba4104063b9d5f9286194302}\label{classsp__fp__adder__dpath_a108f6801ba4104063b9d5f9286194302} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!reset@{reset}}
\index{reset@{reset}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_a108f6801ba4104063b9d5f9286194302}{reset}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classsp__fp__adder__dpath_a5d9873f20a773ec8fcee4bff3f41fd50}\label{classsp__fp__adder__dpath_a5d9873f20a773ec8fcee4bff3f41fd50} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!shift\_smaller\_signif@{shift\_smaller\_signif}}
\index{shift\_smaller\_signif@{shift\_smaller\_signif}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{shift\_smaller\_signif}{shift\_smaller\_signif}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_a5d9873f20a773ec8fcee4bff3f41fd50}{shift\+\_\+smaller\+\_\+signif}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classsp__fp__adder__dpath_acd03516902501cd1c7296a98e22c6fcb}\label{classsp__fp__adder__dpath_acd03516902501cd1c7296a98e22c6fcb} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classsp__fp__adder__dpath_ac83dae0b12c54392619fab25adc42c12}\label{classsp__fp__adder__dpath_ac83dae0b12c54392619fab25adc42c12} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!store\_sum@{store\_sum}}
\index{store\_sum@{store\_sum}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{store\_sum}{store\_sum}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_ac83dae0b12c54392619fab25adc42c12}{store\+\_\+sum}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classsp__fp__adder__dpath_ac9c616e2c2f3698994143f981def5bc4}\label{classsp__fp__adder__dpath_ac9c616e2c2f3698994143f981def5bc4} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!sum\_is\_zero@{sum\_is\_zero}}
\index{sum\_is\_zero@{sum\_is\_zero}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{sum\_is\_zero}{sum\_is\_zero}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_ac9c616e2c2f3698994143f981def5bc4}{sum\+\_\+is\+\_\+zero}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classsp__fp__adder__dpath_aec4067d9d57abea261fb12d1cabfc4a8}\label{classsp__fp__adder__dpath_aec4067d9d57abea261fb12d1cabfc4a8} 
\index{sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}!y@{y}}
\index{y@{y}!sp\_fp\_adder\_dpath@{sp\_fp\_adder\_dpath}}
\doxysubsubsection{\texorpdfstring{y}{y}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsp__fp__adder__dpath_aec4067d9d57abea261fb12d1cabfc4a8}{y}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
components/fpu/\mbox{\hyperlink{sp__fp__adder__dpath_8vhdl}{sp\+\_\+fp\+\_\+adder\+\_\+dpath.\+vhdl}}\end{DoxyCompactItemize}
