/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_RXE0_REGS_H_
#define ASIC_REG_NIC0_RXE0_REGS_H_

/*
 *****************************************
 *   NIC0_RXE0
 *   (Prototype: NIC_RXE)
 *****************************************
 */

#define mmNIC0_RXE0_CONTROL 0x544A000

#define mmNIC0_RXE0_SCATTER_CFG 0x544A004

#define mmNIC0_RXE0_SCATTER_CQ_ADDR 0x544A008

#define mmNIC0_RXE0_RAW_QPN_P0_0 0x544A010

#define mmNIC0_RXE0_RAW_QPN_P0_1 0x544A014

#define mmNIC0_RXE0_RAW_QPN_P1_0 0x544A018

#define mmNIC0_RXE0_RAW_QPN_P1_1 0x544A01C

#define mmNIC0_RXE0_RAW_QPN_P2_0 0x544A020

#define mmNIC0_RXE0_RAW_QPN_P2_1 0x544A024

#define mmNIC0_RXE0_RAW_QPN_P3_0 0x544A028

#define mmNIC0_RXE0_RAW_QPN_P3_1 0x544A02C

#define mmNIC0_RXE0_RXE_CHECKS 0x544A030

#define mmNIC0_RXE0_PKT_DROP 0x544A034

#define mmNIC0_RXE0_PKT_SIZE_CHECK_RC 0x544A038

#define mmNIC0_RXE0_PKT_SIZE_CHECK_RAW 0x544A03C

#define mmNIC0_RXE0_ARUSER_MMU_BP 0x544A064

#define mmNIC0_RXE0_AWUSER_LBW 0x544A068

#define mmNIC0_RXE0_ARPROT_HBW 0x544A070

#define mmNIC0_RXE0_AWPROT_LBW 0x544A074

#define mmNIC0_RXE0_WIN0_WQ_BASE_LO 0x544A080

#define mmNIC0_RXE0_WIN0_WQ_BASE_HI 0x544A084

#define mmNIC0_RXE0_WIN0_WQ_MISC 0x544A088

#define mmNIC0_RXE0_WIN1_WQ_BASE_LO 0x544A090

#define mmNIC0_RXE0_WIN1_WQ_BASE_HI 0x544A094

#define mmNIC0_RXE0_WIN1_WQ_MISC 0x544A098

#define mmNIC0_RXE0_WIN2_WQ_BASE_LO 0x544A0A0

#define mmNIC0_RXE0_WIN2_WQ_BASE_HI 0x544A0A4

#define mmNIC0_RXE0_WIN2_WQ_MISC 0x544A0A8

#define mmNIC0_RXE0_WIN3_WQ_BASE_LO 0x544A0B0

#define mmNIC0_RXE0_WIN3_WQ_BASE_HI 0x544A0B4

#define mmNIC0_RXE0_WIN3_WQ_MISC 0x544A0B8

#define mmNIC0_RXE0_CG 0x544A0D0

#define mmNIC0_RXE0_CG_TIMER 0x544A0D4

#define mmNIC0_RXE0_WQE_WQ_WR_OP_DISABLE 0x544A0D8

#define mmNIC0_RXE0_WQE_WQ_RDV_OP_DISABLE 0x544A0DC

#define mmNIC0_RXE0_WQE_WQ_RD_OP_DISABLE 0x544A0E0

#define mmNIC0_RXE0_WQE_MAX_WRITE_SEND_SIZE 0x544A0E4

#define mmNIC0_RXE0_WQE_MAX_MULTI_STRIDE_SIZE 0x544A0E8

#define mmNIC0_RXE0_CACHE_CFG 0x544A0F0

#define mmNIC0_RXE0_CACHE_INFO 0x544A0F4

#define mmNIC0_RXE0_CACHE_ADDR_LO 0x544A0F8

#define mmNIC0_RXE0_CACHE_ADDR_HI 0x544A0FC

#define mmNIC0_RXE0_CQ_BASE_ADDR_31_7 0x544A100

#define mmNIC0_RXE0_CQ_BASE_ADDR_63_32 0x544A104

#define mmNIC0_RXE0_CQ_LOG_MAX_SIZE 0x544A108

#define mmNIC0_RXE0_CQ_ARM_TIMEOUT_EN 0x544A110

#define mmNIC0_RXE0_CQ_ARM_TIMEOUT 0x544A114

#define mmNIC0_RXE0_CQ_CFG_0 0x544A180

#define mmNIC0_RXE0_CQ_CFG_1 0x544A184

#define mmNIC0_RXE0_CQ_CFG_2 0x544A188

#define mmNIC0_RXE0_CQ_CFG_3 0x544A18C

#define mmNIC0_RXE0_CQ_CFG_4 0x544A190

#define mmNIC0_RXE0_CQ_CFG_5 0x544A194

#define mmNIC0_RXE0_CQ_CFG_6 0x544A198

#define mmNIC0_RXE0_CQ_CFG_7 0x544A19C

#define mmNIC0_RXE0_CQ_CFG_8 0x544A1A0

#define mmNIC0_RXE0_CQ_CFG_9 0x544A1A4

#define mmNIC0_RXE0_CQ_CFG_10 0x544A1A8

#define mmNIC0_RXE0_CQ_CFG_11 0x544A1AC

#define mmNIC0_RXE0_CQ_CFG_12 0x544A1B0

#define mmNIC0_RXE0_CQ_CFG_13 0x544A1B4

#define mmNIC0_RXE0_CQ_CFG_14 0x544A1B8

#define mmNIC0_RXE0_CQ_CFG_15 0x544A1BC

#define mmNIC0_RXE0_CQ_CFG_16 0x544A1C0

#define mmNIC0_RXE0_CQ_CFG_17 0x544A1C4

#define mmNIC0_RXE0_CQ_CFG_18 0x544A1C8

#define mmNIC0_RXE0_CQ_CFG_19 0x544A1CC

#define mmNIC0_RXE0_CQ_CFG_20 0x544A1D0

#define mmNIC0_RXE0_CQ_CFG_21 0x544A1D4

#define mmNIC0_RXE0_CQ_CFG_22 0x544A1D8

#define mmNIC0_RXE0_CQ_CFG_23 0x544A1DC

#define mmNIC0_RXE0_CQ_CFG_24 0x544A1E0

#define mmNIC0_RXE0_CQ_CFG_25 0x544A1E4

#define mmNIC0_RXE0_CQ_CFG_26 0x544A1E8

#define mmNIC0_RXE0_CQ_CFG_27 0x544A1EC

#define mmNIC0_RXE0_CQ_CFG_28 0x544A1F0

#define mmNIC0_RXE0_CQ_CFG_29 0x544A1F4

#define mmNIC0_RXE0_CQ_CFG_30 0x544A1F8

#define mmNIC0_RXE0_CQ_CFG_31 0x544A1FC

#define mmNIC0_RXE0_CQ_WRITE_INDEX_0 0x544A200

#define mmNIC0_RXE0_CQ_WRITE_INDEX_1 0x544A204

#define mmNIC0_RXE0_CQ_WRITE_INDEX_2 0x544A208

#define mmNIC0_RXE0_CQ_WRITE_INDEX_3 0x544A20C

#define mmNIC0_RXE0_CQ_WRITE_INDEX_4 0x544A210

#define mmNIC0_RXE0_CQ_WRITE_INDEX_5 0x544A214

#define mmNIC0_RXE0_CQ_WRITE_INDEX_6 0x544A218

#define mmNIC0_RXE0_CQ_WRITE_INDEX_7 0x544A21C

#define mmNIC0_RXE0_CQ_WRITE_INDEX_8 0x544A220

#define mmNIC0_RXE0_CQ_WRITE_INDEX_9 0x544A224

#define mmNIC0_RXE0_CQ_WRITE_INDEX_10 0x544A228

#define mmNIC0_RXE0_CQ_WRITE_INDEX_11 0x544A22C

#define mmNIC0_RXE0_CQ_WRITE_INDEX_12 0x544A230

#define mmNIC0_RXE0_CQ_WRITE_INDEX_13 0x544A234

#define mmNIC0_RXE0_CQ_WRITE_INDEX_14 0x544A238

#define mmNIC0_RXE0_CQ_WRITE_INDEX_15 0x544A23C

#define mmNIC0_RXE0_CQ_WRITE_INDEX_16 0x544A240

#define mmNIC0_RXE0_CQ_WRITE_INDEX_17 0x544A244

#define mmNIC0_RXE0_CQ_WRITE_INDEX_18 0x544A248

#define mmNIC0_RXE0_CQ_WRITE_INDEX_19 0x544A24C

#define mmNIC0_RXE0_CQ_WRITE_INDEX_20 0x544A250

#define mmNIC0_RXE0_CQ_WRITE_INDEX_21 0x544A254

#define mmNIC0_RXE0_CQ_WRITE_INDEX_22 0x544A258

#define mmNIC0_RXE0_CQ_WRITE_INDEX_23 0x544A25C

#define mmNIC0_RXE0_CQ_WRITE_INDEX_24 0x544A260

#define mmNIC0_RXE0_CQ_WRITE_INDEX_25 0x544A264

#define mmNIC0_RXE0_CQ_WRITE_INDEX_26 0x544A268

#define mmNIC0_RXE0_CQ_WRITE_INDEX_27 0x544A26C

#define mmNIC0_RXE0_CQ_WRITE_INDEX_28 0x544A270

#define mmNIC0_RXE0_CQ_WRITE_INDEX_29 0x544A274

#define mmNIC0_RXE0_CQ_WRITE_INDEX_30 0x544A278

#define mmNIC0_RXE0_CQ_WRITE_INDEX_31 0x544A27C

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_0 0x544A280

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_1 0x544A284

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_2 0x544A288

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_3 0x544A28C

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_4 0x544A290

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_5 0x544A294

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_6 0x544A298

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_7 0x544A29C

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_8 0x544A2A0

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_9 0x544A2A4

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_10 0x544A2A8

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_11 0x544A2AC

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_12 0x544A2B0

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_13 0x544A2B4

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_14 0x544A2B8

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_15 0x544A2BC

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_16 0x544A2C0

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_17 0x544A2C4

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_18 0x544A2C8

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_19 0x544A2CC

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_20 0x544A2D0

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_21 0x544A2D4

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_22 0x544A2D8

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_23 0x544A2DC

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_24 0x544A2E0

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_25 0x544A2E4

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_26 0x544A2E8

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_27 0x544A2EC

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_28 0x544A2F0

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_29 0x544A2F4

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_30 0x544A2F8

#define mmNIC0_RXE0_CQ_PRODUCER_INDEX_31 0x544A2FC

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_0 0x544A300

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_1 0x544A304

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_2 0x544A308

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_3 0x544A30C

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_4 0x544A310

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_5 0x544A314

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_6 0x544A318

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_7 0x544A31C

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_8 0x544A320

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_9 0x544A324

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_10 0x544A328

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_11 0x544A32C

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_12 0x544A330

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_13 0x544A334

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_14 0x544A338

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_15 0x544A33C

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_16 0x544A340

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_17 0x544A344

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_18 0x544A348

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_19 0x544A34C

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_20 0x544A350

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_21 0x544A354

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_22 0x544A358

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_23 0x544A35C

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_24 0x544A360

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_25 0x544A364

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_26 0x544A368

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_27 0x544A36C

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_28 0x544A370

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_29 0x544A374

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_30 0x544A378

#define mmNIC0_RXE0_CQ_CONSUMER_INDEX_31 0x544A37C

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_0 0x544A380

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_1 0x544A384

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_2 0x544A388

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_3 0x544A38C

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_4 0x544A390

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_5 0x544A394

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_6 0x544A398

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_7 0x544A39C

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_8 0x544A3A0

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_9 0x544A3A4

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_10 0x544A3A8

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_11 0x544A3AC

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_12 0x544A3B0

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_13 0x544A3B4

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_14 0x544A3B8

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_15 0x544A3BC

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_16 0x544A3C0

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_17 0x544A3C4

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_18 0x544A3C8

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_19 0x544A3CC

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_20 0x544A3D0

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_21 0x544A3D4

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_22 0x544A3D8

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_23 0x544A3DC

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_24 0x544A3E0

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_25 0x544A3E4

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_26 0x544A3E8

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_27 0x544A3EC

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_28 0x544A3F0

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_29 0x544A3F4

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_30 0x544A3F8

#define mmNIC0_RXE0_CQ_PI_ADDR_LO_31 0x544A3FC

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_0 0x544A400

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_1 0x544A404

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_2 0x544A408

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_3 0x544A40C

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_4 0x544A410

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_5 0x544A414

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_6 0x544A418

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_7 0x544A41C

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_8 0x544A420

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_9 0x544A424

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_10 0x544A428

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_11 0x544A42C

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_12 0x544A430

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_13 0x544A434

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_14 0x544A438

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_15 0x544A43C

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_16 0x544A440

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_17 0x544A444

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_18 0x544A448

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_19 0x544A44C

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_20 0x544A450

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_21 0x544A454

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_22 0x544A458

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_23 0x544A45C

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_24 0x544A460

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_25 0x544A464

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_26 0x544A468

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_27 0x544A46C

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_28 0x544A470

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_29 0x544A474

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_30 0x544A478

#define mmNIC0_RXE0_CQ_PI_ADDR_HI_31 0x544A47C

#define mmNIC0_RXE0_CQ_AXI_PROT_0 0x544A480

#define mmNIC0_RXE0_CQ_AXI_PROT_1 0x544A484

#define mmNIC0_RXE0_CQ_AXI_PROT_2 0x544A488

#define mmNIC0_RXE0_CQ_AXI_PROT_3 0x544A48C

#define mmNIC0_RXE0_CQ_AXI_PROT_4 0x544A490

#define mmNIC0_RXE0_CQ_AXI_PROT_5 0x544A494

#define mmNIC0_RXE0_CQ_AXI_PROT_6 0x544A498

#define mmNIC0_RXE0_CQ_AXI_PROT_7 0x544A49C

#define mmNIC0_RXE0_CQ_AXI_PROT_8 0x544A4A0

#define mmNIC0_RXE0_CQ_AXI_PROT_9 0x544A4A4

#define mmNIC0_RXE0_CQ_AXI_PROT_10 0x544A4A8

#define mmNIC0_RXE0_CQ_AXI_PROT_11 0x544A4AC

#define mmNIC0_RXE0_CQ_AXI_PROT_12 0x544A4B0

#define mmNIC0_RXE0_CQ_AXI_PROT_13 0x544A4B4

#define mmNIC0_RXE0_CQ_AXI_PROT_14 0x544A4B8

#define mmNIC0_RXE0_CQ_AXI_PROT_15 0x544A4BC

#define mmNIC0_RXE0_CQ_AXI_PROT_16 0x544A4C0

#define mmNIC0_RXE0_CQ_AXI_PROT_17 0x544A4C4

#define mmNIC0_RXE0_CQ_AXI_PROT_18 0x544A4C8

#define mmNIC0_RXE0_CQ_AXI_PROT_19 0x544A4CC

#define mmNIC0_RXE0_CQ_AXI_PROT_20 0x544A4D0

#define mmNIC0_RXE0_CQ_AXI_PROT_21 0x544A4D4

#define mmNIC0_RXE0_CQ_AXI_PROT_22 0x544A4D8

#define mmNIC0_RXE0_CQ_AXI_PROT_23 0x544A4DC

#define mmNIC0_RXE0_CQ_AXI_PROT_24 0x544A4E0

#define mmNIC0_RXE0_CQ_AXI_PROT_25 0x544A4E4

#define mmNIC0_RXE0_CQ_AXI_PROT_26 0x544A4E8

#define mmNIC0_RXE0_CQ_AXI_PROT_27 0x544A4EC

#define mmNIC0_RXE0_CQ_AXI_PROT_28 0x544A4F0

#define mmNIC0_RXE0_CQ_AXI_PROT_29 0x544A4F4

#define mmNIC0_RXE0_CQ_AXI_PROT_30 0x544A4F8

#define mmNIC0_RXE0_CQ_AXI_PROT_31 0x544A4FC

#define mmNIC0_RXE0_CQ_LOG_SIZE_0 0x544A500

#define mmNIC0_RXE0_CQ_LOG_SIZE_1 0x544A504

#define mmNIC0_RXE0_CQ_LOG_SIZE_2 0x544A508

#define mmNIC0_RXE0_CQ_LOG_SIZE_3 0x544A50C

#define mmNIC0_RXE0_CQ_LOG_SIZE_4 0x544A510

#define mmNIC0_RXE0_CQ_LOG_SIZE_5 0x544A514

#define mmNIC0_RXE0_CQ_LOG_SIZE_6 0x544A518

#define mmNIC0_RXE0_CQ_LOG_SIZE_7 0x544A51C

#define mmNIC0_RXE0_CQ_LOG_SIZE_8 0x544A520

#define mmNIC0_RXE0_CQ_LOG_SIZE_9 0x544A524

#define mmNIC0_RXE0_CQ_LOG_SIZE_10 0x544A528

#define mmNIC0_RXE0_CQ_LOG_SIZE_11 0x544A52C

#define mmNIC0_RXE0_CQ_LOG_SIZE_12 0x544A530

#define mmNIC0_RXE0_CQ_LOG_SIZE_13 0x544A534

#define mmNIC0_RXE0_CQ_LOG_SIZE_14 0x544A538

#define mmNIC0_RXE0_CQ_LOG_SIZE_15 0x544A53C

#define mmNIC0_RXE0_CQ_LOG_SIZE_16 0x544A540

#define mmNIC0_RXE0_CQ_LOG_SIZE_17 0x544A544

#define mmNIC0_RXE0_CQ_LOG_SIZE_18 0x544A548

#define mmNIC0_RXE0_CQ_LOG_SIZE_19 0x544A54C

#define mmNIC0_RXE0_CQ_LOG_SIZE_20 0x544A550

#define mmNIC0_RXE0_CQ_LOG_SIZE_21 0x544A554

#define mmNIC0_RXE0_CQ_LOG_SIZE_22 0x544A558

#define mmNIC0_RXE0_CQ_LOG_SIZE_23 0x544A55C

#define mmNIC0_RXE0_CQ_LOG_SIZE_24 0x544A560

#define mmNIC0_RXE0_CQ_LOG_SIZE_25 0x544A564

#define mmNIC0_RXE0_CQ_LOG_SIZE_26 0x544A568

#define mmNIC0_RXE0_CQ_LOG_SIZE_27 0x544A56C

#define mmNIC0_RXE0_CQ_LOG_SIZE_28 0x544A570

#define mmNIC0_RXE0_CQ_LOG_SIZE_29 0x544A574

#define mmNIC0_RXE0_CQ_LOG_SIZE_30 0x544A578

#define mmNIC0_RXE0_CQ_LOG_SIZE_31 0x544A57C

#define mmNIC0_RXE0_RDV_SEND_WQ_BASE_ADDR_LO 0x544A600

#define mmNIC0_RXE0_RDV_SEND_WQ_BASE_ADDR_HI 0x544A604

#define mmNIC0_RXE0_RDV_LOG_MAX_WQ_SIZE 0x544A608

#define mmNIC0_RXE0_LBW_BASE_LO 0x544A700

#define mmNIC0_RXE0_LBW_BASE_HI 0x544A704

#define mmNIC0_RXE0_LBW_LOG_SIZE 0x544A708

#define mmNIC0_RXE0_RAW_BASE_LO_P0_0 0x544A710

#define mmNIC0_RXE0_RAW_BASE_LO_P0_1 0x544A714

#define mmNIC0_RXE0_RAW_BASE_HI_P0_0 0x544A720

#define mmNIC0_RXE0_RAW_BASE_HI_P0_1 0x544A724

#define mmNIC0_RXE0_RAW_MISC_P0_0 0x544A730

#define mmNIC0_RXE0_RAW_MISC_P0_1 0x544A734

#define mmNIC0_RXE0_RAW_BASE_LO_P1_0 0x544A750

#define mmNIC0_RXE0_RAW_BASE_LO_P1_1 0x544A754

#define mmNIC0_RXE0_RAW_BASE_HI_P1_0 0x544A760

#define mmNIC0_RXE0_RAW_BASE_HI_P1_1 0x544A764

#define mmNIC0_RXE0_RAW_MISC_P1_0 0x544A770

#define mmNIC0_RXE0_RAW_MISC_P1_1 0x544A774

#define mmNIC0_RXE0_RAW_BASE_LO_P2_0 0x544A790

#define mmNIC0_RXE0_RAW_BASE_LO_P2_1 0x544A794

#define mmNIC0_RXE0_RAW_BASE_HI_P2_0 0x544A7A0

#define mmNIC0_RXE0_RAW_BASE_HI_P2_1 0x544A7A4

#define mmNIC0_RXE0_RAW_MISC_P2_0 0x544A7B0

#define mmNIC0_RXE0_RAW_MISC_P2_1 0x544A7B4

#define mmNIC0_RXE0_RAW_BASE_LO_P3_0 0x544A7D0

#define mmNIC0_RXE0_RAW_BASE_LO_P3_1 0x544A7D4

#define mmNIC0_RXE0_RAW_BASE_HI_P3_0 0x544A7E0

#define mmNIC0_RXE0_RAW_BASE_HI_P3_1 0x544A7E4

#define mmNIC0_RXE0_RAW_MISC_P3_0 0x544A7F0

#define mmNIC0_RXE0_RAW_MISC_P3_1 0x544A7F4

#define mmNIC0_RXE0_SEI_INTR_CAUSE 0x544A800

#define mmNIC0_RXE0_SEI_INTR_MASK 0x544A804

#define mmNIC0_RXE0_SEI_INTR_CLEAR 0x544A808

#define mmNIC0_RXE0_SPI_INTR_CAUSE 0x544A810

#define mmNIC0_RXE0_SPI_INTR_MASK 0x544A814

#define mmNIC0_RXE0_SPI_INTR_CLEAR 0x544A818

#define mmNIC0_RXE0_DBG_SPMU_SELECT 0x544AA00

#define mmNIC0_RXE0_DBG_INV_OP_0 0x544AA04

#define mmNIC0_RXE0_DBG_INV_OP_1 0x544AA08

#define mmNIC0_RXE0_DBG_AXI_ERR 0x544AA0C

#define mmNIC0_RXE0_DBG_AXI_CQE_ERR 0x544AA10

#define mmNIC0_RXE0_DBG_AXI_LBW_ERR 0x544AA14

#define mmNIC0_RXE0_DBG_EN 0x544AA18

#define mmNIC0_RXE0_DBG_CQ_ARM_ON 0x544AA1C

#define mmNIC0_RXE0_DBG_CQ_ARM_SEL 0x544AA20

#define mmNIC0_RXE0_DBG_CQ_ARM_IDX 0x544AA24

#define mmNIC0_RXE0_DBG_SLICE_MAIN 0x544AA28

#define mmNIC0_RXE0_DBG_SLICE_SCT 0x544AA2C

#endif /* ASIC_REG_NIC0_RXE0_REGS_H_ */
