-- generated by newgenasym Tue Nov 17 14:32:23 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity opa1632 is
    port (    
	\+vin\:    INOUT  STD_LOGIC;    
	\-vin\:    INOUT  STD_LOGIC;    
	ENB:       INOUT  STD_LOGIC;    
	\v+\:      INOUT  STD_LOGIC;    
	\v-\:      INOUT  STD_LOGIC;    
	VOCM:      INOUT  STD_LOGIC;    
	\vout+\:   INOUT  STD_LOGIC;    
	\vout-\:   INOUT  STD_LOGIC);
end opa1632;
