strict digraph "" {
	node [label="\N"];
	"430:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f104a57c150>",
		clk_sens=False,
		fillcolor=gold,
		label="430:AL",
		sens="['Current_state', 'Next_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['StateJam', 'StateBackOff', 'Current_state', 'Next_state']"];
	"431:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f104a57c310>",
		fillcolor=springgreen,
		label="431:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"430:AL" -> "431:IF"	 [cond="[]",
		lineno=None];
	"432:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57c450>",
		fillcolor=cadetblue,
		label="432:BS
Random_init = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57c450>]",
		style=filled,
		typ=BlockingSubstitution];
	"431:IF" -> "432:BS"	 [cond="['Current_state', 'StateJam', 'Next_state', 'StateBackOff']",
		label="((Current_state == StateJam) && (Next_state == StateBackOff))",
		lineno=431];
	"434:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57c350>",
		fillcolor=cadetblue,
		label="434:BS
Random_init = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57c350>]",
		style=filled,
		typ=BlockingSubstitution];
	"431:IF" -> "434:BS"	 [cond="['Current_state', 'StateJam', 'Next_state', 'StateBackOff']",
		label="!(((Current_state == StateJam) && (Next_state == StateBackOff)))",
		lineno=431];
	"Leaf_430:AL"	 [def_var="['Random_init']",
		label="Leaf_430:AL"];
	"432:BS" -> "Leaf_430:AL"	 [cond="[]",
		lineno=None];
	"434:BS" -> "Leaf_430:AL"	 [cond="[]",
		lineno=None];
}
