#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001330cdcd6e0 .scope module, "uart_rx" "uart_rx" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "empty";
    .port_info 6 /OUTPUT 8 "d_out";
    .port_info 7 /OUTPUT 1 "rx_error";
    .port_info 8 /OUTPUT 1 "fifo_overflow";
P_000001330ce05530 .param/l "BAUD" 0 2 7, +C4<00000000000000011100001000000000>;
P_000001330ce05568 .param/l "CLOCK_FREQ" 0 2 6, +C4<00000101111101011110000100000000>;
P_000001330ce055a0 .param/l "DATA_BITS" 0 2 8, +C4<00000000000000000000000000001000>;
P_000001330ce055d8 .param/l "FIFO_DEPTH" 0 2 10, +C4<00000000000000000000000000010000>;
P_000001330ce05610 .param/l "STOP_BITS" 0 2 9, +C4<00000000000000000000000000000001>;
L_000001330ce26f10 .functor AND 1, v000001330ce8a220_0, L_000001330ce8b620, C4<1>, C4<1>;
L_000001330ce26f80 .functor BUFZ 1, v000001330ce8ad60_0, C4<0>, C4<0>, C4<0>;
v000001330ce8bbc0_0 .net *"_ivl_1", 0 0, L_000001330ce8b620;  1 drivers
v000001330ce8bb20_0 .net "baud_tick_16x", 0 0, v000001330ce13720_0;  1 drivers
o000001330ce39fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001330ce8bd00_0 .net "clk", 0 0, o000001330ce39fd8;  0 drivers
v000001330ce8b6c0_0 .net "d_out", 7 0, v000001330ce13220_0;  1 drivers
v000001330ce8acc0_0 .net "empty", 0 0, L_000001330ce8b9e0;  1 drivers
v000001330ce8bda0_0 .net "fifo_overflow", 0 0, L_000001330ce26f80;  1 drivers
v000001330ce8ad60_0 .var "fifo_overflow_pulse", 0 0;
v000001330ce8a360_0 .net "full", 0 0, L_000001330ce26ce0;  1 drivers
o000001330ce3a2a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001330ce8a2c0_0 .net "rd_en", 0 0, o000001330ce3a2a8;  0 drivers
o000001330ce3a008 .functor BUFZ 1, C4<z>; HiZ drive
v000001330ce8a400_0 .net "rst_n", 0 0, o000001330ce3a008;  0 drivers
o000001330ce3a518 .functor BUFZ 1, C4<z>; HiZ drive
v000001330ce8be40_0 .net "rx", 0 0, o000001330ce3a518;  0 drivers
v000001330ce8bee0_0 .net "rx_data", 7 0, v000001330ce8a0e0_0;  1 drivers
v000001330ce8a5e0_0 .net "rx_error", 0 0, v000001330ce8b260_0;  1 drivers
v000001330ce8aae0_0 .net "rx_valid", 0 0, v000001330ce8a220_0;  1 drivers
L_000001330ce8b620 .reduce/nor L_000001330ce26ce0;
S_000001330cdcd870 .scope module, "baud_gen_inst" "baud_gen" 2 36, 3 1 0, S_000001330cdcd6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "baud_tick_16x";
P_000001330ce12eb0 .param/l "BAUD" 0 3 2, +C4<00000000000000011100001000000000>;
P_000001330ce12ee8 .param/l "BIT_TICKS" 1 3 14, +C4<0000000000000000000000000000000000000000000000000000000000110110>;
P_000001330ce12f20 .param/l "CLOCK_FREQ" 0 3 3, +C4<00000101111101011110000100000000>;
v000001330ce13680_0 .var "baud_cnt", 6 0;
v000001330ce13720_0 .var "baud_tick_16x", 0 0;
v000001330ce13860_0 .net "clk", 0 0, o000001330ce39fd8;  alias, 0 drivers
v000001330ce13e00_0 .net "rst_n", 0 0, o000001330ce3a008;  alias, 0 drivers
E_000001330ce077d0/0 .event negedge, v000001330ce13e00_0;
E_000001330ce077d0/1 .event posedge, v000001330ce13860_0;
E_000001330ce077d0 .event/or E_000001330ce077d0/0, E_000001330ce077d0/1;
S_000001330ce24290 .scope module, "fifo_inst" "fifo" 2 60, 4 1 0, S_000001330cdcd6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "d_in";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 8 "d_out";
P_000001330cdc8220 .param/l "DEPTH" 0 4 3, +C4<00000000000000000000000000010000>;
P_000001330cdc8258 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
L_000001330ce27a00 .functor XOR 1, L_000001330ce8a4a0, L_000001330ce8a860, C4<0>, C4<0>;
L_000001330ce26ce0 .functor AND 1, L_000001330ce27a00, L_000001330ce8b800, C4<1>, C4<1>;
v000001330ce13900_0 .net *"_ivl_1", 0 0, L_000001330ce8a4a0;  1 drivers
v000001330ce139a0_0 .net *"_ivl_10", 0 0, L_000001330ce8b800;  1 drivers
v000001330ce135e0_0 .net *"_ivl_3", 0 0, L_000001330ce8a860;  1 drivers
v000001330ce13fe0_0 .net *"_ivl_4", 0 0, L_000001330ce27a00;  1 drivers
v000001330ce137c0_0 .net *"_ivl_7", 3 0, L_000001330ce8ae00;  1 drivers
v000001330ce132c0_0 .net *"_ivl_9", 3 0, L_000001330ce8ab80;  1 drivers
v000001330ce134a0_0 .net "clk", 0 0, o000001330ce39fd8;  alias, 0 drivers
v000001330ce130e0_0 .net "d_in", 7 0, v000001330ce8a0e0_0;  alias, 1 drivers
v000001330ce13220_0 .var "d_out", 7 0;
v000001330ce13180_0 .net "empty", 0 0, L_000001330ce8b9e0;  alias, 1 drivers
v000001330ce13400_0 .net "full", 0 0, L_000001330ce26ce0;  alias, 1 drivers
v000001330ce13ea0 .array "mem", 15 0, 7 0;
v000001330ce13b80_0 .net "rd_en", 0 0, o000001330ce3a2a8;  alias, 0 drivers
v000001330ce13a40_0 .var "rd_ptr", 4 0;
v000001330ce13540_0 .net "rst_n", 0 0, o000001330ce3a008;  alias, 0 drivers
v000001330ce13360_0 .net "wr_en", 0 0, L_000001330ce26f10;  1 drivers
v000001330ce13ae0_0 .var "wr_ptr", 4 0;
L_000001330ce8a4a0 .part v000001330ce13ae0_0, 4, 1;
L_000001330ce8a860 .part v000001330ce13a40_0, 4, 1;
L_000001330ce8ae00 .part v000001330ce13ae0_0, 0, 4;
L_000001330ce8ab80 .part v000001330ce13a40_0, 0, 4;
L_000001330ce8b800 .cmp/eq 4, L_000001330ce8ae00, L_000001330ce8ab80;
L_000001330ce8b9e0 .cmp/eq 5, v000001330ce13ae0_0, v000001330ce13a40_0;
S_000001330ce24420 .scope module, "uart_rx_core_inst" "uart_rx_core" 2 46, 5 1 0, S_000001330cdcd6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 1 "baud_tick_16x";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_valid";
    .port_info 6 /OUTPUT 1 "rx_error";
P_000001330ce245b0 .param/l "DATA" 1 5 17, C4<10>;
P_000001330ce245e8 .param/l "DATA_BITS" 0 5 2, +C4<00000000000000000000000000001000>;
P_000001330ce24620 .param/l "IDLE" 1 5 15, C4<00>;
P_000001330ce24658 .param/l "START" 1 5 16, C4<01>;
P_000001330ce24690 .param/l "STOP" 1 5 18, C4<11>;
P_000001330ce246c8 .param/l "STOP_BITS" 0 5 3, +C4<00000000000000000000000000000001>;
v000001330ce13c20_0 .net "baud_tick_16x", 0 0, v000001330ce13720_0;  alias, 1 drivers
v000001330ce13cc0_0 .var "bit_cnt", 3 0;
v000001330ce13d60_0 .net "clk", 0 0, o000001330ce39fd8;  alias, 0 drivers
v000001330ce8b580_0 .net "rst_n", 0 0, o000001330ce3a008;  alias, 0 drivers
v000001330ce8bf80_0 .net "rx", 0 0, o000001330ce3a518;  alias, 0 drivers
v000001330ce8a0e0_0 .var "rx_data", 7 0;
v000001330ce8b260_0 .var "rx_error", 0 0;
v000001330ce8a540_0 .var "rx_sync1", 0 0;
v000001330ce8a180_0 .var "rx_sync2", 0 0;
v000001330ce8a220_0 .var "rx_valid", 0 0;
v000001330ce8bc60_0 .var "sample_cnt", 3 0;
v000001330ce8b760_0 .var "shift_reg", 7 0;
v000001330ce8ac20_0 .var "state", 1 0;
    .scope S_000001330cdcd870;
T_0 ;
    %wait E_000001330ce077d0;
    %load/vec4 v000001330ce13e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001330ce13680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001330ce13720_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001330ce13680_0;
    %pad/u 64;
    %cmpi/e 53, 0, 64;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001330ce13680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001330ce13720_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001330ce13680_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001330ce13680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001330ce13720_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001330ce24420;
T_1 ;
    %wait E_000001330ce077d0;
    %load/vec4 v000001330ce8b580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001330ce8a540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001330ce8a180_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001330ce8bf80_0;
    %assign/vec4 v000001330ce8a540_0, 0;
    %load/vec4 v000001330ce8a540_0;
    %assign/vec4 v000001330ce8a180_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001330ce24420;
T_2 ;
    %wait E_000001330ce077d0;
    %load/vec4 v000001330ce8b580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001330ce8ac20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001330ce13cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001330ce8b760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001330ce8a0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001330ce8a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001330ce8b260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001330ce8bc60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001330ce8a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001330ce8b260_0, 0;
    %load/vec4 v000001330ce8ac20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001330ce8ac20_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001330ce8bc60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001330ce13cc0_0, 0;
    %load/vec4 v000001330ce8a180_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001330ce8ac20_0, 0;
T_2.8 ;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v000001330ce13c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v000001330ce8bc60_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001330ce8bc60_0, 0;
    %load/vec4 v000001330ce8bc60_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001330ce8a180_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001330ce8ac20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001330ce8bc60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001330ce13cc0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001330ce8ac20_0, 0;
T_2.15 ;
T_2.12 ;
T_2.10 ;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v000001330ce13c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v000001330ce8bc60_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001330ce8bc60_0, 0;
    %load/vec4 v000001330ce8bc60_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v000001330ce8a180_0;
    %load/vec4 v000001330ce8b760_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001330ce8b760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001330ce8bc60_0, 0;
    %load/vec4 v000001330ce13cc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001330ce13cc0_0, 0;
    %load/vec4 v000001330ce13cc0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001330ce8ac20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001330ce13cc0_0, 0;
T_2.20 ;
T_2.18 ;
T_2.16 ;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v000001330ce13c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %load/vec4 v000001330ce8bc60_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001330ce8bc60_0, 0;
    %load/vec4 v000001330ce8bc60_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v000001330ce8a180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.26, 4;
    %load/vec4 v000001330ce8b760_0;
    %assign/vec4 v000001330ce8a0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001330ce8a220_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001330ce8b260_0, 0;
T_2.27 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001330ce8ac20_0, 0;
T_2.24 ;
T_2.22 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001330ce24290;
T_3 ;
    %wait E_000001330ce077d0;
    %load/vec4 v000001330ce13540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001330ce13ae0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001330ce13a40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001330ce13360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001330ce13400_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001330ce130e0_0;
    %load/vec4 v000001330ce13ae0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001330ce13ea0, 0, 4;
    %load/vec4 v000001330ce13ae0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001330ce13ae0_0, 0;
T_3.2 ;
    %load/vec4 v000001330ce13b80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v000001330ce13180_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000001330ce13a40_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001330ce13ea0, 4;
    %assign/vec4 v000001330ce13220_0, 0;
    %load/vec4 v000001330ce13a40_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001330ce13a40_0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001330cdcd6e0;
T_4 ;
    %wait E_000001330ce077d0;
    %load/vec4 v000001330ce8a400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001330ce8ad60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001330ce8aae0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.2, 8;
    %load/vec4 v000001330ce8a360_0;
    %and;
T_4.2;
    %assign/vec4 v000001330ce8ad60_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "d:\CTWIntern\Training\UART_RX\uart_rx.v";
    "./baud_gen.v";
    "./fifo.v";
    "./uart_rx_core.v";
