EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:master-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title "Open wound"
Date "30 jul 2014"
Rev "rc2"
Comp "Synusia"
Comment1 "Under MIT License"
Comment2 ""
Comment3 ""
Comment4 "Master layout"
$EndDescr
$Sheet
S 2150 2150 1200 1300
U 53D95276
F0 "audio" 60
F1 "audio.sch" 60
$EndSheet
$Sheet
S 4850 2050 1150 1350
U 53DCA429
F0 "power supply" 60
F1 "power-supply.sch" 60
$EndSheet
$Sheet
S 4050 4250 1250 1350
U 53DDE158
F0 "digital" 60
F1 "digital.sch" 60
$EndSheet
$Sheet
S 5850 4200 1350 1450
U 53DF2363
F0 "main" 60
F1 "main.sch" 60
$EndSheet
$Sheet
S 7050 2050 1350 1550
U 53E0B6BA
F0 "pir" 50
F1 "pir.sch" 50
$EndSheet
$EndSCHEMATC
