{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697285580034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697285580042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 13:12:59 2023 " "Processing started: Sat Oct 14 13:12:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697285580042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697285580042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697285580042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1697285580312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "../RTL/mux2.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/mux2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM_INTERNALS1 " "Found entity 1: SCSI_SM_INTERNALS1" {  } { { "../RTL/SCSI_SM/scsi_sm_internals1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_internals1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM_INTERNALS " "Found entity 1: SCSI_SM_INTERNALS" {  } { { "../RTL/SCSI_SM/SCSI_SM_INTERNALS.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../RTL/PLL.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_outputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_outputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_outputs " "Found entity 1: scsi_sm_outputs" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_inputs " "Found entity 1: scsi_sm_inputs" {  } { { "../RTL/SCSI_SM/scsi_sm_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM " "Found entity 1: SCSI_SM" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers_term.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_term.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_term " "Found entity 1: registers_term" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers_istr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_istr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_istr " "Found entity 1: registers_istr" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_cntr " "Found entity 1: registers_cntr" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_write_strobes.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_write_strobes.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_write_strobes " "Found entity 1: fifo_write_strobes" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_full_empty_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_full_empty_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo__full_empty_ctr " "Found entity 1: fifo__full_empty_ctr" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_byte_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_byte_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_byte_ptr " "Found entity 1: fifo_byte_ptr" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_3bit_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_3bit_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_3bit_cntr " "Found entity 1: fifo_3bit_cntr" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_scsi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_scsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_scsi " "Found entity 1: datapath_scsi" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_output " "Found entity 1: datapath_output" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_input " "Found entity 1: datapath_input" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_24dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_24dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_24dec " "Found entity 1: datapath_24dec" {  } { { "../RTL/datapath/datapath_24dec.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_8b_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_8b_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_8b_MUX " "Found entity 1: datapath_8b_MUX" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RTL/datapath/datapath.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_outputs " "Found entity 1: CPU_SM_outputs" {  } { { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_inputs " "Found entity 1: CPU_SM_inputs" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM " "Found entity 1: CPU_SM" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/resdmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/resdmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESDMAC " "Found entity 1: RESDMAC" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atpll.v 1 1 " "Found 1 design units, including 1 entities, in source file atpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 atpll " "Found entity 1: atpll" {  } { { "atpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285580406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285580406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RESDMAC " "Elaborating entity \"RESDMAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697285580432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:u_registers " "Elaborating entity \"registers\" for hierarchy \"registers:u_registers\"" {  } { { "../RTL/RESDMAC.v" "u_registers" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder registers:u_registers\|addr_decoder:u_addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"registers:u_registers\|addr_decoder:u_addr_decoder\"" {  } { { "../RTL/Registers/registers.v" "u_addr_decoder" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_istr registers:u_registers\|registers_istr:u_registers_istr " "Elaborating entity \"registers_istr\" for hierarchy \"registers:u_registers\|registers_istr:u_registers_istr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_istr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_cntr registers:u_registers\|registers_cntr:u_registers_cntr " "Elaborating entity \"registers_cntr\" for hierarchy \"registers:u_registers\|registers_cntr:u_registers_cntr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_cntr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_term registers:u_registers\|registers_term:u_registers_term " "Elaborating entity \"registers_term\" for hierarchy \"registers:u_registers\|registers_term:u_registers_term\"" {  } { { "../RTL/Registers/registers.v" "u_registers_term" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM CPU_SM:u_CPU_SM " "Elaborating entity \"CPU_SM\" for hierarchy \"CPU_SM:u_CPU_SM\"" {  } { { "../RTL/RESDMAC.v" "u_CPU_SM" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580479 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nDSACK CPU_SM.v(107) " "Verilog HDL or VHDL warning at CPU_SM.v(107): object \"nDSACK\" assigned a value but never read" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1697285580479 "|RESDMAC|CPU_SM:u_CPU_SM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nSTERM_ CPU_SM.v(115) " "Verilog HDL or VHDL warning at CPU_SM.v(115): object \"nSTERM_\" assigned a value but never read" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1697285580480 "|RESDMAC|CPU_SM:u_CPU_SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_inputs CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs " "Elaborating entity \"CPU_SM_inputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_inputs" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580487 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[59\] CPU_SM_inputs.v(36) " "Output port \"E\[59\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1697285580489 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[54\] CPU_SM_inputs.v(36) " "Output port \"E\[54\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1697285580489 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[52\] CPU_SM_inputs.v(36) " "Output port \"E\[52\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1697285580489 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[49\] CPU_SM_inputs.v(36) " "Output port \"E\[49\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1697285580489 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[47\] CPU_SM_inputs.v(36) " "Output port \"E\[47\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1697285580489 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[44\] CPU_SM_inputs.v(36) " "Output port \"E\[44\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1697285580489 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[41\] CPU_SM_inputs.v(36) " "Output port \"E\[41\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1697285580489 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[38\] CPU_SM_inputs.v(36) " "Output port \"E\[38\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1697285580489 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_outputs CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs " "Elaborating entity \"CPU_SM_outputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_outputs" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCSI_SM SCSI_SM:u_SCSI_SM " "Elaborating entity \"SCSI_SM\" for hierarchy \"SCSI_SM:u_SCSI_SM\"" {  } { { "../RTL/RESDMAC.v" "u_SCSI_SM" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCSI_SM_INTERNALS SCSI_SM:u_SCSI_SM\|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS " "Elaborating entity \"SCSI_SM_INTERNALS\" for hierarchy \"SCSI_SM:u_SCSI_SM\|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_SCSI_SM_INTERNALS" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580515 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SCSI_SM_INTERNALS.v(148) " "Verilog HDL Case Statement warning at SCSI_SM_INTERNALS.v(148): incomplete case statement has no default case item" {  } { { "../RTL/SCSI_SM/SCSI_SM_INTERNALS.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v" 148 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1697285580517 "|RESDMAC|SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SCSI_SM_INTERNALS.v(148) " "Verilog HDL Case Statement information at SCSI_SM_INTERNALS.v(148): all case item expressions in this case statement are onehot" {  } { { "../RTL/SCSI_SM/SCSI_SM_INTERNALS.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1697285580517 "|RESDMAC|SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:int_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:int_fifo\"" {  } { { "../RTL/RESDMAC.v" "int_fifo" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_write_strobes fifo:int_fifo\|fifo_write_strobes:u_write_strobes " "Elaborating entity \"fifo_write_strobes\" for hierarchy \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\"" {  } { { "../RTL/FIFO/fifo.v" "u_write_strobes" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo__full_empty_ctr fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr " "Elaborating entity \"fifo__full_empty_ctr\" for hierarchy \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\"" {  } { { "../RTL/FIFO/fifo.v" "u_full_empty_ctr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_3bit_cntr fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr " "Elaborating entity \"fifo_3bit_cntr\" for hierarchy \"fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr\"" {  } { { "../RTL/FIFO/fifo.v" "u_next_in_cntr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_byte_ptr fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr " "Elaborating entity \"fifo_byte_ptr\" for hierarchy \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\"" {  } { { "../RTL/FIFO/fifo.v" "u_byte_ptr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|MUX2:u_MUX2 " "Elaborating entity \"MUX2\" for hierarchy \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|MUX2:u_MUX2\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "u_MUX2" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:u_datapath\"" {  } { { "../RTL/RESDMAC.v" "u_datapath" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_input datapath:u_datapath\|datapath_input:u_datapath_input " "Elaborating entity \"datapath_input\" for hierarchy \"datapath:u_datapath\|datapath_input:u_datapath_input\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_input" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_output datapath:u_datapath\|datapath_output:u_datapath_output " "Elaborating entity \"datapath_output\" for hierarchy \"datapath:u_datapath\|datapath_output:u_datapath_output\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_output" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_scsi datapath:u_datapath\|datapath_scsi:u_datapath_scsi " "Elaborating entity \"datapath_scsi\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_scsi" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_24dec datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec " "Elaborating entity \"datapath_24dec\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_24dec" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_8b_MUX datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_8b_MUX:u_datapath_8b_MUX " "Elaborating entity \"datapath_8b_MUX\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_8b_MUX:u_datapath_8b_MUX\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_8b_MUX" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580600 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath_8b_MUX.v(35) " "Verilog HDL Case Statement information at datapath_8b_MUX.v(35): all case item expressions in this case statement are onehot" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1697285580600 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:u_PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:u_PLL\"" {  } { { "../RTL/RESDMAC.v" "u_PLL" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atpll PLL:u_PLL\|atpll:APLL_inst " "Elaborating entity \"atpll\" for hierarchy \"PLL:u_PLL\|atpll:APLL_inst\"" {  } { { "../RTL/PLL.v" "APLL_inst" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\"" {  } { { "atpll.v" "altpll_component" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\"" {  } { { "atpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697285580675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 5000 " "Parameter \"clk0_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 10000 " "Parameter \"clk1_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 15000 " "Parameter \"clk2_phase_shift\" = \"15000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=atpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=atpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285580676 ""}  } { { "atpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697285580676 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo:int_fifo\|BUFFER_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo:int_fifo\|BUFFER_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 32 " "Parameter WIDTH_BYTEENA_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1697285581045 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1697285581045 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1697285581045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:int_fifo\|altsyncram:BUFFER_rtl_0 " "Elaborated megafunction instantiation \"fifo:int_fifo\|altsyncram:BUFFER_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:int_fifo\|altsyncram:BUFFER_rtl_0 " "Instantiated megafunction \"fifo:int_fifo\|altsyncram:BUFFER_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 32 " "Parameter \"WIDTH_BYTEENA_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285581101 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697285581101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_faj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_faj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_faj1 " "Found entity 1: altsyncram_faj1" {  } { { "db/altsyncram_faj1.tdf" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/altsyncram_faj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697285581149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697285581149 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1697285581312 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 28 -1 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 73 -1 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 79 -1 0 } } { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 25 -1 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 245 -1 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 62 -1 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 76 -1 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 63 -1 0 } } { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1697285581323 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1697285581323 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1697285581545 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1697285581780 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1697285582270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697285582270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "631 " "Implemented 631 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1697285582330 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1697285582330 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1697285582330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "514 " "Implemented 514 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1697285582330 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1697285582330 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1697285582330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1697285582330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697285582357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 13:13:02 2023 " "Processing ended: Sat Oct 14 13:13:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697285582357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697285582357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697285582357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697285582357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697285583276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697285583283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 13:13:03 2023 " "Processing started: Sat Oct 14 13:13:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697285583283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1697285583283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1697285583283 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1697285583353 ""}
{ "Info" "0" "" "Project  = RESDMAC" {  } {  } 0 0 "Project  = RESDMAC" 0 0 "Fitter" 0 0 1697285583354 ""}
{ "Info" "0" "" "Revision = RESDMAC" {  } {  } 0 0 "Revision = RESDMAC" 0 0 "Fitter" 0 0 1697285583354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1697285583418 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RESDMAC EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"RESDMAC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697285583425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697285583442 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697285583442 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk0 1 1 45 5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 45 degrees (5000 ps) for PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1697285583460 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1 1 1 90 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (10000 ps) for PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1697285583460 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2 1 1 135 15000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 135 degrees (15000 ps) for PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1697285583460 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1697285583460 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1697285583479 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1697285583485 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1697285583626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1697285583626 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1697285583626 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1697285583626 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1387 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1697285583627 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1388 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1697285583627 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1697285583627 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1697285583628 ""}
{ "Info" "ISTA_SDC_FOUND" "RESDMAC.sdc " "Reading SDC File: 'RESDMAC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1697285583733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RESDMAC.sdc 41 altera_reserved_tck port " "Ignored filter at RESDMAC.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1697285583735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RESDMAC.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at RESDMAC.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1697285583736 ""}  } { { "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1697285583736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RESDMAC.sdc 212 altera_reserved_tck clock " "Ignored filter at RESDMAC.sdc(212): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" 212 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1697285583740 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BR rising sclk fall max " "Port \"BR\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BR rising sclk fall min " "Port \"BR\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[0\] rising sclk fall max " "Port \"DATA_IO\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[0\] rising sclk fall min " "Port \"DATA_IO\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[10\] rising sclk fall max " "Port \"DATA_IO\[10\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[10\] rising sclk fall min " "Port \"DATA_IO\[10\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[11\] rising sclk fall max " "Port \"DATA_IO\[11\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[11\] rising sclk fall min " "Port \"DATA_IO\[11\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[12\] rising sclk fall max " "Port \"DATA_IO\[12\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[12\] rising sclk fall min " "Port \"DATA_IO\[12\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[13\] rising sclk fall max " "Port \"DATA_IO\[13\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[13\] rising sclk fall min " "Port \"DATA_IO\[13\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[14\] rising sclk fall max " "Port \"DATA_IO\[14\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583745 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[14\] rising sclk fall min " "Port \"DATA_IO\[14\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[15\] rising sclk fall max " "Port \"DATA_IO\[15\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[15\] rising sclk fall min " "Port \"DATA_IO\[15\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[16\] rising sclk fall max " "Port \"DATA_IO\[16\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[16\] rising sclk fall min " "Port \"DATA_IO\[16\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[17\] rising sclk fall max " "Port \"DATA_IO\[17\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[17\] rising sclk fall min " "Port \"DATA_IO\[17\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[18\] rising sclk fall max " "Port \"DATA_IO\[18\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[18\] rising sclk fall min " "Port \"DATA_IO\[18\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[19\] rising sclk fall max " "Port \"DATA_IO\[19\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[19\] rising sclk fall min " "Port \"DATA_IO\[19\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[1\] rising sclk fall max " "Port \"DATA_IO\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[1\] rising sclk fall min " "Port \"DATA_IO\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[20\] rising sclk fall max " "Port \"DATA_IO\[20\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[20\] rising sclk fall min " "Port \"DATA_IO\[20\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[21\] rising sclk fall max " "Port \"DATA_IO\[21\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[21\] rising sclk fall min " "Port \"DATA_IO\[21\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[22\] rising sclk fall max " "Port \"DATA_IO\[22\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[22\] rising sclk fall min " "Port \"DATA_IO\[22\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[23\] rising sclk fall max " "Port \"DATA_IO\[23\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[23\] rising sclk fall min " "Port \"DATA_IO\[23\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[24\] rising sclk fall max " "Port \"DATA_IO\[24\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[24\] rising sclk fall min " "Port \"DATA_IO\[24\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[25\] rising sclk fall max " "Port \"DATA_IO\[25\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[25\] rising sclk fall min " "Port \"DATA_IO\[25\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[26\] rising sclk fall max " "Port \"DATA_IO\[26\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[26\] rising sclk fall min " "Port \"DATA_IO\[26\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583746 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[27\] rising sclk fall max " "Port \"DATA_IO\[27\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[27\] rising sclk fall min " "Port \"DATA_IO\[27\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[28\] rising sclk fall max " "Port \"DATA_IO\[28\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[28\] rising sclk fall min " "Port \"DATA_IO\[28\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[29\] rising sclk fall max " "Port \"DATA_IO\[29\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[29\] rising sclk fall min " "Port \"DATA_IO\[29\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[2\] rising sclk fall max " "Port \"DATA_IO\[2\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[2\] rising sclk fall min " "Port \"DATA_IO\[2\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[30\] rising sclk fall max " "Port \"DATA_IO\[30\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[30\] rising sclk fall min " "Port \"DATA_IO\[30\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[31\] rising sclk fall max " "Port \"DATA_IO\[31\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[31\] rising sclk fall min " "Port \"DATA_IO\[31\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[3\] rising sclk fall max " "Port \"DATA_IO\[3\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[3\] rising sclk fall min " "Port \"DATA_IO\[3\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[4\] rising sclk fall max " "Port \"DATA_IO\[4\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[4\] rising sclk fall min " "Port \"DATA_IO\[4\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[5\] rising sclk fall max " "Port \"DATA_IO\[5\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[5\] rising sclk fall min " "Port \"DATA_IO\[5\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[6\] rising sclk fall max " "Port \"DATA_IO\[6\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[6\] rising sclk fall min " "Port \"DATA_IO\[6\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[7\] rising sclk fall max " "Port \"DATA_IO\[7\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[7\] rising sclk fall min " "Port \"DATA_IO\[7\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[8\] rising sclk fall max " "Port \"DATA_IO\[8\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[8\] rising sclk fall min " "Port \"DATA_IO\[8\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[9\] rising sclk fall max " "Port \"DATA_IO\[9\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[9\] rising sclk fall min " "Port \"DATA_IO\[9\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_OE_ rising sclk fall max " "Port \"DATA_OE_\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_OE_ rising sclk fall min " "Port \"DATA_OE_\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DSACK_O\[0\] rising sclk fall max " "Port \"DSACK_O\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DSACK_O\[0\] rising sclk fall min " "Port \"DSACK_O\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583747 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DSACK_O\[1\] rising sclk fall max " "Port \"DSACK_O\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DSACK_O\[1\] rising sclk fall min " "Port \"DSACK_O\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output INT rising sclk fall max " "Port \"INT\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output INT rising sclk fall min " "Port \"INT\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OWN rising sclk fall max " "Port \"OWN\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OWN rising sclk fall min " "Port \"OWN\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PDATA_OE_ rising sclk fall max " "Port \"PDATA_OE_\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PDATA_OE_ rising sclk fall min " "Port \"PDATA_OE_\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[0\] rising sclk fall max " "Port \"PD_PORT\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[0\] rising sclk fall min " "Port \"PD_PORT\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[10\] rising sclk fall max " "Port \"PD_PORT\[10\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[10\] rising sclk fall min " "Port \"PD_PORT\[10\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[11\] rising sclk fall max " "Port \"PD_PORT\[11\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[11\] rising sclk fall min " "Port \"PD_PORT\[11\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[12\] rising sclk fall max " "Port \"PD_PORT\[12\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[12\] rising sclk fall min " "Port \"PD_PORT\[12\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[13\] rising sclk fall max " "Port \"PD_PORT\[13\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[13\] rising sclk fall min " "Port \"PD_PORT\[13\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[14\] rising sclk fall max " "Port \"PD_PORT\[14\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[14\] rising sclk fall min " "Port \"PD_PORT\[14\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[15\] rising sclk fall max " "Port \"PD_PORT\[15\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[15\] rising sclk fall min " "Port \"PD_PORT\[15\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[1\] rising sclk fall max " "Port \"PD_PORT\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[1\] rising sclk fall min " "Port \"PD_PORT\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[2\] rising sclk fall max " "Port \"PD_PORT\[2\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[2\] rising sclk fall min " "Port \"PD_PORT\[2\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[3\] rising sclk fall max " "Port \"PD_PORT\[3\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[3\] rising sclk fall min " "Port \"PD_PORT\[3\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[4\] rising sclk fall max " "Port \"PD_PORT\[4\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[4\] rising sclk fall min " "Port \"PD_PORT\[4\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[5\] rising sclk fall max " "Port \"PD_PORT\[5\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[5\] rising sclk fall min " "Port \"PD_PORT\[5\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583748 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[6\] rising sclk fall max " "Port \"PD_PORT\[6\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[6\] rising sclk fall min " "Port \"PD_PORT\[6\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[7\] rising sclk fall max " "Port \"PD_PORT\[7\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[7\] rising sclk fall min " "Port \"PD_PORT\[7\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[8\] rising sclk fall max " "Port \"PD_PORT\[8\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[8\] rising sclk fall min " "Port \"PD_PORT\[8\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[9\] rising sclk fall max " "Port \"PD_PORT\[9\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[9\] rising sclk fall min " "Port \"PD_PORT\[9\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output R_W_IO rising sclk fall max " "Port \"R_W_IO\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output R_W_IO rising sclk fall min " "Port \"R_W_IO\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _AS_IO rising sclk fall max " "Port \"_AS_IO\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _AS_IO rising sclk fall min " "Port \"_AS_IO\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _BGACK_IO rising sclk fall max " "Port \"_BGACK_IO\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _BGACK_IO rising sclk fall min " "Port \"_BGACK_IO\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DACK rising sclk fall max " "Port \"_DACK\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DACK rising sclk fall min " "Port \"_DACK\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DMAEN rising sclk fall max " "Port \"_DMAEN\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DMAEN rising sclk fall min " "Port \"_DMAEN\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DS_IO rising sclk fall max " "Port \"_DS_IO\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DS_IO rising sclk fall min " "Port \"_DS_IO\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _IOR rising sclk fall max " "Port \"_IOR\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _IOR rising sclk fall min " "Port \"_IOR\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _IOW rising sclk fall max " "Port \"_IOW\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _IOW rising sclk fall min " "Port \"_IOW\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _SIZ1 rising sclk fall max " "Port \"_SIZ1\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _SIZ1 rising sclk fall min " "Port \"_SIZ1\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1697285583749 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1697285583753 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1697285583753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1697285583753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        clk45 " "  40.000        clk45" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1697285583753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000        clk90 " "  40.000        clk90" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1697285583753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000       clk135 " "  40.000       clk135" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1697285583753 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000         sclk " "  40.000         sclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1697285583753 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1697285583753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1697285583777 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697285583777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1697285583777 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697285583777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1) " "Automatically promoted node PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1697285583777 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697285583777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCLK (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node SCLK (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1697285583777 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SCLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697285583777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registers:u_registers\|registers_istr:u_registers_istr\|always0~0  " "Automatically promoted node registers:u_registers\|registers_istr:u_registers_istr\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1697285583777 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { registers:u_registers|registers_istr:u_registers_istr|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 938 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1697285583777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697285583842 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1697285583842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1697285583843 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697285583843 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697285583844 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697285583845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697285583845 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697285583846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697285583892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1697285583893 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697285583893 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1697285583919 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1697285584024 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1697285584051 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1697285584052 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1697285584065 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1697285584125 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697285584134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697285584294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697285584412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697285584419 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697285585167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697285585167 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1697285585170 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1697285585274 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1697285585449 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1697285585450 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1697285585463 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1697285585463 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1697285585480 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1697285585480 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1697285585498 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1697285585572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697285585656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1697285586141 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697285586141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697285586858 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1697285586870 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697285586873 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_DIR 0 " "Pin \"DATA_DIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1697285586881 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1697285586881 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697285586942 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697285586996 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697285587054 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697285587175 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1697285587180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg " "Generated suppressed messages file C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697285587281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 132 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5369 " "Peak virtual memory: 5369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697285587454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 13:13:07 2023 " "Processing ended: Sat Oct 14 13:13:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697285587454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697285587454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697285587454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697285587454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1697285588271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697285588278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 13:13:08 2023 " "Processing started: Sat Oct 14 13:13:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697285588278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1697285588278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1697285588278 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1697285588604 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1697285588613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697285588807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 13:13:08 2023 " "Processing ended: Sat Oct 14 13:13:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697285588807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697285588807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697285588807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1697285588807 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1697285589392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1697285589742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697285589749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 13:13:09 2023 " "Processing started: Sat Oct 14 13:13:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697285589749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697285589749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RESDMAC -c RESDMAC " "Command: quartus_sta RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697285589749 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1697285589827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1697285589964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1697285589983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1697285589983 ""}
{ "Info" "ISTA_SDC_FOUND" "RESDMAC.sdc " "Reading SDC File: 'RESDMAC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1697285590046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RESDMAC.sdc 41 altera_reserved_tck port " "Ignored filter at RESDMAC.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1697285590048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RESDMAC.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at RESDMAC.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590049 ""}  } { { "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1697285590049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RESDMAC.sdc 212 altera_reserved_tck clock " "Ignored filter at RESDMAC.sdc(212): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" 212 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1697285590054 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BR rising sclk fall max " "Port \"BR\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590061 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BR rising sclk fall min " "Port \"BR\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590061 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[0\] rising sclk fall max " "Port \"DATA_IO\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590061 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[0\] rising sclk fall min " "Port \"DATA_IO\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[10\] rising sclk fall max " "Port \"DATA_IO\[10\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[10\] rising sclk fall min " "Port \"DATA_IO\[10\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[11\] rising sclk fall max " "Port \"DATA_IO\[11\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[11\] rising sclk fall min " "Port \"DATA_IO\[11\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[12\] rising sclk fall max " "Port \"DATA_IO\[12\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[12\] rising sclk fall min " "Port \"DATA_IO\[12\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[13\] rising sclk fall max " "Port \"DATA_IO\[13\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[13\] rising sclk fall min " "Port \"DATA_IO\[13\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[14\] rising sclk fall max " "Port \"DATA_IO\[14\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[14\] rising sclk fall min " "Port \"DATA_IO\[14\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[15\] rising sclk fall max " "Port \"DATA_IO\[15\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[15\] rising sclk fall min " "Port \"DATA_IO\[15\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[16\] rising sclk fall max " "Port \"DATA_IO\[16\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[16\] rising sclk fall min " "Port \"DATA_IO\[16\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[17\] rising sclk fall max " "Port \"DATA_IO\[17\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[17\] rising sclk fall min " "Port \"DATA_IO\[17\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[18\] rising sclk fall max " "Port \"DATA_IO\[18\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[18\] rising sclk fall min " "Port \"DATA_IO\[18\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[19\] rising sclk fall max " "Port \"DATA_IO\[19\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[19\] rising sclk fall min " "Port \"DATA_IO\[19\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[1\] rising sclk fall max " "Port \"DATA_IO\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[1\] rising sclk fall min " "Port \"DATA_IO\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[20\] rising sclk fall max " "Port \"DATA_IO\[20\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[20\] rising sclk fall min " "Port \"DATA_IO\[20\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590062 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[21\] rising sclk fall max " "Port \"DATA_IO\[21\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[21\] rising sclk fall min " "Port \"DATA_IO\[21\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[22\] rising sclk fall max " "Port \"DATA_IO\[22\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[22\] rising sclk fall min " "Port \"DATA_IO\[22\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[23\] rising sclk fall max " "Port \"DATA_IO\[23\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[23\] rising sclk fall min " "Port \"DATA_IO\[23\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[24\] rising sclk fall max " "Port \"DATA_IO\[24\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[24\] rising sclk fall min " "Port \"DATA_IO\[24\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[25\] rising sclk fall max " "Port \"DATA_IO\[25\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[25\] rising sclk fall min " "Port \"DATA_IO\[25\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[26\] rising sclk fall max " "Port \"DATA_IO\[26\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[26\] rising sclk fall min " "Port \"DATA_IO\[26\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[27\] rising sclk fall max " "Port \"DATA_IO\[27\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[27\] rising sclk fall min " "Port \"DATA_IO\[27\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[28\] rising sclk fall max " "Port \"DATA_IO\[28\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[28\] rising sclk fall min " "Port \"DATA_IO\[28\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[29\] rising sclk fall max " "Port \"DATA_IO\[29\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[29\] rising sclk fall min " "Port \"DATA_IO\[29\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[2\] rising sclk fall max " "Port \"DATA_IO\[2\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[2\] rising sclk fall min " "Port \"DATA_IO\[2\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[30\] rising sclk fall max " "Port \"DATA_IO\[30\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[30\] rising sclk fall min " "Port \"DATA_IO\[30\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[31\] rising sclk fall max " "Port \"DATA_IO\[31\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[31\] rising sclk fall min " "Port \"DATA_IO\[31\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[3\] rising sclk fall max " "Port \"DATA_IO\[3\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[3\] rising sclk fall min " "Port \"DATA_IO\[3\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[4\] rising sclk fall max " "Port \"DATA_IO\[4\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590063 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[4\] rising sclk fall min " "Port \"DATA_IO\[4\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[5\] rising sclk fall max " "Port \"DATA_IO\[5\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[5\] rising sclk fall min " "Port \"DATA_IO\[5\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[6\] rising sclk fall max " "Port \"DATA_IO\[6\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[6\] rising sclk fall min " "Port \"DATA_IO\[6\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[7\] rising sclk fall max " "Port \"DATA_IO\[7\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[7\] rising sclk fall min " "Port \"DATA_IO\[7\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[8\] rising sclk fall max " "Port \"DATA_IO\[8\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[8\] rising sclk fall min " "Port \"DATA_IO\[8\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[9\] rising sclk fall max " "Port \"DATA_IO\[9\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[9\] rising sclk fall min " "Port \"DATA_IO\[9\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_OE_ rising sclk fall max " "Port \"DATA_OE_\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_OE_ rising sclk fall min " "Port \"DATA_OE_\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DSACK_O\[0\] rising sclk fall max " "Port \"DSACK_O\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DSACK_O\[0\] rising sclk fall min " "Port \"DSACK_O\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DSACK_O\[1\] rising sclk fall max " "Port \"DSACK_O\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DSACK_O\[1\] rising sclk fall min " "Port \"DSACK_O\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output INT rising sclk fall max " "Port \"INT\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output INT rising sclk fall min " "Port \"INT\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OWN rising sclk fall max " "Port \"OWN\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OWN rising sclk fall min " "Port \"OWN\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PDATA_OE_ rising sclk fall max " "Port \"PDATA_OE_\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PDATA_OE_ rising sclk fall min " "Port \"PDATA_OE_\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[0\] rising sclk fall max " "Port \"PD_PORT\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[0\] rising sclk fall min " "Port \"PD_PORT\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[10\] rising sclk fall max " "Port \"PD_PORT\[10\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[10\] rising sclk fall min " "Port \"PD_PORT\[10\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[11\] rising sclk fall max " "Port \"PD_PORT\[11\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[11\] rising sclk fall min " "Port \"PD_PORT\[11\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[12\] rising sclk fall max " "Port \"PD_PORT\[12\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[12\] rising sclk fall min " "Port \"PD_PORT\[12\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[13\] rising sclk fall max " "Port \"PD_PORT\[13\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590064 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[13\] rising sclk fall min " "Port \"PD_PORT\[13\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[14\] rising sclk fall max " "Port \"PD_PORT\[14\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[14\] rising sclk fall min " "Port \"PD_PORT\[14\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[15\] rising sclk fall max " "Port \"PD_PORT\[15\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[15\] rising sclk fall min " "Port \"PD_PORT\[15\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[1\] rising sclk fall max " "Port \"PD_PORT\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[1\] rising sclk fall min " "Port \"PD_PORT\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[2\] rising sclk fall max " "Port \"PD_PORT\[2\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[2\] rising sclk fall min " "Port \"PD_PORT\[2\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[3\] rising sclk fall max " "Port \"PD_PORT\[3\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[3\] rising sclk fall min " "Port \"PD_PORT\[3\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[4\] rising sclk fall max " "Port \"PD_PORT\[4\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[4\] rising sclk fall min " "Port \"PD_PORT\[4\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[5\] rising sclk fall max " "Port \"PD_PORT\[5\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[5\] rising sclk fall min " "Port \"PD_PORT\[5\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[6\] rising sclk fall max " "Port \"PD_PORT\[6\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[6\] rising sclk fall min " "Port \"PD_PORT\[6\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[7\] rising sclk fall max " "Port \"PD_PORT\[7\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[7\] rising sclk fall min " "Port \"PD_PORT\[7\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[8\] rising sclk fall max " "Port \"PD_PORT\[8\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[8\] rising sclk fall min " "Port \"PD_PORT\[8\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[9\] rising sclk fall max " "Port \"PD_PORT\[9\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[9\] rising sclk fall min " "Port \"PD_PORT\[9\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output R_W_IO rising sclk fall max " "Port \"R_W_IO\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output R_W_IO rising sclk fall min " "Port \"R_W_IO\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _AS_IO rising sclk fall max " "Port \"_AS_IO\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _AS_IO rising sclk fall min " "Port \"_AS_IO\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _BGACK_IO rising sclk fall max " "Port \"_BGACK_IO\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _BGACK_IO rising sclk fall min " "Port \"_BGACK_IO\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DACK rising sclk fall max " "Port \"_DACK\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DACK rising sclk fall min " "Port \"_DACK\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590065 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DMAEN rising sclk fall max " "Port \"_DMAEN\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590066 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DMAEN rising sclk fall min " "Port \"_DMAEN\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590066 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DS_IO rising sclk fall max " "Port \"_DS_IO\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590066 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DS_IO rising sclk fall min " "Port \"_DS_IO\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590066 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _IOR rising sclk fall max " "Port \"_IOR\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590066 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _IOR rising sclk fall min " "Port \"_IOR\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590066 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _IOW rising sclk fall max " "Port \"_IOW\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590066 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _IOW rising sclk fall min " "Port \"_IOW\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590066 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _SIZ1 rising sclk fall max " "Port \"_SIZ1\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590066 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _SIZ1 rising sclk fall min " "Port \"_SIZ1\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1697285590066 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1697285590069 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1697285590075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.953 " "Worst-case setup slack is 0.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953         0.000 clk45  " "    0.953         0.000 clk45 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.274         0.000 clk135  " "    2.274         0.000 clk135 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.064         0.000 sclk  " "    4.064         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.381         0.000 clk90  " "    4.381         0.000 clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697285590089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clk135  " "    0.499         0.000 clk135 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clk45  " "    0.499         0.000 clk45 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clk90  " "    0.499         0.000 clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747         0.000 sclk  " "    0.747         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697285590095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.826 " "Worst-case recovery slack is 6.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.826         0.000 clk135  " "    6.826         0.000 clk135 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.276         0.000 sclk  " "   10.276         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.786         0.000 clk90  " "   23.786         0.000 clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697285590097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.685 " "Worst-case removal slack is 3.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.685         0.000 sclk  " "    3.685         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.187         0.000 clk135  " "   10.187         0.000 clk135 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.330         0.000 clk90  " "   14.330         0.000 clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697285590099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.933 " "Worst-case minimum pulse width slack is 16.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.933         0.000 sclk  " "   16.933         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758         0.000 clk135  " "   18.758         0.000 clk135 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758         0.000 clk45  " "   18.758         0.000 clk45 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758         0.000 clk90  " "   18.758         0.000 clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697285590101 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1697285590253 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1697285590254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.919 " "Worst-case setup slack is 2.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.919         0.000 clk45  " "    2.919         0.000 clk45 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.958         0.000 clk135  " "    3.958         0.000 clk135 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.529         0.000 sclk  " "    5.529         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.365         0.000 clk90  " "    7.365         0.000 clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697285590280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk135  " "    0.215         0.000 clk135 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk45  " "    0.215         0.000 clk45 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk90  " "    0.215         0.000 clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242         0.000 sclk  " "    0.242         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697285590289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.768 " "Worst-case recovery slack is 8.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.768         0.000 clk135  " "    8.768         0.000 clk135 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.609         0.000 sclk  " "   10.609         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.111         0.000 clk90  " "   27.111         0.000 clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697285590294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.027 " "Worst-case removal slack is 4.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.027         0.000 sclk  " "    4.027         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.540         0.000 clk135  " "    7.540         0.000 clk135 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.253         0.000 clk90  " "   12.253         0.000 clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697285590300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 17.873 " "Worst-case minimum pulse width slack is 17.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.873         0.000 sclk  " "   17.873         0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 clk135  " "   19.000         0.000 clk135 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 clk45  " "   19.000         0.000 clk45 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.000         0.000 clk90  " "   19.000         0.000 clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1697285590304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1697285590304 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1697285590517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1697285590640 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1697285590641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 131 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697285590762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 13:13:10 2023 " "Processing ended: Sat Oct 14 13:13:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697285590762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697285590762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697285590762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697285590762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697285591781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697285591789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 13:13:11 2023 " "Processing started: Sat Oct 14 13:13:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697285591789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1697285591789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_drc --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1697285591789 ""}
{ "Info" "ISTA_SDC_FOUND" "RESDMAC.sdc " "Reading SDC File: 'RESDMAC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1697285592033 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RESDMAC.sdc 41 altera_reserved_tck port " "Ignored filter at RESDMAC.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1697285592036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RESDMAC.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at RESDMAC.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1697285592036 ""}  } { { "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1697285592036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RESDMAC.sdc 212 altera_reserved_tck clock " "Ignored filter at RESDMAC.sdc(212): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/RESDMAC.sdc" 212 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1697285592039 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BR rising sclk fall max " "Port \"BR\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BR rising sclk fall min " "Port \"BR\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[0\] rising sclk fall max " "Port \"DATA_IO\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[0\] rising sclk fall min " "Port \"DATA_IO\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[10\] rising sclk fall max " "Port \"DATA_IO\[10\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[10\] rising sclk fall min " "Port \"DATA_IO\[10\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[11\] rising sclk fall max " "Port \"DATA_IO\[11\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[11\] rising sclk fall min " "Port \"DATA_IO\[11\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[12\] rising sclk fall max " "Port \"DATA_IO\[12\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[12\] rising sclk fall min " "Port \"DATA_IO\[12\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[13\] rising sclk fall max " "Port \"DATA_IO\[13\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[13\] rising sclk fall min " "Port \"DATA_IO\[13\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[14\] rising sclk fall max " "Port \"DATA_IO\[14\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[14\] rising sclk fall min " "Port \"DATA_IO\[14\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[15\] rising sclk fall max " "Port \"DATA_IO\[15\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[15\] rising sclk fall min " "Port \"DATA_IO\[15\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[16\] rising sclk fall max " "Port \"DATA_IO\[16\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592044 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[16\] rising sclk fall min " "Port \"DATA_IO\[16\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[17\] rising sclk fall max " "Port \"DATA_IO\[17\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[17\] rising sclk fall min " "Port \"DATA_IO\[17\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[18\] rising sclk fall max " "Port \"DATA_IO\[18\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[18\] rising sclk fall min " "Port \"DATA_IO\[18\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[19\] rising sclk fall max " "Port \"DATA_IO\[19\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[19\] rising sclk fall min " "Port \"DATA_IO\[19\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[1\] rising sclk fall max " "Port \"DATA_IO\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[1\] rising sclk fall min " "Port \"DATA_IO\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[20\] rising sclk fall max " "Port \"DATA_IO\[20\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[20\] rising sclk fall min " "Port \"DATA_IO\[20\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[21\] rising sclk fall max " "Port \"DATA_IO\[21\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[21\] rising sclk fall min " "Port \"DATA_IO\[21\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[22\] rising sclk fall max " "Port \"DATA_IO\[22\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[22\] rising sclk fall min " "Port \"DATA_IO\[22\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[23\] rising sclk fall max " "Port \"DATA_IO\[23\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[23\] rising sclk fall min " "Port \"DATA_IO\[23\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[24\] rising sclk fall max " "Port \"DATA_IO\[24\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[24\] rising sclk fall min " "Port \"DATA_IO\[24\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[25\] rising sclk fall max " "Port \"DATA_IO\[25\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[25\] rising sclk fall min " "Port \"DATA_IO\[25\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[26\] rising sclk fall max " "Port \"DATA_IO\[26\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[26\] rising sclk fall min " "Port \"DATA_IO\[26\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[27\] rising sclk fall max " "Port \"DATA_IO\[27\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[27\] rising sclk fall min " "Port \"DATA_IO\[27\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[28\] rising sclk fall max " "Port \"DATA_IO\[28\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[28\] rising sclk fall min " "Port \"DATA_IO\[28\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[29\] rising sclk fall max " "Port \"DATA_IO\[29\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[29\] rising sclk fall min " "Port \"DATA_IO\[29\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[2\] rising sclk fall max " "Port \"DATA_IO\[2\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592045 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[2\] rising sclk fall min " "Port \"DATA_IO\[2\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[30\] rising sclk fall max " "Port \"DATA_IO\[30\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[30\] rising sclk fall min " "Port \"DATA_IO\[30\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[31\] rising sclk fall max " "Port \"DATA_IO\[31\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[31\] rising sclk fall min " "Port \"DATA_IO\[31\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[3\] rising sclk fall max " "Port \"DATA_IO\[3\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[3\] rising sclk fall min " "Port \"DATA_IO\[3\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[4\] rising sclk fall max " "Port \"DATA_IO\[4\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[4\] rising sclk fall min " "Port \"DATA_IO\[4\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[5\] rising sclk fall max " "Port \"DATA_IO\[5\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[5\] rising sclk fall min " "Port \"DATA_IO\[5\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[6\] rising sclk fall max " "Port \"DATA_IO\[6\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[6\] rising sclk fall min " "Port \"DATA_IO\[6\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[7\] rising sclk fall max " "Port \"DATA_IO\[7\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[7\] rising sclk fall min " "Port \"DATA_IO\[7\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[8\] rising sclk fall max " "Port \"DATA_IO\[8\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[8\] rising sclk fall min " "Port \"DATA_IO\[8\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[9\] rising sclk fall max " "Port \"DATA_IO\[9\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_IO\[9\] rising sclk fall min " "Port \"DATA_IO\[9\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_OE_ rising sclk fall max " "Port \"DATA_OE_\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA_OE_ rising sclk fall min " "Port \"DATA_OE_\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DSACK_O\[0\] rising sclk fall max " "Port \"DSACK_O\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DSACK_O\[0\] rising sclk fall min " "Port \"DSACK_O\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DSACK_O\[1\] rising sclk fall max " "Port \"DSACK_O\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DSACK_O\[1\] rising sclk fall min " "Port \"DSACK_O\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output INT rising sclk fall max " "Port \"INT\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output INT rising sclk fall min " "Port \"INT\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OWN rising sclk fall max " "Port \"OWN\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output OWN rising sclk fall min " "Port \"OWN\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PDATA_OE_ rising sclk fall max " "Port \"PDATA_OE_\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592046 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PDATA_OE_ rising sclk fall min " "Port \"PDATA_OE_\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[0\] rising sclk fall max " "Port \"PD_PORT\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[0\] rising sclk fall min " "Port \"PD_PORT\[0\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[10\] rising sclk fall max " "Port \"PD_PORT\[10\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[10\] rising sclk fall min " "Port \"PD_PORT\[10\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[11\] rising sclk fall max " "Port \"PD_PORT\[11\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[11\] rising sclk fall min " "Port \"PD_PORT\[11\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[12\] rising sclk fall max " "Port \"PD_PORT\[12\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[12\] rising sclk fall min " "Port \"PD_PORT\[12\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[13\] rising sclk fall max " "Port \"PD_PORT\[13\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[13\] rising sclk fall min " "Port \"PD_PORT\[13\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[14\] rising sclk fall max " "Port \"PD_PORT\[14\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[14\] rising sclk fall min " "Port \"PD_PORT\[14\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[15\] rising sclk fall max " "Port \"PD_PORT\[15\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[15\] rising sclk fall min " "Port \"PD_PORT\[15\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[1\] rising sclk fall max " "Port \"PD_PORT\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[1\] rising sclk fall min " "Port \"PD_PORT\[1\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[2\] rising sclk fall max " "Port \"PD_PORT\[2\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[2\] rising sclk fall min " "Port \"PD_PORT\[2\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[3\] rising sclk fall max " "Port \"PD_PORT\[3\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[3\] rising sclk fall min " "Port \"PD_PORT\[3\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[4\] rising sclk fall max " "Port \"PD_PORT\[4\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[4\] rising sclk fall min " "Port \"PD_PORT\[4\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[5\] rising sclk fall max " "Port \"PD_PORT\[5\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[5\] rising sclk fall min " "Port \"PD_PORT\[5\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[6\] rising sclk fall max " "Port \"PD_PORT\[6\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[6\] rising sclk fall min " "Port \"PD_PORT\[6\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[7\] rising sclk fall max " "Port \"PD_PORT\[7\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[7\] rising sclk fall min " "Port \"PD_PORT\[7\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[8\] rising sclk fall max " "Port \"PD_PORT\[8\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592047 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[8\] rising sclk fall min " "Port \"PD_PORT\[8\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[9\] rising sclk fall max " "Port \"PD_PORT\[9\]\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output PD_PORT\[9\] rising sclk fall min " "Port \"PD_PORT\[9\]\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output R_W_IO rising sclk fall max " "Port \"R_W_IO\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output R_W_IO rising sclk fall min " "Port \"R_W_IO\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _AS_IO rising sclk fall max " "Port \"_AS_IO\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _AS_IO rising sclk fall min " "Port \"_AS_IO\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _BGACK_IO rising sclk fall max " "Port \"_BGACK_IO\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _BGACK_IO rising sclk fall min " "Port \"_BGACK_IO\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DACK rising sclk fall max " "Port \"_DACK\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DACK rising sclk fall min " "Port \"_DACK\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DMAEN rising sclk fall max " "Port \"_DMAEN\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DMAEN rising sclk fall min " "Port \"_DMAEN\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DS_IO rising sclk fall max " "Port \"_DS_IO\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _DS_IO rising sclk fall min " "Port \"_DS_IO\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _IOR rising sclk fall max " "Port \"_IOR\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _IOR rising sclk fall min " "Port \"_IOR\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _IOW rising sclk fall max " "Port \"_IOW\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _IOW rising sclk fall min " "Port \"_IOW\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _SIZ1 rising sclk fall max " "Port \"_SIZ1\" relative to the rising edge of clock \"sclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output _SIZ1 rising sclk fall min " "Port \"_SIZ1\" relative to the rising edge of clock \"sclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Design Assistant" 0 -1 1697285592048 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 1 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|always0~0 " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|always0~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 938 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592082 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1697285592082 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 6 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 6 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|INT_F " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|INT_F\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592082 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|INT_P " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|INT_P\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592082 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|FE " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|FE\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592082 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|FF " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|FF\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592082 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|REG_DSK_ " "Node  \"registers:u_registers\|registers_term:u_registers_term\|REG_DSK_\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592082 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592082 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1697285592082 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 56 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 56 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RDFIFO_o " "Node  \"SCSI_SM:u_SCSI_SM\|RDFIFO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DECFIFO " "Node  \"CPU_SM:u_CPU_SM\|DECFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[0\] " "Node  \"CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|PAS " "Node  \"CPU_SM:u_CPU_SM\|PAS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|PTR\[1\] " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|PTR\[1\]\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS\|state_reg.S2C_3 " "Node  \"SCSI_SM:u_SCSI_SM\|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS\|state_reg.S2C_3\"" {  } { { "../RTL/SCSI_SM/SCSI_SM_INTERNALS.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CCPUREQ " "Node  \"SCSI_SM:u_SCSI_SM\|CCPUREQ\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CDREQ_ " "Node  \"SCSI_SM:u_SCSI_SM\|CDREQ_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RIFIFO_o " "Node  \"SCSI_SM:u_SCSI_SM\|RIFIFO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RDFIFO_d " "Node  \"SCSI_SM:u_SCSI_SM\|RDFIFO_d\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|PTR\[0\] " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|PTR\[0\]\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|INCBO_o " "Node  \"SCSI_SM:u_SCSI_SM\|INCBO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|INCFIFO " "Node  \"CPU_SM:u_CPU_SM\|INCFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[1\] " "Node  \"CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RIFIFO_d " "Node  \"SCSI_SM:u_SCSI_SM\|RIFIFO_d\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CDSACK_ " "Node  \"SCSI_SM:u_SCSI_SM\|CDSACK_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS\|state_reg.C2S_3 " "Node  \"SCSI_SM:u_SCSI_SM\|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS\|state_reg.C2S_3\"" {  } { { "../RTL/SCSI_SM/SCSI_SM_INTERNALS.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CPU2S_o " "Node  \"SCSI_SM:u_SCSI_SM\|CPU2S_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|PLLW " "Node  \"CPU_SM:u_CPU_SM\|PLLW\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|PLHW " "Node  \"CPU_SM:u_CPU_SM\|PLHW\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|S2F_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2F_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|BGACK " "Node  \"CPU_SM:u_CPU_SM\|BGACK\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|BGRANT_ " "Node  \"CPU_SM:u_CPU_SM\|BGRANT_\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|nCYCLEDONE " "Node  \"CPU_SM:u_CPU_SM\|nCYCLEDONE\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|BRIDGEOUT " "Node  \"CPU_SM:u_CPU_SM\|BRIDGEOUT\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|BRIDGEIN " "Node  \"CPU_SM:u_CPU_SM\|BRIDGEIN\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592086 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1697285592086 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1697285592086 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 11 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 11 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RDFIFO_o " "Node  \"SCSI_SM:u_SCSI_SM\|RDFIFO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DECFIFO " "Node  \"CPU_SM:u_CPU_SM\|DECFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS\|state_reg.S2C_3 " "Node  \"SCSI_SM:u_SCSI_SM\|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS\|state_reg.S2C_3\"" {  } { { "../RTL/SCSI_SM/SCSI_SM_INTERNALS.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CCPUREQ " "Node  \"SCSI_SM:u_SCSI_SM\|CCPUREQ\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CDREQ_ " "Node  \"SCSI_SM:u_SCSI_SM\|CDREQ_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RIFIFO_o " "Node  \"SCSI_SM:u_SCSI_SM\|RIFIFO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|INCFIFO " "Node  \"CPU_SM:u_CPU_SM\|INCFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592088 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS\|state_reg.C2S_3 " "Node  \"SCSI_SM:u_SCSI_SM\|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS\|state_reg.C2S_3\"" {  } { { "../RTL/SCSI_SM/SCSI_SM_INTERNALS.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592088 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1697285592088 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 2 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2 " "Node  \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592089 ""} { "Warning" "WDRC_NODES_WARNING" " SCLK " "Node  \"SCLK\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592089 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 1 0 "Design Assistant" 0 -1 1697285592089 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592090 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1697285592090 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 3 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 3 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|CRESET_ " "Node  \"SCSI_SM:u_SCSI_SM\|CRESET_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592091 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592091 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592091 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 1 0 "Design Assistant" 0 -1 1697285592091 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 14 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 14 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[2\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[2\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[1\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[0\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|PAS " "Node  \"CPU_SM:u_CPU_SM\|PAS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[4\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[4\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|CRESET_ " "Node  \"SCSI_SM:u_SCSI_SM\|CRESET_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " SCLK~clkctrl " "Node  \"SCLK~clkctrl\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1410 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2~clkctrl " "Node  \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1404 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1~clkctrl " "Node  \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1408 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " registers:u_registers\|addr_decoder:u_addr_decoder\|SSPBDAT_WR~0 " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|SSPBDAT_WR~0\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 929 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""} { "Info" "IDRC_NODES_INFO" " DATA_IO~64 " "Node  \"DATA_IO~64\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 806 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592092 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1697285592092 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1~clkctrl " "Node  \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1408 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|CRESET_ " "Node  \"SCSI_SM:u_SCSI_SM\|CRESET_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2~clkctrl " "Node  \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk2~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1404 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[1\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[0\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " SCLK~clkctrl " "Node  \"SCLK~clkctrl\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1410 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|PAS " "Node  \"CPU_SM:u_CPU_SM\|PAS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[2\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[2\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[4\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[4\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " DATA_IO~64 " "Node  \"DATA_IO~64\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 806 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " registers:u_registers\|addr_decoder:u_addr_decoder\|SSPBDAT_WR~0 " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|SSPBDAT_WR~0\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 929 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[3\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[3\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " _STERM " "Node  \"_STERM\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|PTR\[1\] " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|PTR\[1\]\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1019 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" "(tri-state) R_W_IO~0 " "Node (tri-state) \"R_W_IO~0\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|DECFIFO " "Node  \"CPU_SM:u_CPU_SM\|DECFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " _IOW~0 " "Node  \"_IOW~0\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[16\]~38 " "Node  \"datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[16\]~38\"" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 839 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[0\]~0 " "Node  \"datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[0\]~0\"" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|BRIDGEOUT " "Node  \"CPU_SM:u_CPU_SM\|BRIDGEOUT\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|PTR\[0\] " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|PTR\[0\]\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " ADDR\[3\] " "Node  \"ADDR\[3\]\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|BGACK " "Node  \"CPU_SM:u_CPU_SM\|BGACK\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|INCFIFO " "Node  \"CPU_SM:u_CPU_SM\|INCFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697285592093 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1697285592093 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1697285592093 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "64 80 " "Design Assistant information: finished post-fitting analysis of current design -- generated 64 information messages and 80 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1697285592094 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.drc.smsg " "Generated suppressed messages file C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.drc.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Assistant" 0 -1 1697285592120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 185 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697285592137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 13:13:12 2023 " "Processing ended: Sat Oct 14 13:13:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697285592137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697285592137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697285592137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1697285592137 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Assistant" 0 -1 1697285592913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697285592921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 13:13:12 2023 " "Processing started: Sat Oct 14 13:13:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697285592921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697285592921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697285592921 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "RESDMAC.vo\", \"RESDMAC_fast.vo RESDMAC_v.sdo RESDMAC_v_fast.sdo C:/Users/mbtay/SDMAC-Replacement/Quartus/simulation/modelsim/ simulation " "Generated files \"RESDMAC.vo\", \"RESDMAC_fast.vo\", \"RESDMAC_v.sdo\" and \"RESDMAC_v_fast.sdo\" in directory \"C:/Users/mbtay/SDMAC-Replacement/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1697285593332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697285593366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 13:13:13 2023 " "Processing ended: Sat Oct 14 13:13:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697285593366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697285593366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697285593366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697285593366 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 459 s " "Quartus II Full Compilation was successful. 0 errors, 459 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697285593972 ""}
