# 7-Segment Display Decoder Using Verilog HDL

This project implements a binary-to-7-segment display decoder using Verilog and ModelSim. The module takes a 4-bit binary input and outputs a 7-bit signal for a common cathode display.

##  Tools Used
- Verilog HDL
- ModelSim for Simulation
- GitHub for Version Control

##  Files
- seven_seg_decoder.v – Main Verilog module
- README.md – Project description
- output_waveform.png – Screenshot of simulation result (see below)

##  Sample Output
Input: bin = 4'b1001  
Output: seg = 7'b1111011 → Displays digit 9 on a 7-segment display.

##  Screenshot
![Simulation Output](output_waveform.png)

##  Status
✔️ Code compiled and simulated successfully using ModelSim  
✔️ Output waveform verified
