INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/LessThan6bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LessThan6bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Assignment1/Assignment1.srcs/sim_1/new/LessThan6bitTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LessThan6bitTB
