// Seed: 2204578790
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output supply1 id_2
);
  assign {id_1, 1} = 1'b0;
  assign id_2 = 'h0 - id_0;
  wire id_4 = id_1;
  id_5(
      .id_0(1'd0)
  );
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wand id_2#(.id_17(id_17)),
    input tri1 id_3,
    output logic id_4,
    input wire id_5,
    output wor id_6,
    input tri1 id_7,
    input wand id_8,
    inout tri0 id_9,
    input supply1 id_10,
    output supply1 id_11,
    output tri id_12,
    output tri0 id_13,
    output logic id_14,
    output tri0 id_15
);
  string id_18 = "";
  module_0(
      id_7, id_2, id_6
  );
  assign id_6 = 1;
  always id_14 <= 1;
  always id_4 <= 1;
endmodule
