vendor_name = ModelSim
source_file = 1, C:/VHDL/half_adder/half_adder.vhd
source_file = 1, C:/VHDL/full_adder/full_adder.vhd
source_file = 1, C:/VHDL/DECOD7/DECOD7.vhd
source_file = 1, C:/VHDL/Des/Des.vhd
source_file = 1, C:/VHDL/rca_4bit/rca_4bit.vhd
source_file = 1, C:/VHDL/test_sum_4bits/test_sum_4bits.vhd
source_file = 1, C:/VHDL/test_sum_4bits/db/test_sum_4bits.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/VHDL/test_sum_4bits/db/lpm_divide_b8m.tdf
source_file = 1, C:/VHDL/test_sum_4bits/db/sign_div_unsign_9kh.tdf
source_file = 1, C:/VHDL/test_sum_4bits/db/alt_u_div_t2f.tdf
source_file = 1, C:/VHDL/test_sum_4bits/db/add_sub_unc.tdf
source_file = 1, C:/VHDL/test_sum_4bits/db/add_sub_vnc.tdf
source_file = 1, C:/VHDL/test_sum_4bits/db/lpm_divide_7gm.tdf
source_file = 1, C:/VHDL/test_sum_4bits/db/sign_div_unsign_8kh.tdf
source_file = 1, C:/VHDL/test_sum_4bits/db/alt_u_div_r2f.tdf
design_name = test_sum_4bits
instance = comp, \display0[0]~output\, display0[0]~output, test_sum_4bits, 1
instance = comp, \display0[1]~output\, display0[1]~output, test_sum_4bits, 1
instance = comp, \display0[2]~output\, display0[2]~output, test_sum_4bits, 1
instance = comp, \display0[3]~output\, display0[3]~output, test_sum_4bits, 1
instance = comp, \display0[4]~output\, display0[4]~output, test_sum_4bits, 1
instance = comp, \display0[5]~output\, display0[5]~output, test_sum_4bits, 1
instance = comp, \display0[6]~output\, display0[6]~output, test_sum_4bits, 1
instance = comp, \display1[0]~output\, display1[0]~output, test_sum_4bits, 1
instance = comp, \display1[1]~output\, display1[1]~output, test_sum_4bits, 1
instance = comp, \display1[2]~output\, display1[2]~output, test_sum_4bits, 1
instance = comp, \display1[3]~output\, display1[3]~output, test_sum_4bits, 1
instance = comp, \display1[4]~output\, display1[4]~output, test_sum_4bits, 1
instance = comp, \display1[5]~output\, display1[5]~output, test_sum_4bits, 1
instance = comp, \display1[6]~output\, display1[6]~output, test_sum_4bits, 1
instance = comp, \display2[0]~output\, display2[0]~output, test_sum_4bits, 1
instance = comp, \display2[1]~output\, display2[1]~output, test_sum_4bits, 1
instance = comp, \display2[2]~output\, display2[2]~output, test_sum_4bits, 1
instance = comp, \display2[3]~output\, display2[3]~output, test_sum_4bits, 1
instance = comp, \display2[4]~output\, display2[4]~output, test_sum_4bits, 1
instance = comp, \display2[5]~output\, display2[5]~output, test_sum_4bits, 1
instance = comp, \display2[6]~output\, display2[6]~output, test_sum_4bits, 1
instance = comp, \display3[0]~output\, display3[0]~output, test_sum_4bits, 1
instance = comp, \display3[1]~output\, display3[1]~output, test_sum_4bits, 1
instance = comp, \display3[2]~output\, display3[2]~output, test_sum_4bits, 1
instance = comp, \display3[3]~output\, display3[3]~output, test_sum_4bits, 1
instance = comp, \display3[4]~output\, display3[4]~output, test_sum_4bits, 1
instance = comp, \display3[5]~output\, display3[5]~output, test_sum_4bits, 1
instance = comp, \display3[6]~output\, display3[6]~output, test_sum_4bits, 1
instance = comp, \display4[0]~output\, display4[0]~output, test_sum_4bits, 1
instance = comp, \display4[1]~output\, display4[1]~output, test_sum_4bits, 1
instance = comp, \display4[2]~output\, display4[2]~output, test_sum_4bits, 1
instance = comp, \display4[3]~output\, display4[3]~output, test_sum_4bits, 1
instance = comp, \display4[4]~output\, display4[4]~output, test_sum_4bits, 1
instance = comp, \display4[5]~output\, display4[5]~output, test_sum_4bits, 1
instance = comp, \display4[6]~output\, display4[6]~output, test_sum_4bits, 1
instance = comp, \A[2]~input\, A[2]~input, test_sum_4bits, 1
instance = comp, \A[3]~input\, A[3]~input, test_sum_4bits, 1
instance = comp, \A[0]~input\, A[0]~input, test_sum_4bits, 1
instance = comp, \A[1]~input\, A[1]~input, test_sum_4bits, 1
instance = comp, \U3|Mux6~0\, U3|Mux6~0, test_sum_4bits, 1
instance = comp, \U3|Mux5~0\, U3|Mux5~0, test_sum_4bits, 1
instance = comp, \U3|Mux4~0\, U3|Mux4~0, test_sum_4bits, 1
instance = comp, \U3|Mux3~0\, U3|Mux3~0, test_sum_4bits, 1
instance = comp, \U3|Mux2~0\, U3|Mux2~0, test_sum_4bits, 1
instance = comp, \U3|Mux1~0\, U3|Mux1~0, test_sum_4bits, 1
instance = comp, \U3|Mux0~0\, U3|Mux0~0, test_sum_4bits, 1
instance = comp, \B[1]~input\, B[1]~input, test_sum_4bits, 1
instance = comp, \B[2]~input\, B[2]~input, test_sum_4bits, 1
instance = comp, \B[3]~input\, B[3]~input, test_sum_4bits, 1
instance = comp, \B[0]~input\, B[0]~input, test_sum_4bits, 1
instance = comp, \U4|Mux6~0\, U4|Mux6~0, test_sum_4bits, 1
instance = comp, \U4|Mux5~0\, U4|Mux5~0, test_sum_4bits, 1
instance = comp, \U4|Mux4~0\, U4|Mux4~0, test_sum_4bits, 1
instance = comp, \U4|Mux3~0\, U4|Mux3~0, test_sum_4bits, 1
instance = comp, \U4|Mux2~0\, U4|Mux2~0, test_sum_4bits, 1
instance = comp, \U4|Mux1~0\, U4|Mux1~0, test_sum_4bits, 1
instance = comp, \U4|Mux0~0\, U4|Mux0~0, test_sum_4bits, 1
instance = comp, \Cin~input\, Cin~input, test_sum_4bits, 1
instance = comp, \U1|A0|HA1|Cout\, U1|A0|HA1|Cout, test_sum_4bits, 1
instance = comp, \U1|X2\, U1|X2, test_sum_4bits, 1
instance = comp, \U1|A0|HA2|Cout\, U1|A0|HA2|Cout, test_sum_4bits, 1
instance = comp, \U1|A1|Cout~0\, U1|A1|Cout~0, test_sum_4bits, 1
instance = comp, \U1|A2|Cout~0\, U1|A2|Cout~0, test_sum_4bits, 1
instance = comp, \U1|A3|Cout~0\, U1|A3|Cout~0, test_sum_4bits, 1
instance = comp, \U1|A3|HA2|Sum~0\, U1|A3|HA2|Sum~0, test_sum_4bits, 1
instance = comp, \U1|A2|HA2|Sum~0\, U1|A2|HA2|Sum~0, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, U2|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|StageOut[18]~1\, U2|Mod0|auto_generated|divider|divider|StageOut[18]~1, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|StageOut[18]~0\, U2|Mod0|auto_generated|divider|divider|StageOut[18]~0, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|StageOut[17]~2\, U2|Mod0|auto_generated|divider|divider|StageOut[17]~2, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|StageOut[17]~3\, U2|Mod0|auto_generated|divider|divider|StageOut[17]~3, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|StageOut[16]~4\, U2|Mod0|auto_generated|divider|divider|StageOut[16]~4, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|StageOut[16]~5\, U2|Mod0|auto_generated|divider|divider|StageOut[16]~5, test_sum_4bits, 1
instance = comp, \U1|A1|HA2|Sum\, U1|A1|HA2|Sum, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|StageOut[15]~7\, U2|Mod0|auto_generated|divider|divider|StageOut[15]~7, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|StageOut[15]~6\, U2|Mod0|auto_generated|divider|divider|StageOut[15]~6, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\, U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\, U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\, U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9\, U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~9, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\, U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|StageOut[22]~10\, U2|Mod0|auto_generated|divider|divider|StageOut[22]~10, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\, U2|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|StageOut[20]~8\, U2|Mod0|auto_generated|divider|divider|StageOut[20]~8, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|StageOut[23]~11\, U2|Mod0|auto_generated|divider|divider|StageOut[23]~11, test_sum_4bits, 1
instance = comp, \U2|Mod0|auto_generated|divider|divider|StageOut[21]~9\, U2|Mod0|auto_generated|divider|divider|StageOut[21]~9, test_sum_4bits, 1
instance = comp, \U5|Mux6~0\, U5|Mux6~0, test_sum_4bits, 1
instance = comp, \U5|Mux5~0\, U5|Mux5~0, test_sum_4bits, 1
instance = comp, \U5|Mux4~0\, U5|Mux4~0, test_sum_4bits, 1
instance = comp, \U5|Mux3~0\, U5|Mux3~0, test_sum_4bits, 1
instance = comp, \U5|Mux2~0\, U5|Mux2~0, test_sum_4bits, 1
instance = comp, \U5|Mux1~0\, U5|Mux1~0, test_sum_4bits, 1
instance = comp, \U5|Mux0~0\, U5|Mux0~0, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, U2|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[18]~1\, U2|Div0|auto_generated|divider|divider|StageOut[18]~1, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[18]~0\, U2|Div0|auto_generated|divider|divider|StageOut[18]~0, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[17]~3\, U2|Div0|auto_generated|divider|divider|StageOut[17]~3, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[17]~2\, U2|Div0|auto_generated|divider|divider|StageOut[17]~2, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[16]~4\, U2|Div0|auto_generated|divider|divider|StageOut[16]~4, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[16]~5\, U2|Div0|auto_generated|divider|divider|StageOut[16]~5, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[15]~7\, U2|Div0|auto_generated|divider|divider|StageOut[15]~7, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|StageOut[15]~6\, U2|Div0|auto_generated|divider|divider|StageOut[15]~6, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\, U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\, U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\, U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\, U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, test_sum_4bits, 1
instance = comp, \U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, U2|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, test_sum_4bits, 1
instance = comp, \U6|Mux5~0\, U6|Mux5~0, test_sum_4bits, 1
instance = comp, \U6|Mux3~0\, U6|Mux3~0, test_sum_4bits, 1
instance = comp, \U6|Mux2~0\, U6|Mux2~0, test_sum_4bits, 1
