v 4
file "/home/youssef/projects/vhdl_projects/micro_proc/" "testbench/mpu_tb.vhd" "524bf015df2fea3788cac24ade55ca0a912d2702" "20250504191429.884":
  entity mpu_tb at 1( 0) + 0 on 33;
  architecture testbench of mpu_tb at 8( 107) + 0 on 34;
file "/home/youssef/projects/vhdl_projects/micro_proc/" "src/2bitmux.vhd" "e6e01cdc35500af7505031e1ee6c56b13b689858" "20250504191429.873":
  entity memvalmux at 1( 0) + 0 on 11;
  architecture behavioralmux of memvalmux at 16( 328) + 0 on 12;
file "/home/youssef/projects/vhdl_projects/micro_proc/" "src/acc.vhd" "83ef3acb06a2b03a16a8f456cb17ad4f9fd25d94" "20250504191429.874":
  entity acc at 1( 0) + 0 on 13;
  architecture accb of acc at 18( 346) + 0 on 14;
file "/home/youssef/projects/vhdl_projects/micro_proc/" "src/alu.vhd" "04fecea5a6468cba531b8966eedd26cde5da73e3" "20250504191429.874":
  entity alu at 1( 0) + 0 on 15;
  architecture rtl of alu at 17( 336) + 0 on 16;
file "/home/youssef/projects/vhdl_projects/micro_proc/" "src/clk.vhd" "d9ea2932c49d752ad69acbb66bbef017652a590d" "20250504191429.875":
  entity clk at 1( 0) + 0 on 17;
  architecture rtl of clk at 14( 227) + 0 on 18;
file "/home/youssef/projects/vhdl_projects/micro_proc/" "src/ir.vhd" "1f80f0d404bcfff47cc0227f78a14550695a6de0" "20250504191429.875":
  entity ir at 1( 0) + 0 on 19;
  architecture behavioral_ir of ir at 21( 343) + 0 on 20;
file "/home/youssef/projects/vhdl_projects/micro_proc/" "src/memory_block.vhd" "a59b4ea57d7faa263d2c7b779f36a6bc3187c28c" "20250504191429.876":
  entity mem_block at 1( 0) + 0 on 21;
  architecture behavioral_mem of mem_block at 21( 475) + 0 on 22;
file "/home/youssef/projects/vhdl_projects/micro_proc/" "src/mpu.vhd" "be5e77ce199c7bee6194a13df428e70a12ced610" "20250504191429.876":
  entity mpu at 1( 0) + 0 on 23;
  architecture rtl of mpu at 11( 149) + 0 on 24;
file "/home/youssef/projects/vhdl_projects/micro_proc/" "src/oe.vhd" "4fed57c5a1a39c1356eaf67bb8cd0f0c2ce14379" "20250504191429.876":
  entity oe at 1( 0) + 0 on 25;
  architecture rtl of oe at 13( 251) + 0 on 26;
file "/home/youssef/projects/vhdl_projects/micro_proc/" "src/pc.vhd" "03dd670b8d8a0e43442ce91590d30fef77b433d6" "20250504191429.877":
  entity pc at 1( 0) + 0 on 27;
  architecture behavioral_pc of pc at 22( 352) + 0 on 28;
file "/home/youssef/projects/vhdl_projects/micro_proc/" "src/pcIrMux.vhd" "274dd82aed0cd09cdbabea57643c5224dfb7b82f" "20250504191429.877":
  entity pcirmux at 1( 0) + 0 on 29;
  architecture behavioralmux of pcirmux at 13( 272) + 0 on 30;
file "/home/youssef/projects/vhdl_projects/micro_proc/" "src/sequencer.vhd" "abe2010756dcb86dffcefe39dbacc8f5e4dd3c28" "20250504191429.877":
  entity sequencer at 1( 0) + 0 on 31;
  architecture structural_seq of sequencer at 32( 590) + 0 on 32;
