=====
SETUP
1.142
17.550
18.692
cpu1/RD_s0
9.521
9.753
cpu1/RD_n_i_s0
11.838
12.209
n426_s9
13.724
14.095
mem1/sdram_seq_1_s7
15.447
15.900
mem1/sdram_seq_0_s5
16.621
16.992
mem1/n124_s27
17.001
17.550
mem1/sdram_seq_0_s4
17.550
=====
SETUP
1.598
17.094
18.692
cpu1/RD_s0
9.521
9.753
cpu1/RD_n_i_s0
11.838
12.209
n426_s9
13.724
14.095
mem1/sdram_seq_1_s7
15.447
15.900
mem1/sdram_seq_0_s5
16.621
16.948
mem1/sdram_seq_2_s1
17.094
=====
SETUP
1.598
17.094
18.692
cpu1/RD_s0
9.521
9.753
cpu1/RD_n_i_s0
11.838
12.209
n426_s9
13.724
14.095
mem1/sdram_seq_1_s7
15.447
15.900
mem1/sdram_seq_0_s5
16.621
16.948
mem1/sdram_seq_1_s1
17.094
=====
SETUP
1.699
16.992
18.692
cpu1/RD_s0
9.521
9.753
cpu1/RD_n_i_s0
11.838
12.209
n426_s9
13.724
14.095
mem1/sdram_seq_1_s7
15.447
15.900
mem1/n126_s13
16.621
16.992
mem1/sdram_write_s0
16.992
=====
SETUP
1.732
17.477
19.208
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_9_s10
4.576
5.146
cpu1/u0/A_i_9_s9
5.147
5.600
cpu1/u0/A_i_9_s8
6.013
6.562
cpu1/u0/A_i_9_s7
6.735
7.188
n652_s10
9.371
9.926
megaram1/n894_s3
10.647
11.164
n426_s22
11.586
12.156
n426_s9
12.328
12.781
n422_s17
13.503
13.874
n422_s9
14.287
14.804
n422_s5
15.217
15.787
n422_s1
15.789
16.344
n422_s0
16.907
17.477
cpu_din_6_s0
17.477
=====
SETUP
1.957
16.735
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.604
ex_bus_iorq_n_d_s3
11.608
12.163
ex_bus_iorq_n_d_s1
12.662
13.033
ex_bus_iorq_n_d_s4
13.549
14.002
state_wait_1_s5
14.771
15.326
state_wait_1_s4
16.021
16.591
state_wait_0_s4
16.735
=====
SETUP
1.957
16.735
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.604
ex_bus_iorq_n_d_s3
11.608
12.163
ex_bus_iorq_n_d_s1
12.662
13.033
ex_bus_iorq_n_d_s4
13.549
14.002
state_wait_1_s5
14.771
15.326
state_wait_1_s4
16.021
16.591
state_wait_1_s2
16.735
=====
SETUP
2.101
16.591
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.604
ex_bus_iorq_n_d_s3
11.608
12.163
ex_bus_iorq_n_d_s1
12.662
13.033
ex_bus_iorq_n_d_s4
13.549
14.002
state_wait_1_s5
14.771
15.326
n556_s18
16.021
16.591
state_wait_0_s4
16.591
=====
SETUP
2.129
16.563
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.604
ex_bus_iorq_n_d_s3
11.608
12.163
ex_bus_iorq_n_d_s1
12.662
13.033
ex_bus_iorq_n_d_s4
13.549
14.002
state_wait_1_s5
14.771
15.326
wait_io_ff_s4
15.849
16.419
wait_io_ff_s2
16.563
=====
SETUP
2.393
16.815
19.208
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_9_s10
4.576
5.146
cpu1/u0/A_i_9_s9
5.147
5.600
cpu1/u0/A_i_9_s8
6.013
6.562
cpu1/u0/A_i_9_s7
6.735
7.188
n652_s10
9.371
9.926
megaram1/n894_s3
10.647
11.164
n426_s22
11.586
12.156
n426_s9
12.328
12.781
n427_s10
13.602
14.119
n427_s3
14.726
15.281
n427_s1
15.695
16.265
n427_s0
16.266
16.815
cpu_din_1_s0
16.815
=====
SETUP
2.440
9.233
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2572_s1
8.118
8.688
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_3_s0
9.233
=====
SETUP
2.463
16.746
19.208
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_9_s10
4.576
5.146
cpu1/u0/A_i_9_s9
5.147
5.600
cpu1/u0/A_i_9_s8
6.013
6.562
cpu1/u0/A_i_9_s7
6.735
7.188
n652_s10
9.371
9.926
megaram1/n894_s3
10.647
11.164
n426_s22
11.586
12.156
n426_s9
12.328
12.781
n425_s15
13.503
13.956
n425_s9
14.612
15.161
n425_s5
15.162
15.711
n425_s1
15.712
16.174
n425_s0
16.176
16.746
cpu_din_3_s0
16.746
=====
SETUP
2.501
9.172
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.803
vdp4/u_v9958/U_SPRITE/n2547_s1
8.060
8.630
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0
9.172
=====
SETUP
2.501
9.172
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.803
vdp4/u_v9958/U_SPRITE/n2547_s1
8.060
8.630
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0
9.172
=====
SETUP
2.503
9.171
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/n2537_s2
7.607
8.069
vdp4/u_v9958/U_SPRITE/n2559_s1
8.243
8.813
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0
9.171
=====
SETUP
2.503
9.171
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/n2537_s2
7.607
8.069
vdp4/u_v9958/U_SPRITE/n2559_s1
8.243
8.813
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0
9.171
=====
SETUP
2.510
9.164
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/n2537_s2
7.607
8.069
vdp4/u_v9958/U_SPRITE/n2537_s1
8.072
8.621
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0
9.164
=====
SETUP
2.510
9.164
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/n2537_s2
7.607
8.069
vdp4/u_v9958/U_SPRITE/n2537_s1
8.072
8.621
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0
9.164
=====
SETUP
2.525
9.148
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/n2537_s2
7.607
8.069
vdp4/u_v9958/U_SPRITE/n2559_s1
8.243
8.813
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0
9.148
=====
SETUP
2.525
9.148
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/n2537_s2
7.607
8.069
vdp4/u_v9958/U_SPRITE/n2559_s1
8.243
8.813
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0
9.148
=====
SETUP
2.525
9.148
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/n2537_s2
7.607
8.069
vdp4/u_v9958/U_SPRITE/n2559_s1
8.243
8.813
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0
9.148
=====
SETUP
2.624
9.049
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2572_s1
8.118
8.688
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_1_s0
9.049
=====
SETUP
2.624
9.049
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2572_s1
8.118
8.688
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_2_s0
9.049
=====
SETUP
2.642
9.032
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2562_s1
8.124
8.673
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0
9.032
=====
SETUP
2.642
9.032
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2562_s1
8.124
8.673
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0
9.032
=====
SETUP
2.656
9.017
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2572_s1
8.118
8.688
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_0_s0
9.017
=====
SETUP
2.656
9.017
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2572_s1
8.118
8.688
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_4_s0
9.017
=====
SETUP
2.670
9.004
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2562_s1
8.124
8.673
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0
9.004
=====
SETUP
2.670
9.004
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2562_s1
8.124
8.673
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0
9.004
=====
SETUP
2.670
9.004
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2562_s1
8.124
8.673
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0
9.004
=====
SETUP
2.678
8.996
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.923
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5
6.097
6.614
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3
7.032
7.602
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4
7.775
8.237
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1
8.996
=====
SETUP
2.680
16.012
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n1723_s2
13.963
14.533
config_reset_ff_s0
16.012
=====
SETUP
2.685
8.989
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.803
vdp4/u_v9958/U_SPRITE/n2552_s1
8.060
8.630
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0
8.989
=====
SETUP
2.685
8.989
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.803
vdp4/u_v9958/U_SPRITE/n2552_s1
8.060
8.630
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_4_s0
8.989
=====
SETUP
2.693
8.980
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/n2537_s2
7.607
8.069
vdp4/u_v9958/U_SPRITE/n2537_s1
8.072
8.621
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0
8.980
=====
SETUP
2.693
8.980
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/n2537_s2
7.607
8.069
vdp4/u_v9958/U_SPRITE/n2537_s1
8.072
8.621
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0
8.980
=====
SETUP
2.713
8.960
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.803
vdp4/u_v9958/U_SPRITE/n2552_s1
8.060
8.630
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0
8.960
=====
SETUP
2.713
8.960
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.803
vdp4/u_v9958/U_SPRITE/n2552_s1
8.060
8.630
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0
8.960
=====
SETUP
2.713
8.960
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.803
vdp4/u_v9958/U_SPRITE/n2547_s1
8.060
8.630
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0
8.960
=====
SETUP
2.722
8.952
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/n2537_s2
7.607
8.069
vdp4/u_v9958/U_SPRITE/n2537_s1
8.072
8.621
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0
8.952
=====
SETUP
2.815
16.393
19.208
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_0_s11
4.457
4.828
cpu1/u0/A_i_0_s10
4.832
5.381
cpu1/u0/A_i_0_s9
5.383
5.932
cpu1/u0/A_i_0_s8
5.933
6.488
n3556_s1
8.659
9.214
ocm_ports/n1249_s9
10.128
10.683
n424_s18
11.270
11.732
n424_s12
11.905
12.460
n424_s10
12.707
13.262
n424_s7
13.946
14.516
n424_s4
14.517
15.034
n424_s2
15.448
15.819
n424_s0
15.823
16.393
cpu_din_4_s0
16.393
=====
SETUP
2.823
8.850
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2567_s1
8.124
8.694
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0
8.850
=====
SETUP
2.823
8.850
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2567_s1
8.124
8.694
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0
8.850
=====
SETUP
2.823
8.850
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2567_s1
8.124
8.694
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0
8.850
=====
SETUP
2.823
8.850
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2567_s1
8.124
8.694
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0
8.850
=====
SETUP
2.823
8.850
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2562_s2
7.248
7.701
vdp4/u_v9958/U_SPRITE/n2567_s1
8.124
8.694
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0
8.850
=====
SETUP
2.893
8.780
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.923
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5
6.097
6.614
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3
7.032
7.602
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4
7.775
8.237
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1
8.780
=====
SETUP
2.893
8.780
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.923
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5
6.097
6.614
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3
7.032
7.602
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4
7.775
8.237
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1
8.780
=====
SETUP
2.897
8.777
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.803
vdp4/u_v9958/U_SPRITE/n2552_s1
8.060
8.630
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0
8.777
=====
SETUP
2.897
8.777
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.803
vdp4/u_v9958/U_SPRITE/n2547_s1
8.060
8.630
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0
8.777
=====
SETUP
2.897
8.777
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.803
vdp4/u_v9958/U_SPRITE/n2547_s1
8.060
8.630
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0
8.777
=====
SETUP
2.928
16.280
19.208
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_2_s11
4.316
4.865
cpu1/u0/A_i_2_s10
5.037
5.408
cpu1/u0/A_i_2_s9
5.822
6.193
cpu1/u0/A_i_2_s8
6.363
6.816
n3363_s1
8.820
9.375
ocm_ports/MegaSD_req_s12
10.153
10.606
n421_s27
11.037
11.408
n421_s20
11.821
12.391
n421_s17
12.393
12.910
n421_s11
13.594
14.149
n421_s4
14.805
15.267
n421_s1
15.268
15.730
n421_s0
15.731
16.280
cpu_din_7_s0
16.280
=====
SETUP
2.946
8.727
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.818
vdp4/u_v9958/U_SPRITE/n2542_s1
7.820
8.369
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0
8.727
=====
SETUP
2.946
8.727
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.818
vdp4/u_v9958/U_SPRITE/n2542_s1
7.820
8.369
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0
8.727
=====
SETUP
2.946
8.727
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.818
vdp4/u_v9958/U_SPRITE/n2542_s1
7.820
8.369
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0
8.727
=====
SETUP
3.090
16.119
19.208
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_9_s10
4.576
5.146
cpu1/u0/A_i_9_s9
5.147
5.600
cpu1/u0/A_i_9_s8
6.013
6.562
cpu1/u0/A_i_9_s7
6.735
7.188
n652_s10
9.371
9.926
megaram1/n894_s3
10.647
11.164
n426_s22
11.586
12.156
n426_s9
12.328
12.781
n426_s21
13.574
14.036
n426_s8
14.037
14.607
n426_s1
14.780
15.335
n426_s0
15.748
16.119
cpu_din_2_s0
16.119
=====
SETUP
3.120
15.572
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.604
ex_bus_iorq_n_d_s3
11.608
12.163
ex_bus_iorq_n_d_s1
12.662
13.033
vdp4/io_state_r_s4
14.461
14.832
vdp4/CpuDbo_7_s4
15.002
15.572
vdp4/io_state_r_s6
15.572
=====
SETUP
3.138
8.536
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s9
7.607
8.060
vdp4/u_v9958/U_SPRITE/n618_s5
8.074
8.536
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s3
8.536
=====
SETUP
3.158
8.515
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.818
vdp4/u_v9958/U_SPRITE/n2542_s1
7.820
8.369
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0
8.515
=====
SETUP
3.158
8.515
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.826
vdp4/u_v9958/U_SPRITE/n2542_s3
7.248
7.818
vdp4/u_v9958/U_SPRITE/n2542_s1
7.820
8.369
vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0
8.515
=====
SETUP
3.257
15.951
19.208
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_9_s10
4.576
5.146
cpu1/u0/A_i_9_s9
5.147
5.600
cpu1/u0/A_i_9_s8
6.013
6.562
cpu1/u0/A_i_9_s7
6.735
7.188
n652_s10
9.371
9.926
megaram1/n894_s3
10.647
11.164
n426_s22
11.586
12.156
n426_s9
12.328
12.781
n428_s5
13.835
14.390
n428_s1
14.880
15.333
n428_s0
15.580
15.951
cpu_din_0_s0
15.951
=====
SETUP
3.273
8.400
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s9
7.607
8.069
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0
8.400
=====
SETUP
3.289
8.384
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.923
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5
6.097
6.614
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3
7.032
7.602
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4
7.775
8.237
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1
8.384
=====
SETUP
3.289
8.384
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.923
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5
6.097
6.614
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3
7.032
7.602
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4
7.775
8.237
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1
8.384
=====
SETUP
3.443
5.990
9.433
vdp4/u_v9958/IRAMADR_16_s1
0.243
0.475
mem1/n573_s13
3.050
3.599
mem1/n573_s12
3.600
4.117
mem1/SdrUdq_s2
5.990
=====
SETUP
3.457
8.216
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s9
7.607
8.069
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0
8.216
=====
SETUP
3.457
8.216
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.891
vdp4/u_v9958/U_SPRITE/n2562_s3
6.309
6.858
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7
6.862
7.432
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s9
7.607
8.069
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0
8.216
=====
SETUP
3.503
15.705
19.208
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_9_s10
4.576
5.146
cpu1/u0/A_i_9_s9
5.147
5.600
cpu1/u0/A_i_9_s8
6.013
6.562
cpu1/u0/A_i_9_s7
6.735
7.188
n652_s10
9.371
9.926
megaram1/n894_s3
10.647
11.164
n426_s22
11.586
12.156
n426_s9
12.328
12.781
n423_s7
13.411
13.928
n423_s3
14.341
14.712
n423_s1
14.959
15.330
n423_s0
15.334
15.705
cpu_din_5_s0
15.705
=====
SETUP
3.513
15.179
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.604
ex_bus_iorq_n_d_s3
11.608
12.163
ex_bus_iorq_n_d_s1
12.662
13.033
vdp_csw_n_s3
14.465
15.035
vdp4/cs_latch_0_s0
15.179
=====
SETUP
3.534
15.158
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.604
ex_bus_iorq_n_d_s3
11.608
12.163
ex_bus_iorq_n_d_s1
12.662
13.033
vdp_csr_n_s3
14.465
15.014
vdp4/cs_latch_1_s0
15.158
=====
SETUP
3.714
7.959
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.923
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5
6.097
6.614
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3
7.032
7.602
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s1
7.959
=====
SETUP
3.739
7.934
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.563
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7
4.572
5.127
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6
5.374
5.923
vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5
6.097
6.614
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s5
6.866
7.237
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s4
7.241
7.790
vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s0
7.934
=====
SETUP
3.744
5.724
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n821_s2
1.523
2.078
mem1/n632_s8
3.227
3.744
mem1/n632_s6
4.456
5.011
mem1/SdrAdr_4_s1
5.724
=====
SETUP
3.754
5.713
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n821_s2
1.523
2.078
mem1/n635_s8
2.760
3.131
mem1/n635_s6
3.286
3.841
mem1/SdrAdr_1_s1
5.713
=====
SETUP
3.796
14.896
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3355_s6
13.550
14.120
config1_temp_ff_7_s0
14.896
=====
SETUP
3.822
5.645
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n821_s2
1.523
2.078
mem1/n636_s8
3.227
3.776
mem1/n636_s6
3.777
4.148
mem1/SdrAdr_0_s1
5.645
=====
SETUP
3.864
14.828
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.604
ex_bus_iorq_n_d_s3
11.608
12.163
ex_bus_iorq_n_d_s1
12.662
13.033
vdp4/n77_s2
14.457
14.828
vdp4/CpuReq_s0
14.828
=====
SETUP
3.864
14.828
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.604
ex_bus_iorq_n_d_s3
11.608
12.163
ex_bus_iorq_n_d_s1
12.662
13.033
vdp4/n78_s2
14.457
14.828
vdp4/CpuWrt_s0
14.828
=====
SETUP
3.976
5.492
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n628_s7
1.766
2.219
mem1/n626_s7
3.130
3.647
mem1/SdrAdr_10_s1
5.492
=====
SETUP
3.979
14.713
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3355_s6
13.550
14.120
config1_temp_ff_1_s0
14.713
=====
SETUP
3.979
14.713
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3355_s6
13.550
14.120
config1_temp_ff_6_s0
14.713
=====
SETUP
3.983
14.709
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3355_s6
13.550
14.120
config1_temp_ff_4_s0
14.709
=====
SETUP
3.983
14.709
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3355_s6
13.550
14.120
config1_temp_ff_5_s0
14.709
=====
SETUP
4.023
14.669
18.692
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_14_s663
4.491
5.061
cpu1/u0/A_i_14_s655
5.233
5.695
cpu1/u0/A_i_14_s647
5.696
6.213
cpu1/u0/A_i_14_s625
6.610
7.165
n1946_s7
9.442
9.997
n2487_s3
10.666
11.236
n2487_s1
11.416
11.869
n3450_s0
12.747
13.302
ff_sd_init_s2
13.976
14.525
ff_sd_init_s0
14.669
=====
SETUP
4.061
5.406
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n821_s2
1.523
2.078
mem1/n634_s8
2.808
3.363
mem1/n634_s6
3.804
4.257
mem1/SdrAdr_2_s1
5.406
=====
SETUP
4.114
14.578
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n1688_s2
14.008
14.578
config_update_s0
14.578
=====
SETUP
4.159
14.533
18.692
cpu1/RD_s0
9.521
9.753
debug1/mreq_rd_Z_s0
10.716
11.271
bios_req_s3
13.356
13.727
n868_s0
13.984
14.533
msx_logo_req_s0
14.533
=====
SETUP
4.159
14.533
18.692
cpu1/RD_s0
9.521
9.753
debug1/mreq_rd_Z_s0
10.716
11.271
bios_req_s3
13.356
13.727
n848_s0
13.984
14.533
subrom_req_s0
14.533
=====
SETUP
4.211
14.481
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3355_s6
13.550
14.120
config1_temp_ff_0_s0
14.481
=====
SETUP
4.228
5.240
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n821_s2
1.523
2.078
mem1/n633_s8
2.979
3.350
mem1/n633_s6
3.354
3.909
mem1/SdrAdr_3_s1
5.240
=====
SETUP
4.239
14.452
18.692
cpu1/RD_s0
9.521
9.753
debug1/mreq_rd_Z_s0
10.716
11.271
bios_req_s3
13.356
13.683
bios_req_s0
14.452
=====
SETUP
4.291
14.401
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3347_s6
13.486
14.035
config0_ff_0_s0
14.401
=====
SETUP
4.291
14.401
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3347_s6
13.486
14.035
config0_ff_2_s0
14.401
=====
SETUP
4.291
14.401
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3347_s6
13.486
14.035
config0_ff_3_s0
14.401
=====
SETUP
4.291
14.401
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3347_s6
13.486
14.035
config0_ff_4_s0
14.401
=====
SETUP
4.291
14.401
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3347_s6
13.486
14.035
config0_ff_5_s0
14.401
=====
SETUP
4.298
14.394
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3347_s6
13.486
14.035
config0_ff_1_s0
14.394
=====
SETUP
4.298
14.394
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3347_s6
13.486
14.035
config0_ff_6_s0
14.394
=====
SETUP
4.298
14.394
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3347_s6
13.486
14.035
config0_ff_7_s0
14.394
=====
SETUP
4.336
14.356
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.831
n3363_s2
13.011
13.560
config2_temp_ff_4_s0
14.356
=====
SETUP
4.353
14.339
18.692
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_14_s663
4.491
5.061
cpu1/u0/A_i_14_s655
5.233
5.695
cpu1/u0/A_i_14_s647
5.696
6.213
cpu1/u0/A_i_14_s625
6.610
7.165
n1946_s7
9.442
9.997
n2487_s3
10.666
11.236
n2487_s1
11.416
11.869
n3450_s0
12.747
13.302
ff_sd_wstart_s3
13.733
14.195
ff_sd_wstart_s1
14.339
=====
SETUP
4.371
14.321
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.831
n3363_s2
13.011
13.560
config2_temp_ff_3_s0
14.321
=====
SETUP
4.382
14.309
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3355_s6
13.550
14.120
config1_temp_ff_2_s0
14.309
=====
SETUP
4.423
14.269
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.799
n3355_s6
13.550
14.120
config1_temp_ff_3_s0
14.269
=====
SETUP
4.476
14.216
18.692
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_14_s663
4.491
5.061
cpu1/u0/A_i_14_s655
5.233
5.695
cpu1/u0/A_i_14_s647
5.696
6.213
cpu1/u0/A_i_14_s625
6.610
7.165
n1946_s7
9.442
9.997
n2487_s3
10.666
11.236
n2487_s1
11.416
11.869
n3450_s0
12.747
13.302
ff_sd_rstart_s3
13.744
14.071
ff_sd_rstart_s1
14.216
=====
SETUP
4.547
14.145
18.692
cpu1/RD_s0
9.521
9.753
debug1/mreq_rd_Z_s0
10.716
11.271
n804_s1
13.575
14.145
slot_sd_req_r_s0
14.145
=====
SETUP
4.547
4.920
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n628_s7
1.766
2.219
mem1/n628_s5
3.168
3.723
mem1/SdrAdr_8_s1
4.920
=====
SETUP
4.576
14.115
18.692
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_14_s663
4.491
5.061
cpu1/u0/A_i_14_s655
5.233
5.695
cpu1/u0/A_i_14_s647
5.696
6.213
cpu1/u0/A_i_14_s625
6.610
7.165
n1946_s7
9.442
9.997
n2487_s3
10.666
11.236
n2487_s1
11.416
11.869
n3450_s0
12.747
13.302
ff_sd_wstart_s1
14.115
=====
SETUP
4.576
14.115
18.692
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_14_s663
4.491
5.061
cpu1/u0/A_i_14_s655
5.233
5.695
cpu1/u0/A_i_14_s647
5.696
6.213
cpu1/u0/A_i_14_s625
6.610
7.165
n1946_s7
9.442
9.997
n2487_s3
10.666
11.236
n2487_s1
11.416
11.869
n3450_s0
12.747
13.302
ff_sd_rstart_s1
14.115
=====
SETUP
4.580
14.111
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1143_s2
12.737
13.307
mapper_reg0_7_s0
14.111
=====
SETUP
4.583
14.109
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.831
n3363_s2
13.011
13.560
config2_temp_ff_1_s0
14.109
=====
SETUP
4.583
14.109
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.831
n3363_s2
13.011
13.560
config2_temp_ff_2_s0
14.109
=====
SETUP
4.583
14.109
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.831
n3363_s2
13.011
13.560
config2_temp_ff_5_s0
14.109
=====
SETUP
4.584
14.108
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.831
n3363_s2
13.011
13.560
config2_temp_ff_6_s0
14.108
=====
SETUP
4.588
4.879
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n821_s2
1.523
2.078
mem1/n629_s7
2.703
3.258
mem1/n629_s6
3.748
4.119
mem1/SdrAdr_7_s1
4.879
=====
SETUP
4.715
13.977
18.692
cpu1/RD_s0
9.521
9.753
debug1/mreq_rd_Z_s0
10.716
11.271
n678_s1
13.428
13.977
exp_slotx_req_r_s0
13.977
=====
SETUP
4.730
13.962
18.692
cpu1/RD_s0
9.521
9.753
debug1/mreq_rd_Z_s0
10.716
11.271
megarom_req_s3
13.356
13.818
megarom_req_s0
13.962
=====
SETUP
4.730
13.962
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1119_s3
12.903
13.230
mapper_reg3_7_s0
13.962
=====
SETUP
4.772
13.920
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1119_s3
12.903
13.230
mapper_reg3_4_s0
13.920
=====
SETUP
4.772
13.920
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1119_s3
12.903
13.230
mapper_reg3_6_s0
13.920
=====
SETUP
4.776
4.692
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n824_s4
1.529
2.084
mem1/n577_s12
2.341
2.896
mem1/SdrHUdq_s2
4.692
=====
SETUP
4.797
4.635
9.433
vdp4/u_v9958/IRAMADR_16_s1
0.243
0.475
mem1/n575_s13
3.050
3.599
mem1/n575_s12
3.600
4.117
mem1/SdrLdq_s2
4.635
=====
SETUP
4.799
13.893
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n3347_s2
12.282
12.831
n3363_s2
13.011
13.560
config2_temp_ff_0_s0
13.893
=====
SETUP
4.823
13.869
18.692
cpu1/RD_s0
9.521
9.753
debug1/mreq_rd_Z_s0
10.716
11.271
slot0_req_r_s0
13.869
=====
SETUP
4.837
13.855
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1143_s2
12.737
13.307
mapper_reg0_2_s0
13.855
=====
SETUP
4.837
13.855
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1143_s2
12.737
13.307
mapper_reg0_5_s0
13.855
=====
SETUP
4.852
4.616
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n821_s2
1.523
2.093
mem1/SdrUdq_s4
2.271
2.820
mem1/SdrHUdq_s2
4.616
=====
SETUP
4.853
13.787
18.640
cpu1/WR_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s5
11.443
11.998
dpram1/n5_s0
12.641
13.211
dpram1/mem_r_mem_r_0_0_s
13.787
=====
SETUP
4.870
4.598
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n821_s2
1.523
2.078
mem1/n630_s7
2.760
3.213
mem1/n630_s6
3.461
3.914
mem1/SdrAdr_6_s1
4.598
=====
SETUP
4.918
4.549
9.468
state_demux_1_s3
0.243
0.475
n195_s2
0.658
1.213
n195_s1
1.626
1.997
msel_1_s0
4.549
=====
SETUP
4.950
4.518
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n821_s2
1.523
2.093
mem1/SdrUdq_s4
2.271
2.820
mem1/SdrUdq_s2
4.518
=====
SETUP
4.959
13.733
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1119_s3
12.903
13.230
mapper_reg3_1_s0
13.733
=====
SETUP
4.959
13.733
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1119_s3
12.903
13.230
mapper_reg3_2_s0
13.733
=====
SETUP
4.959
13.733
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1119_s3
12.903
13.230
mapper_reg3_3_s0
13.733
=====
SETUP
4.959
13.733
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1119_s3
12.903
13.230
mapper_reg3_5_s0
13.733
=====
SETUP
5.021
13.671
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1143_s2
12.737
13.307
mapper_reg0_3_s0
13.671
=====
SETUP
5.021
13.671
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1143_s2
12.737
13.307
mapper_reg0_4_s0
13.671
=====
SETUP
5.024
13.667
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1143_s2
12.737
13.307
mapper_reg0_6_s0
13.667
=====
SETUP
5.039
4.428
9.468
state_demux_1_s3
0.243
0.475
n195_s2
0.658
1.228
n234_s16
1.232
1.781
msel_0_s2
1.785
2.334
msel_0_s0
4.428
=====
SETUP
5.046
4.422
9.468
mem1/ff_mem_seq_0_s0
0.243
0.475
mem1/FreeCounter_15_s3
0.730
1.285
mem1/RstSeq_4_s6
1.714
2.269
mem1/RstSeq_4_s4
2.516
3.033
mem1/n415_s4
3.497
3.868
mem1/n415_s5
3.873
4.422
mem1/RstSeq_1_s3
4.422
=====
SETUP
5.053
13.639
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1143_s2
12.737
13.307
mapper_reg0_1_s0
13.639
=====
SETUP
5.053
13.639
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1143_s2
12.737
13.307
mapper_reg0_0_s0
13.639
=====
SETUP
5.090
13.602
18.692
cpu1/WR_n_i_s0
9.521
9.753
ppi_req_s7
10.411
10.966
ppi_req_s1
12.301
12.871
ppi_port_a_1_s0
13.602
=====
SETUP
5.090
13.602
18.692
cpu1/WR_n_i_s0
9.521
9.753
ppi_req_s7
10.411
10.966
ppi_req_s1
12.301
12.871
ppi_port_a_3_s0
13.602
=====
SETUP
5.090
13.602
18.692
cpu1/WR_n_i_s0
9.521
9.753
ppi_req_s7
10.411
10.966
ppi_req_s1
12.301
12.871
ppi_port_a_5_s0
13.602
=====
SETUP
5.090
13.602
18.692
cpu1/WR_n_i_s0
9.521
9.753
ppi_req_s7
10.411
10.966
ppi_req_s1
12.301
12.871
ppi_port_a_7_s0
13.602
=====
SETUP
5.094
13.598
18.692
cpu1/WR_n_i_s0
9.521
9.753
ppi_req_s7
10.411
10.966
ppi_req_s1
12.301
12.871
ppi_port_a_0_s0
13.598
=====
SETUP
5.094
13.598
18.692
cpu1/WR_n_i_s0
9.521
9.753
ppi_req_s7
10.411
10.966
ppi_req_s1
12.301
12.871
ppi_port_a_2_s0
13.598
=====
SETUP
5.094
13.598
18.692
cpu1/WR_n_i_s0
9.521
9.753
ppi_req_s7
10.411
10.966
ppi_req_s1
12.301
12.871
ppi_port_a_4_s0
13.598
=====
SETUP
5.094
13.598
18.692
cpu1/WR_n_i_s0
9.521
9.753
ppi_req_s7
10.411
10.966
ppi_req_s1
12.301
12.871
ppi_port_a_6_s0
13.598
=====
SETUP
5.099
13.593
18.692
cpu1/WR_n_i_s0
9.521
9.753
n1439_s7
11.476
12.046
n1439_s3
12.047
12.500
n1439_s1
13.023
13.593
scc_req0_s0
13.593
=====
SETUP
5.100
13.592
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1127_s2
12.903
13.230
mapper_reg2_2_s0
13.592
=====
SETUP
5.100
13.592
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1127_s2
12.903
13.230
mapper_reg2_3_s0
13.592
=====
SETUP
5.100
13.592
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1127_s2
12.903
13.230
mapper_reg2_4_s0
13.592
=====
SETUP
5.100
13.592
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1127_s2
12.903
13.230
mapper_reg2_7_s0
13.592
=====
SETUP
5.103
13.589
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1127_s2
12.903
13.230
mapper_reg2_0_s0
13.589
=====
SETUP
5.103
13.589
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1127_s2
12.903
13.230
mapper_reg2_1_s0
13.589
=====
SETUP
5.103
13.589
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1127_s2
12.903
13.230
mapper_reg2_5_s0
13.589
=====
SETUP
5.103
13.589
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1127_s2
12.903
13.230
mapper_reg2_6_s0
13.589
=====
SETUP
5.118
13.574
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n2487_s2
12.282
12.744
sram_cs_w_s2
12.918
13.245
sram_cs_w_s0
13.574
=====
SETUP
5.121
4.330
9.451
wait_io_ff_s2
0.243
0.475
n575_s0
2.062
2.617
cpu1/IORQ_n_i_s3
3.043
3.613
cpu1/RD_s3
3.616
4.186
cpu1/RD_s0
4.330
=====
SETUP
5.134
4.333
9.468
state_demux_1_s3
0.243
0.475
n195_s2
0.658
1.228
n206_s3
1.232
1.749
msel_0_s0
4.333
=====
SETUP
5.269
13.423
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1135_s2
12.737
13.064
mapper_reg1_2_s0
13.423
=====
SETUP
5.269
13.423
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1135_s2
12.737
13.064
mapper_reg1_7_s0
13.423
=====
SETUP
5.283
4.149
9.433
cpu1/u0/DO_1_s0
0.243
0.475
mem1/n666_s0
3.687
4.149
mem1/n794_s0
4.149
=====
SETUP
5.291
13.401
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1135_s2
12.737
13.064
mapper_reg1_1_s0
13.401
=====
SETUP
5.291
13.401
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1135_s2
12.737
13.064
mapper_reg1_3_s0
13.401
=====
SETUP
5.291
13.401
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1135_s2
12.737
13.064
mapper_reg1_6_s0
13.401
=====
SETUP
5.297
13.395
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1135_s2
12.737
13.064
mapper_reg1_0_s0
13.395
=====
SETUP
5.297
13.395
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1135_s2
12.737
13.064
mapper_reg1_4_s0
13.395
=====
SETUP
5.297
13.395
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1135_s2
12.737
13.064
mapper_reg1_5_s0
13.395
=====
SETUP
5.301
13.390
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n2487_s2
12.282
12.744
sram_cs_w_s2
12.918
13.245
sd_cs_w_s0
13.390
=====
SETUP
5.312
13.380
18.692
cpu1/WR_n_i_s0
9.521
9.753
n1439_s7
11.476
12.046
n1439_s3
12.047
12.500
n1512_s0
12.918
13.380
scc2_req0_s0
13.380
=====
SETUP
5.313
13.378
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
opll/u_mmr/n365_s4
10.831
11.348
n1119_s2
11.765
12.282
n1119_s3
12.903
13.230
mapper_reg3_0_s0
13.378
=====
SETUP
5.329
4.139
9.468
mem1/ff_mem_seq_0_s0
0.243
0.475
mem1/FreeCounter_15_s3
0.730
1.285
mem1/RstSeq_4_s6
1.714
2.269
mem1/RstSeq_4_s4
2.516
3.065
mem1/RstSeq_4_s10
3.241
3.811
mem1/RstSeq_2_s1
4.139
=====
SETUP
5.329
4.139
9.468
mem1/ff_mem_seq_0_s0
0.243
0.475
mem1/FreeCounter_15_s3
0.730
1.285
mem1/RstSeq_4_s6
1.714
2.269
mem1/RstSeq_4_s4
2.516
3.065
mem1/RstSeq_4_s10
3.241
3.811
mem1/RstSeq_4_s1
4.139
=====
SETUP
5.339
13.353
18.692
cpu1/IORQ_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s2
11.034
11.589
n2487_s2
12.282
12.744
n2487_s0
12.747
13.209
ff_sd_en_s0
13.353
=====
SETUP
5.355
13.336
18.692
cpu1/WR_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s5
11.443
11.998
n1046_s1
12.195
12.765
n1046_s0
12.766
13.336
mapper_req0_s0
13.336
=====
SETUP
5.380
4.088
9.468
mem1/ff_mem_seq_0_s0
0.243
0.475
mem1/FreeCounter_15_s3
0.730
1.285
mem1/RstSeq_4_s6
1.714
2.269
mem1/RstSeq_4_s4
2.516
3.065
mem1/n413_s5
3.253
3.715
mem1/n413_s6
3.717
4.088
mem1/RstSeq_3_s3
4.088
=====
SETUP
5.387
13.305
18.692
cpu1/WR_n_i_s0
9.521
9.753
debug1/mreq_wr_min1/wait0_s3
10.411
10.864
megarom_page_req_s2
12.612
13.161
megarom_page_req_s0
13.305
=====
SETUP
5.396
4.072
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n622_s1
1.771
2.233
mem1/SdrBa_1_s0
4.072
=====
SETUP
5.399
4.069
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n611_s3
1.771
2.233
mem1/SdrBa_1_s0
4.069
=====
SETUP
5.442
4.025
9.468
mem1/ff_mem_seq_0_s0
0.243
0.475
mem1/FreeCounter_15_s3
0.730
1.285
mem1/RstSeq_4_s6
1.714
2.269
mem1/RstSeq_4_s4
2.516
3.033
mem1/n414_s1
3.455
4.025
mem1/RstSeq_2_s1
4.025
=====
SETUP
5.471
13.220
18.692
cpu1/MREQ_s0
9.521
9.753
cpu1/MREQ_n_i_s0
9.934
10.489
n1439_s2
11.844
12.399
n1455_s0
12.650
13.220
scc_req123_s0
13.220
=====
SETUP
5.482
3.951
9.433
debug1/iorq_wr_min1/min_len_1_s0
0.243
0.475
debug1/n29106_s82
1.210
1.765
debug1/n29106_s80
2.283
2.853
debug1/n29106_s77
2.854
3.316
debug1/n29106_s84
3.489
3.951
debug1/print_buffer_1017_s0
3.951
=====
SETUP
5.484
13.208
18.692
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_9_s10
4.576
5.146
cpu1/u0/A_i_9_s9
5.147
5.600
cpu1/u0/A_i_9_s8
6.013
6.562
cpu1/u0/A_i_9_s7
6.735
7.188
n652_s10
9.371
9.926
megaram1/n894_s3
10.647
11.164
megaram1/n894_s2
11.586
12.135
megaram1/n902_s0
12.309
12.879
megaram1/megaram_mode_b_5_s0
13.208
=====
SETUP
5.509
3.942
9.451
wait_io_ff_s2
0.243
0.475
n575_s0
2.062
2.617
cpu1/IORQ_n_i_s3
3.043
3.613
cpu1/IORQ_n_i_s0
3.942
=====
SETUP
5.540
3.927
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n626_s9
1.529
2.099
mem1/SdrAdr_10_s1
3.927
=====
SETUP
5.567
3.901
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n622_s1
1.771
2.233
mem1/SdrBa_0_s0
3.901
=====
SETUP
5.582
3.885
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n611_s3
1.771
2.233
mem1/SdrBa_0_s0
3.885
=====
SETUP
5.605
3.863
9.468
mem1/ff_mem_seq_0_s0
0.243
0.475
mem1/FreeCounter_15_s3
0.730
1.285
mem1/RstSeq_4_s6
1.714
2.269
mem1/RstSeq_4_s4
2.516
3.033
mem1/n412_s1
3.492
3.863
mem1/RstSeq_4_s1
3.863
=====
SETUP
5.607
3.860
9.468
counter_demux_0_s0
0.243
0.475
msel_1_s3
0.912
1.482
msel_1_s2
1.483
1.810
msel_1_s0
3.860
=====
SETUP
5.616
13.075
18.692
cpu1/WR_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s5
11.443
11.998
n1524_s0
12.505
13.075
scc2_req123_s0
13.075
=====
SETUP
5.630
3.838
9.468
debug1/iorq_wr_max1/count_3_s3
0.243
0.475
debug1/iorq_wr_max1/n63_s2
0.906
1.455
debug1/iorq_wr_max1/n61_s2
1.461
1.978
debug1/iorq_wr_max1/n61_s5
2.375
2.892
debug1/iorq_wr_max1/n61_s6
3.289
3.838
debug1/iorq_wr_max1/count_6_s3
3.838
=====
SETUP
5.642
77.864
83.507
mem1/n631_s8
75.551
76.068
mem1/n631_s7
76.465
76.918
mem1/n631_s13
77.315
77.864
mem1/SdrAdr_5_s2
77.864
=====
SETUP
5.656
13.035
18.692
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_9_s10
4.576
5.146
cpu1/u0/A_i_9_s9
5.147
5.600
cpu1/u0/A_i_9_s8
6.013
6.562
cpu1/u0/A_i_9_s7
6.735
7.188
n652_s10
9.371
9.926
megaram1/n894_s3
10.647
11.164
megaram1/n894_s2
11.586
12.135
megaram1/n894_s0
12.138
12.708
megaram1/megaram_mode_a_4_s0
13.035
=====
SETUP
5.656
13.035
18.692
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_9_s10
4.576
5.146
cpu1/u0/A_i_9_s9
5.147
5.600
cpu1/u0/A_i_9_s8
6.013
6.562
cpu1/u0/A_i_9_s7
6.735
7.188
n652_s10
9.371
9.926
megaram1/n894_s3
10.647
11.164
megaram1/n894_s2
11.586
12.135
megaram1/n894_s0
12.138
12.708
megaram1/megaram_mode_a_6_s0
13.035
=====
SETUP
5.662
13.029
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n142_s1
11.954
12.524
SccCh/reg_freq_ch_d_8_s0
13.029
=====
SETUP
5.662
13.029
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n142_s1
11.954
12.524
SccCh/reg_freq_ch_d_9_s0
13.029
=====
SETUP
5.662
13.029
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n142_s1
11.954
12.524
SccCh/reg_freq_ch_d_10_s0
13.029
=====
SETUP
5.662
13.029
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n142_s1
11.954
12.524
SccCh/reg_freq_ch_d_11_s0
13.029
=====
SETUP
5.668
13.024
18.692
cpu1/u0/IStatus_0_s15
0.243
2.503
cpu1/u0/RegAddrC_1_s13
2.915
3.470
cpu1/u0/A_i_9_s10
4.576
5.146
cpu1/u0/A_i_9_s9
5.147
5.600
cpu1/u0/A_i_9_s8
6.013
6.562
cpu1/u0/A_i_9_s7
6.735
7.188
n652_s10
9.371
9.926
megaram1/n894_s3
10.647
11.164
megaram1/n894_s2
11.586
12.135
megaram1/n902_s0
12.309
12.879
megaram1/megaram_mode_b_4_s0
13.024
=====
SETUP
5.676
3.792
9.468
mem1/ff_sdr_seq_5_s0
0.243
0.474
mem1/n1484_s1
0.648
1.197
mem1/n1484_s0
1.198
1.747
mem1/vram_dout_13_s0
3.792
=====
SETUP
5.692
3.741
9.433
cpu1/u0/DO_0_s0
0.243
0.475
mem1/n667_s0
3.370
3.741
mem1/n795_s0
3.741
=====
SETUP
5.699
3.768
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n626_s9
1.529
2.099
mem1/SdrAdr_1_s1
3.768
=====
SETUP
5.708
3.760
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n626_s9
1.529
2.099
mem1/SdrAdr_0_s1
3.760
=====
SETUP
5.708
3.760
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n626_s9
1.529
2.099
mem1/SdrAdr_2_s1
3.760
=====
SETUP
5.740
3.728
9.468
debug1/iorq_rd_max1/count_3_s3
0.243
0.475
debug1/iorq_rd_max1/n63_s2
1.137
1.590
debug1/iorq_rd_max1/n61_s2
2.094
2.465
debug1/iorq_rd_max1/n61_s5
2.635
3.184
debug1/iorq_rd_max1/n61_s6
3.357
3.728
debug1/iorq_rd_max1/count_6_s3
3.728
=====
SETUP
5.740
12.951
18.692
cpu1/WR_n_i_s0
9.521
9.753
debug1/mreq_wr_min1/wait0_s3
10.411
10.864
n668_s1
12.402
12.951
exp_slotx_req_w_s0
12.951
=====
SETUP
5.752
3.715
9.468
mem1/ff_mem_seq_0_s0
0.243
0.475
mem1/FreeCounter_15_s3
0.730
1.285
mem1/RstSeq_4_s6
1.714
2.269
mem1/RstSeq_4_s4
2.516
3.065
mem1/n416_s4
3.253
3.715
mem1/RstSeq_0_s3
3.715
=====
SETUP
5.796
12.896
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n186_s1
11.735
12.305
SccCh/reg_vol_ch_e_0_s0
12.896
=====
SETUP
5.796
12.896
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n186_s1
11.735
12.305
SccCh/reg_vol_ch_e_1_s0
12.896
=====
SETUP
5.799
3.669
9.468
mem1/ff_sdr_seq_5_s0
0.243
0.474
mem1/n1484_s1
0.648
1.197
mem1/n1484_s0
1.198
1.747
mem1/vram_dout_14_s0
3.669
=====
SETUP
5.799
3.669
9.468
mem1/ff_sdr_seq_5_s0
0.243
0.474
mem1/n1484_s1
0.648
1.197
mem1/n1484_s0
1.198
1.747
mem1/vram_dout_15_s0
3.669
=====
SETUP
5.802
3.631
9.433
debug1/mreq_rd_min1/min_len_0_s0
0.243
0.475
debug1/n29107_s78
1.171
1.726
debug1/n29107_s76
2.215
2.668
debug1/n29107_s81
3.082
3.631
debug1/print_buffer_1016_s0
3.631
=====
SETUP
5.808
12.884
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n174_s1
12.000
12.549
SccCh/reg_vol_ch_b_0_s0
12.884
=====
SETUP
5.808
12.884
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n174_s1
12.000
12.549
SccCh/reg_vol_ch_b_1_s0
12.884
=====
SETUP
5.808
12.884
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n174_s1
12.000
12.549
SccCh/reg_vol_ch_b_3_s0
12.884
=====
SETUP
5.809
3.659
9.468
debug1/mreq_wr_max1/count_1_s3
0.243
0.475
debug1/mreq_wr_max1/n63_s2
1.010
1.472
debug1/mreq_wr_max1/n60_s2
1.646
2.195
debug1/mreq_wr_max1/n60_s5
2.368
2.917
debug1/mreq_wr_max1/n60_s6
3.089
3.659
debug1/mreq_wr_max1/count_7_s4
3.659
=====
SETUP
5.811
3.657
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n824_s4
1.529
2.084
mem1/n579_s12
2.341
2.896
mem1/SdrHLdq_s2
3.657
=====
SETUP
5.818
3.649
9.468
debug1/iorq_rd_max1/count_3_s3
0.243
0.475
debug1/iorq_rd_max1/n63_s2
1.137
1.599
debug1/iorq_rd_max1/n60_s2
1.774
2.145
debug1/iorq_rd_max1/n60_s5
2.149
2.666
debug1/iorq_rd_max1/n60_s6
3.079
3.649
debug1/iorq_rd_max1/count_7_s4
3.649
=====
SETUP
5.829
12.863
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n178_s4
11.720
12.290
SccCh/reg_vol_ch_c_0_s0
12.863
=====
SETUP
5.829
12.863
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n178_s4
11.720
12.290
SccCh/reg_vol_ch_c_1_s0
12.863
=====
SETUP
5.829
12.863
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n178_s4
11.720
12.290
SccCh/reg_vol_ch_c_2_s0
12.863
=====
SETUP
5.829
12.863
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n178_s4
11.720
12.290
SccCh/reg_vol_ch_c_3_s0
12.863
=====
SETUP
5.842
12.850
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n182_s1
11.735
12.305
SccCh/reg_vol_ch_d_2_s0
12.850
=====
SETUP
5.842
12.850
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n182_s1
11.735
12.305
SccCh/reg_vol_ch_d_3_s0
12.850
=====
SETUP
5.844
3.624
9.468
mem1/ff_sdr_seq_5_s0
0.243
0.474
mem1/n1484_s1
0.648
1.197
mem1/n1484_s0
1.198
1.747
mem1/vram_dout_8_s0
3.624
=====
SETUP
5.844
3.624
9.468
mem1/ff_sdr_seq_5_s0
0.243
0.474
mem1/n1484_s1
0.648
1.197
mem1/n1484_s0
1.198
1.747
mem1/vram_dout_9_s0
3.624
=====
SETUP
5.844
3.624
9.468
mem1/ff_sdr_seq_5_s0
0.243
0.474
mem1/n1484_s1
0.648
1.197
mem1/n1484_s0
1.198
1.747
mem1/vram_dout_10_s0
3.624
=====
SETUP
5.844
3.624
9.468
mem1/ff_sdr_seq_5_s0
0.243
0.474
mem1/n1484_s1
0.648
1.197
mem1/n1484_s0
1.198
1.747
mem1/vram_dout_12_s0
3.624
=====
SETUP
5.846
12.846
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n182_s1
11.735
12.305
SccCh/reg_vol_ch_d_0_s0
12.846
=====
SETUP
5.846
12.846
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n182_s1
11.735
12.305
SccCh/reg_vol_ch_d_1_s0
12.846
=====
SETUP
5.847
3.620
9.468
mem1/ff_sdr_seq_5_s0
0.243
0.474
mem1/n1484_s1
0.648
1.197
mem1/n1484_s0
1.198
1.747
mem1/vram_dout_11_s0
3.620
=====
SETUP
5.875
12.817
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg1_7_s4
11.606
11.977
megaram1/megaram_reg1_7_s2
11.981
12.308
megaram1/megaram_reg1_1_s0
12.817
=====
SETUP
5.875
12.817
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg1_7_s4
11.606
11.977
megaram1/megaram_reg1_7_s2
11.981
12.308
megaram1/megaram_reg1_3_s0
12.817
=====
SETUP
5.875
12.817
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg1_7_s4
11.606
11.977
megaram1/megaram_reg1_7_s2
11.981
12.308
megaram1/megaram_reg1_6_s0
12.817
=====
SETUP
5.880
12.811
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg1_7_s4
11.606
11.977
megaram1/megaram_reg1_7_s2
11.981
12.308
megaram1/megaram_reg1_5_s0
12.811
=====
SETUP
5.883
3.585
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n626_s9
1.529
2.099
mem1/SdrAdr_3_s1
3.585
=====
SETUP
5.885
3.583
9.468
debug1/mreq_wr_max1/count_2_s1
0.243
0.475
debug1/mreq_wr_max1/n41_s18
1.140
1.689
debug1/mreq_wr_max1/n41_s19
1.689
1.724
debug1/mreq_wr_max1/n41_s20
1.724
1.759
debug1/mreq_wr_max1/n41_s21
1.759
1.795
debug1/mreq_wr_max1/n41_s22
1.795
1.830
debug1/mreq_wr_max1/n41_s23
1.830
1.865
debug1/mreq_wr_max1/n145_s2
2.505
3.075
debug1/mreq_wr_max1/max_len_0_s0
3.583
=====
SETUP
5.885
3.583
9.468
debug1/mreq_wr_max1/count_2_s1
0.243
0.475
debug1/mreq_wr_max1/n41_s18
1.140
1.689
debug1/mreq_wr_max1/n41_s19
1.689
1.724
debug1/mreq_wr_max1/n41_s20
1.724
1.759
debug1/mreq_wr_max1/n41_s21
1.759
1.795
debug1/mreq_wr_max1/n41_s22
1.795
1.830
debug1/mreq_wr_max1/n41_s23
1.830
1.865
debug1/mreq_wr_max1/n145_s2
2.505
3.075
debug1/mreq_wr_max1/max_len_6_s0
3.583
=====
SETUP
5.885
12.807
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n113_s1
11.302
11.755
SccCh/ff_rst_ch_c_s1
12.807
=====
SETUP
5.891
3.541
9.433
cpu1/u0/DO_2_s0
0.243
0.475
mem1/n665_s0
3.170
3.541
mem1/n793_s0
3.541
=====
SETUP
5.897
12.795
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n113_s1
11.302
11.755
SccCh/ff_rst_ch_b_s1
12.795
=====
SETUP
5.898
3.570
9.468
debug1/iorq_wr_max1/count_0_s3
0.243
0.475
debug1/iorq_wr_max1/n41_s16
1.664
1.699
debug1/iorq_wr_max1/n41_s17
1.699
1.734
debug1/iorq_wr_max1/n41_s18
1.734
1.769
debug1/iorq_wr_max1/n41_s19
1.769
1.804
debug1/iorq_wr_max1/n41_s20
1.804
1.840
debug1/iorq_wr_max1/n41_s21
1.840
1.875
debug1/iorq_wr_max1/n41_s22
1.875
1.910
debug1/iorq_wr_max1/n41_s23
1.910
1.945
debug1/iorq_wr_max1/n145_s2
2.662
3.211
debug1/iorq_wr_max1/max_len_1_s0
3.570
=====
SETUP
5.898
3.570
9.468
debug1/iorq_wr_max1/count_0_s3
0.243
0.475
debug1/iorq_wr_max1/n41_s16
1.664
1.699
debug1/iorq_wr_max1/n41_s17
1.699
1.734
debug1/iorq_wr_max1/n41_s18
1.734
1.769
debug1/iorq_wr_max1/n41_s19
1.769
1.804
debug1/iorq_wr_max1/n41_s20
1.804
1.840
debug1/iorq_wr_max1/n41_s21
1.840
1.875
debug1/iorq_wr_max1/n41_s22
1.875
1.910
debug1/iorq_wr_max1/n41_s23
1.910
1.945
debug1/iorq_wr_max1/n145_s2
2.662
3.211
debug1/iorq_wr_max1/max_len_4_s0
3.570
=====
SETUP
5.903
12.788
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n118_s1
11.695
12.244
SccCh/reg_freq_ch_b_4_s0
12.788
=====
SETUP
5.903
12.788
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n118_s1
11.695
12.244
SccCh/reg_freq_ch_b_5_s0
12.788
=====
SETUP
5.920
3.548
9.468
debug1/iorq_wr_max1/count_0_s3
0.243
0.475
debug1/iorq_wr_max1/n41_s16
1.664
1.699
debug1/iorq_wr_max1/n41_s17
1.699
1.734
debug1/iorq_wr_max1/n41_s18
1.734
1.769
debug1/iorq_wr_max1/n41_s19
1.769
1.804
debug1/iorq_wr_max1/n41_s20
1.804
1.840
debug1/iorq_wr_max1/n41_s21
1.840
1.875
debug1/iorq_wr_max1/n41_s22
1.875
1.910
debug1/iorq_wr_max1/n41_s23
1.910
1.945
debug1/iorq_wr_max1/n145_s2
2.662
3.211
debug1/iorq_wr_max1/max_len_0_s0
3.548
=====
SETUP
5.920
3.548
9.468
debug1/iorq_wr_max1/count_0_s3
0.243
0.475
debug1/iorq_wr_max1/n41_s16
1.664
1.699
debug1/iorq_wr_max1/n41_s17
1.699
1.734
debug1/iorq_wr_max1/n41_s18
1.734
1.769
debug1/iorq_wr_max1/n41_s19
1.769
1.804
debug1/iorq_wr_max1/n41_s20
1.804
1.840
debug1/iorq_wr_max1/n41_s21
1.840
1.875
debug1/iorq_wr_max1/n41_s22
1.875
1.910
debug1/iorq_wr_max1/n41_s23
1.910
1.945
debug1/iorq_wr_max1/n145_s2
2.662
3.211
debug1/iorq_wr_max1/max_len_2_s0
3.548
=====
SETUP
5.920
3.548
9.468
debug1/iorq_wr_max1/count_0_s3
0.243
0.475
debug1/iorq_wr_max1/n41_s16
1.664
1.699
debug1/iorq_wr_max1/n41_s17
1.699
1.734
debug1/iorq_wr_max1/n41_s18
1.734
1.769
debug1/iorq_wr_max1/n41_s19
1.769
1.804
debug1/iorq_wr_max1/n41_s20
1.804
1.840
debug1/iorq_wr_max1/n41_s21
1.840
1.875
debug1/iorq_wr_max1/n41_s22
1.875
1.910
debug1/iorq_wr_max1/n41_s23
1.910
1.945
debug1/iorq_wr_max1/n145_s2
2.662
3.211
debug1/iorq_wr_max1/max_len_3_s0
3.548
=====
SETUP
5.920
3.548
9.468
debug1/iorq_wr_max1/count_0_s3
0.243
0.475
debug1/iorq_wr_max1/n41_s16
1.664
1.699
debug1/iorq_wr_max1/n41_s17
1.699
1.734
debug1/iorq_wr_max1/n41_s18
1.734
1.769
debug1/iorq_wr_max1/n41_s19
1.769
1.804
debug1/iorq_wr_max1/n41_s20
1.804
1.840
debug1/iorq_wr_max1/n41_s21
1.840
1.875
debug1/iorq_wr_max1/n41_s22
1.875
1.910
debug1/iorq_wr_max1/n41_s23
1.910
1.945
debug1/iorq_wr_max1/n145_s2
2.662
3.211
debug1/iorq_wr_max1/max_len_5_s0
3.548
=====
SETUP
5.927
12.765
18.692
cpu1/WR_n_i_s0
9.521
9.753
ex_bus_iorq_n_d_s5
11.443
11.998
n1056_s0
12.195
12.765
mapper_req123_s0
12.765
=====
SETUP
5.935
12.757
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n104_s1
11.711
12.038
SccCh/reg_freq_ch_a_5_s0
12.757
=====
SETUP
5.935
12.757
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n104_s1
11.711
12.038
SccCh/reg_freq_ch_a_6_s0
12.757
=====
SETUP
5.945
12.747
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg0_7_s2
11.603
12.173
megaram1/megaram_reg0_1_s0
12.747
=====
SETUP
5.945
12.747
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg0_7_s2
11.603
12.173
megaram1/megaram_reg0_2_s0
12.747
=====
SETUP
5.949
3.501
9.451
wait_io_ff_s2
0.243
0.475
n575_s0
2.062
2.632
cpu1/MREQ_s3
2.808
3.357
cpu1/MREQ_s0
3.501
=====
SETUP
5.953
3.498
9.451
wait_io_ff_s2
0.243
0.475
n575_s0
2.062
2.617
cpu1/WR_n_i_s2
3.027
3.354
cpu1/WR_n_i_s0
3.498
=====
SETUP
5.956
3.511
9.468
debug1/mreq_rd_min1/count_1_s3
0.243
0.475
debug1/mreq_rd_min1/n63_s2
0.900
1.417
debug1/mreq_rd_min1/n61_s2
1.841
2.390
debug1/mreq_rd_min1/n61_s5
2.391
2.940
debug1/mreq_rd_min1/n61_s6
2.941
3.511
debug1/mreq_rd_min1/count_6_s3
3.511
=====
SETUP
5.957
3.510
9.468
debug1/iorq_rd_min1/min_len_0_s0
0.243
0.475
debug1/iorq_rd_min1/n41_s16
1.659
1.695
debug1/iorq_rd_min1/n41_s17
1.695
1.730
debug1/iorq_rd_min1/n41_s18
1.730
1.765
debug1/iorq_rd_min1/n41_s19
1.765
1.800
debug1/iorq_rd_min1/n41_s20
1.800
1.835
debug1/iorq_rd_min1/n41_s21
1.835
1.871
debug1/iorq_rd_min1/n41_s22
1.871
1.906
debug1/iorq_rd_min1/n41_s23
1.906
1.941
debug1/iorq_rd_min1/n145_s2
2.581
3.151
debug1/iorq_rd_min1/min_len_0_s0
3.510
=====
SETUP
5.957
3.510
9.468
debug1/iorq_rd_min1/min_len_0_s0
0.243
0.475
debug1/iorq_rd_min1/n41_s16
1.659
1.695
debug1/iorq_rd_min1/n41_s17
1.695
1.730
debug1/iorq_rd_min1/n41_s18
1.730
1.765
debug1/iorq_rd_min1/n41_s19
1.765
1.800
debug1/iorq_rd_min1/n41_s20
1.800
1.835
debug1/iorq_rd_min1/n41_s21
1.835
1.871
debug1/iorq_rd_min1/n41_s22
1.871
1.906
debug1/iorq_rd_min1/n41_s23
1.906
1.941
debug1/iorq_rd_min1/n145_s2
2.581
3.151
debug1/iorq_rd_min1/min_len_1_s0
3.510
=====
SETUP
5.973
12.719
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg0_7_s2
11.603
12.173
megaram1/megaram_reg0_6_s0
12.719
=====
SETUP
5.982
12.709
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n128_s1
11.825
12.374
SccCh/reg_freq_ch_c_9_s0
12.709
=====
SETUP
5.982
12.709
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n128_s1
11.825
12.374
SccCh/reg_freq_ch_c_10_s0
12.709
=====
SETUP
5.982
12.709
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n128_s1
11.825
12.374
SccCh/reg_freq_ch_c_11_s0
12.709
=====
SETUP
5.983
12.709
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n186_s1
11.735
12.305
SccCh/reg_vol_ch_e_2_s0
12.709
=====
SETUP
5.983
12.709
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n186_s1
11.735
12.305
SccCh/reg_vol_ch_e_3_s0
12.709
=====
SETUP
5.986
3.482
9.468
debug1/iorq_rd_min1/min_len_0_s0
0.243
0.475
debug1/iorq_rd_min1/n41_s16
1.659
1.695
debug1/iorq_rd_min1/n41_s17
1.695
1.730
debug1/iorq_rd_min1/n41_s18
1.730
1.765
debug1/iorq_rd_min1/n41_s19
1.765
1.800
debug1/iorq_rd_min1/n41_s20
1.800
1.835
debug1/iorq_rd_min1/n41_s21
1.835
1.871
debug1/iorq_rd_min1/n41_s22
1.871
1.906
debug1/iorq_rd_min1/n41_s23
1.906
1.941
debug1/iorq_rd_min1/n145_s2
2.581
3.151
debug1/iorq_rd_min1/min_len_2_s0
3.482
=====
SETUP
5.986
3.482
9.468
debug1/iorq_rd_min1/min_len_0_s0
0.243
0.475
debug1/iorq_rd_min1/n41_s16
1.659
1.695
debug1/iorq_rd_min1/n41_s17
1.695
1.730
debug1/iorq_rd_min1/n41_s18
1.730
1.765
debug1/iorq_rd_min1/n41_s19
1.765
1.800
debug1/iorq_rd_min1/n41_s20
1.800
1.835
debug1/iorq_rd_min1/n41_s21
1.835
1.871
debug1/iorq_rd_min1/n41_s22
1.871
1.906
debug1/iorq_rd_min1/n41_s23
1.906
1.941
debug1/iorq_rd_min1/n145_s2
2.581
3.151
debug1/iorq_rd_min1/min_len_7_s0
3.482
=====
SETUP
5.988
3.479
9.468
debug1/mreq_wr_max1/count_1_s3
0.243
0.475
debug1/mreq_wr_max1/n63_s2
1.010
1.463
debug1/mreq_wr_max1/n61_s2
1.896
2.466
debug1/mreq_wr_max1/n61_s5
2.467
3.016
debug1/mreq_wr_max1/n61_s6
3.017
3.479
debug1/mreq_wr_max1/count_6_s3
3.479
=====
SETUP
5.998
12.694
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n174_s1
12.000
12.549
SccCh/reg_vol_ch_b_2_s0
12.694
=====
SETUP
5.999
3.434
9.433
debug1/iorq_wr_max1/max_len_6_s0
0.243
0.475
debug1/n29101_s80
1.162
1.717
debug1/n29101_s78
2.401
2.971
debug1/n29101_s84
2.972
3.434
debug1/print_buffer_1022_s0
3.434
=====
SETUP
6.001
12.691
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg0_7_s2
11.603
12.173
megaram1/megaram_reg0_7_s0
12.691
=====
SETUP
6.001
12.691
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg0_7_s2
11.603
12.173
megaram1/megaram_reg0_0_s0
12.691
=====
SETUP
6.002
12.690
18.692
cpu1/WR_n_i_s0
9.521
9.753
debug1/mreq_wr_min1/wait0_s3
10.411
10.864
n1375_s1
12.141
12.690
scc_enable_req0_s0
12.690
=====
SETUP
6.007
12.685
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg1_7_s4
11.606
11.977
megaram1/megaram_reg1_7_s2
11.981
12.308
megaram1/megaram_reg1_0_s0
12.685
=====
SETUP
6.007
12.685
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg1_7_s4
11.606
11.977
megaram1/megaram_reg1_7_s2
11.981
12.308
megaram1/megaram_reg1_7_s0
12.685
=====
SETUP
6.011
12.681
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg1_7_s4
11.606
11.977
megaram1/megaram_reg1_7_s2
11.981
12.308
megaram1/megaram_reg1_4_s0
12.681
=====
SETUP
6.019
12.673
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n114_s1
11.486
11.948
SccCh/reg_freq_ch_b_8_s0
12.673
=====
SETUP
6.019
12.673
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n114_s1
11.486
11.948
SccCh/reg_freq_ch_b_9_s0
12.673
=====
SETUP
6.019
3.448
9.468
debug1/iorq_rd_min1/count_3_s3
0.243
0.475
debug1/iorq_rd_min1/n63_s2
1.047
1.564
debug1/iorq_rd_min1/n63_s5
2.136
2.706
debug1/iorq_rd_min1/n63_s6
2.878
3.448
debug1/iorq_rd_min1/count_4_s3
3.448
=====
SETUP
6.030
3.438
9.468
debug1/mreq_wr_max1/count_2_s1
0.243
0.475
debug1/mreq_wr_max1/n41_s18
1.140
1.689
debug1/mreq_wr_max1/n41_s19
1.689
1.724
debug1/mreq_wr_max1/n41_s20
1.724
1.759
debug1/mreq_wr_max1/n41_s21
1.759
1.795
debug1/mreq_wr_max1/n41_s22
1.795
1.830
debug1/mreq_wr_max1/n41_s23
1.830
1.865
debug1/mreq_wr_max1/n145_s2
2.505
3.075
debug1/mreq_wr_max1/max_len_1_s0
3.438
=====
SETUP
6.030
3.438
9.468
debug1/mreq_wr_max1/count_2_s1
0.243
0.475
debug1/mreq_wr_max1/n41_s18
1.140
1.689
debug1/mreq_wr_max1/n41_s19
1.689
1.724
debug1/mreq_wr_max1/n41_s20
1.724
1.759
debug1/mreq_wr_max1/n41_s21
1.759
1.795
debug1/mreq_wr_max1/n41_s22
1.795
1.830
debug1/mreq_wr_max1/n41_s23
1.830
1.865
debug1/mreq_wr_max1/n145_s2
2.505
3.075
debug1/mreq_wr_max1/max_len_2_s0
3.438
=====
SETUP
6.030
3.438
9.468
debug1/mreq_wr_max1/count_2_s1
0.243
0.475
debug1/mreq_wr_max1/n41_s18
1.140
1.689
debug1/mreq_wr_max1/n41_s19
1.689
1.724
debug1/mreq_wr_max1/n41_s20
1.724
1.759
debug1/mreq_wr_max1/n41_s21
1.759
1.795
debug1/mreq_wr_max1/n41_s22
1.795
1.830
debug1/mreq_wr_max1/n41_s23
1.830
1.865
debug1/mreq_wr_max1/n145_s2
2.505
3.075
debug1/mreq_wr_max1/max_len_3_s0
3.438
=====
SETUP
6.030
3.438
9.468
debug1/mreq_wr_max1/count_2_s1
0.243
0.475
debug1/mreq_wr_max1/n41_s18
1.140
1.689
debug1/mreq_wr_max1/n41_s19
1.689
1.724
debug1/mreq_wr_max1/n41_s20
1.724
1.759
debug1/mreq_wr_max1/n41_s21
1.759
1.795
debug1/mreq_wr_max1/n41_s22
1.795
1.830
debug1/mreq_wr_max1/n41_s23
1.830
1.865
debug1/mreq_wr_max1/n145_s2
2.505
3.075
debug1/mreq_wr_max1/max_len_4_s0
3.438
=====
SETUP
6.058
3.410
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n821_s2
1.523
2.093
mem1/SdrUdq_s4
2.271
2.820
mem1/SdrHLdq_s2
3.410
=====
SETUP
6.058
3.410
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n821_s2
1.523
2.093
mem1/SdrUdq_s4
2.271
2.820
mem1/SdrLdq_s2
3.410
=====
SETUP
6.060
3.391
9.451
wait_io_ff_s2
0.243
0.475
n575_s0
2.062
2.632
cpu1/MReq_Inhibit_s0
3.391
=====
SETUP
6.060
3.391
9.451
wait_io_ff_s2
0.243
0.475
n575_s0
2.062
2.632
cpu1/Wait_s_s0
3.391
=====
SETUP
6.062
3.406
9.468
debug1/mreq_wr_max1/count_2_s1
0.243
0.475
debug1/mreq_wr_max1/n41_s18
1.140
1.689
debug1/mreq_wr_max1/n41_s19
1.689
1.724
debug1/mreq_wr_max1/n41_s20
1.724
1.759
debug1/mreq_wr_max1/n41_s21
1.759
1.795
debug1/mreq_wr_max1/n41_s22
1.795
1.830
debug1/mreq_wr_max1/n41_s23
1.830
1.865
debug1/mreq_wr_max1/n145_s2
2.505
3.075
debug1/mreq_wr_max1/max_len_5_s0
3.406
=====
SETUP
6.062
3.406
9.468
debug1/mreq_wr_max1/count_2_s1
0.243
0.475
debug1/mreq_wr_max1/n41_s18
1.140
1.689
debug1/mreq_wr_max1/n41_s19
1.689
1.724
debug1/mreq_wr_max1/n41_s20
1.724
1.759
debug1/mreq_wr_max1/n41_s21
1.759
1.795
debug1/mreq_wr_max1/n41_s22
1.795
1.830
debug1/mreq_wr_max1/n41_s23
1.830
1.865
debug1/mreq_wr_max1/n145_s2
2.505
3.075
debug1/mreq_wr_max1/max_len_7_s0
3.406
=====
SETUP
6.063
12.629
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n113_s1
11.302
11.755
SccCh/ff_rst_ch_d_s1
12.629
=====
SETUP
6.063
12.629
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n113_s1
11.302
11.755
SccCh/ff_rst_ch_a_s1
12.629
=====
SETUP
6.064
3.403
9.468
debug1/mreq_rd_min1/count_1_s3
0.243
0.475
debug1/mreq_rd_min1/n63_s2
0.900
1.417
debug1/mreq_rd_min1/n60_s2
1.841
2.390
debug1/mreq_rd_min1/n60_s5
2.391
2.940
debug1/mreq_rd_min1/n60_s6
2.941
3.403
debug1/mreq_rd_min1/count_7_s4
3.403
=====
SETUP
6.067
3.366
9.433
debug1/iorq_wr_max1/max_len_4_s0
0.243
0.475
debug1/n29103_s78
1.241
1.612
debug1/n29103_s75
2.102
2.657
debug1/n29103_s73
2.904
3.366
debug1/print_buffer_1020_s0
3.366
=====
SETUP
6.073
3.395
9.468
debug1/iorq_rd_min1/count_3_s3
0.243
0.475
debug1/iorq_rd_min1/n63_s2
1.047
1.564
debug1/iorq_rd_min1/n60_s2
1.986
2.357
debug1/iorq_rd_min1/n60_s5
2.361
2.931
debug1/iorq_rd_min1/n60_s6
2.933
3.395
debug1/iorq_rd_min1/count_7_s4
3.395
=====
SETUP
6.074
12.618
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg2_7_s2
11.606
11.933
megaram1/megaram_reg2_0_s0
12.618
=====
SETUP
6.074
12.618
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg2_7_s2
11.606
11.933
megaram1/megaram_reg2_1_s0
12.618
=====
SETUP
6.074
12.618
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg2_7_s2
11.606
11.933
megaram1/megaram_reg2_2_s0
12.618
=====
SETUP
6.076
12.615
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg3_7_s2
11.603
12.065
megaram1/megaram_reg3_3_s0
12.615
=====
SETUP
6.087
12.605
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n118_s1
11.695
12.244
SccCh/reg_freq_ch_b_0_s0
12.605
=====
SETUP
6.087
12.605
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n118_s1
11.695
12.244
SccCh/reg_freq_ch_b_1_s0
12.605
=====
SETUP
6.089
12.603
18.692
cpu1/WR_n_i_s0
9.521
9.753
debug1/mreq_wr_min1/wait0_s3
10.411
10.864
n1387_s1
12.141
12.603
scc_enable_req123_s0
12.603
=====
SETUP
6.091
12.601
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n118_s1
11.695
12.244
SccCh/reg_freq_ch_b_6_s0
12.601
=====
SETUP
6.091
12.601
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n118_s1
11.695
12.244
SccCh/reg_freq_ch_b_7_s0
12.601
=====
SETUP
6.094
12.597
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n190_s1
11.556
12.018
SccCh/reg_ch_sel_0_s0
12.597
=====
SETUP
6.094
12.597
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n190_s1
11.556
12.018
SccCh/reg_ch_sel_1_s0
12.597
=====
SETUP
6.094
12.597
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n190_s1
11.556
12.018
SccCh/reg_ch_sel_2_s0
12.597
=====
SETUP
6.094
12.597
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n190_s1
11.556
12.018
SccCh/reg_ch_sel_3_s0
12.597
=====
SETUP
6.094
12.597
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n190_s1
11.556
12.018
SccCh/reg_ch_sel_4_s0
12.597
=====
SETUP
6.104
12.588
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n156_s1
11.550
12.012
SccCh/reg_freq_ch_e_8_s0
12.588
=====
SETUP
6.104
12.588
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n156_s1
11.550
12.012
SccCh/reg_freq_ch_e_9_s0
12.588
=====
SETUP
6.104
12.588
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n156_s1
11.550
12.012
SccCh/reg_freq_ch_e_10_s0
12.588
=====
SETUP
6.104
12.588
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n156_s1
11.550
12.012
SccCh/reg_freq_ch_e_11_s0
12.588
=====
SETUP
6.106
12.585
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n104_s1
11.711
12.038
SccCh/reg_freq_ch_a_7_s0
12.585
=====
SETUP
6.109
3.358
9.468
debug1/iorq_wr_max1/count_0_s3
0.243
0.475
debug1/iorq_wr_max1/n41_s16
1.664
1.699
debug1/iorq_wr_max1/n41_s17
1.699
1.734
debug1/iorq_wr_max1/n41_s18
1.734
1.769
debug1/iorq_wr_max1/n41_s19
1.769
1.804
debug1/iorq_wr_max1/n41_s20
1.804
1.840
debug1/iorq_wr_max1/n41_s21
1.840
1.875
debug1/iorq_wr_max1/n41_s22
1.875
1.910
debug1/iorq_wr_max1/n41_s23
1.910
1.945
debug1/iorq_wr_max1/n145_s2
2.662
3.211
debug1/iorq_wr_max1/max_len_6_s0
3.358
=====
SETUP
6.109
3.358
9.468
debug1/iorq_wr_max1/count_0_s3
0.243
0.475
debug1/iorq_wr_max1/n41_s16
1.664
1.699
debug1/iorq_wr_max1/n41_s17
1.699
1.734
debug1/iorq_wr_max1/n41_s18
1.734
1.769
debug1/iorq_wr_max1/n41_s19
1.769
1.804
debug1/iorq_wr_max1/n41_s20
1.804
1.840
debug1/iorq_wr_max1/n41_s21
1.840
1.875
debug1/iorq_wr_max1/n41_s22
1.875
1.910
debug1/iorq_wr_max1/n41_s23
1.910
1.945
debug1/iorq_wr_max1/n145_s2
2.662
3.211
debug1/iorq_wr_max1/max_len_7_s0
3.358
=====
SETUP
6.110
12.582
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n104_s1
11.711
12.038
SccCh/reg_freq_ch_a_4_s0
12.582
=====
SETUP
6.112
12.580
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg3_7_s2
11.603
12.065
megaram1/megaram_reg3_5_s0
12.580
=====
SETUP
6.119
3.349
9.468
debug1/mreq_wr_min1/min_len_1_s0
0.243
0.475
debug1/mreq_wr_min1/n41_s17
1.041
1.590
debug1/mreq_wr_min1/n41_s18
1.590
1.625
debug1/mreq_wr_min1/n41_s19
1.625
1.660
debug1/mreq_wr_min1/n41_s20
1.660
1.695
debug1/mreq_wr_min1/n41_s21
1.695
1.730
debug1/mreq_wr_min1/n41_s22
1.730
1.766
debug1/mreq_wr_min1/n41_s23
1.766
1.801
debug1/mreq_wr_min1/n145_s2
2.441
2.990
debug1/mreq_wr_min1/min_len_3_s0
3.349
=====
SETUP
6.119
3.349
9.468
debug1/mreq_wr_min1/min_len_1_s0
0.243
0.475
debug1/mreq_wr_min1/n41_s17
1.041
1.590
debug1/mreq_wr_min1/n41_s18
1.590
1.625
debug1/mreq_wr_min1/n41_s19
1.625
1.660
debug1/mreq_wr_min1/n41_s20
1.660
1.695
debug1/mreq_wr_min1/n41_s21
1.695
1.730
debug1/mreq_wr_min1/n41_s22
1.730
1.766
debug1/mreq_wr_min1/n41_s23
1.766
1.801
debug1/mreq_wr_min1/n145_s2
2.441
2.990
debug1/mreq_wr_min1/min_len_5_s0
3.349
=====
SETUP
6.119
3.349
9.468
debug1/mreq_wr_min1/min_len_1_s0
0.243
0.475
debug1/mreq_wr_min1/n41_s17
1.041
1.590
debug1/mreq_wr_min1/n41_s18
1.590
1.625
debug1/mreq_wr_min1/n41_s19
1.625
1.660
debug1/mreq_wr_min1/n41_s20
1.660
1.695
debug1/mreq_wr_min1/n41_s21
1.695
1.730
debug1/mreq_wr_min1/n41_s22
1.730
1.766
debug1/mreq_wr_min1/n41_s23
1.766
1.801
debug1/mreq_wr_min1/n145_s2
2.441
2.990
debug1/mreq_wr_min1/min_len_6_s0
3.349
=====
SETUP
6.119
3.349
9.468
debug1/mreq_wr_min1/min_len_1_s0
0.243
0.475
debug1/mreq_wr_min1/n41_s17
1.041
1.590
debug1/mreq_wr_min1/n41_s18
1.590
1.625
debug1/mreq_wr_min1/n41_s19
1.625
1.660
debug1/mreq_wr_min1/n41_s20
1.660
1.695
debug1/mreq_wr_min1/n41_s21
1.695
1.730
debug1/mreq_wr_min1/n41_s22
1.730
1.766
debug1/mreq_wr_min1/n41_s23
1.766
1.801
debug1/mreq_wr_min1/n145_s2
2.441
2.990
debug1/mreq_wr_min1/min_len_7_s0
3.349
=====
SETUP
6.132
12.560
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n35_s4
11.954
12.416
SccCh/ff_rst_ch_b_s1
12.560
=====
SETUP
6.135
3.332
9.468
debug1/mreq_wr_min1/min_len_1_s0
0.243
0.475
debug1/mreq_wr_min1/n41_s17
1.041
1.590
debug1/mreq_wr_min1/n41_s18
1.590
1.625
debug1/mreq_wr_min1/n41_s19
1.625
1.660
debug1/mreq_wr_min1/n41_s20
1.660
1.695
debug1/mreq_wr_min1/n41_s21
1.695
1.730
debug1/mreq_wr_min1/n41_s22
1.730
1.766
debug1/mreq_wr_min1/n41_s23
1.766
1.801
debug1/mreq_wr_min1/n145_s2
2.441
2.990
debug1/mreq_wr_min1/min_len_0_s0
3.332
=====
SETUP
6.135
3.332
9.468
debug1/mreq_wr_min1/min_len_1_s0
0.243
0.475
debug1/mreq_wr_min1/n41_s17
1.041
1.590
debug1/mreq_wr_min1/n41_s18
1.590
1.625
debug1/mreq_wr_min1/n41_s19
1.625
1.660
debug1/mreq_wr_min1/n41_s20
1.660
1.695
debug1/mreq_wr_min1/n41_s21
1.695
1.730
debug1/mreq_wr_min1/n41_s22
1.730
1.766
debug1/mreq_wr_min1/n41_s23
1.766
1.801
debug1/mreq_wr_min1/n145_s2
2.441
2.990
debug1/mreq_wr_min1/min_len_1_s0
3.332
=====
SETUP
6.135
3.332
9.468
debug1/mreq_wr_min1/min_len_1_s0
0.243
0.475
debug1/mreq_wr_min1/n41_s17
1.041
1.590
debug1/mreq_wr_min1/n41_s18
1.590
1.625
debug1/mreq_wr_min1/n41_s19
1.625
1.660
debug1/mreq_wr_min1/n41_s20
1.660
1.695
debug1/mreq_wr_min1/n41_s21
1.695
1.730
debug1/mreq_wr_min1/n41_s22
1.730
1.766
debug1/mreq_wr_min1/n41_s23
1.766
1.801
debug1/mreq_wr_min1/n145_s2
2.441
2.990
debug1/mreq_wr_min1/min_len_2_s0
3.332
=====
SETUP
6.135
3.332
9.468
debug1/mreq_wr_min1/min_len_1_s0
0.243
0.475
debug1/mreq_wr_min1/n41_s17
1.041
1.590
debug1/mreq_wr_min1/n41_s18
1.590
1.625
debug1/mreq_wr_min1/n41_s19
1.625
1.660
debug1/mreq_wr_min1/n41_s20
1.660
1.695
debug1/mreq_wr_min1/n41_s21
1.695
1.730
debug1/mreq_wr_min1/n41_s22
1.730
1.766
debug1/mreq_wr_min1/n41_s23
1.766
1.801
debug1/mreq_wr_min1/n145_s2
2.441
2.990
debug1/mreq_wr_min1/min_len_4_s0
3.332
=====
SETUP
6.137
3.330
9.468
debug1/iorq_wr_min1/count_1_s3
0.243
0.475
debug1/iorq_wr_min1/n63_s2
0.910
1.480
debug1/iorq_wr_min1/n60_s2
1.660
2.209
debug1/iorq_wr_min1/n60_s5
2.210
2.780
debug1/iorq_wr_min1/n60_s6
2.781
3.330
debug1/iorq_wr_min1/count_7_s4
3.330
=====
SETUP
6.144
3.289
9.433
cpu1/u0/DO_4_s0
0.243
0.475
mem1/n663_s0
2.918
3.289
mem1/n791_s0
3.289
=====
SETUP
6.145
3.323
9.468
debug1/mreq_wr_min1/count_3_s3
0.243
0.475
debug1/mreq_wr_min1/n63_s2
0.894
1.443
debug1/mreq_wr_min1/n60_s2
1.619
2.072
debug1/mreq_wr_min1/n60_s5
2.486
2.857
debug1/mreq_wr_min1/n60_s6
2.861
3.323
debug1/mreq_wr_min1/count_7_s4
3.323
=====
SETUP
6.156
5.517
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.528
vdp4/u_v9958/U_SPRITE/n1110_s0
4.947
5.517
vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_2_s0
5.517
=====
SETUP
6.157
12.535
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg0_7_s2
11.603
12.173
megaram1/megaram_reg0_3_s0
12.535
=====
SETUP
6.157
12.535
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg0_7_s2
11.603
12.173
megaram1/megaram_reg0_5_s0
12.535
=====
SETUP
6.160
3.307
9.468
debug1/iorq_rd_max1/count_0_s3
0.243
0.475
debug1/iorq_rd_max1/n41_s16
1.693
1.728
debug1/iorq_rd_max1/n41_s17
1.728
1.764
debug1/iorq_rd_max1/n41_s18
1.764
1.799
debug1/iorq_rd_max1/n41_s19
1.799
1.834
debug1/iorq_rd_max1/n41_s20
1.834
1.869
debug1/iorq_rd_max1/n41_s21
1.869
1.904
debug1/iorq_rd_max1/n41_s22
1.904
1.940
debug1/iorq_rd_max1/n41_s23
1.940
1.975
debug1/iorq_rd_max1/n145_s2
2.615
2.942
debug1/iorq_rd_max1/max_len_0_s0
3.307
=====
SETUP
6.160
3.307
9.468
debug1/iorq_rd_max1/count_0_s3
0.243
0.475
debug1/iorq_rd_max1/n41_s16
1.693
1.728
debug1/iorq_rd_max1/n41_s17
1.728
1.764
debug1/iorq_rd_max1/n41_s18
1.764
1.799
debug1/iorq_rd_max1/n41_s19
1.799
1.834
debug1/iorq_rd_max1/n41_s20
1.834
1.869
debug1/iorq_rd_max1/n41_s21
1.869
1.904
debug1/iorq_rd_max1/n41_s22
1.904
1.940
debug1/iorq_rd_max1/n41_s23
1.940
1.975
debug1/iorq_rd_max1/n145_s2
2.615
2.942
debug1/iorq_rd_max1/max_len_1_s0
3.307
=====
SETUP
6.160
3.307
9.468
debug1/iorq_rd_max1/count_0_s3
0.243
0.475
debug1/iorq_rd_max1/n41_s16
1.693
1.728
debug1/iorq_rd_max1/n41_s17
1.728
1.764
debug1/iorq_rd_max1/n41_s18
1.764
1.799
debug1/iorq_rd_max1/n41_s19
1.799
1.834
debug1/iorq_rd_max1/n41_s20
1.834
1.869
debug1/iorq_rd_max1/n41_s21
1.869
1.904
debug1/iorq_rd_max1/n41_s22
1.904
1.940
debug1/iorq_rd_max1/n41_s23
1.940
1.975
debug1/iorq_rd_max1/n145_s2
2.615
2.942
debug1/iorq_rd_max1/max_len_2_s0
3.307
=====
SETUP
6.160
3.307
9.468
debug1/iorq_rd_max1/count_0_s3
0.243
0.475
debug1/iorq_rd_max1/n41_s16
1.693
1.728
debug1/iorq_rd_max1/n41_s17
1.728
1.764
debug1/iorq_rd_max1/n41_s18
1.764
1.799
debug1/iorq_rd_max1/n41_s19
1.799
1.834
debug1/iorq_rd_max1/n41_s20
1.834
1.869
debug1/iorq_rd_max1/n41_s21
1.869
1.904
debug1/iorq_rd_max1/n41_s22
1.904
1.940
debug1/iorq_rd_max1/n41_s23
1.940
1.975
debug1/iorq_rd_max1/n145_s2
2.615
2.942
debug1/iorq_rd_max1/max_len_3_s0
3.307
=====
SETUP
6.160
3.307
9.468
debug1/iorq_rd_max1/count_0_s3
0.243
0.475
debug1/iorq_rd_max1/n41_s16
1.693
1.728
debug1/iorq_rd_max1/n41_s17
1.728
1.764
debug1/iorq_rd_max1/n41_s18
1.764
1.799
debug1/iorq_rd_max1/n41_s19
1.799
1.834
debug1/iorq_rd_max1/n41_s20
1.834
1.869
debug1/iorq_rd_max1/n41_s21
1.869
1.904
debug1/iorq_rd_max1/n41_s22
1.904
1.940
debug1/iorq_rd_max1/n41_s23
1.940
1.975
debug1/iorq_rd_max1/n145_s2
2.615
2.942
debug1/iorq_rd_max1/max_len_4_s0
3.307
=====
SETUP
6.160
3.307
9.468
debug1/iorq_rd_max1/count_0_s3
0.243
0.475
debug1/iorq_rd_max1/n41_s16
1.693
1.728
debug1/iorq_rd_max1/n41_s17
1.728
1.764
debug1/iorq_rd_max1/n41_s18
1.764
1.799
debug1/iorq_rd_max1/n41_s19
1.799
1.834
debug1/iorq_rd_max1/n41_s20
1.834
1.869
debug1/iorq_rd_max1/n41_s21
1.869
1.904
debug1/iorq_rd_max1/n41_s22
1.904
1.940
debug1/iorq_rd_max1/n41_s23
1.940
1.975
debug1/iorq_rd_max1/n145_s2
2.615
2.942
debug1/iorq_rd_max1/max_len_5_s0
3.307
=====
SETUP
6.161
3.307
9.468
debug1/iorq_wr_min1/count_1_s3
0.243
0.475
debug1/iorq_wr_min1/n63_s2
0.910
1.480
debug1/iorq_wr_min1/n61_s2
1.660
2.122
debug1/iorq_wr_min1/n61_s5
2.123
2.585
debug1/iorq_wr_min1/n61_s6
2.758
3.307
debug1/iorq_wr_min1/count_6_s3
3.307
=====
SETUP
6.163
3.304
9.468
debug1/iorq_rd_min1/min_len_0_s0
0.243
0.475
debug1/iorq_rd_min1/n41_s16
1.659
1.695
debug1/iorq_rd_min1/n41_s17
1.695
1.730
debug1/iorq_rd_min1/n41_s18
1.730
1.765
debug1/iorq_rd_min1/n41_s19
1.765
1.800
debug1/iorq_rd_min1/n41_s20
1.800
1.835
debug1/iorq_rd_min1/n41_s21
1.835
1.871
debug1/iorq_rd_min1/n41_s22
1.871
1.906
debug1/iorq_rd_min1/n41_s23
1.906
1.941
debug1/iorq_rd_min1/n145_s2
2.581
3.151
debug1/iorq_rd_min1/min_len_3_s0
3.304
=====
SETUP
6.163
3.304
9.468
debug1/iorq_rd_min1/min_len_0_s0
0.243
0.475
debug1/iorq_rd_min1/n41_s16
1.659
1.695
debug1/iorq_rd_min1/n41_s17
1.695
1.730
debug1/iorq_rd_min1/n41_s18
1.730
1.765
debug1/iorq_rd_min1/n41_s19
1.765
1.800
debug1/iorq_rd_min1/n41_s20
1.800
1.835
debug1/iorq_rd_min1/n41_s21
1.835
1.871
debug1/iorq_rd_min1/n41_s22
1.871
1.906
debug1/iorq_rd_min1/n41_s23
1.906
1.941
debug1/iorq_rd_min1/n145_s2
2.581
3.151
debug1/iorq_rd_min1/min_len_4_s0
3.304
=====
SETUP
6.163
3.304
9.468
debug1/iorq_rd_min1/min_len_0_s0
0.243
0.475
debug1/iorq_rd_min1/n41_s16
1.659
1.695
debug1/iorq_rd_min1/n41_s17
1.695
1.730
debug1/iorq_rd_min1/n41_s18
1.730
1.765
debug1/iorq_rd_min1/n41_s19
1.765
1.800
debug1/iorq_rd_min1/n41_s20
1.800
1.835
debug1/iorq_rd_min1/n41_s21
1.835
1.871
debug1/iorq_rd_min1/n41_s22
1.871
1.906
debug1/iorq_rd_min1/n41_s23
1.906
1.941
debug1/iorq_rd_min1/n145_s2
2.581
3.151
debug1/iorq_rd_min1/min_len_5_s0
3.304
=====
SETUP
6.163
3.304
9.468
debug1/iorq_rd_min1/min_len_0_s0
0.243
0.475
debug1/iorq_rd_min1/n41_s16
1.659
1.695
debug1/iorq_rd_min1/n41_s17
1.695
1.730
debug1/iorq_rd_min1/n41_s18
1.730
1.765
debug1/iorq_rd_min1/n41_s19
1.765
1.800
debug1/iorq_rd_min1/n41_s20
1.800
1.835
debug1/iorq_rd_min1/n41_s21
1.835
1.871
debug1/iorq_rd_min1/n41_s22
1.871
1.906
debug1/iorq_rd_min1/n41_s23
1.906
1.941
debug1/iorq_rd_min1/n145_s2
2.581
3.151
debug1/iorq_rd_min1/min_len_6_s0
3.304
=====
SETUP
6.171
3.296
9.468
mem1/ff_sdr_seq_0_s0
0.243
0.475
mem1/n622_s1
1.771
2.233
mem1/n627_s5
2.407
2.778
mem1/SdrAdr_9_s1
3.296
=====
SETUP
6.171
12.520
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n132_s1
11.825
12.152
SccCh/reg_freq_ch_c_0_s0
12.520
=====
SETUP
6.171
12.520
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n132_s1
11.825
12.152
SccCh/reg_freq_ch_c_3_s0
12.520
=====
SETUP
6.171
12.520
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n132_s1
11.825
12.152
SccCh/reg_freq_ch_c_4_s0
12.520
=====
SETUP
6.171
12.520
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n132_s1
11.825
12.152
SccCh/reg_freq_ch_c_6_s0
12.520
=====
SETUP
6.171
12.520
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n132_s1
11.825
12.152
SccCh/reg_freq_ch_c_7_s0
12.520
=====
SETUP
6.172
12.520
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n128_s1
11.825
12.374
SccCh/reg_freq_ch_c_8_s0
12.520
=====
SETUP
6.179
12.513
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n132_s1
11.825
12.152
SccCh/reg_freq_ch_c_1_s0
12.513
=====
SETUP
6.179
12.513
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n132_s1
11.825
12.152
SccCh/reg_freq_ch_c_2_s0
12.513
=====
SETUP
6.180
3.288
9.468
debug1/iorq_rd_max1/count_3_s3
0.243
0.475
debug1/iorq_rd_max1/n63_s2
1.137
1.590
debug1/iorq_rd_max1/n63_s5
2.254
2.716
debug1/iorq_rd_max1/n63_s6
2.718
3.288
debug1/iorq_rd_max1/count_4_s3
3.288
=====
SETUP
6.185
12.507
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg0_7_s2
11.603
12.173
megaram1/megaram_reg0_4_s0
12.507
=====
SETUP
6.195
12.497
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg1_7_s4
11.606
11.977
megaram1/megaram_reg1_7_s2
11.981
12.308
megaram1/megaram_reg1_2_s0
12.497
=====
SETUP
6.195
5.478
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.093
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s
4.093
4.129
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s
4.129
4.599
vdp4/u_v9958/U_SPRITE/n1109_s0
5.016
5.478
vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_3_s0
5.478
=====
SETUP
6.196
3.272
9.468
debug1/iorq_rd_max1/count_0_s3
0.243
0.475
debug1/iorq_rd_max1/n41_s16
1.693
1.728
debug1/iorq_rd_max1/n41_s17
1.728
1.764
debug1/iorq_rd_max1/n41_s18
1.764
1.799
debug1/iorq_rd_max1/n41_s19
1.799
1.834
debug1/iorq_rd_max1/n41_s20
1.834
1.869
debug1/iorq_rd_max1/n41_s21
1.869
1.904
debug1/iorq_rd_max1/n41_s22
1.904
1.940
debug1/iorq_rd_max1/n41_s23
1.940
1.975
debug1/iorq_rd_max1/n145_s2
2.615
2.942
debug1/iorq_rd_max1/max_len_6_s0
3.272
=====
SETUP
6.196
3.272
9.468
debug1/iorq_rd_max1/count_0_s3
0.243
0.475
debug1/iorq_rd_max1/n41_s16
1.693
1.728
debug1/iorq_rd_max1/n41_s17
1.728
1.764
debug1/iorq_rd_max1/n41_s18
1.764
1.799
debug1/iorq_rd_max1/n41_s19
1.799
1.834
debug1/iorq_rd_max1/n41_s20
1.834
1.869
debug1/iorq_rd_max1/n41_s21
1.869
1.904
debug1/iorq_rd_max1/n41_s22
1.904
1.940
debug1/iorq_rd_max1/n41_s23
1.940
1.975
debug1/iorq_rd_max1/n145_s2
2.615
2.942
debug1/iorq_rd_max1/max_len_7_s0
3.272
=====
SETUP
6.200
12.491
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n100_s1
11.805
12.132
SccCh/reg_freq_ch_a_8_s0
12.491
=====
SETUP
6.200
12.491
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n100_s1
11.805
12.132
SccCh/reg_freq_ch_a_9_s0
12.491
=====
SETUP
6.200
12.491
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n100_s1
11.805
12.132
SccCh/reg_freq_ch_a_10_s0
12.491
=====
SETUP
6.200
12.491
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n100_s1
11.805
12.132
SccCh/reg_freq_ch_a_11_s0
12.491
=====
SETUP
6.204
3.263
9.468
debug1/mreq_rd_max1/count_1_s3
0.243
0.475
debug1/mreq_rd_max1/n63_s2
0.888
1.437
debug1/mreq_rd_max1/n60_s2
1.612
1.983
debug1/mreq_rd_max1/n60_s5
2.230
2.692
debug1/mreq_rd_max1/n60_s6
2.693
3.263
debug1/mreq_rd_max1/count_7_s4
3.263
=====
SETUP
6.209
3.259
9.468
debug1/mreq_rd_max1/count_0_s3
0.243
0.475
debug1/mreq_rd_max1/n41_s16
1.417
1.453
debug1/mreq_rd_max1/n41_s17
1.453
1.488
debug1/mreq_rd_max1/n41_s18
1.488
1.523
debug1/mreq_rd_max1/n41_s19
1.523
1.558
debug1/mreq_rd_max1/n41_s20
1.558
1.593
debug1/mreq_rd_max1/n41_s21
1.593
1.629
debug1/mreq_rd_max1/n41_s22
1.629
1.664
debug1/mreq_rd_max1/n41_s23
1.664
1.699
debug1/mreq_rd_max1/n145_s2
2.173
2.743
debug1/mreq_rd_max1/max_len_0_s0
3.259
=====
SETUP
6.209
3.259
9.468
debug1/mreq_rd_max1/count_0_s3
0.243
0.475
debug1/mreq_rd_max1/n41_s16
1.417
1.453
debug1/mreq_rd_max1/n41_s17
1.453
1.488
debug1/mreq_rd_max1/n41_s18
1.488
1.523
debug1/mreq_rd_max1/n41_s19
1.523
1.558
debug1/mreq_rd_max1/n41_s20
1.558
1.593
debug1/mreq_rd_max1/n41_s21
1.593
1.629
debug1/mreq_rd_max1/n41_s22
1.629
1.664
debug1/mreq_rd_max1/n41_s23
1.664
1.699
debug1/mreq_rd_max1/n145_s2
2.173
2.743
debug1/mreq_rd_max1/max_len_1_s0
3.259
=====
SETUP
6.210
12.482
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n132_s1
11.825
12.152
SccCh/reg_freq_ch_c_5_s0
12.482
=====
SETUP
6.221
3.247
9.468
debug1/mreq_rd_max1/count_0_s3
0.243
0.475
debug1/mreq_rd_max1/n41_s16
1.417
1.453
debug1/mreq_rd_max1/n41_s17
1.453
1.488
debug1/mreq_rd_max1/n41_s18
1.488
1.523
debug1/mreq_rd_max1/n41_s19
1.523
1.558
debug1/mreq_rd_max1/n41_s20
1.558
1.593
debug1/mreq_rd_max1/n41_s21
1.593
1.629
debug1/mreq_rd_max1/n41_s22
1.629
1.664
debug1/mreq_rd_max1/n41_s23
1.664
1.699
debug1/mreq_rd_max1/n145_s2
2.173
2.743
debug1/mreq_rd_max1/max_len_2_s0
3.247
=====
SETUP
6.221
3.247
9.468
debug1/mreq_rd_max1/count_0_s3
0.243
0.475
debug1/mreq_rd_max1/n41_s16
1.417
1.453
debug1/mreq_rd_max1/n41_s17
1.453
1.488
debug1/mreq_rd_max1/n41_s18
1.488
1.523
debug1/mreq_rd_max1/n41_s19
1.523
1.558
debug1/mreq_rd_max1/n41_s20
1.558
1.593
debug1/mreq_rd_max1/n41_s21
1.593
1.629
debug1/mreq_rd_max1/n41_s22
1.629
1.664
debug1/mreq_rd_max1/n41_s23
1.664
1.699
debug1/mreq_rd_max1/n145_s2
2.173
2.743
debug1/mreq_rd_max1/max_len_3_s0
3.247
=====
SETUP
6.236
3.232
9.468
debug1/mreq_rd_max1/count_1_s3
0.243
0.475
debug1/mreq_rd_max1/n63_s2
0.888
1.437
debug1/mreq_rd_max1/n61_s2
1.441
1.894
debug1/mreq_rd_max1/n61_s5
2.307
2.769
debug1/mreq_rd_max1/n61_s6
2.770
3.232
debug1/mreq_rd_max1/count_6_s3
3.232
=====
SETUP
6.245
12.447
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg2_7_s2
11.606
11.933
megaram1/megaram_reg2_5_s0
12.447
=====
SETUP
6.245
12.447
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg2_7_s2
11.606
11.933
megaram1/megaram_reg2_6_s0
12.447
=====
SETUP
6.246
142.071
148.318
vdp4/audioclkd/n126_s0
140.770
141.287
vdp4/audioclkd/clkd_s0
142.071
=====
SETUP
6.249
12.443
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n170_s3
11.965
12.292
SccCh/reg_vol_ch_a_0_s0
12.443
=====
SETUP
6.249
12.443
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n170_s3
11.965
12.292
SccCh/reg_vol_ch_a_1_s0
12.443
=====
SETUP
6.249
12.443
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n170_s3
11.965
12.292
SccCh/reg_vol_ch_a_2_s0
12.443
=====
SETUP
6.249
12.443
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n170_s3
11.965
12.292
SccCh/reg_vol_ch_a_3_s0
12.443
=====
SETUP
6.251
12.441
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg2_7_s2
11.606
11.933
megaram1/megaram_reg2_3_s0
12.441
=====
SETUP
6.251
12.441
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg2_7_s2
11.606
11.933
megaram1/megaram_reg2_4_s0
12.441
=====
SETUP
6.254
3.213
9.468
debug1/iorq_rd_min1/count_3_s3
0.243
0.475
debug1/iorq_rd_min1/n63_s2
1.047
1.564
debug1/iorq_rd_min1/n61_s2
1.826
2.197
debug1/iorq_rd_min1/n61_s5
2.201
2.750
debug1/iorq_rd_min1/n61_s6
2.751
3.213
debug1/iorq_rd_min1/count_6_s3
3.213
=====
SETUP
6.260
12.432
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg3_7_s2
11.603
12.065
megaram1/megaram_reg3_1_s0
12.432
=====
SETUP
6.260
12.432
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg3_7_s2
11.603
12.065
megaram1/megaram_reg3_6_s0
12.432
=====
SETUP
6.264
12.428
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg3_7_s2
11.603
12.065
megaram1/megaram_reg3_0_s0
12.428
=====
SETUP
6.264
3.168
9.433
mem1/sdram_addr_21_s0
0.243
0.475
mem1/n599_s1
1.506
1.959
mem1/SdrBa_0_s0
3.168
=====
SETUP
6.264
3.203
9.468
debug1/mreq_wr_min1/count_3_s3
0.243
0.475
debug1/mreq_wr_min1/n63_s2
0.894
1.443
debug1/mreq_wr_min1/n61_s2
1.448
1.997
debug1/mreq_wr_min1/n61_s5
2.170
2.740
debug1/mreq_wr_min1/n61_s6
2.741
3.203
debug1/mreq_wr_min1/count_6_s3
3.203
=====
SETUP
6.267
12.425
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg3_7_s2
11.603
12.065
megaram1/megaram_reg3_4_s0
12.425
=====
SETUP
6.270
5.403
11.673
mem1/vram_dout_8_s0
0.243
0.475
vdp4/u_v9958/PRAMDAT_0_s0
2.172
2.727
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s
3.652
4.023
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s
4.023
4.058
vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s
4.058
4.528
vdp4/u_v9958/U_SPRITE/n1111_s0
4.941
5.403
vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_1_s0
5.403
=====
SETUP
6.290
3.143
9.433
debug1/mreq_wr_max1/max_len_2_s0
0.243
0.475
debug1/n29105_s83
1.238
1.609
debug1/n29105_s79
2.022
2.592
debug1/n29105_s77
2.594
3.143
debug1/print_buffer_1018_s0
3.143
=====
SETUP
6.295
12.397
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg3_7_s2
11.603
12.065
megaram1/megaram_reg3_2_s0
12.397
=====
SETUP
6.295
12.397
18.692
cpu1/WR_n_i_s0
9.521
9.753
megaram1/megaram_reg2_7_s4
10.856
11.426
megaram1/megaram_reg3_7_s2
11.603
12.065
megaram1/megaram_reg3_7_s0
12.397
=====
SETUP
6.297
12.395
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n118_s1
11.695
12.244
SccCh/reg_freq_ch_b_2_s0
12.395
=====
SETUP
6.297
12.395
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n118_s1
11.695
12.244
SccCh/reg_freq_ch_b_3_s0
12.395
=====
SETUP
6.301
12.390
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n160_s1
11.477
12.026
SccCh/reg_freq_ch_e_0_s0
12.390
=====
SETUP
6.301
12.390
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n160_s1
11.477
12.026
SccCh/reg_freq_ch_e_1_s0
12.390
=====
SETUP
6.301
12.390
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n160_s1
11.477
12.026
SccCh/reg_freq_ch_e_2_s0
12.390
=====
SETUP
6.301
12.390
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n160_s1
11.477
12.026
SccCh/reg_freq_ch_e_3_s0
12.390
=====
SETUP
6.301
12.390
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n160_s1
11.477
12.026
SccCh/reg_freq_ch_e_4_s0
12.390
=====
SETUP
6.301
12.390
18.692
cpu1/WR_n_i_s0
9.521
9.753
SccCh/n199_s1
10.503
10.874
SccCh/n22_s7
10.883
11.254
SccCh/n160_s1
11.477
12.026
SccCh/reg_freq_ch_e_6_s0
12.390
=====
HOLD
0.060
0.385
0.325
vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
0.184
0.385
vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
0.385
=====
HOLD
0.060
0.385
0.325
vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
0.184
0.385
vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
0.385
=====
HOLD
0.060
0.385
0.325
vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
0.184
0.385
vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
0.385
=====
HOLD
0.076
0.509
0.433
vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0
0.184
0.386
vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
0.509
=====
HOLD
0.202
0.635
0.433
sd1/outbyte_6_s0
0.184
0.386
dpram1/mem_r_mem_r_0_0_s
0.635
=====
HOLD
0.202
0.635
0.433
sd1/outbyte_3_s0
0.184
0.386
dpram1/mem_r_mem_r_0_0_s
0.635
=====
HOLD
0.202
0.635
0.433
vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0
0.184
0.386
vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
0.635
=====
HOLD
0.205
0.507
0.302
SccCh/wavemem/iadr_7_s0
0.184
0.385
SccCh/wavemem/blkram_blkram_0_0_s
0.507
=====
HOLD
0.208
0.510
0.302
sd1/outaddr_8_s0
0.184
0.385
dpram1/mem_r_mem_r_0_0_s
0.510
=====
HOLD
0.211
0.514
0.302
sd1/outaddr_3_s0
0.184
0.385
dpram1/mem_r_mem_r_0_0_s
0.514
=====
HOLD
0.213
0.647
0.433
sd1/outbyte_7_s0
0.184
0.386
dpram1/mem_r_mem_r_0_0_s
0.647
=====
HOLD
0.213
0.647
0.433
sd1/outbyte_5_s0
0.184
0.386
dpram1/mem_r_mem_r_0_0_s
0.647
=====
HOLD
0.213
0.647
0.433
sd1/outbyte_4_s0
0.184
0.386
dpram1/mem_r_mem_r_0_0_s
0.647
=====
HOLD
0.213
0.647
0.433
sd1/outbyte_2_s0
0.184
0.386
dpram1/mem_r_mem_r_0_0_s
0.647
=====
HOLD
0.213
0.647
0.433
sd1/outbyte_1_s0
0.184
0.386
dpram1/mem_r_mem_r_0_0_s
0.647
=====
HOLD
0.213
0.647
0.433
sd1/outbyte_0_s0
0.184
0.386
dpram1/mem_r_mem_r_0_0_s
0.647
=====
HOLD
0.213
0.647
0.433
vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0
0.184
0.386
vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
0.647
=====
HOLD
0.213
0.647
0.433
vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0
0.184
0.386
vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
0.647
=====
HOLD
0.213
0.647
0.433
vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0
0.184
0.386
vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
0.647
=====
HOLD
0.311
0.507
0.196
vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0
0.184
0.385
vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
0.507
=====
HOLD
0.311
0.507
0.196
vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0
0.184
0.385
vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
0.507
=====
HOLD
0.311
0.507
0.196
vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0
0.184
0.385
vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
0.507
=====
HOLD
0.311
0.507
0.196
vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0
0.184
0.385
vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s
0.507
=====
HOLD
0.311
0.507
0.196
vdp4/u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_7_s0
0.184
0.385
vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s
0.507
=====
HOLD
0.311
0.507
0.196
vdp4/u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_6_s0
0.184
0.385
vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s
0.507
