{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559596099340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559596099345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  3 18:08:19 2019 " "Processing started: Mon Jun  3 18:08:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559596099345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559596099345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiftreg -c shiftreg " "Command: quartus_map --read_settings_files=on --write_settings_files=off shiftreg -c shiftreg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559596099346 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559596099601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "approx_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file approx_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 approx_reg-behavior " "Found design unit 1: approx_reg-behavior" {  } { { "approx_reg.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/approx_reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559596116552 ""} { "Info" "ISGN_ENTITY_NAME" "1 approx_reg " "Found entity 1: approx_reg" {  } { { "approx_reg.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/approx_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559596116552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559596116552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saadc_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file saadc_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saadc_fsm-rtl " "Found design unit 1: saadc_fsm-rtl" {  } { { "saadc_fsm.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/saadc_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559596116553 ""} { "Info" "ISGN_ENTITY_NAME" "1 saadc_fsm " "Found entity 1: saadc_fsm" {  } { { "saadc_fsm.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/saadc_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559596116553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559596116553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SAR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR-behavior " "Found design unit 1: SAR-behavior" {  } { { "SAR.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/SAR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559596116554 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR " "Found entity 1: SAR" {  } { { "SAR.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/SAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559596116554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559596116554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_1-behavior " "Found design unit 1: shiftreg_1-behavior" {  } { { "shiftreg_1.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/shiftreg_1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559596116555 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_1 " "Found entity 1: shiftreg_1" {  } { { "shiftreg_1.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/shiftreg_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559596116555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559596116555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_1-behavior " "Found design unit 1: latch_1-behavior" {  } { { "latch.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/latch.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559596116555 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_1 " "Found entity 1: latch_1" {  } { { "latch.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559596116555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559596116555 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "latch_1 work latch_1.vhd(4) " "VHDL Primary Unit Declaration error at latch_1.vhd(4): primary unit \"latch_1\" already exists in library \"work\"" {  } { { "latch_1.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/latch_1.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559596116556 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "latch_1 latch.vhd(4) " "HDL error at latch.vhd(4): see declaration for object \"latch_1\"" {  } { { "latch.vhd" "" { Text "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/latch.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559596116556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file latch_1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559596116556 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "939 " "Peak virtual memory: 939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559596116671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun  3 18:08:36 2019 " "Processing ended: Mon Jun  3 18:08:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559596116671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559596116671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559596116671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559596116671 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559596116777 ""}
