
---------- Begin Simulation Statistics ----------
final_tick                               1308098505500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 258541                       # Simulator instruction rate (inst/s)
host_mem_usage                                4396068                       # Number of bytes of host memory used
host_op_rate                                   442326                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5801.79                       # Real time elapsed on the host
host_tick_rate                               45795034                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2566282482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.265693                       # Number of seconds simulated
sim_ticks                                265693397000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       176277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        352551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    166655810                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         4963                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     21698582                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    142185129                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     43550453                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    166655810                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    123105357                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       190277774                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        17904187                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     18466163                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         480898869                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        445325976                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     21698758                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           75086694                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      42601973                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    677703046                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      839678819                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    427976236                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.961975                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.604320                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    188348870     44.01%     44.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     75931704     17.74%     61.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     39547744      9.24%     70.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     33288545      7.78%     78.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     20362169      4.76%     83.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11474831      2.68%     86.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9795426      2.29%     88.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6624974      1.55%     90.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     42601973      9.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    427976236                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             818338                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     10052312                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         836921134                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             123874952                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2112896      0.25%      0.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    650240730     77.44%     77.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6520113      0.78%     78.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1503927      0.18%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           60      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       204480      0.02%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          292      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          577      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    123874733     14.75%     93.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     54608255      6.50%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          219      0.00%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       612536      0.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    839678818                       # Class of committed instruction
system.switch_cpus.commit.refs              179095743                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             839678818                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.062774                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.062774                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     106366124                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1857687867                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        132316142                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         247392932                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       21877734                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      21595682                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           184294175                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                291514                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            70666208                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 28350                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           190277774                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         135137150                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             344656803                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       5844563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1175650988                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          231                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1400                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        43755468                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.358078                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    163012262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     61454640                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.212420                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    529548621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.789473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.617625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        220458691     41.63%     41.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         15282124      2.89%     44.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         11887483      2.24%     46.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         17720844      3.35%     50.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         14969803      2.83%     52.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         28681373      5.42%     58.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         19228396      3.63%     61.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         14725112      2.78%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        186594795     35.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    529548621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           1297365                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           299944                       # number of floating regfile writes
system.switch_cpus.idleCycles                 1838173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     29685177                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        102591821                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.276978                       # Inst execution rate
system.switch_cpus.iew.exec_refs            254956164                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           70666194                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        84416580                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     227252276                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           15                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      2742030                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     99670142                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1517379332                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     184289970                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     55576805                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1209956079                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         144094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         72529                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       21877734                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        260747                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          634                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     18241772                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       325236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       212640                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        56127                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    103377320                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     44449351                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       212640                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     26551599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3133578                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1423131917                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1185429213                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.624046                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         888100074                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.230822                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1194962783                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1804034987                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1019623401                       # number of integer regfile writes
system.switch_cpus.ipc                       0.940934                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.940934                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     11611483      0.92%      0.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     972369039     76.83%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6914027      0.55%     78.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1538864      0.12%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           63      0.00%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       304716      0.02%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          300      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          595      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    196702452     15.54%     93.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     75372396      5.96%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          274      0.00%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       718681      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1265532891                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1136654                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      2161990                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       997202                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1255306                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            18885614                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014923                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        15546810     82.32%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             11      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             7      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     82.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2601102     13.77%     96.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        625859      3.31%     99.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            7      0.00%     99.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       111818      0.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1271670368                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3084738667                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1184432011                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2194027386                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1517379297                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1265532891                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           35                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    677700490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      7400647                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    993360822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    529548621                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.389833                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.494661                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    201217902     38.00%     38.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     57047362     10.77%     48.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     49359358      9.32%     58.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     46944903      8.87%     66.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     45995759      8.69%     75.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     45072531      8.51%     84.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     42721811      8.07%     92.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     26256413      4.96%     97.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     14932582      2.82%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    529548621                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.381566                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           135137380                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   271                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     18269118                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9984782                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    227252276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     99670142                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       502476059                       # number of misc regfile reads
system.switch_cpus.numCycles                531386794                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        96246660                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1077491149                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9001937                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        149576475                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         241339                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        395630                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4293095553                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1747430618                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2171041209                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         249921904                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         400799                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       21877734                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      11925812                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1093550013                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      1449527                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2750906102                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           30                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            4                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          33279473                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1902756128                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3137579800                       # The number of ROB writes
system.switch_cpus.timesIdled                  258325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          805                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1837058                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18514                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3674116                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18514                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             160348                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       102848                       # Transaction distribution
system.membus.trans_dist::CleanEvict            73389                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15966                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15966                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        160348                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       528865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       528865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 528865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17866368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17866368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17866368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            176314                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  176314    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              176314                       # Request fanout histogram
system.membus.reqLayer2.occupancy           808215000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          945383000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1308098505500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1622384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       569300                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       995313                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          461656                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           214674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          214674                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        995313                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       627071                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2985939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2525235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5511174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    127400064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     83724608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              211124672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          189211                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6582272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2026269                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.097177                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2006950     99.05%     99.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19319      0.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2026269                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3298823000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1262645444                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1492986965                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst       991113                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       669631                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1660744                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       991113                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       669631                       # number of overall hits
system.l2.overall_hits::total                 1660744                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         4200                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       172114                       # number of demand (read+write) misses
system.l2.demand_misses::total                 176314                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         4200                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       172114                       # number of overall misses
system.l2.overall_misses::total                176314                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    358812500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14954264500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15313077000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    358812500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14954264500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15313077000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       995313                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       841745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1837058                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       995313                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       841745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1837058                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.004220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.204473                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095976                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.004220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.204473                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095976                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85431.547619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86885.811148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86851.168937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85431.547619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86885.811148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86851.168937                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              102848                       # number of writebacks
system.l2.writebacks::total                    102848                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         4200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       172114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            176314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         4200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       172114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           176314                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    316812500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13233124500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13549937000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    316812500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13233124500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13549937000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.004220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.204473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095976                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.004220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.204473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095976                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75431.547619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76885.811148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76851.168937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75431.547619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76885.811148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76851.168937                       # average overall mshr miss latency
system.l2.replacements                         189211                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       466452                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           466452                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       466452                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       466452                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       994782                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           994782                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       994782                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       994782                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5540                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5540                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       198708                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                198708                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        15966                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15966                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1263956500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1263956500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       214674                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            214674                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.074373                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.074373                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79165.507954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79165.507954                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        15966                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15966                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1104296500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1104296500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.074373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.074373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69165.507954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69165.507954                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       991113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             991113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         4200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    358812500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    358812500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       995313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         995313                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.004220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85431.547619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85431.547619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         4200                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4200                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    316812500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    316812500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.004220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75431.547619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75431.547619                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       470923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            470923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       156148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          156148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13690308000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13690308000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       627071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        627071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.249012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.249012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87675.205574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87675.205574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       156148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       156148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12128828000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12128828000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.249012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.249012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77675.205574                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77675.205574                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     3076431                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    189211                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.259261                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     260.691140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.457112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        51.850520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    88.151024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1619.850203                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.127291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.025318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.043042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.790942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          694                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          933                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  58962187                       # Number of tag accesses
system.l2.tags.data_accesses                 58962187                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       268800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11015296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11284096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       268800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        268800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6582272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6582272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         4200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       172114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              176314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       102848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             102848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1011692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     41458674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              42470367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1011692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1011692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24773939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24773939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24773939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1011692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     41458674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             67244306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    102848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      4200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    171246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001294270500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5749                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5749                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              517467                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97194                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      176314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     102848                       # Number of write requests accepted
system.mem_ctrls.readBursts                    176314                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   102848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    868                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6325                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2998775750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  877230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6288388250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17092.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35842.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    68923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11401                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                11.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                176314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               102848                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   40908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       197937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.971577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.214807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    60.381765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       138433     69.94%     69.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        55926     28.25%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1911      0.97%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          806      0.41%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          372      0.19%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          201      0.10%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           91      0.05%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           67      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          130      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       197937                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.511915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.704196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.829498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               4      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             24      0.42%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            74      1.29%      1.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           158      2.75%      4.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           441      7.67%     12.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          1127     19.60%     31.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1503     26.14%     57.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35          1236     21.50%     79.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           696     12.11%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           306      5.32%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47           115      2.00%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            35      0.61%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            16      0.28%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             6      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             3      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5749                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.884154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.865704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.797618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              708     12.32%     12.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.35%     12.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4295     74.71%     87.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              692     12.04%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.45%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5749                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11228544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   55552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6580224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11284096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6582272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        42.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     42.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  265693241500                       # Total gap between requests
system.mem_ctrls.avgGap                     951752.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       268800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10959744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6580224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1011692.435849280795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 41249591.159391894937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24766230.829590395093                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         4200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       172114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       102848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    143793500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6144594750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6252226398250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34236.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35700.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  60790938.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            744844800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            395894400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           669903360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309530340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20973360720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      65904624360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46527160800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       135525318780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        510.081622                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 120294381500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8871980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 136527035500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            668432520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            355276515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           582781080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          227169180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20973360720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      63249013170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48763914240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       134819947425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.426789                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 126132155750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8871980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 130689261250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1042405108500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   265693397000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1357458521                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    133930350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1491388871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1357458521                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    133930350                       # number of overall hits
system.cpu.icache.overall_hits::total      1491388871                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       748044                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      1206800                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1954844                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       748044                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      1206800                       # number of overall misses
system.cpu.icache.overall_misses::total       1954844                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  14520699994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14520699994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  14520699994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14520699994                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358206565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    135137150                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1493343715                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358206565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    135137150                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1493343715                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000551                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.008930                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001309                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000551                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.008930                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001309                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12032.399730                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7428.060753                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12032.399730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7428.060753                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2163                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1742845                       # number of writebacks
system.cpu.icache.writebacks::total           1742845                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       211487                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       211487                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       211487                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       211487                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       995313                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       995313                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       995313                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       995313                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  12295830999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12295830999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  12295830999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12295830999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.007365                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000666                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.007365                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000666                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12353.732945                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12353.732945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12353.732945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12353.732945                       # average overall mshr miss latency
system.cpu.icache.replacements                1742845                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1357458521                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    133930350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1491388871                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       748044                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      1206800                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1954844                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  14520699994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14520699994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358206565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    135137150                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1493343715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.008930                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001309                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12032.399730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7428.060753                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       211487                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       211487                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       995313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       995313                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  12295830999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12295830999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.007365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12353.732945                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12353.732945                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.185675                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1375352285                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1742845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            789.142055                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.834336                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    93.351339                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.182327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5975118217                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5975118217                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    456732581                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    219763364                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        676495945                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    456732581                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    219763364                       # number of overall hits
system.cpu.dcache.overall_hits::total       676495945                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     23923740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1261031                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       25184771                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     23923740                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1261031                       # number of overall misses
system.cpu.dcache.overall_misses::total      25184771                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  44788695499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44788695499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  44788695499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44788695499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    480656321                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    221024395                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    701680716                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    480656321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    221024395                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    701680716                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049773                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005705                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049773                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005705                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035892                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 35517.521377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  1778.403921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 35517.521377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  1778.403921                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        25158                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1057                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.801325                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     23874954                       # number of writebacks
system.cpu.dcache.writebacks::total          23874954                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       419286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       419286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       419286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       419286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       841745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       841745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       841745                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       841745                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  23328794999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23328794999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  23328794999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23328794999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.003808                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001200                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.003808                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001200                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27714.800800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27714.800800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27714.800800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27714.800800                       # average overall mshr miss latency
system.cpu.dcache.replacements               24764973                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    206532935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    164768185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       371301120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       879469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1035415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1914884                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  40746121000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40746121000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    207412404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    165803600                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    373216004                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004240                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.006245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 39352.453847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21278.636722                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       407618                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       407618                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       627797                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       627797                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  19661420000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19661420000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 31318.117162                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31318.117162                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    250199646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     54995179                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      305194825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     23044271                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       225616                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     23269887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4042574499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4042574499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    273243917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     55220795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    328464712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.084336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.004086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 17917.942429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   173.725575                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        11668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       213948                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       213948                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3667374999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3667374999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.003874                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17141.431558                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17141.431558                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1308098505500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.965507                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           575687437                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          24764973                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.246035                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   410.564898                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   101.400609                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.801885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.198048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2831488349                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2831488349                       # Number of data accesses

---------- End Simulation Statistics   ----------
