{
  "processor": "RCA CDP1802",
  "manufacturer": "RCA",
  "year": 1976,
  "schema_version": "1.0",
  "source": "RCA CDP1802 COSMAC Microprocessor datasheet, 1976",
  "clock_mhz_range": "1.76-6.4",
  "instruction_count": 91,
  "notes": "All instructions execute in 2 machine cycles (16 clock periods) except long branch/skip instructions which take 3 machine cycles (24 clock periods). One machine cycle = 8 clock periods. The 1802 uses 16 general-purpose registers (R0-RF), each 16 bits wide. D is the 8-bit data register (accumulator). X selects the register used for I/O and memory access. P selects the program counter register. N is the low nibble of the instruction byte.",
  "instructions": [
    {"mnemonic": "IDL", "opcode": "0x00", "bytes": 1, "cycles": 16, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Idle; wait for DMA or interrupt"},

    {"mnemonic": "LDN", "opcode": "0x01", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(N)); N=1-F. Opcode 0x01-0x0F"},
    {"mnemonic": "LDN", "opcode": "0x02", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(2))"},
    {"mnemonic": "LDN", "opcode": "0x03", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(3))"},
    {"mnemonic": "LDN", "opcode": "0x04", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(4))"},
    {"mnemonic": "LDN", "opcode": "0x05", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(5))"},
    {"mnemonic": "LDN", "opcode": "0x06", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(6))"},
    {"mnemonic": "LDN", "opcode": "0x07", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(7))"},
    {"mnemonic": "LDN", "opcode": "0x08", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(8))"},
    {"mnemonic": "LDN", "opcode": "0x09", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(9))"},
    {"mnemonic": "LDN", "opcode": "0x0A", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(A))"},
    {"mnemonic": "LDN", "opcode": "0x0B", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(B))"},
    {"mnemonic": "LDN", "opcode": "0x0C", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(C))"},
    {"mnemonic": "LDN", "opcode": "0x0D", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(D))"},
    {"mnemonic": "LDN", "opcode": "0x0E", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(E))"},
    {"mnemonic": "LDN", "opcode": "0x0F", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "D = M(R(F))"},

    {"mnemonic": "INC", "opcode": "0x10", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(N) = R(N)+1; N=0-F. Opcodes 0x10-0x1F"},
    {"mnemonic": "INC", "opcode": "0x11", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(1) = R(1)+1"},
    {"mnemonic": "INC", "opcode": "0x12", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(2) = R(2)+1"},
    {"mnemonic": "INC", "opcode": "0x13", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(3) = R(3)+1"},
    {"mnemonic": "INC", "opcode": "0x14", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(4) = R(4)+1"},
    {"mnemonic": "INC", "opcode": "0x15", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(5) = R(5)+1"},
    {"mnemonic": "INC", "opcode": "0x16", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(6) = R(6)+1"},
    {"mnemonic": "INC", "opcode": "0x17", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(7) = R(7)+1"},
    {"mnemonic": "INC", "opcode": "0x18", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(8) = R(8)+1"},
    {"mnemonic": "INC", "opcode": "0x19", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(9) = R(9)+1"},
    {"mnemonic": "INC", "opcode": "0x1A", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(A) = R(A)+1"},
    {"mnemonic": "INC", "opcode": "0x1B", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(B) = R(B)+1"},
    {"mnemonic": "INC", "opcode": "0x1C", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(C) = R(C)+1"},
    {"mnemonic": "INC", "opcode": "0x1D", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(D) = R(D)+1"},
    {"mnemonic": "INC", "opcode": "0x1E", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(E) = R(E)+1"},
    {"mnemonic": "INC", "opcode": "0x1F", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(F) = R(F)+1"},

    {"mnemonic": "DEC", "opcode": "0x20", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(N) = R(N)-1; N=0-F. Opcodes 0x20-0x2F"},
    {"mnemonic": "DEC", "opcode": "0x21", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(1) = R(1)-1"},
    {"mnemonic": "DEC", "opcode": "0x22", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(2) = R(2)-1"},
    {"mnemonic": "DEC", "opcode": "0x23", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(3) = R(3)-1"},
    {"mnemonic": "DEC", "opcode": "0x24", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(4) = R(4)-1"},
    {"mnemonic": "DEC", "opcode": "0x25", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(5) = R(5)-1"},
    {"mnemonic": "DEC", "opcode": "0x26", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(6) = R(6)-1"},
    {"mnemonic": "DEC", "opcode": "0x27", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(7) = R(7)-1"},
    {"mnemonic": "DEC", "opcode": "0x28", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(8) = R(8)-1"},
    {"mnemonic": "DEC", "opcode": "0x29", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(9) = R(9)-1"},
    {"mnemonic": "DEC", "opcode": "0x2A", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(A) = R(A)-1"},
    {"mnemonic": "DEC", "opcode": "0x2B", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(B) = R(B)-1"},
    {"mnemonic": "DEC", "opcode": "0x2C", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(C) = R(C)-1"},
    {"mnemonic": "DEC", "opcode": "0x2D", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(D) = R(D)-1"},
    {"mnemonic": "DEC", "opcode": "0x2E", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(E) = R(E)-1"},
    {"mnemonic": "DEC", "opcode": "0x2F", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "R(F) = R(F)-1"},

    {"mnemonic": "BR", "opcode": "0x30", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch always"},
    {"mnemonic": "BQ", "opcode": "0x31", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if Q=1"},
    {"mnemonic": "BZ", "opcode": "0x32", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if D=0"},
    {"mnemonic": "BDF", "opcode": "0x33", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if DF=1 (also BPZ, BGE)"},
    {"mnemonic": "B1", "opcode": "0x34", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if EF1=1"},
    {"mnemonic": "B2", "opcode": "0x35", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if EF2=1"},
    {"mnemonic": "B3", "opcode": "0x36", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if EF3=1"},
    {"mnemonic": "B4", "opcode": "0x37", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if EF4=1"},
    {"mnemonic": "SKP", "opcode": "0x38", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Skip one byte (NBR - no short branch)"},
    {"mnemonic": "BNQ", "opcode": "0x39", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if Q=0"},
    {"mnemonic": "BNZ", "opcode": "0x3A", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if D!=0"},
    {"mnemonic": "BNF", "opcode": "0x3B", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if DF=0 (also BM, BL)"},
    {"mnemonic": "BN1", "opcode": "0x3C", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if EF1=0"},
    {"mnemonic": "BN2", "opcode": "0x3D", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if EF2=0"},
    {"mnemonic": "BN3", "opcode": "0x3E", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if EF3=0"},
    {"mnemonic": "BN4", "opcode": "0x3F", "bytes": 2, "cycles": 16, "category": "control", "addressing_mode": "short_branch", "flags_affected": "", "notes": "Short branch if EF4=0"},

    {"mnemonic": "LDA", "opcode": "0x40", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(N)); R(N)++; N=0-F. Opcodes 0x40-0x4F"},
    {"mnemonic": "LDA", "opcode": "0x41", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(1)); R(1)++"},
    {"mnemonic": "LDA", "opcode": "0x42", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(2)); R(2)++"},
    {"mnemonic": "LDA", "opcode": "0x43", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(3)); R(3)++"},
    {"mnemonic": "LDA", "opcode": "0x44", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(4)); R(4)++"},
    {"mnemonic": "LDA", "opcode": "0x45", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(5)); R(5)++"},
    {"mnemonic": "LDA", "opcode": "0x46", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(6)); R(6)++"},
    {"mnemonic": "LDA", "opcode": "0x47", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(7)); R(7)++"},
    {"mnemonic": "LDA", "opcode": "0x48", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(8)); R(8)++"},
    {"mnemonic": "LDA", "opcode": "0x49", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(9)); R(9)++"},
    {"mnemonic": "LDA", "opcode": "0x4A", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(A)); R(A)++"},
    {"mnemonic": "LDA", "opcode": "0x4B", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(B)); R(B)++"},
    {"mnemonic": "LDA", "opcode": "0x4C", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(C)); R(C)++"},
    {"mnemonic": "LDA", "opcode": "0x4D", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(D)); R(D)++"},
    {"mnemonic": "LDA", "opcode": "0x4E", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(E)); R(E)++"},
    {"mnemonic": "LDA", "opcode": "0x4F", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect_inc", "flags_affected": "", "notes": "D = M(R(F)); R(F)++"},

    {"mnemonic": "STR", "opcode": "0x50", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(N)) = D; N=0-F. Opcodes 0x50-0x5F"},
    {"mnemonic": "STR", "opcode": "0x51", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(1)) = D"},
    {"mnemonic": "STR", "opcode": "0x52", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(2)) = D"},
    {"mnemonic": "STR", "opcode": "0x53", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(3)) = D"},
    {"mnemonic": "STR", "opcode": "0x54", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(4)) = D"},
    {"mnemonic": "STR", "opcode": "0x55", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(5)) = D"},
    {"mnemonic": "STR", "opcode": "0x56", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(6)) = D"},
    {"mnemonic": "STR", "opcode": "0x57", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(7)) = D"},
    {"mnemonic": "STR", "opcode": "0x58", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(8)) = D"},
    {"mnemonic": "STR", "opcode": "0x59", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(9)) = D"},
    {"mnemonic": "STR", "opcode": "0x5A", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(A)) = D"},
    {"mnemonic": "STR", "opcode": "0x5B", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(B)) = D"},
    {"mnemonic": "STR", "opcode": "0x5C", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(C)) = D"},
    {"mnemonic": "STR", "opcode": "0x5D", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(D)) = D"},
    {"mnemonic": "STR", "opcode": "0x5E", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(E)) = D"},
    {"mnemonic": "STR", "opcode": "0x5F", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "M(R(F)) = D"},

    {"mnemonic": "IRX", "opcode": "0x60", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "", "notes": "Increment R(X)"},

    {"mnemonic": "OUT", "opcode": "0x61", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Output port 1; M(R(X)) to bus; R(X)++"},
    {"mnemonic": "OUT", "opcode": "0x62", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Output port 2; M(R(X)) to bus; R(X)++"},
    {"mnemonic": "OUT", "opcode": "0x63", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Output port 3; M(R(X)) to bus; R(X)++"},
    {"mnemonic": "OUT", "opcode": "0x64", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Output port 4; M(R(X)) to bus; R(X)++"},
    {"mnemonic": "OUT", "opcode": "0x65", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Output port 5; M(R(X)) to bus; R(X)++"},
    {"mnemonic": "OUT", "opcode": "0x66", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Output port 6; M(R(X)) to bus; R(X)++"},
    {"mnemonic": "OUT", "opcode": "0x67", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Output port 7; M(R(X)) to bus; R(X)++"},

    {"mnemonic": "INP", "opcode": "0x69", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Input port 1; bus to D and M(R(X))"},
    {"mnemonic": "INP", "opcode": "0x6A", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Input port 2; bus to D and M(R(X))"},
    {"mnemonic": "INP", "opcode": "0x6B", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Input port 3; bus to D and M(R(X))"},
    {"mnemonic": "INP", "opcode": "0x6C", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Input port 4; bus to D and M(R(X))"},
    {"mnemonic": "INP", "opcode": "0x6D", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Input port 5; bus to D and M(R(X))"},
    {"mnemonic": "INP", "opcode": "0x6E", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Input port 6; bus to D and M(R(X))"},
    {"mnemonic": "INP", "opcode": "0x6F", "bytes": 1, "cycles": 16, "category": "io", "addressing_mode": "implied", "flags_affected": "", "notes": "Input port 7; bus to D and M(R(X))"},

    {"mnemonic": "RET", "opcode": "0x70", "bytes": 1, "cycles": 16, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Return; M(R(X)) to X,P; R(X)++; IE=1"},
    {"mnemonic": "DIS", "opcode": "0x71", "bytes": 1, "cycles": 16, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Disable interrupts; M(R(X)) to X,P; R(X)++; IE=0"},
    {"mnemonic": "LDXA", "opcode": "0x72", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "implied", "flags_affected": "", "notes": "D = M(R(X)); R(X)++"},
    {"mnemonic": "STXD", "opcode": "0x73", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "implied", "flags_affected": "", "notes": "M(R(X)) = D; R(X)--"},
    {"mnemonic": "ADC", "opcode": "0x74", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "DF", "notes": "D + M(R(X)) + DF -> DF,D"},
    {"mnemonic": "SDB", "opcode": "0x75", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "DF", "notes": "M(R(X)) - D - not(DF) -> DF,D"},
    {"mnemonic": "SHRC", "opcode": "0x76", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "DF", "notes": "Shift D right with carry; also RSHR"},
    {"mnemonic": "SMB", "opcode": "0x77", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "DF", "notes": "D - M(R(X)) - not(DF) -> DF,D"},
    {"mnemonic": "SAV", "opcode": "0x78", "bytes": 1, "cycles": 16, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "M(R(X)) = T (save T register)"},
    {"mnemonic": "MARK", "opcode": "0x79", "bytes": 1, "cycles": 16, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "T = (X,P); M(R(2)) = T; X = P; R(2)--"},
    {"mnemonic": "REQ", "opcode": "0x7A", "bytes": 1, "cycles": 16, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Reset Q flip-flop (Q=0)"},
    {"mnemonic": "SEQ", "opcode": "0x7B", "bytes": 1, "cycles": 16, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Set Q flip-flop (Q=1)"},
    {"mnemonic": "ADCI", "opcode": "0x7C", "bytes": 2, "cycles": 16, "category": "alu", "addressing_mode": "immediate", "flags_affected": "DF", "notes": "D + byte + DF -> DF,D"},
    {"mnemonic": "SMBI", "opcode": "0x7D", "bytes": 2, "cycles": 16, "category": "alu", "addressing_mode": "immediate", "flags_affected": "DF", "notes": "D - byte - not(DF) -> DF,D"},
    {"mnemonic": "SHLC", "opcode": "0x7E", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "DF", "notes": "Shift D left with carry; also RSHL"},
    {"mnemonic": "SMBI", "opcode": "0x7F", "bytes": 2, "cycles": 16, "category": "alu", "addressing_mode": "immediate", "flags_affected": "DF", "notes": "Subtract memory with borrow immediate (alt encoding)"},

    {"mnemonic": "GLO", "opcode": "0x80", "bytes": 1, "cycles": 16, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "D = R(N).0 (low byte); N=0-F. Opcodes 0x80-0x8F"},
    {"mnemonic": "GHI", "opcode": "0x90", "bytes": 1, "cycles": 16, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "D = R(N).1 (high byte); N=0-F. Opcodes 0x90-0x9F"},
    {"mnemonic": "PLO", "opcode": "0xA0", "bytes": 1, "cycles": 16, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "R(N).0 = D (put low byte); N=0-F. Opcodes 0xA0-0xAF"},
    {"mnemonic": "PHI", "opcode": "0xB0", "bytes": 1, "cycles": 16, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "R(N).1 = D (put high byte); N=0-F. Opcodes 0xB0-0xBF"},

    {"mnemonic": "LBR", "opcode": "0xC0", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_branch", "flags_affected": "", "notes": "Long branch always; 3 machine cycles"},
    {"mnemonic": "LBQ", "opcode": "0xC1", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_branch", "flags_affected": "", "notes": "Long branch if Q=1"},
    {"mnemonic": "LBZ", "opcode": "0xC2", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_branch", "flags_affected": "", "notes": "Long branch if D=0"},
    {"mnemonic": "LBDF", "opcode": "0xC3", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_branch", "flags_affected": "", "notes": "Long branch if DF=1"},
    {"mnemonic": "NOP", "opcode": "0xC4", "bytes": 1, "cycles": 16, "category": "nop", "addressing_mode": "implied", "flags_affected": "", "notes": "No operation"},
    {"mnemonic": "LSNQ", "opcode": "0xC5", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_skip", "flags_affected": "", "notes": "Long skip if Q=0"},
    {"mnemonic": "LSNZ", "opcode": "0xC6", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_skip", "flags_affected": "", "notes": "Long skip if D!=0"},
    {"mnemonic": "LSNF", "opcode": "0xC7", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_skip", "flags_affected": "", "notes": "Long skip if DF=0"},
    {"mnemonic": "LSKP", "opcode": "0xC8", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_skip", "flags_affected": "", "notes": "Long skip always (NLBR)"},
    {"mnemonic": "LBNQ", "opcode": "0xC9", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_branch", "flags_affected": "", "notes": "Long branch if Q=0"},
    {"mnemonic": "LBNZ", "opcode": "0xCA", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_branch", "flags_affected": "", "notes": "Long branch if D!=0"},
    {"mnemonic": "LBNF", "opcode": "0xCB", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_branch", "flags_affected": "", "notes": "Long branch if DF=0"},
    {"mnemonic": "LSIE", "opcode": "0xCC", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_skip", "flags_affected": "", "notes": "Long skip if IE=1"},
    {"mnemonic": "LSQ", "opcode": "0xCD", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_skip", "flags_affected": "", "notes": "Long skip if Q=1"},
    {"mnemonic": "LSZ", "opcode": "0xCE", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_skip", "flags_affected": "", "notes": "Long skip if D=0"},
    {"mnemonic": "LSDF", "opcode": "0xCF", "bytes": 3, "cycles": 24, "category": "control", "addressing_mode": "long_skip", "flags_affected": "", "notes": "Long skip if DF=1"},

    {"mnemonic": "SEP", "opcode": "0xD0", "bytes": 1, "cycles": 16, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "P = N; set program counter register. Opcodes 0xD0-0xDF"},
    {"mnemonic": "SEX", "opcode": "0xE0", "bytes": 1, "cycles": 16, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "X = N; set data pointer register. Opcodes 0xE0-0xEF"},

    {"mnemonic": "LDX", "opcode": "0xF0", "bytes": 1, "cycles": 16, "category": "memory", "addressing_mode": "implied", "flags_affected": "", "notes": "D = M(R(X))"},
    {"mnemonic": "OR", "opcode": "0xF1", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "", "notes": "D = D OR M(R(X))"},
    {"mnemonic": "AND", "opcode": "0xF2", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "", "notes": "D = D AND M(R(X))"},
    {"mnemonic": "XOR", "opcode": "0xF3", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "", "notes": "D = D XOR M(R(X))"},
    {"mnemonic": "ADD", "opcode": "0xF4", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "DF", "notes": "D + M(R(X)) -> DF,D"},
    {"mnemonic": "SD", "opcode": "0xF5", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "DF", "notes": "M(R(X)) - D -> DF,D"},
    {"mnemonic": "SHR", "opcode": "0xF6", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "DF", "notes": "Shift D right; LSB to DF"},
    {"mnemonic": "SM", "opcode": "0xF7", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "DF", "notes": "D - M(R(X)) -> DF,D"},
    {"mnemonic": "LDI", "opcode": "0xF8", "bytes": 2, "cycles": 16, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": "D = byte (load immediate)"},
    {"mnemonic": "ORI", "opcode": "0xF9", "bytes": 2, "cycles": 16, "category": "alu", "addressing_mode": "immediate", "flags_affected": "", "notes": "D = D OR byte"},
    {"mnemonic": "ANI", "opcode": "0xFA", "bytes": 2, "cycles": 16, "category": "alu", "addressing_mode": "immediate", "flags_affected": "", "notes": "D = D AND byte"},
    {"mnemonic": "XRI", "opcode": "0xFB", "bytes": 2, "cycles": 16, "category": "alu", "addressing_mode": "immediate", "flags_affected": "", "notes": "D = D XOR byte"},
    {"mnemonic": "ADI", "opcode": "0xFC", "bytes": 2, "cycles": 16, "category": "alu", "addressing_mode": "immediate", "flags_affected": "DF", "notes": "D + byte -> DF,D"},
    {"mnemonic": "SDI", "opcode": "0xFD", "bytes": 2, "cycles": 16, "category": "alu", "addressing_mode": "immediate", "flags_affected": "DF", "notes": "byte - D -> DF,D"},
    {"mnemonic": "SHL", "opcode": "0xFE", "bytes": 1, "cycles": 16, "category": "alu", "addressing_mode": "implied", "flags_affected": "DF", "notes": "Shift D left; MSB to DF"},
    {"mnemonic": "SMI", "opcode": "0xFF", "bytes": 2, "cycles": 16, "category": "alu", "addressing_mode": "immediate", "flags_affected": "DF", "notes": "D - byte -> DF,D"}
  ]
}
