int F_1 ( int V_1 )\r\n{\r\n#ifdef F_2\r\nif ( V_1 == V_2 )\r\nreturn 1 ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nint F_3 ( int V_3 , unsigned V_4 )\r\n{\r\n#ifdef F_2\r\nextern int V_5 ( unsigned ) ;\r\nif ( V_3 == V_2 )\r\nreturn V_5 ( V_4 ) ;\r\n#endif\r\nswitch( V_4 ) {\r\ncase V_6 :\r\nreturn 2 ;\r\ncase V_7 :\r\nreturn 3 ;\r\ncase V_8 :\r\ncase V_9 :\r\nreturn 5 ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic int T_1 F_4 ( void )\r\n{\r\n#ifdef F_2\r\nextern T_2 V_10 [] ;\r\nextern T_2 V_11 [] ;\r\nextern T_2 V_12 [] ;\r\nextern T_2 V_13 [] ;\r\nextern T_2 V_14 [] ;\r\nF_5 ( V_15 , V_11 ) ;\r\nF_5 ( V_16 , V_12 ) ;\r\nF_5 ( V_17 , V_10 ) ;\r\nF_5 ( V_18 , V_13 ) ;\r\nF_5 ( V_19 , V_14 ) ;\r\n#endif\r\nF_5 ( V_20 , V_21 ) ;\r\nF_5 ( V_22 , V_23 ) ;\r\nF_5 ( V_24 , V_25 ) ;\r\nF_5 ( V_26 , V_27 ) ;\r\nF_5 ( V_28 , V_29 ) ;\r\nreturn 0 ;\r\n}
