# SCARV: a side-channel hardened RISC-V platform

<!--- -------------------------------------------------------------------- --->

*Acting as a component part of the wider
[SCARV](https://www.scarv.org)
project,
the 
[RISC-V](https://riscv.org)
compatible SCARV micro-controller (comprising a processor core 
and SoC) is the eponymous, capstone output, e.g., representing
a demonstrator for the
[XCrypto](https://github.com/scarv/xcrypto)
ISE.*

<!--- -------------------------------------------------------------------- --->

## Overview

<!--- -------------------------------------------------------------------- --->

## Organisation

```
├── bin                     - scripts (e.g., environment configuration)
├── build                   - working directory for build
├── doc                     - documentation
│   └── tex                   - LaTeX content
└── extern                  - external resources (e.g., submodules)
    ├── scarv-cpu             - submodule: scarv/scarv-cpu
    ├── scarv-soc             - submodule: scarv/scarv-soc
    └── texmf                 - submodule: scarv/texmf
```

<!--- -------------------------------------------------------------------- --->

## Quickstart

<!--- -------------------------------------------------------------------- --->

## Acknowledgements

This work has been supported in part by EPSRC via grant 
[EP/R012288/1](https://gow.epsrc.ukri.org/NGBOViewGrant.aspx?GrantRef=EP/R012288/1),
under the [RISE](http://www.ukrise.org) programme.

<!--- -------------------------------------------------------------------- --->
