
;; Function main (main)

scanning new insn with uid = 53.
scanning new insn with uid = 54.
scanning new insn with uid = 55.
scanning new insn with uid = 56.
scanning new insn with uid = 57.
scanning new insn with uid = 58.
scanning new insn with uid = 59.
scanning new insn with uid = 62.
scanning new insn with uid = 63.
scanning new insn with uid = 64.
scanning new insn with uid = 65.
scanning new insn with uid = 66.
scanning new insn with uid = 67.
scanning new insn with uid = 68.
verify found no changes in insn with uid = 10.
verify found no changes in insn with uid = 39.
(note 1 0 3 NOTE_INSN_DELETED)

(note 3 1 53 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 53 3 54 2 alltype.c:6 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0 S4 A8])
        (reg/f:SI 6 bp)) -1 (nil))

(insn/f 54 53 55 2 alltype.c:6 (set (reg/f:SI 6 bp)
        (reg/f:SI 7 sp)) -1 (nil))

(insn/f 55 54 56 2 alltype.c:6 (parallel [
            (set (reg/f:SI 7 sp)
                (and:SI (reg/f:SI 7 sp)
                    (const_int -16 [0xfffffff0])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil))

(insn/f 56 55 57 2 alltype.c:6 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0 S4 A8])
        (reg:SI 5 di)) -1 (nil))

(insn/f 57 56 58 2 alltype.c:6 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0 S4 A8])
        (reg:SI 4 si)) -1 (nil))

(insn/f 58 57 59 2 alltype.c:6 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0 S4 A8])
        (reg:SI 3 bx)) -1 (nil))

(insn/f 59 58 60 2 alltype.c:6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -52 [0xffffffcc])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(note 60 59 2 2 NOTE_INSN_PROLOGUE_END)

(note 2 60 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 alltype.c:7 (set (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [0 i+0 S4 A64])
        (const_int 0 [0x0])) 44 {*movsi_1} (nil))

(insn 6 5 52 2 alltype.c:8 (set (reg/f:SI 0 ax [orig:58 D.3784 ] [58])
        (symbol_ref/f:SI ("*.LC0") [flags 0x2]  <string_cst 0xb7608240>)) 44 {*movsi_1} (nil))

(insn 52 6 8 2 alltype.c:8 (set (reg:SI 1 dx [79])
        (plus:SI (reg/f:SI 7 sp)
            (const_int 40 [0x28]))) 196 {*lea_1} (nil))

(insn 8 52 9 2 alltype.c:8 (set (mem/f/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 1 dx [79])) 44 {*movsi_1} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
            (const_int -8 [0xfffffff8]))
        (nil)))

(insn 9 8 10 2 alltype.c:8 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 0 ax [orig:58 D.3784 ] [58])) 44 {*movsi_1} (nil))

(call_insn 10 9 11 2 alltype.c:8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("*__isoc99_scanf") [flags 0x41]  <function_decl 0xb772f500 scanf>) [0 S1 A8])
            (const_int 8 [0x8]))) 697 {*call_value_0} (nil)
    (nil))

(insn 11 10 12 2 alltype.c:10 (set (reg:SI 0 ax [orig:59 i.0 ] [59])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [0 i+0 S4 A64])) 44 {*movsi_1} (nil))

(insn 12 11 13 2 alltype.c:10 (set (mem/c/i:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 47 [0x2f])) [0 al+0 S1 A8])
        (reg:QI 0 ax [orig:59 i.0 ] [59])) 53 {*movqi_1} (nil))

(insn 13 12 14 2 alltype.c:11 (set (reg:SI 0 ax [orig:60 i.1 ] [60])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [0 i+0 S4 A64])) 44 {*movsi_1} (nil))

(insn 14 13 15 2 alltype.c:11 (parallel [
            (set (reg:SI 0 ax [orig:61 D.3787 ] [61])
                (and:SI (reg:SI 0 ax [orig:60 i.1 ] [60])
                    (const_int 65280 [0xff00])))
            (clobber (reg:CC 17 flags))
        ]) 289 {*andsi_1} (nil))

(insn 15 14 16 2 alltype.c:11 (parallel [
            (set (reg:SI 0 ax [orig:62 D.3788 ] [62])
                (ashiftrt:SI (reg:SI 0 ax [orig:61 D.3787 ] [61])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 398 {*ashrsi3_1} (nil))

(insn 16 15 17 2 alltype.c:11 (set (mem/c/i:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 46 [0x2e])) [0 ah+0 S1 A8])
        (reg:QI 0 ax [orig:62 D.3788 ] [62])) 53 {*movqi_1} (nil))

(insn 17 16 19 2 alltype.c:14 (set (reg:SI 0 ax [orig:63 i.2 ] [63])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [0 i+0 S4 A64])) 44 {*movsi_1} (nil))

(insn 19 17 20 2 alltype.c:14 (set (mem/s/j:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 38 [0x26])) [0 ax+0 S1 A16])
        (reg:QI 0 ax [orig:64 D.3790 ] [64])) 53 {*movqi_1} (nil))

(insn 20 19 21 2 alltype.c:15 (set (reg:SI 0 ax [orig:65 i.3 ] [65])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [0 i+0 S4 A64])) 44 {*movsi_1} (nil))

(insn 21 20 22 2 alltype.c:15 (parallel [
            (set (reg:SI 0 ax [orig:66 D.3792 ] [66])
                (and:SI (reg:SI 0 ax [orig:65 i.3 ] [65])
                    (const_int 65280 [0xff00])))
            (clobber (reg:CC 17 flags))
        ]) 289 {*andsi_1} (nil))

(insn 22 21 24 2 alltype.c:15 (parallel [
            (set (reg:SI 0 ax [orig:67 D.3793 ] [67])
                (ashiftrt:SI (reg:SI 0 ax [orig:66 D.3792 ] [66])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 398 {*ashrsi3_1} (nil))

(insn 24 22 25 2 alltype.c:15 (set (mem/s/j:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 39 [0x27])) [0 ax+1 S1 A8])
        (reg:QI 0 ax [orig:68 D.3794 ] [68])) 53 {*movqi_1} (nil))

(insn 25 24 26 2 alltype.c:17 (set (reg:SI 5 di [orig:69 D.3795 ] [69])
        (sign_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 7 sp)
                    (const_int 47 [0x2f])) [0 al+0 S1 A8]))) 96 {extendqisi2} (nil))

(insn 26 25 27 2 alltype.c:17 (set (reg:SI 4 si [orig:70 D.3796 ] [70])
        (sign_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 7 sp)
                    (const_int 46 [0x2e])) [0 ah+0 S1 A8]))) 96 {extendqisi2} (nil))

(insn 27 26 28 2 alltype.c:17 (set (reg:QI 0 ax [orig:71 D.3797 ] [71])
        (mem/s/j:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 38 [0x26])) [0 ax+0 S1 A16])) 53 {*movqi_1} (nil))

(insn 28 27 29 2 alltype.c:17 (set (reg:SI 3 bx [orig:72 D.3798 ] [72])
        (sign_extend:SI (reg:QI 0 ax [orig:71 D.3797 ] [71]))) 96 {extendqisi2} (nil))

(insn 29 28 30 2 alltype.c:17 (set (reg:QI 0 ax [orig:73 D.3799 ] [73])
        (mem/s/j:QI (plus:SI (reg/f:SI 7 sp)
                (const_int 39 [0x27])) [0 ax+1 S1 A8])) 53 {*movqi_1} (nil))

(insn 30 29 31 2 alltype.c:17 (set (reg:SI 2 cx [orig:74 D.3800 ] [74])
        (sign_extend:SI (reg:QI 0 ax [orig:73 D.3799 ] [73]))) 96 {extendqisi2} (nil))

(insn 31 30 32 2 alltype.c:17 (set (reg:SI 1 dx [orig:75 i.4 ] [75])
        (mem/c/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 40 [0x28])) [0 i+0 S4 A64])) 44 {*movsi_1} (nil))

(insn 32 31 33 2 alltype.c:17 (set (reg/f:SI 0 ax [orig:76 D.3802 ] [76])
        (symbol_ref/f:SI ("*.LC1") [flags 0x2]  <string_cst 0xb7605570>)) 44 {*movsi_1} (nil))

(insn 33 32 34 2 alltype.c:17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 20 [0x14])) [0 S4 A32])
        (reg:SI 5 di [orig:69 D.3795 ] [69])) 44 {*movsi_1} (nil))

(insn 34 33 35 2 alltype.c:17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 4 si [orig:70 D.3796 ] [70])) 44 {*movsi_1} (nil))

(insn 35 34 36 2 alltype.c:17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 3 bx [orig:72 D.3798 ] [72])) 44 {*movsi_1} (nil))

(insn 36 35 37 2 alltype.c:17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 2 cx [orig:74 D.3800 ] [74])) 44 {*movsi_1} (nil))

(insn 37 36 38 2 alltype.c:17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 1 dx [orig:75 i.4 ] [75])) 44 {*movsi_1} (nil))

(insn 38 37 39 2 alltype.c:17 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 0 ax [orig:76 D.3802 ] [76])) 44 {*movsi_1} (nil))

(call_insn 39 38 40 2 alltype.c:17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0xb772bf00 printf>) [0 S1 A8])
            (const_int 24 [0x18]))) 697 {*call_value_0} (nil)
    (nil))

(insn 40 39 48 2 alltype.c:18 (set (reg:SI 0 ax [orig:77 D.3803 ] [77])
        (const_int 0 [0x0])) 44 {*movsi_1} (nil))

(insn 48 40 61 2 alltype.c:19 (use (reg/i:SI 0 ax)) -1 (nil))

(note 61 48 62 2 NOTE_INSN_EPILOGUE_BEG)

(insn 62 61 63 2 alltype.c:19 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 52 [0x34])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn/f 63 62 64 2 alltype.c:19 (parallel [
            (set (reg:SI 3 bx)
                (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) -1 (expr_list:REG_CFA_RESTORE (reg:SI 3 bx)
        (nil)))

(insn/f 64 63 65 2 alltype.c:19 (parallel [
            (set (reg:SI 4 si)
                (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) -1 (expr_list:REG_CFA_RESTORE (reg:SI 4 si)
        (nil)))

(insn/f 65 64 66 2 alltype.c:19 (parallel [
            (set (reg:SI 5 di)
                (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) -1 (expr_list:REG_CFA_RESTORE (reg:SI 5 di)
        (nil)))

(insn/f 66 65 67 2 alltype.c:19 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 6 bp)
                    (const_int 0 [0x0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
            (plus:SI (reg/f:SI 6 bp)
                (const_int 0 [0x0])))
        (nil)))

(insn/f 67 66 68 2 alltype.c:19 (parallel [
            (set (reg/f:SI 6 bp)
                (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) -1 (expr_list:REG_CFA_RESTORE (reg/f:SI 6 bp)
        (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
            (nil))))

(jump_insn 68 67 69 2 alltype.c:19 (return) -1 (nil))

(barrier 69 68 51)

(note 51 69 0 NOTE_INSN_DELETED)
starting the processing of deferred insns
ending the processing of deferred insns
