--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
Nexys2_500General.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    3.835(R)|    0.385(R)|clk_BUFGP         |   0.000|
btn<1>      |    4.039(R)|    0.589(R)|clk_BUFGP         |   0.000|
btn<2>      |    3.159(R)|    0.579(R)|clk_BUFGP         |   0.000|
btn<3>      |    3.022(R)|    0.329(R)|clk_BUFGP         |   0.000|
sw<0>       |    3.358(R)|    0.090(R)|clk_BUFGP         |   0.000|
sw<1>       |    2.439(R)|    0.760(R)|clk_BUFGP         |   0.000|
sw<5>       |    2.843(R)|    1.052(R)|clk_BUFGP         |   0.000|
sw<6>       |    4.362(R)|   -0.467(R)|clk_BUFGP         |   0.000|
sw<7>       |    5.914(R)|   -2.203(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
beep        |   11.768(R)|clk_BUFGP         |   0.000|
led<0>      |   13.888(R)|clk_BUFGP         |   0.000|
led<1>      |   13.966(R)|clk_BUFGP         |   0.000|
led<2>      |   13.564(R)|clk_BUFGP         |   0.000|
led<3>      |   12.946(R)|clk_BUFGP         |   0.000|
led<4>      |   15.774(R)|clk_BUFGP         |   0.000|
led<5>      |   14.368(R)|clk_BUFGP         |   0.000|
led<6>      |   14.676(R)|clk_BUFGP         |   0.000|
led<7>      |   14.527(R)|clk_BUFGP         |   0.000|
seg<0>      |   37.556(R)|clk_BUFGP         |   0.000|
seg<1>      |   35.957(R)|clk_BUFGP         |   0.000|
seg<2>      |   36.908(R)|clk_BUFGP         |   0.000|
seg<3>      |   36.963(R)|clk_BUFGP         |   0.000|
seg<4>      |   36.434(R)|clk_BUFGP         |   0.000|
seg<5>      |   37.264(R)|clk_BUFGP         |   0.000|
seg<6>      |   35.802(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.902|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 20 15:34:43 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



