library IEEE;
use IEEE.std_logic_1164.all;

entity no_input_names is
	port(
		i : in std_logic_vector(3 downto 0);
		o : out std_logic_vector(0 downto 0)
	);
end no_input_names;

architecture behavioural of no_input_names is
begin
	
	o(0) <= (i(1) and i(3)) or (i(0) and i(2) and i(3));
	
end behavioural;
