rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/Casezx/top.sv" TOP_MODULE="top_xx" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/Casezx/yosys_script.tcl)

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+73 (git sha1 9747e55d9, gcc 12.2.0 -Og -fPIC)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yUsing Yosys read_systemverilog command
osys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/Casezx/top.sv:1:1: No timescale set for "top_za".

[WRN:PA0205] UHDM-integration-tests/tests/Casezx/top.sv:11:1: No timescale set for "top_zz".

[WRN:PA0205] UHDM-integration-tests/tests/Casezx/top.sv:21:1: No timescale set for "top_zx".

[WRN:PA0205] UHDM-integration-tests/tests/Casezx/top.sv:31:1: No timescale set for "top_xa".

[WRN:PA0205] UHDM-integration-tests/tests/Casezx/top.sv:41:1: No timescale set for "top_xx".

[WRN:PA0205] UHDM-integration-tests/tests/Casezx/top.sv:51:1: No timescale set for "top_xz".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/Casezx/top.sv:31:1: Compile module "work@top_xa".

[INF:CP0303] UHDM-integration-tests/tests/Casezx/top.sv:41:1: Compile module "work@top_xx".

[INF:CP0303] UHDM-integration-tests/tests/Casezx/top.sv:51:1: Compile module "work@top_xz".

[INF:CP0303] UHDM-integration-tests/tests/Casezx/top.sv:1:1: Compile module "work@top_za".

[INF:CP0303] UHDM-integration-tests/tests/Casezx/top.sv:21:1: Compile module "work@top_zx".

[INF:CP0303] UHDM-integration-tests/tests/Casezx/top.sv:11:1: Compile module "work@top_zz".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/Casezx/top.sv:1:1: Top level module "work@top_za".

[NTE:EL0503] UHDM-integration-tests/tests/Casezx/top.sv:11:1: Top level module "work@top_zz".

[NTE:EL0503] UHDM-integration-tests/tests/Casezx/top.sv:21:1: Top level module "work@top_zx".

[NTE:EL0503] UHDM-integration-tests/tests/Casezx/top.sv:31:1: Top level module "work@top_xa".

[NTE:EL0503] UHDM-integration-tests/tests/Casezx/top.sv:41:1: Top level module "work@top_xx".

[NTE:EL0503] UHDM-integration-tests/tests/Casezx/top.sv:51:1: Top level module "work@top_xz".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 6.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 6.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 11
design: (work@top_za)
 |vpiName:work@top_za
 |uhdmallPackages:
 \_package: builtin (builtin::)
   |vpiParent:
   \_design: (work@top_za)
   |vpiName:builtin
   |vpiFullName:builtin::
   |vpiDefName:builtin
 |uhdmtopPackages:
 \_package: builtin (builtin::)
   |vpiParent:
   \_design: (work@top_za)
   |vpiName:builtin
   |vpiFullName:builtin::
   |vpiDefName:builtin
   |vpiTop:1
   |vpiClassDefn:
   \_class_defn: (builtin::any_sverilog_class)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:any_sverilog_class
     |vpiFullName:builtin::any_sverilog_class
   |vpiClassDefn:
   \_class_defn: (builtin::array)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:array
     |vpiFullName:builtin::array
   |vpiClassDefn:
   \_class_defn: (builtin::queue)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:queue
     |vpiFullName:builtin::queue
   |vpiClassDefn:
   \_class_defn: (builtin::string)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:string
     |vpiFullName:builtin::string
   |vpiClassDefn:
   \_class_defn: (builtin::system)
     |vpiParent:
     \_package: builtin (builtin::)
     |vpiName:system
     |vpiFullName:builtin::system
 |uhdmallClasses:
 \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@top_za)
   |vpiName:work@mailbox
   |vpiMethod:
   \_function: (work@mailbox::new)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:new
     |vpiFullName:work@mailbox::new
     |vpiMethod:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (bound)
       |vpiDirection:1
       |vpiName:bound
       |vpiExpr:
       \_constant: 
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_function: (work@mailbox::num)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:num
     |vpiFullName:work@mailbox::num
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@mailbox::put)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:put
     |vpiFullName:work@mailbox::put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:1
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_put)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_put
     |vpiFullName:work@mailbox::try_put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_logic_var: 
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:1
       |vpiName:message
   |vpiMethod:
   \_task: (work@mailbox::get)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:get
     |vpiFullName:work@mailbox::get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_get)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_get
     |vpiFullName:work@mailbox::try_get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_task: (work@mailbox::peek)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:peek
     |vpiFullName:work@mailbox::peek
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
   |vpiMethod:
   \_function: (work@mailbox::try_peek)
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_peek
     |vpiFullName:work@mailbox::try_peek
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (message)
       |vpiDirection:6
       |vpiName:message
 |uhdmallClasses:
 \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@top_za)
   |vpiName:work@process
   |vpiTypedef:
   \_enum_typespec: (state)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:state
     |vpiEnumConst:
     \_enum_const: (FINISHED)
       |vpiName:FINISHED
       |INT:0
       |vpiDecompile:0
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (RUNNING)
       |vpiName:RUNNING
       |INT:1
       |vpiDecompile:1
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (WAITING)
       |vpiName:WAITING
       |INT:2
       |vpiDecompile:2
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (SUSPENDED)
       |vpiName:SUSPENDED
       |INT:3
       |vpiDecompile:3
       |vpiSize:64
     |vpiEnumConst:
     \_enum_const: (KILLED)
       |vpiName:KILLED
       |INT:4
       |vpiDecompile:4
       |vpiSize:64
   |vpiMethod:
   \_function: (work@process::self)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:self
     |vpiFullName:work@process::self
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_function: (work@process::status)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:status
     |vpiFullName:work@process::status
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_enum_var: 
       |vpiTypespec:
       \_enum_typespec: (state)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::kill)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:kill
     |vpiFullName:work@process::kill
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::await)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:await
     |vpiFullName:work@process::await
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::suspend)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:suspend
     |vpiFullName:work@process::suspend
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
   |vpiMethod:
   \_task: (work@process::resume)
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:resume
     |vpiFullName:work@process::resume
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
 |uhdmallClasses:
 \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
   |vpiParent:
   \_design: (work@top_za)
   |vpiName:work@semaphore
   |vpiMethod:
   \_function: (work@semaphore::new)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:new
     |vpiFullName:work@semaphore::new
     |vpiMethod:1
     |vpiReturn:
     \_class_var: 
       |vpiTypespec:
       \_class_typespec: 
         |vpiClassDefn:
         \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:0
         |vpiSize:64
         |UINT:0
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_task: (work@semaphore::put)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:put
     |vpiFullName:work@semaphore::put
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_task: (work@semaphore::get)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:get
     |vpiFullName:work@semaphore::get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
   |vpiMethod:
   \_function: (work@semaphore::try_get)
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiName:try_get
     |vpiFullName:work@semaphore::try_get
     |vpiMethod:1
     |vpiVisibility:1
     |vpiReturn:
     \_int_var: 
       |vpiTypespec:
       \_int_typespec: 
         |vpiSigned:1
       |vpiSigned:1
     |vpiParent:
     \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
     |vpiIODecl:
     \_io_decl: (keyCount)
       |vpiDirection:1
       |vpiName:keyCount
       |vpiExpr:
       \_constant: 
         |vpiDecompile:1
         |vpiSize:64
         |UINT:1
         |vpiConstType:9
       |vpiTypedef:
       \_int_typespec: 
         |vpiSigned:1
 |uhdmallModules:
 \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
   |vpiParent:
   \_design: (work@top_za)
   |vpiFullName:work@top_xa
   |vpiDefName:work@top_xa
   |vpiNet:
   \_logic_net: (work@top_xa.s), line:31:33, endln:31:34
     |vpiParent:
     \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
     |vpiName:s
     |vpiFullName:work@top_xa.s
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
     |vpiParent:
     \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
     |vpiName:y
     |vpiFullName:work@top_xa.y
     |vpiNetType:36
   |vpiPort:
   \_port: (s), line:31:33, endln:31:34
     |vpiParent:
     \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top_xa.s), line:31:33, endln:31:34
     |vpiTypedef:
     \_logic_typespec: , line:31:21, endln:31:32
       |vpiRange:
       \_range: , line:31:27, endln:31:32
         |vpiLeftRange:
         \_constant: , line:31:28, endln:31:29
           |vpiParent:
           \_range: , line:31:27, endln:31:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:31:30, endln:31:31
           |vpiParent:
           \_range: , line:31:27, endln:31:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (y), line:31:55, endln:31:56
     |vpiParent:
     \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
     |vpiTypedef:
     \_logic_typespec: , line:31:43, endln:31:54
       |vpiRange:
       \_range: , line:31:49, endln:31:54
         |vpiLeftRange:
         \_constant: , line:31:50, endln:31:51
           |vpiParent:
           \_range: , line:31:49, endln:31:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:31:52, endln:31:53
           |vpiParent:
           \_range: , line:31:49, endln:31:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:32:1, endln:38:9
     |vpiParent:
     \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
     |vpiStmt:
     \_case_stmt: , line:33:2, endln:38:9
       |vpiParent:
       \_always: , line:32:1, endln:38:9
       |vpiCaseType:2
       |vpiCondition:
       \_ref_obj: (work@top_xa.s), line:33:9, endln:33:10
         |vpiParent:
         \_always: , line:32:1, endln:38:9
         |vpiName:s
         |vpiFullName:work@top_xa.s
         |vpiActual:
         \_logic_net: (work@top_xa.s), line:31:33, endln:31:34
       |vpiCaseItem:
       \_case_item: , line:34:3, endln:34:22
         |vpiParent:
         \_case_stmt: , line:33:2, endln:38:9
         |vpiExpr:
         \_constant: , line:34:3, endln:34:9
           |vpiParent:
           \_case_item: , line:34:3, endln:34:22
           |vpiDecompile:3'b1??
           |vpiSize:3
           |BIN:1??
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:34:12, endln:34:21
           |vpiParent:
           \_case_item: , line:34:3, endln:34:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:34:16, endln:34:21
             |vpiParent:
             \_assignment: , line:34:12, endln:34:21
             |vpiDecompile:2'b11
             |vpiSize:2
             |BIN:11
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_xa.y), line:34:12, endln:34:13
             |vpiParent:
             \_case_item: , line:34:3, endln:34:22
             |vpiName:y
             |vpiFullName:work@top_xa.y
             |vpiActual:
             \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
       |vpiCaseItem:
       \_case_item: , line:35:3, endln:35:22
         |vpiParent:
         \_case_stmt: , line:33:2, endln:38:9
         |vpiExpr:
         \_constant: , line:35:3, endln:35:9
           |vpiParent:
           \_case_item: , line:35:3, endln:35:22
           |vpiDecompile:3'b01?
           |vpiSize:3
           |BIN:01?
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:35:12, endln:35:21
           |vpiParent:
           \_case_item: , line:35:3, endln:35:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:35:16, endln:35:21
             |vpiParent:
             \_assignment: , line:35:12, endln:35:21
             |vpiDecompile:2'b10
             |vpiSize:2
             |BIN:10
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_xa.y), line:35:12, endln:35:13
             |vpiParent:
             \_case_item: , line:35:3, endln:35:22
             |vpiName:y
             |vpiFullName:work@top_xa.y
             |vpiActual:
             \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
       |vpiCaseItem:
       \_case_item: , line:36:3, endln:36:22
         |vpiParent:
         \_case_stmt: , line:33:2, endln:38:9
         |vpiExpr:
         \_constant: , line:36:3, endln:36:9
           |vpiParent:
           \_case_item: , line:36:3, endln:36:22
           |vpiDecompile:3'b001
           |vpiSize:3
           |BIN:001
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:36:12, endln:36:21
           |vpiParent:
           \_case_item: , line:36:3, endln:36:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:36:16, endln:36:21
             |vpiParent:
             \_assignment: , line:36:12, endln:36:21
             |vpiDecompile:2'b01
             |vpiSize:2
             |BIN:01
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_xa.y), line:36:12, endln:36:13
             |vpiParent:
             \_case_item: , line:36:3, endln:36:22
             |vpiName:y
             |vpiFullName:work@top_xa.y
             |vpiActual:
             \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
       |vpiCaseItem:
       \_case_item: , line:37:3, endln:37:22
         |vpiParent:
         \_case_stmt: , line:33:2, endln:38:9
         |vpiStmt:
         \_assignment: , line:37:13, endln:37:21
           |vpiParent:
           \_case_item: , line:37:3, endln:37:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:37:16, endln:37:21
             |vpiParent:
             \_assignment: , line:37:13, endln:37:21
             |vpiDecompile:2'b00
             |vpiSize:2
             |BIN:00
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_xa.y), line:37:13, endln:37:14
             |vpiParent:
             \_case_item: , line:37:3, endln:37:22
             |vpiName:y
             |vpiFullName:work@top_xa.y
             |vpiActual:
             \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
     |vpiAlwaysType:2
 |uhdmallModules:
 \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
   |vpiParent:
   \_design: (work@top_za)
   |vpiFullName:work@top_xx
   |vpiDefName:work@top_xx
   |vpiNet:
   \_logic_net: (work@top_xx.s), line:41:33, endln:41:34
     |vpiParent:
     \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
     |vpiName:s
     |vpiFullName:work@top_xx.s
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
     |vpiParent:
     \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
     |vpiName:y
     |vpiFullName:work@top_xx.y
     |vpiNetType:36
   |vpiPort:
   \_port: (s), line:41:33, endln:41:34
     |vpiParent:
     \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top_xx.s), line:41:33, endln:41:34
     |vpiTypedef:
     \_logic_typespec: , line:41:21, endln:41:32
       |vpiRange:
       \_range: , line:41:27, endln:41:32
         |vpiLeftRange:
         \_constant: , line:41:28, endln:41:29
           |vpiParent:
           \_range: , line:41:27, endln:41:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:41:30, endln:41:31
           |vpiParent:
           \_range: , line:41:27, endln:41:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (y), line:41:55, endln:41:56
     |vpiParent:
     \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
     |vpiTypedef:
     \_logic_typespec: , line:41:43, endln:41:54
       |vpiRange:
       \_range: , line:41:49, endln:41:54
         |vpiLeftRange:
         \_constant: , line:41:50, endln:41:51
           |vpiParent:
           \_range: , line:41:49, endln:41:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:41:52, endln:41:53
           |vpiParent:
           \_range: , line:41:49, endln:41:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:42:1, endln:48:9
     |vpiParent:
     \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
     |vpiStmt:
     \_case_stmt: , line:43:2, endln:48:9
       |vpiParent:
       \_always: , line:42:1, endln:48:9
       |vpiCaseType:2
       |vpiCondition:
       \_ref_obj: (work@top_xx.s), line:43:9, endln:43:10
         |vpiParent:
         \_always: , line:42:1, endln:48:9
         |vpiName:s
         |vpiFullName:work@top_xx.s
         |vpiActual:
         \_logic_net: (work@top_xx.s), line:41:33, endln:41:34
       |vpiCaseItem:
       \_case_item: , line:44:3, endln:44:22
         |vpiParent:
         \_case_stmt: , line:43:2, endln:48:9
         |vpiExpr:
         \_constant: , line:44:3, endln:44:9
           |vpiParent:
           \_case_item: , line:44:3, endln:44:22
           |vpiDecompile:3'b1xx
           |vpiSize:3
           |BIN:1xx
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:44:12, endln:44:21
           |vpiParent:
           \_case_item: , line:44:3, endln:44:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:44:16, endln:44:21
             |vpiParent:
             \_assignment: , line:44:12, endln:44:21
             |vpiDecompile:2'b11
             |vpiSize:2
             |BIN:11
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_xx.y), line:44:12, endln:44:13
             |vpiParent:
             \_case_item: , line:44:3, endln:44:22
             |vpiName:y
             |vpiFullName:work@top_xx.y
             |vpiActual:
             \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
       |vpiCaseItem:
       \_case_item: , line:45:3, endln:45:22
         |vpiParent:
         \_case_stmt: , line:43:2, endln:48:9
         |vpiExpr:
         \_constant: , line:45:3, endln:45:9
           |vpiParent:
           \_case_item: , line:45:3, endln:45:22
           |vpiDecompile:3'b01x
           |vpiSize:3
           |BIN:01x
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:45:12, endln:45:21
           |vpiParent:
           \_case_item: , line:45:3, endln:45:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:45:16, endln:45:21
             |vpiParent:
             \_assignment: , line:45:12, endln:45:21
             |vpiDecompile:2'b10
             |vpiSize:2
             |BIN:10
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_xx.y), line:45:12, endln:45:13
             |vpiParent:
             \_case_item: , line:45:3, endln:45:22
             |vpiName:y
             |vpiFullName:work@top_xx.y
             |vpiActual:
             \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
       |vpiCaseItem:
       \_case_item: , line:46:3, endln:46:22
         |vpiParent:
         \_case_stmt: , line:43:2, endln:48:9
         |vpiExpr:
         \_constant: , line:46:3, endln:46:9
           |vpiParent:
           \_case_item: , line:46:3, endln:46:22
           |vpiDecompile:3'b001
           |vpiSize:3
           |BIN:001
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:46:12, endln:46:21
           |vpiParent:
           \_case_item: , line:46:3, endln:46:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:46:16, endln:46:21
             |vpiParent:
             \_assignment: , line:46:12, endln:46:21
             |vpiDecompile:2'b01
             |vpiSize:2
             |BIN:01
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_xx.y), line:46:12, endln:46:13
             |vpiParent:
             \_case_item: , line:46:3, endln:46:22
             |vpiName:y
             |vpiFullName:work@top_xx.y
             |vpiActual:
             \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
       |vpiCaseItem:
       \_case_item: , line:47:3, endln:47:22
         |vpiParent:
         \_case_stmt: , line:43:2, endln:48:9
         |vpiStmt:
         \_assignment: , line:47:13, endln:47:21
           |vpiParent:
           \_case_item: , line:47:3, endln:47:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:47:16, endln:47:21
             |vpiParent:
             \_assignment: , line:47:13, endln:47:21
             |vpiDecompile:2'b00
             |vpiSize:2
             |BIN:00
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_xx.y), line:47:13, endln:47:14
             |vpiParent:
             \_case_item: , line:47:3, endln:47:22
             |vpiName:y
             |vpiFullName:work@top_xx.y
             |vpiActual:
             \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
     |vpiAlwaysType:2
 |uhdmallModules:
 \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
   |vpiParent:
   \_design: (work@top_za)
   |vpiFullName:work@top_xz
   |vpiDefName:work@top_xz
   |vpiNet:
   \_logic_net: (work@top_xz.s), line:51:33, endln:51:34
     |vpiParent:
     \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
     |vpiName:s
     |vpiFullName:work@top_xz.s
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
     |vpiParent:
     \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
     |vpiName:y
     |vpiFullName:work@top_xz.y
     |vpiNetType:36
   |vpiPort:
   \_port: (s), line:51:33, endln:51:34
     |vpiParent:
     \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top_xz.s), line:51:33, endln:51:34
     |vpiTypedef:
     \_logic_typespec: , line:51:21, endln:51:32
       |vpiRange:
       \_range: , line:51:27, endln:51:32
         |vpiLeftRange:
         \_constant: , line:51:28, endln:51:29
           |vpiParent:
           \_range: , line:51:27, endln:51:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:51:30, endln:51:31
           |vpiParent:
           \_range: , line:51:27, endln:51:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (y), line:51:55, endln:51:56
     |vpiParent:
     \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
     |vpiTypedef:
     \_logic_typespec: , line:51:43, endln:51:54
       |vpiRange:
       \_range: , line:51:49, endln:51:54
         |vpiLeftRange:
         \_constant: , line:51:50, endln:51:51
           |vpiParent:
           \_range: , line:51:49, endln:51:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:51:52, endln:51:53
           |vpiParent:
           \_range: , line:51:49, endln:51:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:52:1, endln:58:9
     |vpiParent:
     \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
     |vpiStmt:
     \_case_stmt: , line:53:2, endln:58:9
       |vpiParent:
       \_always: , line:52:1, endln:58:9
       |vpiCaseType:2
       |vpiCondition:
       \_ref_obj: (work@top_xz.s), line:53:9, endln:53:10
         |vpiParent:
         \_always: , line:52:1, endln:58:9
         |vpiName:s
         |vpiFullName:work@top_xz.s
         |vpiActual:
         \_logic_net: (work@top_xz.s), line:51:33, endln:51:34
       |vpiCaseItem:
       \_case_item: , line:54:3, endln:54:22
         |vpiParent:
         \_case_stmt: , line:53:2, endln:58:9
         |vpiExpr:
         \_constant: , line:54:3, endln:54:9
           |vpiParent:
           \_case_item: , line:54:3, endln:54:22
           |vpiDecompile:3'b1zz
           |vpiSize:3
           |BIN:1zz
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:54:12, endln:54:21
           |vpiParent:
           \_case_item: , line:54:3, endln:54:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:54:16, endln:54:21
             |vpiParent:
             \_assignment: , line:54:12, endln:54:21
             |vpiDecompile:2'b11
             |vpiSize:2
             |BIN:11
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_xz.y), line:54:12, endln:54:13
             |vpiParent:
             \_case_item: , line:54:3, endln:54:22
             |vpiName:y
             |vpiFullName:work@top_xz.y
             |vpiActual:
             \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
       |vpiCaseItem:
       \_case_item: , line:55:3, endln:55:22
         |vpiParent:
         \_case_stmt: , line:53:2, endln:58:9
         |vpiExpr:
         \_constant: , line:55:3, endln:55:9
           |vpiParent:
           \_case_item: , line:55:3, endln:55:22
           |vpiDecompile:3'b01z
           |vpiSize:3
           |BIN:01z
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:55:12, endln:55:21
           |vpiParent:
           \_case_item: , line:55:3, endln:55:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:55:16, endln:55:21
             |vpiParent:
             \_assignment: , line:55:12, endln:55:21
             |vpiDecompile:2'b10
             |vpiSize:2
             |BIN:10
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_xz.y), line:55:12, endln:55:13
             |vpiParent:
             \_case_item: , line:55:3, endln:55:22
             |vpiName:y
             |vpiFullName:work@top_xz.y
             |vpiActual:
             \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
       |vpiCaseItem:
       \_case_item: , line:56:3, endln:56:22
         |vpiParent:
         \_case_stmt: , line:53:2, endln:58:9
         |vpiExpr:
         \_constant: , line:56:3, endln:56:9
           |vpiParent:
           \_case_item: , line:56:3, endln:56:22
           |vpiDecompile:3'b001
           |vpiSize:3
           |BIN:001
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:56:12, endln:56:21
           |vpiParent:
           \_case_item: , line:56:3, endln:56:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:56:16, endln:56:21
             |vpiParent:
             \_assignment: , line:56:12, endln:56:21
             |vpiDecompile:2'b01
             |vpiSize:2
             |BIN:01
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_xz.y), line:56:12, endln:56:13
             |vpiParent:
             \_case_item: , line:56:3, endln:56:22
             |vpiName:y
             |vpiFullName:work@top_xz.y
             |vpiActual:
             \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
       |vpiCaseItem:
       \_case_item: , line:57:3, endln:57:22
         |vpiParent:
         \_case_stmt: , line:53:2, endln:58:9
         |vpiStmt:
         \_assignment: , line:57:13, endln:57:21
           |vpiParent:
           \_case_item: , line:57:3, endln:57:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:57:16, endln:57:21
             |vpiParent:
             \_assignment: , line:57:13, endln:57:21
             |vpiDecompile:2'b00
             |vpiSize:2
             |BIN:00
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_xz.y), line:57:13, endln:57:14
             |vpiParent:
             \_case_item: , line:57:3, endln:57:22
             |vpiName:y
             |vpiFullName:work@top_xz.y
             |vpiActual:
             \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
     |vpiAlwaysType:2
 |uhdmallModules:
 \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
   |vpiParent:
   \_design: (work@top_za)
   |vpiFullName:work@top_za
   |vpiDefName:work@top_za
   |vpiNet:
   \_logic_net: (work@top_za.s), line:1:33, endln:1:34
     |vpiParent:
     \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
     |vpiName:s
     |vpiFullName:work@top_za.s
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top_za.y), line:1:55, endln:1:56
     |vpiParent:
     \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
     |vpiName:y
     |vpiFullName:work@top_za.y
     |vpiNetType:36
   |vpiPort:
   \_port: (s), line:1:33, endln:1:34
     |vpiParent:
     \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top_za.s), line:1:33, endln:1:34
     |vpiTypedef:
     \_logic_typespec: , line:1:21, endln:1:32
       |vpiRange:
       \_range: , line:1:27, endln:1:32
         |vpiLeftRange:
         \_constant: , line:1:28, endln:1:29
           |vpiParent:
           \_range: , line:1:27, endln:1:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:1:30, endln:1:31
           |vpiParent:
           \_range: , line:1:27, endln:1:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (y), line:1:55, endln:1:56
     |vpiParent:
     \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top_za.y), line:1:55, endln:1:56
     |vpiTypedef:
     \_logic_typespec: , line:1:43, endln:1:54
       |vpiRange:
       \_range: , line:1:49, endln:1:54
         |vpiLeftRange:
         \_constant: , line:1:50, endln:1:51
           |vpiParent:
           \_range: , line:1:49, endln:1:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:1:52, endln:1:53
           |vpiParent:
           \_range: , line:1:49, endln:1:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:2:1, endln:8:9
     |vpiParent:
     \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
     |vpiStmt:
     \_case_stmt: , line:3:2, endln:8:9
       |vpiParent:
       \_always: , line:2:1, endln:8:9
       |vpiCaseType:3
       |vpiCondition:
       \_ref_obj: (work@top_za.s), line:3:9, endln:3:10
         |vpiParent:
         \_always: , line:2:1, endln:8:9
         |vpiName:s
         |vpiFullName:work@top_za.s
         |vpiActual:
         \_logic_net: (work@top_za.s), line:1:33, endln:1:34
       |vpiCaseItem:
       \_case_item: , line:4:3, endln:4:22
         |vpiParent:
         \_case_stmt: , line:3:2, endln:8:9
         |vpiExpr:
         \_constant: , line:4:3, endln:4:9
           |vpiParent:
           \_case_item: , line:4:3, endln:4:22
           |vpiDecompile:3'b1??
           |vpiSize:3
           |BIN:1??
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:4:12, endln:4:21
           |vpiParent:
           \_case_item: , line:4:3, endln:4:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:4:16, endln:4:21
             |vpiParent:
             \_assignment: , line:4:12, endln:4:21
             |vpiDecompile:2'b11
             |vpiSize:2
             |BIN:11
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_za.y), line:4:12, endln:4:13
             |vpiParent:
             \_case_item: , line:4:3, endln:4:22
             |vpiName:y
             |vpiFullName:work@top_za.y
             |vpiActual:
             \_logic_net: (work@top_za.y), line:1:55, endln:1:56
       |vpiCaseItem:
       \_case_item: , line:5:3, endln:5:22
         |vpiParent:
         \_case_stmt: , line:3:2, endln:8:9
         |vpiExpr:
         \_constant: , line:5:3, endln:5:9
           |vpiParent:
           \_case_item: , line:5:3, endln:5:22
           |vpiDecompile:3'b01?
           |vpiSize:3
           |BIN:01?
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:5:12, endln:5:21
           |vpiParent:
           \_case_item: , line:5:3, endln:5:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:5:16, endln:5:21
             |vpiParent:
             \_assignment: , line:5:12, endln:5:21
             |vpiDecompile:2'b10
             |vpiSize:2
             |BIN:10
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_za.y), line:5:12, endln:5:13
             |vpiParent:
             \_case_item: , line:5:3, endln:5:22
             |vpiName:y
             |vpiFullName:work@top_za.y
             |vpiActual:
             \_logic_net: (work@top_za.y), line:1:55, endln:1:56
       |vpiCaseItem:
       \_case_item: , line:6:3, endln:6:22
         |vpiParent:
         \_case_stmt: , line:3:2, endln:8:9
         |vpiExpr:
         \_constant: , line:6:3, endln:6:9
           |vpiParent:
           \_case_item: , line:6:3, endln:6:22
           |vpiDecompile:3'b001
           |vpiSize:3
           |BIN:001
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:6:12, endln:6:21
           |vpiParent:
           \_case_item: , line:6:3, endln:6:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:6:16, endln:6:21
             |vpiParent:
             \_assignment: , line:6:12, endln:6:21
             |vpiDecompile:2'b01
             |vpiSize:2
             |BIN:01
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_za.y), line:6:12, endln:6:13
             |vpiParent:
             \_case_item: , line:6:3, endln:6:22
             |vpiName:y
             |vpiFullName:work@top_za.y
             |vpiActual:
             \_logic_net: (work@top_za.y), line:1:55, endln:1:56
       |vpiCaseItem:
       \_case_item: , line:7:3, endln:7:22
         |vpiParent:
         \_case_stmt: , line:3:2, endln:8:9
         |vpiStmt:
         \_assignment: , line:7:13, endln:7:21
           |vpiParent:
           \_case_item: , line:7:3, endln:7:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:7:16, endln:7:21
             |vpiParent:
             \_assignment: , line:7:13, endln:7:21
             |vpiDecompile:2'b00
             |vpiSize:2
             |BIN:00
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_za.y), line:7:13, endln:7:14
             |vpiParent:
             \_case_item: , line:7:3, endln:7:22
             |vpiName:y
             |vpiFullName:work@top_za.y
             |vpiActual:
             \_logic_net: (work@top_za.y), line:1:55, endln:1:56
     |vpiAlwaysType:2
 |uhdmallModules:
 \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
   |vpiParent:
   \_design: (work@top_za)
   |vpiFullName:work@top_zx
   |vpiDefName:work@top_zx
   |vpiNet:
   \_logic_net: (work@top_zx.s), line:21:33, endln:21:34
     |vpiParent:
     \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
     |vpiName:s
     |vpiFullName:work@top_zx.s
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
     |vpiParent:
     \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
     |vpiName:y
     |vpiFullName:work@top_zx.y
     |vpiNetType:36
   |vpiPort:
   \_port: (s), line:21:33, endln:21:34
     |vpiParent:
     \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top_zx.s), line:21:33, endln:21:34
     |vpiTypedef:
     \_logic_typespec: , line:21:21, endln:21:32
       |vpiRange:
       \_range: , line:21:27, endln:21:32
         |vpiLeftRange:
         \_constant: , line:21:28, endln:21:29
           |vpiParent:
           \_range: , line:21:27, endln:21:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:21:30, endln:21:31
           |vpiParent:
           \_range: , line:21:27, endln:21:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (y), line:21:55, endln:21:56
     |vpiParent:
     \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
     |vpiTypedef:
     \_logic_typespec: , line:21:43, endln:21:54
       |vpiRange:
       \_range: , line:21:49, endln:21:54
         |vpiLeftRange:
         \_constant: , line:21:50, endln:21:51
           |vpiParent:
           \_range: , line:21:49, endln:21:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:21:52, endln:21:53
           |vpiParent:
           \_range: , line:21:49, endln:21:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:22:1, endln:28:9
     |vpiParent:
     \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
     |vpiStmt:
     \_case_stmt: , line:23:2, endln:28:9
       |vpiParent:
       \_always: , line:22:1, endln:28:9
       |vpiCaseType:3
       |vpiCondition:
       \_ref_obj: (work@top_zx.s), line:23:9, endln:23:10
         |vpiParent:
         \_always: , line:22:1, endln:28:9
         |vpiName:s
         |vpiFullName:work@top_zx.s
         |vpiActual:
         \_logic_net: (work@top_zx.s), line:21:33, endln:21:34
       |vpiCaseItem:
       \_case_item: , line:24:3, endln:24:22
         |vpiParent:
         \_case_stmt: , line:23:2, endln:28:9
         |vpiExpr:
         \_constant: , line:24:3, endln:24:9
           |vpiParent:
           \_case_item: , line:24:3, endln:24:22
           |vpiDecompile:3'b1xx
           |vpiSize:3
           |BIN:1xx
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:24:12, endln:24:21
           |vpiParent:
           \_case_item: , line:24:3, endln:24:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:24:16, endln:24:21
             |vpiParent:
             \_assignment: , line:24:12, endln:24:21
             |vpiDecompile:2'b11
             |vpiSize:2
             |BIN:11
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_zx.y), line:24:12, endln:24:13
             |vpiParent:
             \_case_item: , line:24:3, endln:24:22
             |vpiName:y
             |vpiFullName:work@top_zx.y
             |vpiActual:
             \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
       |vpiCaseItem:
       \_case_item: , line:25:3, endln:25:22
         |vpiParent:
         \_case_stmt: , line:23:2, endln:28:9
         |vpiExpr:
         \_constant: , line:25:3, endln:25:9
           |vpiParent:
           \_case_item: , line:25:3, endln:25:22
           |vpiDecompile:3'b01x
           |vpiSize:3
           |BIN:01x
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:25:12, endln:25:21
           |vpiParent:
           \_case_item: , line:25:3, endln:25:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:25:16, endln:25:21
             |vpiParent:
             \_assignment: , line:25:12, endln:25:21
             |vpiDecompile:2'b10
             |vpiSize:2
             |BIN:10
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_zx.y), line:25:12, endln:25:13
             |vpiParent:
             \_case_item: , line:25:3, endln:25:22
             |vpiName:y
             |vpiFullName:work@top_zx.y
             |vpiActual:
             \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
       |vpiCaseItem:
       \_case_item: , line:26:3, endln:26:22
         |vpiParent:
         \_case_stmt: , line:23:2, endln:28:9
         |vpiExpr:
         \_constant: , line:26:3, endln:26:9
           |vpiParent:
           \_case_item: , line:26:3, endln:26:22
           |vpiDecompile:3'b001
           |vpiSize:3
           |BIN:001
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:26:12, endln:26:21
           |vpiParent:
           \_case_item: , line:26:3, endln:26:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:26:16, endln:26:21
             |vpiParent:
             \_assignment: , line:26:12, endln:26:21
             |vpiDecompile:2'b01
             |vpiSize:2
             |BIN:01
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_zx.y), line:26:12, endln:26:13
             |vpiParent:
             \_case_item: , line:26:3, endln:26:22
             |vpiName:y
             |vpiFullName:work@top_zx.y
             |vpiActual:
             \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
       |vpiCaseItem:
       \_case_item: , line:27:3, endln:27:22
         |vpiParent:
         \_case_stmt: , line:23:2, endln:28:9
         |vpiStmt:
         \_assignment: , line:27:13, endln:27:21
           |vpiParent:
           \_case_item: , line:27:3, endln:27:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:27:16, endln:27:21
             |vpiParent:
             \_assignment: , line:27:13, endln:27:21
             |vpiDecompile:2'b00
             |vpiSize:2
             |BIN:00
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_zx.y), line:27:13, endln:27:14
             |vpiParent:
             \_case_item: , line:27:3, endln:27:22
             |vpiName:y
             |vpiFullName:work@top_zx.y
             |vpiActual:
             \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
     |vpiAlwaysType:2
 |uhdmallModules:
 \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
   |vpiParent:
   \_design: (work@top_za)
   |vpiFullName:work@top_zz
   |vpiDefName:work@top_zz
   |vpiNet:
   \_logic_net: (work@top_zz.s), line:11:33, endln:11:34
     |vpiParent:
     \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
     |vpiName:s
     |vpiFullName:work@top_zz.s
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
     |vpiParent:
     \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
     |vpiName:y
     |vpiFullName:work@top_zz.y
     |vpiNetType:36
   |vpiPort:
   \_port: (s), line:11:33, endln:11:34
     |vpiParent:
     \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top_zz.s), line:11:33, endln:11:34
     |vpiTypedef:
     \_logic_typespec: , line:11:21, endln:11:32
       |vpiRange:
       \_range: , line:11:27, endln:11:32
         |vpiLeftRange:
         \_constant: , line:11:28, endln:11:29
           |vpiParent:
           \_range: , line:11:27, endln:11:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:11:30, endln:11:31
           |vpiParent:
           \_range: , line:11:27, endln:11:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (y), line:11:55, endln:11:56
     |vpiParent:
     \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
     |vpiTypedef:
     \_logic_typespec: , line:11:43, endln:11:54
       |vpiRange:
       \_range: , line:11:49, endln:11:54
         |vpiLeftRange:
         \_constant: , line:11:50, endln:11:51
           |vpiParent:
           \_range: , line:11:49, endln:11:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:11:52, endln:11:53
           |vpiParent:
           \_range: , line:11:49, endln:11:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:12:1, endln:18:9
     |vpiParent:
     \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
     |vpiStmt:
     \_case_stmt: , line:13:2, endln:18:9
       |vpiParent:
       \_always: , line:12:1, endln:18:9
       |vpiCaseType:3
       |vpiCondition:
       \_ref_obj: (work@top_zz.s), line:13:9, endln:13:10
         |vpiParent:
         \_always: , line:12:1, endln:18:9
         |vpiName:s
         |vpiFullName:work@top_zz.s
         |vpiActual:
         \_logic_net: (work@top_zz.s), line:11:33, endln:11:34
       |vpiCaseItem:
       \_case_item: , line:14:3, endln:14:22
         |vpiParent:
         \_case_stmt: , line:13:2, endln:18:9
         |vpiExpr:
         \_constant: , line:14:3, endln:14:9
           |vpiParent:
           \_case_item: , line:14:3, endln:14:22
           |vpiDecompile:3'b1zz
           |vpiSize:3
           |BIN:1zz
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:14:12, endln:14:21
           |vpiParent:
           \_case_item: , line:14:3, endln:14:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:14:16, endln:14:21
             |vpiParent:
             \_assignment: , line:14:12, endln:14:21
             |vpiDecompile:2'b11
             |vpiSize:2
             |BIN:11
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_zz.y), line:14:12, endln:14:13
             |vpiParent:
             \_case_item: , line:14:3, endln:14:22
             |vpiName:y
             |vpiFullName:work@top_zz.y
             |vpiActual:
             \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
       |vpiCaseItem:
       \_case_item: , line:15:3, endln:15:22
         |vpiParent:
         \_case_stmt: , line:13:2, endln:18:9
         |vpiExpr:
         \_constant: , line:15:3, endln:15:9
           |vpiParent:
           \_case_item: , line:15:3, endln:15:22
           |vpiDecompile:3'b01z
           |vpiSize:3
           |BIN:01z
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:15:12, endln:15:21
           |vpiParent:
           \_case_item: , line:15:3, endln:15:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:15:16, endln:15:21
             |vpiParent:
             \_assignment: , line:15:12, endln:15:21
             |vpiDecompile:2'b10
             |vpiSize:2
             |BIN:10
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_zz.y), line:15:12, endln:15:13
             |vpiParent:
             \_case_item: , line:15:3, endln:15:22
             |vpiName:y
             |vpiFullName:work@top_zz.y
             |vpiActual:
             \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
       |vpiCaseItem:
       \_case_item: , line:16:3, endln:16:22
         |vpiParent:
         \_case_stmt: , line:13:2, endln:18:9
         |vpiExpr:
         \_constant: , line:16:3, endln:16:9
           |vpiParent:
           \_case_item: , line:16:3, endln:16:22
           |vpiDecompile:3'b001
           |vpiSize:3
           |BIN:001
           |vpiConstType:3
         |vpiStmt:
         \_assignment: , line:16:12, endln:16:21
           |vpiParent:
           \_case_item: , line:16:3, endln:16:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:16:16, endln:16:21
             |vpiParent:
             \_assignment: , line:16:12, endln:16:21
             |vpiDecompile:2'b01
             |vpiSize:2
             |BIN:01
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_zz.y), line:16:12, endln:16:13
             |vpiParent:
             \_case_item: , line:16:3, endln:16:22
             |vpiName:y
             |vpiFullName:work@top_zz.y
             |vpiActual:
             \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
       |vpiCaseItem:
       \_case_item: , line:17:3, endln:17:22
         |vpiParent:
         \_case_stmt: , line:13:2, endln:18:9
         |vpiStmt:
         \_assignment: , line:17:13, endln:17:21
           |vpiParent:
           \_case_item: , line:17:3, endln:17:22
           |vpiOpType:82
           |vpiBlocking:1
           |vpiRhs:
           \_constant: , line:17:16, endln:17:21
             |vpiParent:
             \_assignment: , line:17:13, endln:17:21
             |vpiDecompile:2'b00
             |vpiSize:2
             |BIN:00
             |vpiConstType:3
           |vpiLhs:
           \_ref_obj: (work@top_zz.y), line:17:13, endln:17:14
             |vpiParent:
             \_case_item: , line:17:3, endln:17:22
             |vpiName:y
             |vpiFullName:work@top_zz.y
             |vpiActual:
             \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
     |vpiAlwaysType:2
 |uhdmtopModules:
 \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
   |vpiName:work@top_za
   |vpiDefName:work@top_za
   |vpiTop:1
   |vpiNet:
   \_logic_net: (work@top_za.s), line:1:33, endln:1:34
     |vpiParent:
     \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
     |vpiTypespec:
     \_logic_typespec: , line:1:21, endln:1:32
       |vpiRange:
       \_range: , line:1:27, endln:1:32
         |vpiLeftRange:
         \_constant: , line:1:28, endln:1:29
           |vpiParent:
           \_range: , line:1:27, endln:1:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:1:30, endln:1:31
           |vpiParent:
           \_range: , line:1:27, endln:1:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:s
     |vpiFullName:work@top_za.s
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top_za.y), line:1:55, endln:1:56
     |vpiParent:
     \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
     |vpiTypespec:
     \_logic_typespec: , line:1:43, endln:1:54
       |vpiRange:
       \_range: , line:1:49, endln:1:54
         |vpiLeftRange:
         \_constant: , line:1:50, endln:1:51
           |vpiParent:
           \_range: , line:1:49, endln:1:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:1:52, endln:1:53
           |vpiParent:
           \_range: , line:1:49, endln:1:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:y
     |vpiFullName:work@top_za.y
     |vpiNetType:36
   |vpiTopModule:1
   |vpiPort:
   \_port: (s), line:1:33, endln:1:34
     |vpiParent:
     \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: (work@top_za.s), line:1:33, endln:1:34
       |vpiName:s
       |vpiFullName:work@top_za.s
       |vpiActual:
       \_logic_net: (work@top_za.s), line:1:33, endln:1:34
     |vpiTypedef:
     \_logic_typespec: , line:1:21, endln:1:32
       |vpiRange:
       \_range: , line:1:27, endln:1:32
         |vpiParent:
         \_port: (s), line:1:33, endln:1:34
         |vpiLeftRange:
         \_constant: , line:1:28, endln:1:29
           |vpiParent:
           \_range: , line:1:27, endln:1:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:1:30, endln:1:31
           |vpiParent:
           \_range: , line:1:27, endln:1:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (y), line:1:55, endln:1:56
     |vpiParent:
     \_module_inst: work@top_za (work@top_za), file:UHDM-integration-tests/tests/Casezx/top.sv, line:1:1, endln:9:10
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top_za.y), line:1:55, endln:1:56
       |vpiName:y
       |vpiFullName:work@top_za.y
       |vpiActual:
       \_logic_net: (work@top_za.y), line:1:55, endln:1:56
     |vpiTypedef:
     \_logic_typespec: , line:1:43, endln:1:54
       |vpiRange:
       \_range: , line:1:49, endln:1:54
         |vpiParent:
         \_port: (y), line:1:55, endln:1:56
         |vpiLeftRange:
         \_constant: , line:1:50, endln:1:51
           |vpiParent:
           \_range: , line:1:49, endln:1:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:1:52, endln:1:53
           |vpiParent:
           \_range: , line:1:49, endln:1:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:2:1, endln:8:9
 |uhdmtopModules:
 \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
   |vpiName:work@top_zz
   |vpiDefName:work@top_zz
   |vpiTop:1
   |vpiNet:
   \_logic_net: (work@top_zz.s), line:11:33, endln:11:34
     |vpiParent:
     \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
     |vpiTypespec:
     \_logic_typespec: , line:11:21, endln:11:32
       |vpiRange:
       \_range: , line:11:27, endln:11:32
         |vpiLeftRange:
         \_constant: , line:11:28, endln:11:29
           |vpiParent:
           \_range: , line:11:27, endln:11:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:11:30, endln:11:31
           |vpiParent:
           \_range: , line:11:27, endln:11:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:s
     |vpiFullName:work@top_zz.s
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
     |vpiParent:
     \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
     |vpiTypespec:
     \_logic_typespec: , line:11:43, endln:11:54
       |vpiRange:
       \_range: , line:11:49, endln:11:54
         |vpiLeftRange:
         \_constant: , line:11:50, endln:11:51
           |vpiParent:
           \_range: , line:11:49, endln:11:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:11:52, endln:11:53
           |vpiParent:
           \_range: , line:11:49, endln:11:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:y
     |vpiFullName:work@top_zz.y
     |vpiNetType:36
   |vpiTopModule:1
   |vpiPort:
   \_port: (s), line:11:33, endln:11:34
     |vpiParent:
     \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: (work@top_zz.s), line:11:33, endln:11:34
       |vpiName:s
       |vpiFullName:work@top_zz.s
       |vpiActual:
       \_logic_net: (work@top_zz.s), line:11:33, endln:11:34
     |vpiTypedef:
     \_logic_typespec: , line:11:21, endln:11:32
       |vpiRange:
       \_range: , line:11:27, endln:11:32
         |vpiParent:
         \_port: (s), line:11:33, endln:11:34
         |vpiLeftRange:
         \_constant: , line:11:28, endln:11:29
           |vpiParent:
           \_range: , line:11:27, endln:11:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:11:30, endln:11:31
           |vpiParent:
           \_range: , line:11:27, endln:11:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (y), line:11:55, endln:11:56
     |vpiParent:
     \_module_inst: work@top_zz (work@top_zz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:11:1, endln:19:10
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top_zz.y), line:11:55, endln:11:56
       |vpiName:y
       |vpiFullName:work@top_zz.y
       |vpiActual:
       \_logic_net: (work@top_zz.y), line:11:55, endln:11:56
     |vpiTypedef:
     \_logic_typespec: , line:11:43, endln:11:54
       |vpiRange:
       \_range: , line:11:49, endln:11:54
         |vpiParent:
         \_port: (y), line:11:55, endln:11:56
         |vpiLeftRange:
         \_constant: , line:11:50, endln:11:51
           |vpiParent:
           \_range: , line:11:49, endln:11:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:11:52, endln:11:53
           |vpiParent:
           \_range: , line:11:49, endln:11:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:12:1, endln:18:9
 |uhdmtopModules:
 \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
   |vpiName:work@top_zx
   |vpiDefName:work@top_zx
   |vpiTop:1
   |vpiNet:
   \_logic_net: (work@top_zx.s), line:21:33, endln:21:34
     |vpiParent:
     \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
     |vpiTypespec:
     \_logic_typespec: , line:21:21, endln:21:32
       |vpiRange:
       \_range: , line:21:27, endln:21:32
         |vpiLeftRange:
         \_constant: , line:21:28, endln:21:29
           |vpiParent:
           \_range: , line:21:27, endln:21:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:21:30, endln:21:31
           |vpiParent:
           \_range: , line:21:27, endln:21:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:s
     |vpiFullName:work@top_zx.s
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
     |vpiParent:
     \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
     |vpiTypespec:
     \_logic_typespec: , line:21:43, endln:21:54
       |vpiRange:
       \_range: , line:21:49, endln:21:54
         |vpiLeftRange:
         \_constant: , line:21:50, endln:21:51
           |vpiParent:
           \_range: , line:21:49, endln:21:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:21:52, endln:21:53
           |vpiParent:
           \_range: , line:21:49, endln:21:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:y
     |vpiFullName:work@top_zx.y
     |vpiNetType:36
   |vpiTopModule:1
   |vpiPort:
   \_port: (s), line:21:33, endln:21:34
     |vpiParent:
     \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: (work@top_zx.s), line:21:33, endln:21:34
       |vpiName:s
       |vpiFullName:work@top_zx.s
       |vpiActual:
       \_logic_net: (work@top_zx.s), line:21:33, endln:21:34
     |vpiTypedef:
     \_logic_typespec: , line:21:21, endln:21:32
       |vpiRange:
       \_range: , line:21:27, endln:21:32
         |vpiParent:
         \_port: (s), line:21:33, endln:21:34
         |vpiLeftRange:
         \_constant: , line:21:28, endln:21:29
           |vpiParent:
           \_range: , line:21:27, endln:21:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:21:30, endln:21:31
           |vpiParent:
           \_range: , line:21:27, endln:21:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (y), line:21:55, endln:21:56
     |vpiParent:
     \_module_inst: work@top_zx (work@top_zx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:21:1, endln:29:10
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top_zx.y), line:21:55, endln:21:56
       |vpiName:y
       |vpiFullName:work@top_zx.y
       |vpiActual:
       \_logic_net: (work@top_zx.y), line:21:55, endln:21:56
     |vpiTypedef:
     \_logic_typespec: , line:21:43, endln:21:54
       |vpiRange:
       \_range: , line:21:49, endln:21:54
         |vpiParent:
         \_port: (y), line:21:55, endln:21:56
         |vpiLeftRange:
         \_constant: , line:21:50, endln:21:51
           |vpiParent:
           \_range: , line:21:49, endln:21:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:21:52, endln:21:53
           |vpiParent:
           \_range: , line:21:49, endln:21:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:22:1, endln:28:9
 |uhdmtopModules:
 \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
   |vpiName:work@top_xa
   |vpiDefName:work@top_xa
   |vpiTop:1
   |vpiNet:
   \_logic_net: (work@top_xa.s), line:31:33, endln:31:34
     |vpiParent:
     \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
     |vpiTypespec:
     \_logic_typespec: , line:31:21, endln:31:32
       |vpiRange:
       \_range: , line:31:27, endln:31:32
         |vpiLeftRange:
         \_constant: , line:31:28, endln:31:29
           |vpiParent:
           \_range: , line:31:27, endln:31:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:31:30, endln:31:31
           |vpiParent:
           \_range: , line:31:27, endln:31:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:s
     |vpiFullName:work@top_xa.s
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
     |vpiParent:
     \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
     |vpiTypespec:
     \_logic_typespec: , line:31:43, endln:31:54
       |vpiRange:
       \_range: , line:31:49, endln:31:54
         |vpiLeftRange:
         \_constant: , line:31:50, endln:31:51
           |vpiParent:
           \_range: , line:31:49, endln:31:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:31:52, endln:31:53
           |vpiParent:
           \_range: , line:31:49, endln:31:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:y
     |vpiFullName:work@top_xa.y
     |vpiNetType:36
   |vpiTopModule:1
   |vpiPort:
   \_port: (s), line:31:33, endln:31:34
     |vpiParent:
     \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: (work@top_xa.s), line:31:33, endln:31:34
       |vpiName:s
       |vpiFullName:work@top_xa.s
       |vpiActual:
       \_logic_net: (work@top_xa.s), line:31:33, endln:31:34
     |vpiTypedef:
     \_logic_typespec: , line:31:21, endln:31:32
       |vpiRange:
       \_range: , line:31:27, endln:31:32
         |vpiParent:
         \_port: (s), line:31:33, endln:31:34
         |vpiLeftRange:
         \_constant: , line:31:28, endln:31:29
           |vpiParent:
           \_range: , line:31:27, endln:31:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:31:30, endln:31:31
           |vpiParent:
           \_range: , line:31:27, endln:31:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (y), line:31:55, endln:31:56
     |vpiParent:
     \_module_inst: work@top_xa (work@top_xa), file:UHDM-integration-tests/tests/Casezx/top.sv, line:31:1, endln:39:10
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top_xa.y), line:31:55, endln:31:56
       |vpiName:y
       |vpiFullName:work@top_xa.y
       |vpiActual:
       \_logic_net: (work@top_xa.y), line:31:55, endln:31:56
     |vpiTypedef:
     \_logic_typespec: , line:31:43, endln:31:54
       |vpiRange:
       \_range: , line:31:49, endln:31:54
         |vpiParent:
         \_port: (y), line:31:55, endln:31:56
         |vpiLeftRange:
         \_constant: , line:31:50, endln:31:51
           |vpiParent:
           \_range: , line:31:49, endln:31:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:31:52, endln:31:53
           |vpiParent:
           \_range: , line:31:49, endln:31:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:32:1, endln:38:9
 |uhdmtopModules:
 \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
   |vpiName:work@top_xx
   |vpiDefName:work@top_xx
   |vpiTop:1
   |vpiNet:
   \_logic_net: (work@top_xx.s), line:41:33, endln:41:34
     |vpiParent:
     \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
     |vpiTypespec:
     \_logic_typespec: , line:41:21, endln:41:32
       |vpiRange:
       \_range: , line:41:27, endln:41:32
         |vpiLeftRange:
         \_constant: , line:41:28, endln:41:29
           |vpiParent:
           \_range: , line:41:27, endln:41:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:41:30, endln:41:31
           |vpiParent:
           \_range: , line:41:27, endln:41:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:s
     |vpiFullName:work@top_xx.s
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
     |vpiParent:
     \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
     |vpiTypespec:
     \_logic_typespec: , line:41:43, endln:41:54
       |vpiRange:
       \_range: , line:41:49, endln:41:54
         |vpiLeftRange:
         \_constant: , line:41:50, endln:41:51
           |vpiParent:
           \_range: , line:41:49, endln:41:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:41:52, endln:41:53
           |vpiParent:
           \_range: , line:41:49, endln:41:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:y
     |vpiFullName:work@top_xx.y
     |vpiNetType:36
   |vpiTopModule:1
   |vpiPort:
   \_port: (s), line:41:33, endln:41:34
     |vpiParent:
     \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: (work@top_xx.s), line:41:33, endln:41:34
       |vpiName:s
       |vpiFullName:work@top_xx.s
       |vpiActual:
       \_logic_net: (work@top_xx.s), line:41:33, endln:41:34
     |vpiTypedef:
     \_logic_typespec: , line:41:21, endln:41:32
       |vpiRange:
       \_range: , line:41:27, endln:41:32
         |vpiParent:
         \_port: (s), line:41:33, endln:41:34
         |vpiLeftRange:
         \_constant: , line:41:28, endln:41:29
           |vpiParent:
           \_range: , line:41:27, endln:41:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:41:30, endln:41:31
           |vpiParent:
           \_range: , line:41:27, endln:41:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (y), line:41:55, endln:41:56
     |vpiParent:
     \_module_inst: work@top_xx (work@top_xx), file:UHDM-integration-tests/tests/Casezx/top.sv, line:41:1, endln:49:10
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top_xx.y), line:41:55, endln:41:56
       |vpiName:y
       |vpiFullName:work@top_xx.y
       |vpiActual:
       \_logic_net: (work@top_xx.y), line:41:55, endln:41:56
     |vpiTypedef:
     \_logic_typespec: , line:41:43, endln:41:54
       |vpiRange:
       \_range: , line:41:49, endln:41:54
         |vpiParent:
         \_port: (y), line:41:55, endln:41:56
         |vpiLeftRange:
         \_constant: , line:41:50, endln:41:51
           |vpiParent:
           \_range: , line:41:49, endln:41:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:41:52, endln:41:53
           |vpiParent:
           \_range: , line:41:49, endln:41:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:42:1, endln:48:9
 |uhdmtopModules:
 \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
   |vpiName:work@top_xz
   |vpiDefName:work@top_xz
   |vpiTop:1
   |vpiNet:
   \_logic_net: (work@top_xz.s), line:51:33, endln:51:34
     |vpiParent:
     \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
     |vpiTypespec:
     \_logic_typespec: , line:51:21, endln:51:32
       |vpiRange:
       \_range: , line:51:27, endln:51:32
         |vpiLeftRange:
         \_constant: , line:51:28, endln:51:29
           |vpiParent:
           \_range: , line:51:27, endln:51:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:51:30, endln:51:31
           |vpiParent:
           \_range: , line:51:27, endln:51:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:s
     |vpiFullName:work@top_xz.s
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
     |vpiParent:
     \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
     |vpiTypespec:
     \_logic_typespec: , line:51:43, endln:51:54
       |vpiRange:
       \_range: , line:51:49, endln:51:54
         |vpiLeftRange:
         \_constant: , line:51:50, endln:51:51
           |vpiParent:
           \_range: , line:51:49, endln:51:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:51:52, endln:51:53
           |vpiParent:
           \_range: , line:51:49, endln:51:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
     |vpiName:y
     |vpiFullName:work@top_xz.y
     |vpiNetType:36
   |vpiTopModule:1
   |vpiPort:
   \_port: (s), line:51:33, endln:51:34
     |vpiParent:
     \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: (work@top_xz.s), line:51:33, endln:51:34
       |vpiName:s
       |vpiFullName:work@top_xz.s
       |vpiActual:
       \_logic_net: (work@top_xz.s), line:51:33, endln:51:34
     |vpiTypedef:
     \_logic_typespec: , line:51:21, endln:51:32
       |vpiRange:
       \_range: , line:51:27, endln:51:32
         |vpiParent:
         \_port: (s), line:51:33, endln:51:34
         |vpiLeftRange:
         \_constant: , line:51:28, endln:51:29
           |vpiParent:
           \_range: , line:51:27, endln:51:32
           |vpiDecompile:2
           |vpiSize:64
           |UINT:2
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:51:30, endln:51:31
           |vpiParent:
           \_range: , line:51:27, endln:51:32
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiPort:
   \_port: (y), line:51:55, endln:51:56
     |vpiParent:
     \_module_inst: work@top_xz (work@top_xz), file:UHDM-integration-tests/tests/Casezx/top.sv, line:51:1, endln:59:10
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: (work@top_xz.y), line:51:55, endln:51:56
       |vpiName:y
       |vpiFullName:work@top_xz.y
       |vpiActual:
       \_logic_net: (work@top_xz.y), line:51:55, endln:51:56
     |vpiTypedef:
     \_logic_typespec: , line:51:43, endln:51:54
       |vpiRange:
       \_range: , line:51:49, endln:51:54
         |vpiParent:
         \_port: (y), line:51:55, endln:51:56
         |vpiLeftRange:
         \_constant: , line:51:50, endln:51:51
           |vpiParent:
           \_range: , line:51:49, endln:51:54
           |vpiDecompile:1
           |vpiSize:64
           |UINT:1
           |vpiConstType:9
         |vpiRightRange:
         \_constant: , line:51:52, endln:51:53
           |vpiParent:
           \_range: , line:51:49, endln:51:54
           |vpiDecompile:0
           |vpiSize:64
           |UINT:0
           |vpiConstType:9
   |vpiProcess:
   \_always: , line:52:1, endln:58:9
Object 'work@top_za' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 's' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 's' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 's' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 's' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 's' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 's' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 's' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 's' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 's' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 's' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 's' of type 'logic_net'
    Object 'y' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'case_stmt'
        Object 's' of type 'ref_obj'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
        Object '' of type 'case_item'
          Object '' of type 'assignment'
            Object 'y' of type 'ref_obj'
            Object '' of type 'constant'
  Object 'work@top_za' of type 'module_inst'
    Object 's' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 's' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
  Object 'work@top_zz' of type 'module_inst'
    Object 's' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 's' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
  Object 'work@top_zx' of type 'module_inst'
    Object 's' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 's' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
  Object 'work@top_xa' of type 'module_inst'
    Object 's' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 's' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
  Object 'work@top_xx' of type 'module_inst'
    Object 's' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 's' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
  Object 'work@top_xz' of type 'module_inst'
    Object 's' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'y' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 's' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'y' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
Generating RTLIL representation for module `\top_za'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/Casezx/top.sv:1.1-9.10> str='\top_za'
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:1.33-1.34> str='\s' input logic port=1 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:1.27-1.32> basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:1.55-1.56> str='\y' output logic port=2 multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:1.49-1.54> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/Casezx/top.sv:2.1-8.9>
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
          AST_CASE <UHDM-integration-tests/tests/Casezx/top.sv:3.2-8.9>
            AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:3.9-3.10> str='\s'
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:4.3-4.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1??'(3) range=[2:0] int=4
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:4.12-4.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:4.12-4.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='11'(2) range=[1:0] int=3
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:5.3-5.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01?'(3) range=[2:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:5.12-5.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:5.12-5.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='10'(2) range=[1:0] int=2
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:6.3-6.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='001'(3) range=[2:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:6.12-6.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:6.12-6.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01'(2) range=[1:0] int=1
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:7.3-7.22>
              AST_DEFAULT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:7.13-7.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:7.13-7.14> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00'(2) range=[1:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top_za(s, y);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [2:0] s;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output [1:0] y;
      (* always_comb = 1 *)
      always @*
        casez (s)
          3'b 1--:
            y = 2'b 11;
          3'b 01-:
            y = 2'b 10;
          3'b 001:
            y = 2'b 01;
          default:
            y = 2'b 00;
        endcase
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/Casezx/top.sv:1.1-9.10> str='\top_za' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:1.33-1.34> str='\s' input logic basic_prep port=1 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:1.27-1.32> basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:1.55-1.56> str='\y' output logic reg basic_prep port=2 range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:1.49-1.54> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/Casezx/top.sv:2.1-8.9> basic_prep
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
          AST_CASE <UHDM-integration-tests/tests/Casezx/top.sv:3.2-8.9> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:3.9-3.10> str='\s' basic_prep
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:4.3-4.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1??'(3) basic_prep range=[2:0] int=4
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:4.12-4.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:4.12-4.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='11'(2) basic_prep range=[1:0] int=3
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:5.3-5.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01?'(3) basic_prep range=[2:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:5.12-5.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:5.12-5.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='10'(2) basic_prep range=[1:0] int=2
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:6.3-6.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='001'(3) basic_prep range=[2:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:6.12-6.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:6.12-6.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01'(2) basic_prep range=[1:0] int=1
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:7.3-7.22> basic_prep
              AST_DEFAULT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:7.13-7.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:7.13-7.14> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00'(2) basic_prep range=[1:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top_za(s, y);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [2:0] s;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output reg [1:0] y;
      (* always_comb = 1 *)
      always @*
        casez (s)
          3'b 1--:
            y = 2'b 11;
          3'b 01-:
            y = 2'b 10;
          3'b 001:
            y = 2'b 01;
          default:
            y = 2'b 00;
        endcase
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\top_xz'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/Casezx/top.sv:51.1-59.10> str='\top_xz'
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:51.33-51.34> str='\s' input logic port=11 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:51.27-51.32> basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:51.55-51.56> str='\y' output logic port=12 multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:51.49-51.54> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/Casezx/top.sv:52.1-58.9>
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
          AST_CASE <UHDM-integration-tests/tests/Casezx/top.sv:53.2-58.9>
            AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:53.9-53.10> str='\s'
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:54.3-54.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1??'(3) range=[2:0] int=4
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:54.12-54.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:54.12-54.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='11'(2) range=[1:0] int=3
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:55.3-55.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01?'(3) range=[2:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:55.12-55.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:55.12-55.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='10'(2) range=[1:0] int=2
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:56.3-56.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='001'(3) range=[2:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:56.12-56.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:56.12-56.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01'(2) range=[1:0] int=1
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:57.3-57.22>
              AST_DEFAULT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:57.13-57.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:57.13-57.14> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00'(2) range=[1:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top_xz(s, y);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [2:0] s;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output [1:0] y;
      (* always_comb = 1 *)
      always @*
        casex (s)
          3'b 1--:
            y = 2'b 11;
          3'b 01-:
            y = 2'b 10;
          3'b 001:
            y = 2'b 01;
          default:
            y = 2'b 00;
        endcase
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/Casezx/top.sv:51.1-59.10> str='\top_xz' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:51.33-51.34> str='\s' input logic basic_prep port=11 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:51.27-51.32> basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:51.55-51.56> str='\y' output logic reg basic_prep port=12 range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:51.49-51.54> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/Casezx/top.sv:52.1-58.9> basic_prep
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
          AST_CASE <UHDM-integration-tests/tests/Casezx/top.sv:53.2-58.9> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:53.9-53.10> str='\s' basic_prep
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:54.3-54.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1??'(3) basic_prep range=[2:0] int=4
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:54.12-54.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:54.12-54.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='11'(2) basic_prep range=[1:0] int=3
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:55.3-55.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01?'(3) basic_prep range=[2:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:55.12-55.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:55.12-55.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='10'(2) basic_prep range=[1:0] int=2
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:56.3-56.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='001'(3) basic_prep range=[2:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:56.12-56.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:56.12-56.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01'(2) basic_prep range=[1:0] int=1
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:57.3-57.22> basic_prep
              AST_DEFAULT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:57.13-57.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:57.13-57.14> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00'(2) basic_prep range=[1:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top_xz(s, y);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [2:0] s;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output reg [1:0] y;
      (* always_comb = 1 *)
      always @*
        casex (s)
          3'b 1--:
            y = 2'b 11;
          3'b 01-:
            y = 2'b 10;
          3'b 001:
            y = 2'b 01;
          default:
            y = 2'b 00;
        endcase
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\top_zz'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/Casezx/top.sv:11.1-19.10> str='\top_zz'
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:11.33-11.34> str='\s' input logic port=3 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:11.27-11.32> basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:11.55-11.56> str='\y' output logic port=4 multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:11.49-11.54> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/Casezx/top.sv:12.1-18.9>
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
          AST_CASE <UHDM-integration-tests/tests/Casezx/top.sv:13.2-18.9>
            AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:13.9-13.10> str='\s'
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:14.3-14.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1??'(3) range=[2:0] int=4
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:14.12-14.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:14.12-14.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='11'(2) range=[1:0] int=3
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:15.3-15.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01?'(3) range=[2:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:15.12-15.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:15.12-15.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='10'(2) range=[1:0] int=2
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:16.3-16.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='001'(3) range=[2:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:16.12-16.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:16.12-16.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01'(2) range=[1:0] int=1
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:17.3-17.22>
              AST_DEFAULT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:17.13-17.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:17.13-17.14> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00'(2) range=[1:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top_zz(s, y);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [2:0] s;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output [1:0] y;
      (* always_comb = 1 *)
      always @*
        casez (s)
          3'b 1--:
            y = 2'b 11;
          3'b 01-:
            y = 2'b 10;
          3'b 001:
            y = 2'b 01;
          default:
            y = 2'b 00;
        endcase
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/Casezx/top.sv:11.1-19.10> str='\top_zz' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:11.33-11.34> str='\s' input logic basic_prep port=3 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:11.27-11.32> basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:11.55-11.56> str='\y' output logic reg basic_prep port=4 range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:11.49-11.54> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/Casezx/top.sv:12.1-18.9> basic_prep
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
          AST_CASE <UHDM-integration-tests/tests/Casezx/top.sv:13.2-18.9> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:13.9-13.10> str='\s' basic_prep
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:14.3-14.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1??'(3) basic_prep range=[2:0] int=4
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:14.12-14.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:14.12-14.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='11'(2) basic_prep range=[1:0] int=3
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:15.3-15.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01?'(3) basic_prep range=[2:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:15.12-15.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:15.12-15.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='10'(2) basic_prep range=[1:0] int=2
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:16.3-16.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='001'(3) basic_prep range=[2:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:16.12-16.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:16.12-16.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01'(2) basic_prep range=[1:0] int=1
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:17.3-17.22> basic_prep
              AST_DEFAULT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:17.13-17.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:17.13-17.14> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00'(2) basic_prep range=[1:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top_zz(s, y);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [2:0] s;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output reg [1:0] y;
      (* always_comb = 1 *)
      always @*
        casez (s)
          3'b 1--:
            y = 2'b 11;
          3'b 01-:
            y = 2'b 10;
          3'b 001:
            y = 2'b 01;
          default:
            y = 2'b 00;
        endcase
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\top_xx'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/Casezx/top.sv:41.1-49.10> str='\top_xx'
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:41.33-41.34> str='\s' input logic port=9 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:41.27-41.32> basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:41.55-41.56> str='\y' output logic port=10 multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:41.49-41.54> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/Casezx/top.sv:42.1-48.9>
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
          AST_CASE <UHDM-integration-tests/tests/Casezx/top.sv:43.2-48.9>
            AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:43.9-43.10> str='\s'
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:44.3-44.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1??'(3) range=[2:0] int=4
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:44.12-44.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:44.12-44.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='11'(2) range=[1:0] int=3
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:45.3-45.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01?'(3) range=[2:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:45.12-45.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:45.12-45.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='10'(2) range=[1:0] int=2
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:46.3-46.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='001'(3) range=[2:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:46.12-46.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:46.12-46.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01'(2) range=[1:0] int=1
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:47.3-47.22>
              AST_DEFAULT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:47.13-47.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:47.13-47.14> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00'(2) range=[1:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top_xx(s, y);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [2:0] s;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output [1:0] y;
      (* always_comb = 1 *)
      always @*
        casex (s)
          3'b 1--:
            y = 2'b 11;
          3'b 01-:
            y = 2'b 10;
          3'b 001:
            y = 2'b 01;
          default:
            y = 2'b 00;
        endcase
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/Casezx/top.sv:41.1-49.10> str='\top_xx' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:41.33-41.34> str='\s' input logic basic_prep port=9 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:41.27-41.32> basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:41.55-41.56> str='\y' output logic reg basic_prep port=10 range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:41.49-41.54> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/Casezx/top.sv:42.1-48.9> basic_prep
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
          AST_CASE <UHDM-integration-tests/tests/Casezx/top.sv:43.2-48.9> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:43.9-43.10> str='\s' basic_prep
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:44.3-44.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1??'(3) basic_prep range=[2:0] int=4
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:44.12-44.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:44.12-44.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='11'(2) basic_prep range=[1:0] int=3
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:45.3-45.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01?'(3) basic_prep range=[2:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:45.12-45.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:45.12-45.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='10'(2) basic_prep range=[1:0] int=2
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:46.3-46.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='001'(3) basic_prep range=[2:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:46.12-46.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:46.12-46.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01'(2) basic_prep range=[1:0] int=1
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:47.3-47.22> basic_prep
              AST_DEFAULT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:47.13-47.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:47.13-47.14> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00'(2) basic_prep range=[1:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top_xx(s, y);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [2:0] s;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output reg [1:0] y;
      (* always_comb = 1 *)
      always @*
        casex (s)
          3'b 1--:
            y = 2'b 11;
          3'b 01-:
            y = 2'b 10;
          3'b 001:
            y = 2'b 01;
          default:
            y = 2'b 00;
        endcase
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\top_zx'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/Casezx/top.sv:21.1-29.10> str='\top_zx'
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:21.33-21.34> str='\s' input logic port=5 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:21.27-21.32> basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:21.55-21.56> str='\y' output logic port=6 multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:21.49-21.54> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/Casezx/top.sv:22.1-28.9>
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
          AST_CASE <UHDM-integration-tests/tests/Casezx/top.sv:23.2-28.9>
            AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:23.9-23.10> str='\s'
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:24.3-24.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1xx'(3) range=[2:0] int=4
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:24.12-24.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:24.12-24.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='11'(2) range=[1:0] int=3
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:25.3-25.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01x'(3) range=[2:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:25.12-25.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:25.12-25.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='10'(2) range=[1:0] int=2
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:26.3-26.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='001'(3) range=[2:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:26.12-26.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:26.12-26.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01'(2) range=[1:0] int=1
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:27.3-27.22>
              AST_DEFAULT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:27.13-27.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:27.13-27.14> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00'(2) range=[1:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top_zx(s, y);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [2:0] s;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output [1:0] y;
      (* always_comb = 1 *)
      always @*
        casez (s)
          3'b 1xx:
            y = 2'b 11;
          3'b 01x:
            y = 2'b 10;
          3'b 001:
            y = 2'b 01;
          default:
            y = 2'b 00;
        endcase
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/Casezx/top.sv:21.1-29.10> str='\top_zx' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:21.33-21.34> str='\s' input logic basic_prep port=5 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:21.27-21.32> basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:21.55-21.56> str='\y' output logic reg basic_prep port=6 range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:21.49-21.54> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/Casezx/top.sv:22.1-28.9> basic_prep
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
          AST_CASE <UHDM-integration-tests/tests/Casezx/top.sv:23.2-28.9> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:23.9-23.10> str='\s' basic_prep
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:24.3-24.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1xx'(3) basic_prep range=[2:0] int=4
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:24.12-24.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:24.12-24.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='11'(2) basic_prep range=[1:0] int=3
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:25.3-25.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01x'(3) basic_prep range=[2:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:25.12-25.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:25.12-25.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='10'(2) basic_prep range=[1:0] int=2
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:26.3-26.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='001'(3) basic_prep range=[2:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:26.12-26.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:26.12-26.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01'(2) basic_prep range=[1:0] int=1
            AST_CONDZ <UHDM-integration-tests/tests/Casezx/top.sv:27.3-27.22> basic_prep
              AST_DEFAULT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:27.13-27.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:27.13-27.14> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00'(2) basic_prep range=[1:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top_zx(s, y);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [2:0] s;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output reg [1:0] y;
      (* always_comb = 1 *)
      always @*
        casez (s)
          3'b 1xx:
            y = 2'b 11;
          3'b 01x:
            y = 2'b 10;
          3'b 001:
            y = 2'b 01;
          default:
            y = 2'b 00;
        endcase
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\top_xa'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/Casezx/top.sv:31.1-39.10> str='\top_xa'
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:31.33-31.34> str='\s' input logic port=7 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:31.27-31.32> basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:31.55-31.56> str='\y' output logic port=8 multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:31.49-31.54> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/Casezx/top.sv:32.1-38.9>
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
          AST_CASE <UHDM-integration-tests/tests/Casezx/top.sv:33.2-38.9>
            AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:33.9-33.10> str='\s'
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:34.3-34.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1??'(3) range=[2:0] int=4
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:34.12-34.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:34.12-34.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='11'(2) range=[1:0] int=3
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:35.3-35.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01?'(3) range=[2:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:35.12-35.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:35.12-35.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='10'(2) range=[1:0] int=2
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:36.3-36.22>
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='001'(3) range=[2:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:36.12-36.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:36.12-36.13> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01'(2) range=[1:0] int=1
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:37.3-37.22>
              AST_DEFAULT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0>
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:37.13-37.21>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:37.13-37.14> str='\y'
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00'(2) range=[1:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top_xa(s, y);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [2:0] s;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output [1:0] y;
      (* always_comb = 1 *)
      always @*
        casex (s)
          3'b 1--:
            y = 2'b 11;
          3'b 01-:
            y = 2'b 10;
          3'b 001:
            y = 2'b 01;
          default:
            y = 2'b 00;
        endcase
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/Casezx/top.sv:31.1-39.10> str='\top_xa' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:31.33-31.34> str='\s' input logic basic_prep port=7 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:31.27-31.32> basic_prep range=[2:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/Casezx/top.sv:31.55-31.56> str='\y' output logic reg basic_prep port=8 range=[1:0] multirange=[ 0 2 ] multirange_swapped=[ 0 ]
        ATTR \packed_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
            AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:31.49-31.54> basic_prep range=[1:0]
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        ATTR \unpacked_ranges:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1'(1) basic_prep range=[0:0] int=1
        ATTR \is_simplified_wire:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep range=[1:0]
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/Casezx/top.sv:32.1-38.9> basic_prep
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
          AST_CASE <UHDM-integration-tests/tests/Casezx/top.sv:33.2-38.9> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:33.9-33.10> str='\s' basic_prep
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:34.3-34.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='1??'(3) basic_prep range=[2:0] int=4
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:34.12-34.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:34.12-34.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='11'(2) basic_prep range=[1:0] int=3
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:35.3-35.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01?'(3) basic_prep range=[2:0] int=2
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:35.12-35.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:35.12-35.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='10'(2) basic_prep range=[1:0] int=2
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:36.3-36.22> basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='001'(3) basic_prep range=[2:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:36.12-36.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:36.12-36.13> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='01'(2) basic_prep range=[1:0] int=1
            AST_CONDX <UHDM-integration-tests/tests/Casezx/top.sv:37.3-37.22> basic_prep
              AST_DEFAULT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
              AST_BLOCK <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> basic_prep
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/Casezx/top.sv:37.13-37.21> basic_prep
                  AST_IDENTIFIER <UHDM-integration-tests/tests/Casezx/top.sv:37.13-37.14> str='\y' basic_prep
                  AST_CONSTANT <UHDM-integration-tests/tests/Casezx/top.sv:0.0-0.0> bits='00'(2) basic_prep range=[1:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top_xa(s, y);
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      input [2:0] s;
      (* packed_ranges = 1'b 1 *)
      (* unpacked_ranges = 1'b 1 *)
      (* is_simplified_wire = 1 *)
      output reg [1:0] y;
      (* always_comb = 1 *)
      always @*
        casex (s)
          3'b 1--:
            y = 2'b 11;
          3'b 01-:
            y = 2'b 10;
          3'b 001:
            y = 2'b 01;
          default:
            y = 2'b 00;
        endcase
    endmodule
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$UHDM-integration-tests/tests/Casezx/top.sv:32$6 in module top_xa.
Marked 1 switch rules as full_case in process $proc$UHDM-integration-tests/tests/Casezx/top.sv:22$5 in module top_zx.
Marked 1 switch rules as full_case in process $proc$UHDM-integration-tests/tests/Casezx/top.sv:42$4 in module top_xx.
Marked 1 switch rules as full_case in process $proc$UHDM-integration-tests/tests/Casezx/top.sv:12$3 in module top_zz.
Marked 1 switch rules as full_case in process $proc$UHDM-integration-tests/tests/Casezx/top.sv:52$2 in module top_xz.
Marked 1 switch rules as full_case in process $proc$UHDM-integration-tests/tests/Casezx/top.sv:2$1 in module top_za.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~6 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top_xa.$proc$UHDM-integration-tests/tests/Casezx/top.sv:32$6'.
     1/1: $1\y[1:0]
Creating decoders for process `\top_zx.$proc$UHDM-integration-tests/tests/Casezx/top.sv:22$5'.
     1/1: $1\y[1:0]
Creating decoders for process `\top_xx.$proc$UHDM-integration-tests/tests/Casezx/top.sv:42$4'.
     1/1: $1\y[1:0]
Creating decoders for process `\top_zz.$proc$UHDM-integration-tests/tests/Casezx/top.sv:12$3'.
     1/1: $1\y[1:0]
Creating decoders for process `\top_xz.$proc$UHDM-integration-tests/tests/Casezx/top.sv:52$2'.
     1/1: $1\y[1:0]
Creating decoders for process `\top_za.$proc$UHDM-integration-tests/tests/Casezx/top.sv:2$1'.
     1/1: $1\y[1:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top_xa.\y' from process `\top_xa.$proc$UHDM-integration-tests/tests/Casezx/top.sv:32$6'.
No latch inferred for signal `\top_zx.\y' from process `\top_zx.$proc$UHDM-integration-tests/tests/Casezx/top.sv:22$5'.
No latch inferred for signal `\top_xx.\y' from process `\top_xx.$proc$UHDM-integration-tests/tests/Casezx/top.sv:42$4'.
No latch inferred for signal `\top_zz.\y' from process `\top_zz.$proc$UHDM-integration-tests/tests/Casezx/top.sv:12$3'.
No latch inferred for signal `\top_xz.\y' from process `\top_xz.$proc$UHDM-integration-tests/tests/Casezx/top.sv:52$2'.
No latch inferred for signal `\top_za.\y' from process `\top_za.$proc$UHDM-integration-tests/tests/Casezx/top.sv:2$1'.

3.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\top_xa.$proc$UHDM-integration-tests/tests/Casezx/top.sv:32$6'.
Removing empty process `top_xa.$proc$UHDM-integration-tests/tests/Casezx/top.sv:32$6'.
Found and cleaned up 1 empty switch in `\top_zx.$proc$UHDM-integration-tests/tests/Casezx/top.sv:22$5'.
Removing empty process `top_zx.$proc$UHDM-integration-tests/tests/Casezx/top.sv:22$5'.
Found and cleaned up 1 empty switch in `\top_xx.$proc$UHDM-integration-tests/tests/Casezx/top.sv:42$4'.
Removing empty process `top_xx.$proc$UHDM-integration-tests/tests/Casezx/top.sv:42$4'.
Found and cleaned up 1 empty switch in `\top_zz.$proc$UHDM-integration-tests/tests/Casezx/top.sv:12$3'.
Removing empty process `top_zz.$proc$UHDM-integration-tests/tests/Casezx/top.sv:12$3'.
Found and cleaned up 1 empty switch in `\top_xz.$proc$UHDM-integration-tests/tests/Casezx/top.sv:52$2'.
Removing empty process `top_xz.$proc$UHDM-integration-tests/tests/Casezx/top.sv:52$2'.
Found and cleaned up 1 empty switch in `\top_za.$proc$UHDM-integration-tests/tests/Casezx/top.sv:2$1'.
Removing empty process `top_za.$proc$UHDM-integration-tests/tests/Casezx/top.sv:2$1'.
Cleaned up 6 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_xa.
Optimizing module top_zx.
Optimizing module top_xx.
Optimizing module top_zz.
Optimizing module top_xz.
Optimizing module top_za.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_xa.
Optimizing module top_zx.
Optimizing module top_xx.
Optimizing module top_zz.
Optimizing module top_xz.
Optimizing module top_za.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_xa'.
Finding identical cells in module `\top_zx'.
Finding identical cells in module `\top_xx'.
Finding identical cells in module `\top_zz'.
Finding identical cells in module `\top_xz'.
Finding identical cells in module `\top_za'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_xa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_zx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_xx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_zz..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_xz..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_za..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_xa.
  Optimizing cells in module \top_zx.
  Optimizing cells in module \top_xx.
  Optimizing cells in module \top_zz.
  Optimizing cells in module \top_xz.
  Optimizing cells in module \top_za.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_xa'.
Finding identical cells in module `\top_zx'.
Finding identical cells in module `\top_xx'.
Finding identical cells in module `\top_zz'.
Finding identical cells in module `\top_xz'.
Finding identical cells in module `\top_za'.
Removed a total of 0 cells.

4.6. Executing OPT_SHARE pass.

4.7. Executing OPT_DFF pass (perform DFF optimizations).

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_xa..
Finding unused cells or wires in module \top_zx..
Finding unused cells or wires in module \top_xx..
Finding unused cells or wires in module \top_zz..
Finding unused cells or wires in module \top_xz..
Finding unused cells or wires in module \top_za..
Removed 0 unused cells and 23 unused wires.
<suppressed ~6 debug messages>

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_xa.
Optimizing module top_xx.
Optimizing module top_xz.
Optimizing module top_za.
Optimizing module top_zx.
Optimizing module top_zz.

4.10. Rerunning OPT passes. (Maybe there is more to do..)

4.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_xa..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_xx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_xz..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_za..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_zx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_zz..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_xa.
  Optimizing cells in module \top_xx.
  Optimizing cells in module \top_xz.
  Optimizing cells in module \top_za.
  Optimizing cells in module \top_zx.
  Optimizing cells in module \top_zz.
Performed a total of 0 changes.

4.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_xa'.
Finding identical cells in module `\top_xx'.
Finding identical cells in module `\top_xz'.
Finding identical cells in module `\top_za'.
Finding identical cells in module `\top_zx'.
Finding identical cells in module `\top_zz'.
Removed a total of 0 cells.

4.14. Executing OPT_SHARE pass.

4.15. Executing OPT_DFF pass (perform DFF optimizations).

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_xa..
Finding unused cells or wires in module \top_xx..
Finding unused cells or wires in module \top_xz..
Finding unused cells or wires in module \top_za..
Finding unused cells or wires in module \top_zx..
Finding unused cells or wires in module \top_zz..

4.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_xa.
Optimizing module top_xx.
Optimizing module top_xz.
Optimizing module top_za.
Optimizing module top_zx.
Optimizing module top_zz.

4.18. Finished OPT passes. (There is nothing left to do.)

5. Executing TECHMAP pass (map to technology primitives).

5.1. Executing Verilog-2005 frontend: image/bin/../share/yosys/techmap.v
Parsing Verilog input from `image/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~147 debug messages>

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\top_xa' to `<abc-temp-dir>/input.blif'..
Extracted 24 gates and 29 wires to a netlist network with 3 inputs and 2 outputs.

6.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

6.2. Extracting gate netlist of module `\top_xx' to `<abc-temp-dir>/input.blif'..
Extracted 24 gates and 29 wires to a netlist network with 3 inputs and 2 outputs.

6.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.2.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

6.3. Extracting gate netlist of module `\top_xz' to `<abc-temp-dir>/input.blif'..
Extracted 24 gates and 29 wires to a netlist network with 3 inputs and 2 outputs.

6.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.3.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

6.4. Extracting gate netlist of module `\top_za' to `<abc-temp-dir>/input.blif'..
Extracted 24 gates and 29 wires to a netlist network with 3 inputs and 2 outputs.

6.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.4.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

6.5. Extracting gate netlist of module `\top_zx' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 38 wires to a netlist network with 3 inputs and 2 outputs.

6.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.5.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

6.6. Extracting gate netlist of module `\top_zz' to `<abc-temp-dir>/input.blif'..
Extracted 24 gates and 29 wires to a netlist network with 3 inputs and 2 outputs.

6.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.6.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.
Removed 0 unused cells and 216 unused wires.

7. Executing Verilog backend.

7.1. Executing BMUXMAP pass.

7.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.26+73 (git sha1 9747e55d9, gcc 12.2.0 -Og -fPIC) */
Dumping module `\top_xa'.

module top_xa(s, y);
  wire _0_;
  input [2:0] s;
  wire [2:0] s;
  output [1:0] y;
  wire [1:0] y;
  assign _0_ = s[0] & ~(s[1]);
  assign y[0] = s[2] | _0_;
  assign y[1] = s[2] | s[1];
endmodule
Dumping module `\top_xx'.

module top_xx(s, y);
  wire _0_;
  input [2:0] s;
  wire [2:0] s;
  output [1:0] y;
  wire [1:0] y;
  assign _0_ = s[0] & ~(s[1]);
  assign y[0] = s[2] | _0_;
  assign y[1] = s[2] | s[1];
endmodule
Dumping module `\top_xz'.

module top_xz(s, y);
  wire _0_;
  input [2:0] s;
  wire [2:0] s;
  output [1:0] y;
  wire [1:0] y;
  assign _0_ = s[0] & ~(s[1]);
  assign y[0] = s[2] | _0_;
  assign y[1] = s[2] | s[1];
endmodule
Dumping module `\top_za'.

module top_za(s, y);
  wire _0_;
  input [2:0] s;
  wire [2:0] s;
  output [1:0] y;
  wire [1:0] y;
  assign _0_ = s[0] & ~(s[1]);
  assign y[0] = s[2] | _0_;
  assign y[1] = s[2] | s[1];
endmodule
Dumping module `\top_zx'.

module top_zx(s, y);
  wire _0_;
  wire _1_;
  input [2:0] s;
  wire [2:0] s;
  output [1:0] y;
  wire [1:0] y;
  assign _0_ = s[0] ^ s[2];
  assign y[0] = _0_ & ~(s[1]);
  assign _1_ = s[1] ^ s[2];
  assign y[1] = _1_ & ~(s[0]);
endmodule
Dumping module `\top_zz'.

module top_zz(s, y);
  wire _0_;
  input [2:0] s;
  wire [2:0] s;
  output [1:0] y;
  wire [1:0] y;
  assign _0_ = s[0] & ~(s[1]);
  assign y[0] = s[2] | _0_;
  assign y[1] = s[2] | s[1];
endmodule


Yosys 0.26+73 (git sha1 9747e55d9, gcc 12.2.0 -Og -fPIC)

