// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _HLS_accel_HH_
#define _HLS_accel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "apply_kernel_single_s.h"
#include "HLS_accel_dsub_64cud.h"
#include "HLS_accel_dmul_64dEe.h"
#include "HLS_accel_dcmp_64eOg.h"
#include "HLS_accel_sitodp_fYi.h"
#include "HLS_accel_I_x.h"
#include "HLS_accel_output_bkb.h"
#include "HLS_accel_CONTROL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32>
struct HLS_accel : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > INPUT_STREAM_TDATA;
    sc_in< sc_logic > INPUT_STREAM_TVALID;
    sc_out< sc_logic > INPUT_STREAM_TREADY;
    sc_in< sc_lv<4> > INPUT_STREAM_TKEEP;
    sc_in< sc_lv<4> > INPUT_STREAM_TSTRB;
    sc_in< sc_lv<4> > INPUT_STREAM_TUSER;
    sc_in< sc_lv<1> > INPUT_STREAM_TLAST;
    sc_in< sc_lv<5> > INPUT_STREAM_TID;
    sc_in< sc_lv<5> > INPUT_STREAM_TDEST;
    sc_out< sc_lv<32> > OUTPUT_STREAM_TDATA;
    sc_out< sc_logic > OUTPUT_STREAM_TVALID;
    sc_in< sc_logic > OUTPUT_STREAM_TREADY;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TKEEP;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TSTRB;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TUSER;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TLAST;
    sc_out< sc_lv<5> > OUTPUT_STREAM_TID;
    sc_out< sc_lv<5> > OUTPUT_STREAM_TDEST;
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<4> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<5> > ap_var_for_const5;
    sc_signal< sc_lv<64> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    HLS_accel(sc_module_name name);
    SC_HAS_PROCESS(HLS_accel);

    ~HLS_accel();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    HLS_accel_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* HLS_accel_CONTROL_BUS_s_axi_U;
    HLS_accel_I_x* I_x_U;
    HLS_accel_I_x* I_y_U;
    HLS_accel_output_bkb* output_img_U;
    apply_kernel_single_s* grp_apply_kernel_single_s_fu_554;
    HLS_accel_dsub_64cud<1,5,64,64,64>* HLS_accel_dsub_64cud_U10;
    HLS_accel_dmul_64dEe<1,6,64,64,64>* HLS_accel_dmul_64dEe_U11;
    HLS_accel_dcmp_64eOg<1,2,64,64,1>* HLS_accel_dcmp_64eOg_U12;
    HLS_accel_sitodp_fYi<1,6,32,64>* HLS_accel_sitodp_fYi_U13;
    regslice_both<32>* regslice_both_INPUT_STREAM_data_V_U;
    regslice_both<4>* regslice_both_INPUT_STREAM_keep_V_U;
    regslice_both<4>* regslice_both_INPUT_STREAM_strb_V_U;
    regslice_both<4>* regslice_both_INPUT_STREAM_user_V_U;
    regslice_both<1>* regslice_both_INPUT_STREAM_last_V_U;
    regslice_both<5>* regslice_both_INPUT_STREAM_id_V_U;
    regslice_both<5>* regslice_both_INPUT_STREAM_dest_V_U;
    regslice_both<32>* regslice_both_OUTPUT_STREAM_data_V_U;
    regslice_both<4>* regslice_both_OUTPUT_STREAM_keep_V_U;
    regslice_both<4>* regslice_both_OUTPUT_STREAM_strb_V_U;
    regslice_both<4>* regslice_both_OUTPUT_STREAM_user_V_U;
    regslice_both<1>* regslice_both_OUTPUT_STREAM_last_V_U;
    regslice_both<5>* regslice_both_OUTPUT_STREAM_id_V_U;
    regslice_both<5>* regslice_both_OUTPUT_STREAM_dest_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<25> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > INPUT_STREAM_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln122_fu_648_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln132_fu_776_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > OUTPUT_STREAM_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< bool > ap_block_pp3_stage1;
    sc_signal< sc_lv<1> > icmp_ln145_reg_1778;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage2;
    sc_signal< bool > ap_block_pp3_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage3;
    sc_signal< bool > ap_block_pp3_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln145_reg_1778_pp3_iter1_reg;
    sc_signal< sc_lv<16> > indvar_flatten_reg_497;
    sc_signal< sc_lv<8> > y_0_i_i_reg_508;
    sc_signal< sc_lv<8> > x_0_i_i_reg_519;
    sc_signal< sc_lv<9> > x6_0_i_0_reg_542;
    sc_signal< sc_lv<1> > icmp_ln121_fu_624_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > y_fu_630_p2;
    sc_signal< sc_lv<9> > y_reg_1327;
    sc_signal< sc_lv<18> > zext_ln122_fu_644_p1;
    sc_signal< sc_lv<18> > zext_ln122_reg_1332;
    sc_signal< sc_lv<8> > empty_22_fu_654_p1;
    sc_signal< sc_lv<8> > empty_22_reg_1340;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_lv<9> > add_ln122_fu_746_p2;
    sc_signal< sc_lv<1> > icmp_ln131_fu_752_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<9> > y_1_fu_758_p2;
    sc_signal< sc_lv<9> > y_1_reg_1356;
    sc_signal< sc_lv<18> > zext_ln132_fu_772_p1;
    sc_signal< sc_lv<18> > zext_ln132_reg_1361;
    sc_signal< sc_lv<8> > empty_31_fu_782_p1;
    sc_signal< sc_lv<8> > empty_31_reg_1369;
    sc_signal< bool > ap_block_state9;
    sc_signal< sc_lv<9> > add_ln132_fu_874_p2;
    sc_signal< sc_lv<1> > icmp_ln54_fu_880_p2;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1381;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state14_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state24_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state34_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state39_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state44_pp2_stage0_iter6;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1381_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1381_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1381_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1381_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1381_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln54_reg_1381_pp2_iter6_reg;
    sc_signal< sc_lv<16> > add_ln54_fu_886_p2;
    sc_signal< sc_lv<16> > add_ln54_reg_1385;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<8> > select_ln73_fu_898_p3;
    sc_signal< sc_lv<8> > select_ln73_reg_1390;
    sc_signal< sc_lv<8> > select_ln73_1_fu_912_p3;
    sc_signal< sc_lv<8> > select_ln73_1_reg_1397;
    sc_signal< sc_lv<8> > select_ln73_2_fu_926_p3;
    sc_signal< sc_lv<8> > select_ln73_2_reg_1405;
    sc_signal< sc_lv<8> > select_ln73_3_fu_940_p3;
    sc_signal< sc_lv<8> > select_ln73_3_reg_1410;
    sc_signal< sc_lv<8> > add_ln65_fu_948_p2;
    sc_signal< sc_lv<8> > add_ln65_reg_1417;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_state15_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state20_pp2_stage1_iter1;
    sc_signal< bool > ap_block_state25_pp2_stage1_iter2;
    sc_signal< bool > ap_block_state30_pp2_stage1_iter3;
    sc_signal< bool > ap_block_state35_pp2_stage1_iter4;
    sc_signal< bool > ap_block_state40_pp2_stage1_iter5;
    sc_signal< bool > ap_block_state45_pp2_stage1_iter6;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<8> > grp_fu_588_p2;
    sc_signal< sc_lv<8> > Ix2_window_0_0_reg_1453;
    sc_signal< sc_lv<8> > grp_fu_594_p2;
    sc_signal< sc_lv<8> > Iy2_window_0_0_reg_1458;
    sc_signal< sc_lv<8> > Iy2_window_0_0_reg_1458_pp2_iter1_reg;
    sc_signal< sc_lv<8> > grp_fu_600_p2;
    sc_signal< sc_lv<8> > Ixy_window_0_0_reg_1463;
    sc_signal< sc_lv<8> > Ixy_window_0_0_reg_1463_pp2_iter1_reg;
    sc_signal< sc_lv<8> > grp_fu_606_p2;
    sc_signal< sc_lv<8> > Ix2_window_0_1_reg_1468;
    sc_signal< sc_lv<8> > grp_fu_612_p2;
    sc_signal< sc_lv<8> > Iy2_window_0_1_reg_1473;
    sc_signal< sc_lv<8> > Iy2_window_0_1_reg_1473_pp2_iter1_reg;
    sc_signal< sc_lv<8> > grp_fu_618_p2;
    sc_signal< sc_lv<8> > Ixy_window_0_1_reg_1478;
    sc_signal< sc_lv<8> > Ixy_window_0_1_reg_1478_pp2_iter1_reg;
    sc_signal< sc_lv<8> > x_fu_994_p2;
    sc_signal< sc_lv<8> > x_reg_1483;
    sc_signal< sc_lv<64> > zext_ln66_4_fu_1018_p1;
    sc_signal< sc_lv<64> > zext_ln66_4_reg_1500;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage2;
    sc_signal< bool > ap_block_state16_pp2_stage2_iter0;
    sc_signal< bool > ap_block_state21_pp2_stage2_iter1;
    sc_signal< bool > ap_block_state26_pp2_stage2_iter2;
    sc_signal< bool > ap_block_state31_pp2_stage2_iter3;
    sc_signal< bool > ap_block_state36_pp2_stage2_iter4;
    sc_signal< bool > ap_block_state41_pp2_stage2_iter5;
    sc_signal< bool > ap_block_state46_pp2_stage2_iter6;
    sc_signal< bool > ap_block_pp2_stage2_11001;
    sc_signal< sc_lv<64> > zext_ln66_4_reg_1500_pp2_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln66_4_reg_1500_pp2_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln66_4_reg_1500_pp2_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln66_4_reg_1500_pp2_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln66_4_reg_1500_pp2_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln66_4_reg_1500_pp2_iter6_reg;
    sc_signal< sc_lv<8> > Ix2_window_0_2_reg_1525;
    sc_signal< sc_lv<8> > Iy2_window_0_2_reg_1530;
    sc_signal< sc_lv<8> > Ixy_window_0_2_reg_1535;
    sc_signal< sc_lv<8> > Ixy_window_0_2_reg_1535_pp2_iter1_reg;
    sc_signal< sc_lv<8> > Ix2_window_1_0_reg_1540;
    sc_signal< sc_lv<8> > Iy2_window_1_0_reg_1545;
    sc_signal< sc_lv<8> > Ixy_window_1_0_reg_1550;
    sc_signal< sc_lv<8> > Ixy_window_1_0_reg_1550_pp2_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage3;
    sc_signal< bool > ap_block_state17_pp2_stage3_iter0;
    sc_signal< bool > ap_block_state22_pp2_stage3_iter1;
    sc_signal< bool > ap_block_state27_pp2_stage3_iter2;
    sc_signal< bool > ap_block_state32_pp2_stage3_iter3;
    sc_signal< bool > ap_block_state37_pp2_stage3_iter4;
    sc_signal< bool > ap_block_state42_pp2_stage3_iter5;
    sc_signal< bool > ap_block_state47_pp2_stage3_iter6;
    sc_signal< bool > ap_block_pp2_stage3_11001;
    sc_signal< sc_lv<8> > Ix2_window_1_1_reg_1575;
    sc_signal< sc_lv<8> > Iy2_window_1_1_reg_1580;
    sc_signal< sc_lv<8> > Ixy_window_1_1_reg_1585;
    sc_signal< sc_lv<8> > Ix2_window_1_2_reg_1590;
    sc_signal< sc_lv<8> > Iy2_window_1_2_reg_1595;
    sc_signal< sc_lv<8> > Ixy_window_1_2_reg_1600;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage4;
    sc_signal< bool > ap_block_state18_pp2_stage4_iter0;
    sc_signal< bool > ap_block_state23_pp2_stage4_iter1;
    sc_signal< bool > ap_block_state28_pp2_stage4_iter2;
    sc_signal< bool > ap_block_state33_pp2_stage4_iter3;
    sc_signal< bool > ap_block_state38_pp2_stage4_iter4;
    sc_signal< bool > ap_block_state43_pp2_stage4_iter5;
    sc_signal< bool > ap_block_state48_pp2_stage4_iter6;
    sc_signal< bool > ap_block_pp2_stage4_11001;
    sc_signal< sc_lv<8> > Ix2_window_2_0_reg_1615;
    sc_signal< sc_lv<8> > Iy2_window_2_0_reg_1620;
    sc_signal< sc_lv<8> > Ixy_window_2_0_reg_1625;
    sc_signal< sc_lv<8> > Ix2_window_2_1_reg_1630;
    sc_signal< sc_lv<8> > Iy2_window_2_1_reg_1635;
    sc_signal< sc_lv<8> > Ixy_window_2_1_reg_1640;
    sc_signal< sc_lv<8> > Ix2_window_2_2_reg_1645;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<8> > Iy2_window_2_2_reg_1650;
    sc_signal< sc_lv<8> > Ixy_window_2_2_reg_1655;
    sc_signal< sc_lv<5> > grp_apply_kernel_single_s_fu_554_ap_return;
    sc_signal< sc_lv<5> > tmp_7_reg_1660;
    sc_signal< sc_lv<5> > tmp_10_reg_1666;
    sc_signal< sc_lv<5> > tmp_11_reg_1672;
    sc_signal< sc_lv<32> > zext_ln79_fu_1084_p1;
    sc_signal< sc_lv<10> > mul_ln78_fu_1095_p2;
    sc_signal< sc_lv<10> > mul_ln78_reg_1682;
    sc_signal< sc_lv<10> > mul_ln78_1_fu_1104_p2;
    sc_signal< sc_lv<10> > mul_ln78_1_reg_1687;
    sc_signal< sc_lv<32> > zext_ln78_4_fu_1110_p1;
    sc_signal< sc_lv<32> > zext_ln78_6_fu_1114_p1;
    sc_signal< sc_lv<64> > grp_fu_581_p1;
    sc_signal< sc_lv<64> > trace_M_reg_1702;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<64> > tmp_3_reg_1708;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_lv<64> > tmp_4_reg_1713;
    sc_signal< sc_lv<64> > grp_fu_571_p2;
    sc_signal< sc_lv<64> > tmp_5_reg_1718;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_lv<64> > grp_fu_567_p2;
    sc_signal< sc_lv<64> > det_M_reg_1723;
    sc_signal< sc_lv<64> > tmp_6_reg_1728;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_lv<64> > R_reg_1733;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_lv<1> > icmp_ln83_fu_1135_p2;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1739;
    sc_signal< sc_lv<1> > icmp_ln83_1_fu_1141_p2;
    sc_signal< sc_lv<1> > icmp_ln83_1_reg_1744;
    sc_signal< sc_lv<1> > and_ln83_fu_1151_p2;
    sc_signal< sc_lv<1> > and_ln83_reg_1749;
    sc_signal< sc_lv<1> > icmp_ln144_fu_1157_p2;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_data_V_U_apdone_blk;
    sc_signal< sc_lv<9> > y_2_fu_1163_p2;
    sc_signal< sc_lv<9> > y_2_reg_1758;
    sc_signal< sc_lv<8> > trunc_ln146_fu_1169_p1;
    sc_signal< sc_lv<8> > trunc_ln146_reg_1763;
    sc_signal< sc_lv<16> > shl_ln_fu_1173_p3;
    sc_signal< sc_lv<16> > shl_ln_reg_1768;
    sc_signal< sc_lv<18> > zext_ln145_fu_1189_p1;
    sc_signal< sc_lv<18> > zext_ln145_reg_1773;
    sc_signal< sc_lv<1> > icmp_ln145_fu_1193_p2;
    sc_signal< bool > ap_block_state51_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state55_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state55_io;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<8> > empty_42_fu_1199_p1;
    sc_signal< sc_lv<8> > empty_42_reg_1782;
    sc_signal< sc_lv<1> > icmp_ln148_fu_1226_p2;
    sc_signal< sc_lv<1> > icmp_ln148_reg_1793;
    sc_signal< sc_lv<32> > zext_ln102_fu_1251_p1;
    sc_signal< bool > ap_block_state52_pp3_stage1_iter0;
    sc_signal< bool > ap_block_state52_io;
    sc_signal< bool > ap_block_state56_pp3_stage1_iter1;
    sc_signal< bool > ap_block_state56_io;
    sc_signal< bool > ap_block_pp3_stage1_11001;
    sc_signal< sc_lv<1> > output_img_q1;
    sc_signal< sc_lv<1> > output_img_load_1_reg_1808;
    sc_signal< sc_lv<1> > icmp_ln148_1_fu_1299_p2;
    sc_signal< sc_lv<1> > icmp_ln148_1_reg_1823;
    sc_signal< sc_lv<32> > zext_ln102_1_fu_1305_p1;
    sc_signal< bool > ap_block_state53_pp3_stage2_iter0;
    sc_signal< bool > ap_block_state53_io;
    sc_signal< bool > ap_block_pp3_stage2_11001;
    sc_signal< sc_lv<1> > output_img_load_2_reg_1833;
    sc_signal< sc_lv<1> > output_img_q0;
    sc_signal< sc_lv<1> > output_img_load_3_reg_1838;
    sc_signal< sc_lv<32> > zext_ln102_2_fu_1309_p1;
    sc_signal< bool > ap_block_state54_pp3_stage3_iter0;
    sc_signal< bool > ap_block_state54_io;
    sc_signal< bool > ap_block_pp3_stage3_11001;
    sc_signal< sc_lv<9> > add_ln145_fu_1313_p2;
    sc_signal< sc_lv<9> > add_ln145_reg_1848;
    sc_signal< sc_lv<32> > zext_ln102_3_fu_1319_p1;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state14;
    sc_signal< bool > ap_block_pp2_stage4_subdone;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state51;
    sc_signal< bool > ap_block_pp3_stage3_subdone;
    sc_signal< bool > ap_block_pp3_stage1_subdone;
    sc_signal< sc_lv<16> > I_x_address0;
    sc_signal< sc_logic > I_x_ce0;
    sc_signal< sc_logic > I_x_we0;
    sc_signal< sc_lv<8> > I_x_d0;
    sc_signal< sc_lv<8> > I_x_q0;
    sc_signal< sc_lv<16> > I_x_address1;
    sc_signal< sc_logic > I_x_ce1;
    sc_signal< sc_lv<8> > I_x_q1;
    sc_signal< sc_lv<16> > I_y_address0;
    sc_signal< sc_logic > I_y_ce0;
    sc_signal< sc_logic > I_y_we0;
    sc_signal< sc_lv<8> > I_y_d0;
    sc_signal< sc_lv<8> > I_y_q0;
    sc_signal< sc_lv<16> > I_y_address1;
    sc_signal< sc_logic > I_y_ce1;
    sc_signal< sc_lv<8> > I_y_q1;
    sc_signal< sc_lv<16> > output_img_address0;
    sc_signal< sc_logic > output_img_ce0;
    sc_signal< sc_logic > output_img_we0;
    sc_signal< sc_lv<16> > output_img_address1;
    sc_signal< sc_logic > output_img_ce1;
    sc_signal< sc_lv<8> > grp_apply_kernel_single_s_fu_554_p_read;
    sc_signal< sc_lv<8> > grp_apply_kernel_single_s_fu_554_p_read1;
    sc_signal< sc_lv<8> > grp_apply_kernel_single_s_fu_554_p_read2;
    sc_signal< sc_lv<8> > grp_apply_kernel_single_s_fu_554_p_read3;
    sc_signal< sc_lv<8> > grp_apply_kernel_single_s_fu_554_p_read4;
    sc_signal< sc_lv<8> > grp_apply_kernel_single_s_fu_554_p_read5;
    sc_signal< sc_lv<8> > grp_apply_kernel_single_s_fu_554_p_read6;
    sc_signal< sc_lv<8> > grp_apply_kernel_single_s_fu_554_p_read7;
    sc_signal< sc_lv<8> > grp_apply_kernel_single_s_fu_554_p_read8;
    sc_signal< sc_logic > grp_apply_kernel_single_s_fu_554_ap_ce;
    sc_signal< bool > ap_block_state15_pp2_stage1_iter0_ignore_call97;
    sc_signal< bool > ap_block_state20_pp2_stage1_iter1_ignore_call97;
    sc_signal< bool > ap_block_state25_pp2_stage1_iter2_ignore_call97;
    sc_signal< bool > ap_block_state30_pp2_stage1_iter3_ignore_call97;
    sc_signal< bool > ap_block_state35_pp2_stage1_iter4_ignore_call97;
    sc_signal< bool > ap_block_state40_pp2_stage1_iter5_ignore_call97;
    sc_signal< bool > ap_block_state45_pp2_stage1_iter6_ignore_call97;
    sc_signal< bool > ap_block_pp2_stage1_11001_ignoreCallOp307;
    sc_signal< bool > ap_block_state16_pp2_stage2_iter0_ignore_call97;
    sc_signal< bool > ap_block_state21_pp2_stage2_iter1_ignore_call97;
    sc_signal< bool > ap_block_state26_pp2_stage2_iter2_ignore_call97;
    sc_signal< bool > ap_block_state31_pp2_stage2_iter3_ignore_call97;
    sc_signal< bool > ap_block_state36_pp2_stage2_iter4_ignore_call97;
    sc_signal< bool > ap_block_state41_pp2_stage2_iter5_ignore_call97;
    sc_signal< bool > ap_block_state46_pp2_stage2_iter6_ignore_call97;
    sc_signal< bool > ap_block_pp2_stage2_11001_ignoreCallOp308;
    sc_signal< bool > ap_block_state17_pp2_stage3_iter0_ignore_call98;
    sc_signal< bool > ap_block_state22_pp2_stage3_iter1_ignore_call98;
    sc_signal< bool > ap_block_state27_pp2_stage3_iter2_ignore_call98;
    sc_signal< bool > ap_block_state32_pp2_stage3_iter3_ignore_call98;
    sc_signal< bool > ap_block_state37_pp2_stage3_iter4_ignore_call98;
    sc_signal< bool > ap_block_state42_pp2_stage3_iter5_ignore_call98;
    sc_signal< bool > ap_block_state47_pp2_stage3_iter6_ignore_call98;
    sc_signal< bool > ap_block_pp2_stage3_11001_ignoreCallOp310;
    sc_signal< bool > ap_block_state18_pp2_stage4_iter0_ignore_call99;
    sc_signal< bool > ap_block_state23_pp2_stage4_iter1_ignore_call99;
    sc_signal< bool > ap_block_state28_pp2_stage4_iter2_ignore_call99;
    sc_signal< bool > ap_block_state33_pp2_stage4_iter3_ignore_call99;
    sc_signal< bool > ap_block_state38_pp2_stage4_iter4_ignore_call99;
    sc_signal< bool > ap_block_state43_pp2_stage4_iter5_ignore_call99;
    sc_signal< bool > ap_block_state48_pp2_stage4_iter6_ignore_call99;
    sc_signal< bool > ap_block_pp2_stage4_11001_ignoreCallOp312;
    sc_signal< sc_lv<9> > y_0_i_reg_449;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<9> > x_0_i_0_reg_461;
    sc_signal< sc_lv<9> > y1_0_i_reg_473;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<9> > x2_0_i_0_reg_485;
    sc_signal< sc_lv<16> > ap_phi_mux_indvar_flatten_phi_fu_501_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<8> > ap_phi_mux_y_0_i_i_phi_fu_512_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_x_0_i_i_phi_fu_523_p4;
    sc_signal< sc_lv<9> > y5_0_i_reg_530;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<9> > ap_phi_mux_x6_0_i_0_phi_fu_546_p4;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< bool > ap_block_pp2_stage2;
    sc_signal< bool > ap_block_pp2_stage3;
    sc_signal< sc_lv<64> > zext_ln126_1_fu_672_p1;
    sc_signal< sc_lv<64> > zext_ln126_2_fu_695_p1;
    sc_signal< sc_lv<64> > zext_ln126_3_fu_718_p1;
    sc_signal< sc_lv<64> > zext_ln126_4_fu_741_p1;
    sc_signal< sc_lv<64> > zext_ln136_1_fu_800_p1;
    sc_signal< sc_lv<64> > zext_ln136_2_fu_823_p1;
    sc_signal< sc_lv<64> > zext_ln136_3_fu_846_p1;
    sc_signal< sc_lv<64> > zext_ln136_4_fu_869_p1;
    sc_signal< sc_lv<64> > zext_ln66_fu_962_p1;
    sc_signal< sc_lv<64> > zext_ln66_3_fu_976_p1;
    sc_signal< sc_lv<64> > zext_ln66_1_fu_988_p1;
    sc_signal< sc_lv<64> > zext_ln66_6_fu_1006_p1;
    sc_signal< sc_lv<64> > zext_ln66_7_fu_1030_p1;
    sc_signal< sc_lv<64> > zext_ln66_2_fu_1042_p1;
    sc_signal< sc_lv<64> > zext_ln66_5_fu_1054_p1;
    sc_signal< sc_lv<64> > zext_ln66_8_fu_1066_p1;
    sc_signal< bool > ap_block_pp2_stage4;
    sc_signal< sc_lv<64> > zext_ln147_1_fu_1221_p1;
    sc_signal< sc_lv<64> > zext_ln147_2_fu_1246_p1;
    sc_signal< sc_lv<64> > zext_ln147_3_fu_1269_p1;
    sc_signal< sc_lv<64> > zext_ln147_4_fu_1294_p1;
    sc_signal< bool > ap_block_pp3_stage1_01001;
    sc_signal< bool > ap_block_pp3_stage2_01001;
    sc_signal< bool > ap_block_pp3_stage3_01001;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< sc_lv<8> > trunc_ln96_fu_658_p1;
    sc_signal< sc_lv<8> > trunc_ln96_1_fu_682_p1;
    sc_signal< sc_lv<8> > trunc_ln96_2_fu_705_p1;
    sc_signal< sc_lv<8> > trunc_ln96_3_fu_728_p1;
    sc_signal< sc_lv<8> > trunc_ln96_4_fu_786_p1;
    sc_signal< sc_lv<8> > trunc_ln96_5_fu_810_p1;
    sc_signal< sc_lv<8> > trunc_ln96_6_fu_833_p1;
    sc_signal< sc_lv<8> > trunc_ln96_7_fu_856_p1;
    sc_signal< sc_lv<64> > grp_fu_567_p0;
    sc_signal< sc_lv<64> > grp_fu_567_p1;
    sc_signal< sc_lv<64> > grp_fu_571_p0;
    sc_signal< sc_lv<64> > grp_fu_571_p1;
    sc_signal< sc_lv<32> > grp_fu_581_p0;
    sc_signal< sc_lv<8> > grp_fu_588_p0;
    sc_signal< sc_lv<8> > grp_fu_588_p1;
    sc_signal< sc_lv<8> > grp_fu_594_p0;
    sc_signal< sc_lv<8> > grp_fu_594_p1;
    sc_signal< sc_lv<8> > grp_fu_600_p0;
    sc_signal< sc_lv<8> > grp_fu_600_p1;
    sc_signal< sc_lv<8> > grp_fu_606_p0;
    sc_signal< sc_lv<8> > grp_fu_606_p1;
    sc_signal< sc_lv<8> > grp_fu_612_p0;
    sc_signal< sc_lv<8> > grp_fu_612_p1;
    sc_signal< sc_lv<8> > grp_fu_618_p0;
    sc_signal< sc_lv<8> > grp_fu_618_p1;
    sc_signal< sc_lv<17> > tmp_15_fu_636_p3;
    sc_signal< sc_lv<18> > zext_ln126_fu_663_p1;
    sc_signal< sc_lv<18> > add_ln126_fu_667_p2;
    sc_signal< sc_lv<8> > or_ln122_fu_677_p2;
    sc_signal< sc_lv<17> > tmp_17_fu_687_p3;
    sc_signal< sc_lv<8> > or_ln122_1_fu_700_p2;
    sc_signal< sc_lv<17> > tmp_18_fu_710_p3;
    sc_signal< sc_lv<8> > or_ln122_2_fu_723_p2;
    sc_signal< sc_lv<17> > tmp_19_fu_733_p3;
    sc_signal< sc_lv<17> > tmp_16_fu_764_p3;
    sc_signal< sc_lv<18> > zext_ln136_fu_791_p1;
    sc_signal< sc_lv<18> > add_ln136_fu_795_p2;
    sc_signal< sc_lv<8> > or_ln132_fu_805_p2;
    sc_signal< sc_lv<17> > tmp_29_fu_815_p3;
    sc_signal< sc_lv<8> > or_ln132_1_fu_828_p2;
    sc_signal< sc_lv<17> > tmp_30_fu_838_p3;
    sc_signal< sc_lv<8> > or_ln132_2_fu_851_p2;
    sc_signal< sc_lv<17> > tmp_31_fu_861_p3;
    sc_signal< sc_lv<1> > icmp_ln55_fu_892_p2;
    sc_signal< sc_lv<8> > add_ln64_fu_906_p2;
    sc_signal< sc_lv<8> > add_ln64_1_fu_920_p2;
    sc_signal< sc_lv<8> > add_ln64_2_fu_934_p2;
    sc_signal< sc_lv<16> > tmp_20_fu_954_p3;
    sc_signal< sc_lv<16> > tmp_23_fu_968_p3;
    sc_signal< sc_lv<16> > tmp_21_fu_982_p3;
    sc_signal< sc_lv<16> > tmp_26_fu_999_p3;
    sc_signal< sc_lv<16> > tmp_24_fu_1012_p3;
    sc_signal< sc_lv<16> > tmp_27_fu_1024_p3;
    sc_signal< sc_lv<16> > tmp_22_fu_1036_p3;
    sc_signal< sc_lv<16> > tmp_25_fu_1048_p3;
    sc_signal< sc_lv<16> > tmp_28_fu_1060_p3;
    sc_signal< sc_lv<6> > zext_ln78_fu_1072_p1;
    sc_signal< sc_lv<6> > zext_ln78_2_fu_1075_p1;
    sc_signal< sc_lv<6> > add_ln79_fu_1078_p2;
    sc_signal< sc_lv<5> > mul_ln78_fu_1095_p0;
    sc_signal< sc_lv<5> > mul_ln78_fu_1095_p1;
    sc_signal< sc_lv<5> > mul_ln78_1_fu_1104_p0;
    sc_signal< sc_lv<10> > zext_ln78_5_fu_1101_p1;
    sc_signal< sc_lv<5> > mul_ln78_1_fu_1104_p1;
    sc_signal< sc_lv<64> > bitcast_ln83_fu_1118_p1;
    sc_signal< sc_lv<11> > tmp_12_fu_1121_p4;
    sc_signal< sc_lv<52> > trunc_ln83_fu_1131_p1;
    sc_signal< sc_lv<1> > or_ln83_fu_1147_p2;
    sc_signal< sc_lv<1> > grp_fu_576_p2;
    sc_signal< sc_lv<17> > tmp_32_fu_1181_p3;
    sc_signal< sc_lv<16> > x6_0_i_0_cast4_fu_1203_p1;
    sc_signal< sc_lv<18> > zext_ln147_fu_1212_p1;
    sc_signal< sc_lv<18> > add_ln147_fu_1216_p2;
    sc_signal< sc_lv<16> > add_ln146_fu_1207_p2;
    sc_signal< sc_lv<8> > or_ln145_fu_1232_p2;
    sc_signal< sc_lv<17> > tmp_33_fu_1238_p3;
    sc_signal< sc_lv<8> > or_ln145_1_fu_1256_p2;
    sc_signal< sc_lv<17> > tmp_34_fu_1261_p3;
    sc_signal< sc_lv<8> > or_ln145_2_fu_1274_p2;
    sc_signal< sc_lv<17> > tmp_35_fu_1286_p3;
    sc_signal< sc_lv<16> > add_ln146_3_fu_1279_p3;
    sc_signal< bool > ap_block_pp2_stage2_00001;
    sc_signal< sc_lv<25> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< bool > ap_block_pp2_stage2_subdone;
    sc_signal< bool > ap_block_pp2_stage3_subdone;
    sc_signal< bool > ap_block_pp3_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > INPUT_STREAM_TDATA_int;
    sc_signal< sc_logic > INPUT_STREAM_TVALID_int;
    sc_signal< sc_logic > INPUT_STREAM_TREADY_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > INPUT_STREAM_TKEEP_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > INPUT_STREAM_TSTRB_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_user_V_U_apdone_blk;
    sc_signal< sc_lv<4> > INPUT_STREAM_TUSER_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > INPUT_STREAM_TLAST_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_id_V_U_apdone_blk;
    sc_signal< sc_lv<5> > INPUT_STREAM_TID_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_dest_V_U_apdone_blk;
    sc_signal< sc_lv<5> > INPUT_STREAM_TDEST_int;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_INPUT_STREAM_dest_V_U_ack_in;
    sc_signal< sc_lv<32> > OUTPUT_STREAM_TDATA_int;
    sc_signal< sc_logic > OUTPUT_STREAM_TVALID_int;
    sc_signal< sc_logic > OUTPUT_STREAM_TREADY_int;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > OUTPUT_STREAM_TLAST_int;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_OUTPUT_STREAM_dest_V_U_vld_out;
    sc_signal< sc_lv<10> > mul_ln78_fu_1095_p00;
    sc_signal< sc_lv<10> > mul_ln78_fu_1095_p10;
    sc_signal< bool > ap_condition_953;
    sc_signal< bool > ap_condition_958;
    sc_signal< bool > ap_condition_963;
    sc_signal< bool > ap_condition_968;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<25> ap_ST_fsm_state1;
    static const sc_lv<25> ap_ST_fsm_state2;
    static const sc_lv<25> ap_ST_fsm_state3;
    static const sc_lv<25> ap_ST_fsm_state4;
    static const sc_lv<25> ap_ST_fsm_state5;
    static const sc_lv<25> ap_ST_fsm_state6;
    static const sc_lv<25> ap_ST_fsm_state7;
    static const sc_lv<25> ap_ST_fsm_state8;
    static const sc_lv<25> ap_ST_fsm_state9;
    static const sc_lv<25> ap_ST_fsm_state10;
    static const sc_lv<25> ap_ST_fsm_state11;
    static const sc_lv<25> ap_ST_fsm_state12;
    static const sc_lv<25> ap_ST_fsm_state13;
    static const sc_lv<25> ap_ST_fsm_pp2_stage0;
    static const sc_lv<25> ap_ST_fsm_pp2_stage1;
    static const sc_lv<25> ap_ST_fsm_pp2_stage2;
    static const sc_lv<25> ap_ST_fsm_pp2_stage3;
    static const sc_lv<25> ap_ST_fsm_pp2_stage4;
    static const sc_lv<25> ap_ST_fsm_state49;
    static const sc_lv<25> ap_ST_fsm_state50;
    static const sc_lv<25> ap_ST_fsm_pp3_stage0;
    static const sc_lv<25> ap_ST_fsm_pp3_stage1;
    static const sc_lv<25> ap_ST_fsm_pp3_stage2;
    static const sc_lv<25> ap_ST_fsm_pp3_stage3;
    static const sc_lv<25> ap_ST_fsm_state57;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_15;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_14;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<64> ap_const_lv64_3FA47AE147AE147B;
    static const sc_lv<64> ap_const_lv64_407F400000000000;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<9> ap_const_lv9_4;
    static const sc_lv<16> ap_const_lv16_FC04;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<16> ap_const_lv16_FFFF;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_INPUT_STREAM_TDATA_blk_n();
    void thread_INPUT_STREAM_TREADY();
    void thread_INPUT_STREAM_TREADY_int();
    void thread_I_x_address0();
    void thread_I_x_address1();
    void thread_I_x_ce0();
    void thread_I_x_ce1();
    void thread_I_x_d0();
    void thread_I_x_we0();
    void thread_I_y_address0();
    void thread_I_y_address1();
    void thread_I_y_ce0();
    void thread_I_y_ce1();
    void thread_I_y_d0();
    void thread_I_y_we0();
    void thread_OUTPUT_STREAM_TDATA_blk_n();
    void thread_OUTPUT_STREAM_TDATA_int();
    void thread_OUTPUT_STREAM_TLAST_int();
    void thread_OUTPUT_STREAM_TVALID();
    void thread_OUTPUT_STREAM_TVALID_int();
    void thread_add_ln122_fu_746_p2();
    void thread_add_ln126_fu_667_p2();
    void thread_add_ln132_fu_874_p2();
    void thread_add_ln136_fu_795_p2();
    void thread_add_ln145_fu_1313_p2();
    void thread_add_ln146_3_fu_1279_p3();
    void thread_add_ln146_fu_1207_p2();
    void thread_add_ln147_fu_1216_p2();
    void thread_add_ln54_fu_886_p2();
    void thread_add_ln64_1_fu_920_p2();
    void thread_add_ln64_2_fu_934_p2();
    void thread_add_ln64_fu_906_p2();
    void thread_add_ln65_fu_948_p2();
    void thread_add_ln79_fu_1078_p2();
    void thread_and_ln83_fu_1151_p2();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp2_stage2();
    void thread_ap_CS_fsm_pp2_stage3();
    void thread_ap_CS_fsm_pp2_stage4();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp3_stage2();
    void thread_ap_CS_fsm_pp3_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_11001_ignoreCallOp307();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_pp2_stage2();
    void thread_ap_block_pp2_stage2_00001();
    void thread_ap_block_pp2_stage2_11001();
    void thread_ap_block_pp2_stage2_11001_ignoreCallOp308();
    void thread_ap_block_pp2_stage2_subdone();
    void thread_ap_block_pp2_stage3();
    void thread_ap_block_pp2_stage3_11001();
    void thread_ap_block_pp2_stage3_11001_ignoreCallOp310();
    void thread_ap_block_pp2_stage3_subdone();
    void thread_ap_block_pp2_stage4();
    void thread_ap_block_pp2_stage4_11001();
    void thread_ap_block_pp2_stage4_11001_ignoreCallOp312();
    void thread_ap_block_pp2_stage4_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp3_stage1();
    void thread_ap_block_pp3_stage1_01001();
    void thread_ap_block_pp3_stage1_11001();
    void thread_ap_block_pp3_stage1_subdone();
    void thread_ap_block_pp3_stage2();
    void thread_ap_block_pp3_stage2_01001();
    void thread_ap_block_pp3_stage2_11001();
    void thread_ap_block_pp3_stage2_subdone();
    void thread_ap_block_pp3_stage3();
    void thread_ap_block_pp3_stage3_01001();
    void thread_ap_block_pp3_stage3_11001();
    void thread_ap_block_pp3_stage3_subdone();
    void thread_ap_block_state14_pp2_stage0_iter0();
    void thread_ap_block_state15_pp2_stage1_iter0();
    void thread_ap_block_state15_pp2_stage1_iter0_ignore_call97();
    void thread_ap_block_state16_pp2_stage2_iter0();
    void thread_ap_block_state16_pp2_stage2_iter0_ignore_call97();
    void thread_ap_block_state17_pp2_stage3_iter0();
    void thread_ap_block_state17_pp2_stage3_iter0_ignore_call98();
    void thread_ap_block_state18_pp2_stage4_iter0();
    void thread_ap_block_state18_pp2_stage4_iter0_ignore_call99();
    void thread_ap_block_state19_pp2_stage0_iter1();
    void thread_ap_block_state20_pp2_stage1_iter1();
    void thread_ap_block_state20_pp2_stage1_iter1_ignore_call97();
    void thread_ap_block_state21_pp2_stage2_iter1();
    void thread_ap_block_state21_pp2_stage2_iter1_ignore_call97();
    void thread_ap_block_state22_pp2_stage3_iter1();
    void thread_ap_block_state22_pp2_stage3_iter1_ignore_call98();
    void thread_ap_block_state23_pp2_stage4_iter1();
    void thread_ap_block_state23_pp2_stage4_iter1_ignore_call99();
    void thread_ap_block_state24_pp2_stage0_iter2();
    void thread_ap_block_state25_pp2_stage1_iter2();
    void thread_ap_block_state25_pp2_stage1_iter2_ignore_call97();
    void thread_ap_block_state26_pp2_stage2_iter2();
    void thread_ap_block_state26_pp2_stage2_iter2_ignore_call97();
    void thread_ap_block_state27_pp2_stage3_iter2();
    void thread_ap_block_state27_pp2_stage3_iter2_ignore_call98();
    void thread_ap_block_state28_pp2_stage4_iter2();
    void thread_ap_block_state28_pp2_stage4_iter2_ignore_call99();
    void thread_ap_block_state29_pp2_stage0_iter3();
    void thread_ap_block_state3();
    void thread_ap_block_state30_pp2_stage1_iter3();
    void thread_ap_block_state30_pp2_stage1_iter3_ignore_call97();
    void thread_ap_block_state31_pp2_stage2_iter3();
    void thread_ap_block_state31_pp2_stage2_iter3_ignore_call97();
    void thread_ap_block_state32_pp2_stage3_iter3();
    void thread_ap_block_state32_pp2_stage3_iter3_ignore_call98();
    void thread_ap_block_state33_pp2_stage4_iter3();
    void thread_ap_block_state33_pp2_stage4_iter3_ignore_call99();
    void thread_ap_block_state34_pp2_stage0_iter4();
    void thread_ap_block_state35_pp2_stage1_iter4();
    void thread_ap_block_state35_pp2_stage1_iter4_ignore_call97();
    void thread_ap_block_state36_pp2_stage2_iter4();
    void thread_ap_block_state36_pp2_stage2_iter4_ignore_call97();
    void thread_ap_block_state37_pp2_stage3_iter4();
    void thread_ap_block_state37_pp2_stage3_iter4_ignore_call98();
    void thread_ap_block_state38_pp2_stage4_iter4();
    void thread_ap_block_state38_pp2_stage4_iter4_ignore_call99();
    void thread_ap_block_state39_pp2_stage0_iter5();
    void thread_ap_block_state40_pp2_stage1_iter5();
    void thread_ap_block_state40_pp2_stage1_iter5_ignore_call97();
    void thread_ap_block_state41_pp2_stage2_iter5();
    void thread_ap_block_state41_pp2_stage2_iter5_ignore_call97();
    void thread_ap_block_state42_pp2_stage3_iter5();
    void thread_ap_block_state42_pp2_stage3_iter5_ignore_call98();
    void thread_ap_block_state43_pp2_stage4_iter5();
    void thread_ap_block_state43_pp2_stage4_iter5_ignore_call99();
    void thread_ap_block_state44_pp2_stage0_iter6();
    void thread_ap_block_state45_pp2_stage1_iter6();
    void thread_ap_block_state45_pp2_stage1_iter6_ignore_call97();
    void thread_ap_block_state46_pp2_stage2_iter6();
    void thread_ap_block_state46_pp2_stage2_iter6_ignore_call97();
    void thread_ap_block_state47_pp2_stage3_iter6();
    void thread_ap_block_state47_pp2_stage3_iter6_ignore_call98();
    void thread_ap_block_state48_pp2_stage4_iter6();
    void thread_ap_block_state48_pp2_stage4_iter6_ignore_call99();
    void thread_ap_block_state51_pp3_stage0_iter0();
    void thread_ap_block_state52_io();
    void thread_ap_block_state52_pp3_stage1_iter0();
    void thread_ap_block_state53_io();
    void thread_ap_block_state53_pp3_stage2_iter0();
    void thread_ap_block_state54_io();
    void thread_ap_block_state54_pp3_stage3_iter0();
    void thread_ap_block_state55_io();
    void thread_ap_block_state55_pp3_stage0_iter1();
    void thread_ap_block_state56_io();
    void thread_ap_block_state56_pp3_stage1_iter1();
    void thread_ap_block_state9();
    void thread_ap_condition_953();
    void thread_ap_condition_958();
    void thread_ap_condition_963();
    void thread_ap_condition_968();
    void thread_ap_condition_pp2_exit_iter0_state14();
    void thread_ap_condition_pp3_exit_iter0_state51();
    void thread_ap_done();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_501_p4();
    void thread_ap_phi_mux_x6_0_i_0_phi_fu_546_p4();
    void thread_ap_phi_mux_x_0_i_i_phi_fu_523_p4();
    void thread_ap_phi_mux_y_0_i_i_phi_fu_512_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln83_fu_1118_p1();
    void thread_empty_22_fu_654_p1();
    void thread_empty_31_fu_782_p1();
    void thread_empty_42_fu_1199_p1();
    void thread_grp_apply_kernel_single_s_fu_554_ap_ce();
    void thread_grp_apply_kernel_single_s_fu_554_p_read();
    void thread_grp_apply_kernel_single_s_fu_554_p_read1();
    void thread_grp_apply_kernel_single_s_fu_554_p_read2();
    void thread_grp_apply_kernel_single_s_fu_554_p_read3();
    void thread_grp_apply_kernel_single_s_fu_554_p_read4();
    void thread_grp_apply_kernel_single_s_fu_554_p_read5();
    void thread_grp_apply_kernel_single_s_fu_554_p_read6();
    void thread_grp_apply_kernel_single_s_fu_554_p_read7();
    void thread_grp_apply_kernel_single_s_fu_554_p_read8();
    void thread_grp_fu_567_p0();
    void thread_grp_fu_567_p1();
    void thread_grp_fu_571_p0();
    void thread_grp_fu_571_p1();
    void thread_grp_fu_581_p0();
    void thread_grp_fu_588_p0();
    void thread_grp_fu_588_p1();
    void thread_grp_fu_588_p2();
    void thread_grp_fu_594_p0();
    void thread_grp_fu_594_p1();
    void thread_grp_fu_594_p2();
    void thread_grp_fu_600_p0();
    void thread_grp_fu_600_p1();
    void thread_grp_fu_600_p2();
    void thread_grp_fu_606_p0();
    void thread_grp_fu_606_p1();
    void thread_grp_fu_606_p2();
    void thread_grp_fu_612_p0();
    void thread_grp_fu_612_p1();
    void thread_grp_fu_612_p2();
    void thread_grp_fu_618_p0();
    void thread_grp_fu_618_p1();
    void thread_grp_fu_618_p2();
    void thread_icmp_ln121_fu_624_p2();
    void thread_icmp_ln122_fu_648_p2();
    void thread_icmp_ln131_fu_752_p2();
    void thread_icmp_ln132_fu_776_p2();
    void thread_icmp_ln144_fu_1157_p2();
    void thread_icmp_ln145_fu_1193_p2();
    void thread_icmp_ln148_1_fu_1299_p2();
    void thread_icmp_ln148_fu_1226_p2();
    void thread_icmp_ln54_fu_880_p2();
    void thread_icmp_ln55_fu_892_p2();
    void thread_icmp_ln83_1_fu_1141_p2();
    void thread_icmp_ln83_fu_1135_p2();
    void thread_mul_ln78_1_fu_1104_p0();
    void thread_mul_ln78_1_fu_1104_p1();
    void thread_mul_ln78_1_fu_1104_p2();
    void thread_mul_ln78_fu_1095_p0();
    void thread_mul_ln78_fu_1095_p00();
    void thread_mul_ln78_fu_1095_p1();
    void thread_mul_ln78_fu_1095_p10();
    void thread_mul_ln78_fu_1095_p2();
    void thread_or_ln122_1_fu_700_p2();
    void thread_or_ln122_2_fu_723_p2();
    void thread_or_ln122_fu_677_p2();
    void thread_or_ln132_1_fu_828_p2();
    void thread_or_ln132_2_fu_851_p2();
    void thread_or_ln132_fu_805_p2();
    void thread_or_ln145_1_fu_1256_p2();
    void thread_or_ln145_2_fu_1274_p2();
    void thread_or_ln145_fu_1232_p2();
    void thread_or_ln83_fu_1147_p2();
    void thread_output_img_address0();
    void thread_output_img_address1();
    void thread_output_img_ce0();
    void thread_output_img_ce1();
    void thread_output_img_we0();
    void thread_select_ln73_1_fu_912_p3();
    void thread_select_ln73_2_fu_926_p3();
    void thread_select_ln73_3_fu_940_p3();
    void thread_select_ln73_fu_898_p3();
    void thread_shl_ln_fu_1173_p3();
    void thread_tmp_12_fu_1121_p4();
    void thread_tmp_15_fu_636_p3();
    void thread_tmp_16_fu_764_p3();
    void thread_tmp_17_fu_687_p3();
    void thread_tmp_18_fu_710_p3();
    void thread_tmp_19_fu_733_p3();
    void thread_tmp_20_fu_954_p3();
    void thread_tmp_21_fu_982_p3();
    void thread_tmp_22_fu_1036_p3();
    void thread_tmp_23_fu_968_p3();
    void thread_tmp_24_fu_1012_p3();
    void thread_tmp_25_fu_1048_p3();
    void thread_tmp_26_fu_999_p3();
    void thread_tmp_27_fu_1024_p3();
    void thread_tmp_28_fu_1060_p3();
    void thread_tmp_29_fu_815_p3();
    void thread_tmp_30_fu_838_p3();
    void thread_tmp_31_fu_861_p3();
    void thread_tmp_32_fu_1181_p3();
    void thread_tmp_33_fu_1238_p3();
    void thread_tmp_34_fu_1261_p3();
    void thread_tmp_35_fu_1286_p3();
    void thread_trunc_ln146_fu_1169_p1();
    void thread_trunc_ln83_fu_1131_p1();
    void thread_trunc_ln96_1_fu_682_p1();
    void thread_trunc_ln96_2_fu_705_p1();
    void thread_trunc_ln96_3_fu_728_p1();
    void thread_trunc_ln96_4_fu_786_p1();
    void thread_trunc_ln96_5_fu_810_p1();
    void thread_trunc_ln96_6_fu_833_p1();
    void thread_trunc_ln96_7_fu_856_p1();
    void thread_trunc_ln96_fu_658_p1();
    void thread_x6_0_i_0_cast4_fu_1203_p1();
    void thread_x_fu_994_p2();
    void thread_y_1_fu_758_p2();
    void thread_y_2_fu_1163_p2();
    void thread_y_fu_630_p2();
    void thread_zext_ln102_1_fu_1305_p1();
    void thread_zext_ln102_2_fu_1309_p1();
    void thread_zext_ln102_3_fu_1319_p1();
    void thread_zext_ln102_fu_1251_p1();
    void thread_zext_ln122_fu_644_p1();
    void thread_zext_ln126_1_fu_672_p1();
    void thread_zext_ln126_2_fu_695_p1();
    void thread_zext_ln126_3_fu_718_p1();
    void thread_zext_ln126_4_fu_741_p1();
    void thread_zext_ln126_fu_663_p1();
    void thread_zext_ln132_fu_772_p1();
    void thread_zext_ln136_1_fu_800_p1();
    void thread_zext_ln136_2_fu_823_p1();
    void thread_zext_ln136_3_fu_846_p1();
    void thread_zext_ln136_4_fu_869_p1();
    void thread_zext_ln136_fu_791_p1();
    void thread_zext_ln145_fu_1189_p1();
    void thread_zext_ln147_1_fu_1221_p1();
    void thread_zext_ln147_2_fu_1246_p1();
    void thread_zext_ln147_3_fu_1269_p1();
    void thread_zext_ln147_4_fu_1294_p1();
    void thread_zext_ln147_fu_1212_p1();
    void thread_zext_ln66_1_fu_988_p1();
    void thread_zext_ln66_2_fu_1042_p1();
    void thread_zext_ln66_3_fu_976_p1();
    void thread_zext_ln66_4_fu_1018_p1();
    void thread_zext_ln66_5_fu_1054_p1();
    void thread_zext_ln66_6_fu_1006_p1();
    void thread_zext_ln66_7_fu_1030_p1();
    void thread_zext_ln66_8_fu_1066_p1();
    void thread_zext_ln66_fu_962_p1();
    void thread_zext_ln78_2_fu_1075_p1();
    void thread_zext_ln78_4_fu_1110_p1();
    void thread_zext_ln78_5_fu_1101_p1();
    void thread_zext_ln78_6_fu_1114_p1();
    void thread_zext_ln78_fu_1072_p1();
    void thread_zext_ln79_fu_1084_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
