$date
	Wed Sep 23 19:12:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 8 # const [7:0] $end
$var reg 1 $ x $end
$var integer 32 % i [31:0] $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 $ x $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
b10111100 #
0"
x!
$end
#5
0!
1"
#10
0"
b1 %
#15
1"
#20
0"
1$
b10 %
#25
1!
1"
#30
0"
b11 %
#35
0!
1"
#40
0"
b100 %
#45
1!
1"
#50
0"
b101 %
#55
0!
1"
#60
0"
0$
b110 %
#65
1"
#70
0"
1$
b111 %
#75
1!
1"
#80
0"
b1000 %
#85
0!
1"
#90
0"
#95
1!
1"
#100
0"
#105
0!
1"
#110
0"
#115
1!
1"
#120
0"
#125
0!
1"
#130
0"
#135
1!
1"
#140
0"
#145
0!
1"
#150
0"
#155
1!
1"
#160
0"
#165
0!
1"
#170
0"
#175
1!
1"
#180
0"
