// Seed: 3898803997
module module_0 ();
  assign module_1.id_1 = 0;
  wire id_2, id_3;
endmodule
macromodule module_1 (
    input  uwire id_0,
    output logic id_1
);
  always_latch id_1 <= 1;
  reg id_3;
  always id_3 <= 1'b0;
  module_0 modCall_1 ();
  assign id_3 = 1;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign id_6[1'h0][1 : 1'h0] = 1;
endmodule
