<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\DO_AN_TKLL\do_an_tkll\src\button.v<br>
E:\DO_AN_TKLL\do_an_tkll\src\controller.v<br>
E:\DO_AN_TKLL\do_an_tkll\src\effect0.v<br>
E:\DO_AN_TKLL\do_an_tkll\src\effect1.v<br>
E:\DO_AN_TKLL\do_an_tkll\src\effect2.v<br>
E:\DO_AN_TKLL\do_an_tkll\src\effect3.v<br>
E:\DO_AN_TKLL\do_an_tkll\src\effect4.v<br>
E:\DO_AN_TKLL\do_an_tkll\src\effect5.v<br>
E:\DO_AN_TKLL\do_an_tkll\src\effect6.v<br>
E:\DO_AN_TKLL\do_an_tkll\src\main.v<br>
E:\DO_AN_TKLL\do_an_tkll\src\setting.v<br>
E:\DO_AN_TKLL\do_an_tkll\src\switch.v<br>
E:\DO_AN_TKLL\do_an_tkll\src\table_char.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 20 22:38:23 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>main</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.437s, Peak memory usage = 192.648MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.299s, Peak memory usage = 192.648MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 192.648MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.656s, Elapsed time = 0h 0m 0.662s, Peak memory usage = 192.648MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.284s, Peak memory usage = 192.648MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 192.648MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 192.648MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 192.648MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.341s, Peak memory usage = 192.648MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.19s, Peak memory usage = 192.648MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.065s, Peak memory usage = 192.648MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 43s, Elapsed time = 0h 0m 43s, Peak memory usage = 192.648MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 192.648MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.625s, Elapsed time = 0h 0m 0.657s, Peak memory usage = 192.648MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 47s, Elapsed time = 0h 0m 47s, Peak memory usage = 192.648MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>36</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1350</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>340</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>106</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>234</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>514</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>154</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4844</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>311</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>884</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3649</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>718</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>718</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>34</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>26</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5596(4878 LUT, 718 ALU) / 8640</td>
<td>65%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1350 / 6693</td>
<td>21%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1350 / 6693</td>
<td>21%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>26 / 26</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>CLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>50.0(MHz)</td>
<td>50.2(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E6/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/frequency_0_s3/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>CRL/frequency_0_s3/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n193_s6/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s68/I1</td>
</tr>
<tr>
<td>4.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s68/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s69/CIN</td>
</tr>
<tr>
<td>4.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s69/COUT</td>
</tr>
<tr>
<td>4.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s70/CIN</td>
</tr>
<tr>
<td>5.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s70/COUT</td>
</tr>
<tr>
<td>5.501</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s96/I2</td>
</tr>
<tr>
<td>6.323</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s96/F</td>
</tr>
<tr>
<td>6.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s72/I0</td>
</tr>
<tr>
<td>7.761</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s72/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s73/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s73/COUT</td>
</tr>
<tr>
<td>8.298</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s97/I2</td>
</tr>
<tr>
<td>9.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s97/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s87/I2</td>
</tr>
<tr>
<td>10.422</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s87/F</td>
</tr>
<tr>
<td>10.902</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s84/I1</td>
</tr>
<tr>
<td>12.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s84/F</td>
</tr>
<tr>
<td>12.481</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s77/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s77/COUT</td>
</tr>
<tr>
<td>13.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s78/CIN</td>
</tr>
<tr>
<td>13.496</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s78/COUT</td>
</tr>
<tr>
<td>13.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s79/CIN</td>
</tr>
<tr>
<td>13.553</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s79/COUT</td>
</tr>
<tr>
<td>14.033</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s94/I1</td>
</tr>
<tr>
<td>15.132</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s94/F</td>
</tr>
<tr>
<td>15.612</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s92/I0</td>
</tr>
<tr>
<td>16.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s92/F</td>
</tr>
<tr>
<td>17.124</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s88/I1</td>
</tr>
<tr>
<td>18.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s88/F</td>
</tr>
<tr>
<td>18.703</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n278_s86/I0</td>
</tr>
<tr>
<td>19.735</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>CRL/E6/n278_s86/F</td>
</tr>
<tr>
<td>20.215</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n326_s2/I3</td>
</tr>
<tr>
<td>20.840</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>CRL/E6/n326_s2/F</td>
</tr>
<tr>
<td>21.203</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/E6/timer_0_s1/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/E6/timer_0_s1/CLK</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CRL/E6/timer_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.797, 64.441%; route: 6.603, 33.251%; tC2Q: 0.458, 2.308%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E5/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/frequency_0_s3/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>CRL/frequency_0_s3/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n193_s6/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s68/I1</td>
</tr>
<tr>
<td>4.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s68/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s69/CIN</td>
</tr>
<tr>
<td>4.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s69/COUT</td>
</tr>
<tr>
<td>4.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s70/CIN</td>
</tr>
<tr>
<td>5.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s70/COUT</td>
</tr>
<tr>
<td>5.501</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s96/I2</td>
</tr>
<tr>
<td>6.323</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s96/F</td>
</tr>
<tr>
<td>6.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s72/I0</td>
</tr>
<tr>
<td>7.761</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s72/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s73/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s73/COUT</td>
</tr>
<tr>
<td>8.298</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s97/I2</td>
</tr>
<tr>
<td>9.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s97/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s87/I2</td>
</tr>
<tr>
<td>10.422</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s87/F</td>
</tr>
<tr>
<td>10.902</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s84/I1</td>
</tr>
<tr>
<td>12.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s84/F</td>
</tr>
<tr>
<td>12.481</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s77/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s77/COUT</td>
</tr>
<tr>
<td>13.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s78/CIN</td>
</tr>
<tr>
<td>13.496</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s78/COUT</td>
</tr>
<tr>
<td>13.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s79/CIN</td>
</tr>
<tr>
<td>13.553</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s79/COUT</td>
</tr>
<tr>
<td>14.033</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s94/I1</td>
</tr>
<tr>
<td>15.132</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s94/F</td>
</tr>
<tr>
<td>15.612</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s92/I0</td>
</tr>
<tr>
<td>16.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s92/F</td>
</tr>
<tr>
<td>17.124</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s88/I1</td>
</tr>
<tr>
<td>18.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s88/F</td>
</tr>
<tr>
<td>18.703</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n278_s86/I0</td>
</tr>
<tr>
<td>19.735</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>CRL/E5/n278_s86/F</td>
</tr>
<tr>
<td>20.215</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E5/n325_s2/I3</td>
</tr>
<tr>
<td>20.840</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>CRL/E5/n325_s2/F</td>
</tr>
<tr>
<td>21.203</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/E5/timer_0_s1/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/E5/timer_0_s1/CLK</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CRL/E5/timer_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.797, 64.441%; route: 6.603, 33.251%; tC2Q: 0.458, 2.308%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E4/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/frequency_0_s3/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>CRL/frequency_0_s3/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n193_s6/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s68/I1</td>
</tr>
<tr>
<td>4.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s68/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s69/CIN</td>
</tr>
<tr>
<td>4.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s69/COUT</td>
</tr>
<tr>
<td>4.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s70/CIN</td>
</tr>
<tr>
<td>5.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s70/COUT</td>
</tr>
<tr>
<td>5.501</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s96/I2</td>
</tr>
<tr>
<td>6.323</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s96/F</td>
</tr>
<tr>
<td>6.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s72/I0</td>
</tr>
<tr>
<td>7.761</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s72/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s73/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s73/COUT</td>
</tr>
<tr>
<td>8.298</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s97/I2</td>
</tr>
<tr>
<td>9.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s97/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s87/I2</td>
</tr>
<tr>
<td>10.422</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s87/F</td>
</tr>
<tr>
<td>10.902</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s84/I1</td>
</tr>
<tr>
<td>12.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s84/F</td>
</tr>
<tr>
<td>12.481</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s77/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s77/COUT</td>
</tr>
<tr>
<td>13.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s78/CIN</td>
</tr>
<tr>
<td>13.496</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s78/COUT</td>
</tr>
<tr>
<td>13.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s79/CIN</td>
</tr>
<tr>
<td>13.553</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s79/COUT</td>
</tr>
<tr>
<td>14.033</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s94/I1</td>
</tr>
<tr>
<td>15.132</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s94/F</td>
</tr>
<tr>
<td>15.612</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s92/I0</td>
</tr>
<tr>
<td>16.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s92/F</td>
</tr>
<tr>
<td>17.124</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s88/I1</td>
</tr>
<tr>
<td>18.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s88/F</td>
</tr>
<tr>
<td>18.703</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n277_s86/I0</td>
</tr>
<tr>
<td>19.735</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>CRL/E4/n277_s86/F</td>
</tr>
<tr>
<td>20.215</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E4/n327_s2/I3</td>
</tr>
<tr>
<td>20.840</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>CRL/E4/n327_s2/F</td>
</tr>
<tr>
<td>21.203</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/E4/timer_0_s1/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/E4/timer_0_s1/CLK</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CRL/E4/timer_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.797, 64.441%; route: 6.603, 33.251%; tC2Q: 0.458, 2.308%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E3/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/frequency_0_s3/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>CRL/frequency_0_s3/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n193_s6/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s68/I1</td>
</tr>
<tr>
<td>4.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s68/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s69/CIN</td>
</tr>
<tr>
<td>4.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s69/COUT</td>
</tr>
<tr>
<td>4.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s70/CIN</td>
</tr>
<tr>
<td>5.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s70/COUT</td>
</tr>
<tr>
<td>5.501</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s96/I2</td>
</tr>
<tr>
<td>6.323</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s96/F</td>
</tr>
<tr>
<td>6.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s72/I0</td>
</tr>
<tr>
<td>7.761</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s72/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s73/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s73/COUT</td>
</tr>
<tr>
<td>8.298</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s97/I2</td>
</tr>
<tr>
<td>9.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s97/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s87/I2</td>
</tr>
<tr>
<td>10.422</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s87/F</td>
</tr>
<tr>
<td>10.902</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s84/I1</td>
</tr>
<tr>
<td>12.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s84/F</td>
</tr>
<tr>
<td>12.481</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s77/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s77/COUT</td>
</tr>
<tr>
<td>13.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s78/CIN</td>
</tr>
<tr>
<td>13.496</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s78/COUT</td>
</tr>
<tr>
<td>13.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s79/CIN</td>
</tr>
<tr>
<td>13.553</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s79/COUT</td>
</tr>
<tr>
<td>14.033</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s94/I1</td>
</tr>
<tr>
<td>15.132</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s94/F</td>
</tr>
<tr>
<td>15.612</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s92/I0</td>
</tr>
<tr>
<td>16.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s92/F</td>
</tr>
<tr>
<td>17.124</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s88/I1</td>
</tr>
<tr>
<td>18.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s88/F</td>
</tr>
<tr>
<td>18.703</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n278_s86/I0</td>
</tr>
<tr>
<td>19.735</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>CRL/E3/n278_s86/F</td>
</tr>
<tr>
<td>20.215</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E3/n326_s2/I3</td>
</tr>
<tr>
<td>20.840</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>CRL/E3/n326_s2/F</td>
</tr>
<tr>
<td>21.203</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/E3/timer_0_s1/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/E3/timer_0_s1/CLK</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CRL/E3/timer_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.797, 64.441%; route: 6.603, 33.251%; tC2Q: 0.458, 2.308%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/frequency_0_s3/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>CRL/frequency_0_s3/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E6/n193_s6/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>4.907</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>4.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>4.964</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>4.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>5.021</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>5.501</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>6.323</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>6.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>7.761</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>8.298</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>9.120</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>10.422</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>10.902</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>12.001</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>12.481</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>13.439</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>13.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>13.496</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>13.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>13.553</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>14.033</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>15.132</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>15.612</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>16.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>17.124</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>18.223</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>18.703</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>19.735</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>20.215</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>20.840</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>21.203</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/E2/timer_0_s1/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>CRL/E2/timer_0_s1/CLK</td>
</tr>
<tr>
<td>21.302</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>CRL/E2/timer_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.797, 64.441%; route: 6.603, 33.251%; tC2Q: 0.458, 2.308%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
