#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jul 30 16:18:17 2022
# Process ID: 7408
# Current directory: C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19632 C:\Users\DELL\Desktop\Nanoprocessor Design Project Files\9. RegisterBank\RegisterBank.xpr
# Log file: C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/vivado.log
# Journal file: C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/01. Engineering UOM/2. Second Semester/3. CS1050 - Computer Organization and Digital Design/2. Labs/IPs/RegisterBank'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 888.367 ; gain = 147.859
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RegisterBank
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1001.207 ; gain = 102.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_0' of component 'Decoder_3_to_8' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (1#1) [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (2#1) [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'D_REG' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:34' bound to instance 'D_REG_0' of component 'D_REG' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:84]
INFO: [Synth 8-638] synthesizing module 'D_REG' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:42]
INFO: [Synth 8-3491] module 'Reg_D_FF' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/Reg_D_FF.vhd:34' bound to instance 'D_FF_0' of component 'Reg_D_FF' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Reg_D_FF' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/Reg_D_FF.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Reg_D_FF' (3#1) [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/Reg_D_FF.vhd:43]
INFO: [Synth 8-3491] module 'Reg_D_FF' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/Reg_D_FF.vhd:34' bound to instance 'D_FF_1' of component 'Reg_D_FF' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:63]
INFO: [Synth 8-3491] module 'Reg_D_FF' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/Reg_D_FF.vhd:34' bound to instance 'D_FF_2' of component 'Reg_D_FF' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:73]
INFO: [Synth 8-3491] module 'Reg_D_FF' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/Reg_D_FF.vhd:34' bound to instance 'D_FF_3' of component 'Reg_D_FF' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'D_REG' (4#1) [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:42]
INFO: [Synth 8-3491] module 'D_REG' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:34' bound to instance 'D_REG_1' of component 'D_REG' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:94]
INFO: [Synth 8-3491] module 'D_REG' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:34' bound to instance 'D_REG_2' of component 'D_REG' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:105]
INFO: [Synth 8-3491] module 'D_REG' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:34' bound to instance 'D_REG_3' of component 'D_REG' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:115]
INFO: [Synth 8-3491] module 'D_REG' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:34' bound to instance 'D_REG_4' of component 'D_REG' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:125]
INFO: [Synth 8-3491] module 'D_REG' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:34' bound to instance 'D_REG_5' of component 'D_REG' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:135]
INFO: [Synth 8-3491] module 'D_REG' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:34' bound to instance 'D_REG_6' of component 'D_REG' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:145]
INFO: [Synth 8-3491] module 'D_REG' declared at 'C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/D_REG.vhd:34' bound to instance 'D_REG_7' of component 'D_REG' [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (5#1) [C:/Users/DELL/Desktop/Nanoprocessor Design Project Files/9. RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1049.773 ; gain = 150.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1049.773 ; gain = 150.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1049.773 ; gain = 150.598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1368.723 ; gain = 469.547
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1368.723 ; gain = 469.547
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 30 16:19:47 2022...
