# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" \
"../../../../ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" \
"../../../../ripple_carry_add.srcs/sources_1/new/nbit_ripple_add.v" \
"../../../../ripple_carry_add.srcs/sim_1/new/TB_ripple_carry_add.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
