// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Mon May  1 09:37:49 2023
// Host        : DESKTOP-1K6AF7C running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               g:/projects/lab6/radio_periph_lab/radio_periph_lab/Radio_periph_lab_lab7/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_xpm_cdc_gen_0_0/design_1_xpm_cdc_gen_0_0_stub.v
// Design      : design_1_xpm_cdc_gen_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "xpm_cdc_gen_v1_0_1,Vivado 2022.1" *)
module design_1_xpm_cdc_gen_0_0(dest_clk, dest_rst_out, src_rst)
/* synthesis syn_black_box black_box_pad_pin="dest_clk,dest_rst_out,src_rst" */;
  input dest_clk;
  output dest_rst_out;
  input src_rst;
endmodule
