
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d130  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000804  0800d2b8  0800d2b8  0001d2b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dabc  0800dabc  000201a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800dabc  0800dabc  0001dabc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dac4  0800dac4  000201a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dac4  0800dac4  0001dac4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dac8  0800dac8  0001dac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a8  20000000  0800dacc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000259c  200001a8  0800dc74  000201a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  20002744  0800dc74  00022744  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029fab  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005512  00000000  00000000  0004a183  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002040  00000000  00000000  0004f698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001e48  00000000  00000000  000516d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027aae  00000000  00000000  00053520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002bf7c  00000000  00000000  0007afce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0de8  00000000  00000000  000a6f4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00187d32  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008878  00000000  00000000  00187d88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001a8 	.word	0x200001a8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d2a0 	.word	0x0800d2a0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001ac 	.word	0x200001ac
 80001c4:	0800d2a0 	.word	0x0800d2a0

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 80004c8:	2200      	movs	r2, #0
 80004ca:	2101      	movs	r1, #1
 80004cc:	4830      	ldr	r0, [pc, #192]	; (8000590 <ADF_Init+0xd0>)
 80004ce:	f003 fc7d 	bl	8003dcc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 80004d2:	2200      	movs	r2, #0
 80004d4:	2102      	movs	r1, #2
 80004d6:	482f      	ldr	r0, [pc, #188]	; (8000594 <ADF_Init+0xd4>)
 80004d8:	f003 fc78 	bl	8003dcc <HAL_GPIO_WritePin>

	uint8_t res = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 80004e0:	f000 f85e 	bl	80005a0 <ADF_reset>
	HAL_Delay(10);
 80004e4:	200a      	movs	r0, #10
 80004e6:	f002 fc85 	bl	8002df4 <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 80004ea:	2100      	movs	r1, #0
 80004ec:	f44f 709f 	mov.w	r0, #318	; 0x13e
 80004f0:	f000 f89c 	bl	800062c <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 80004f4:	2100      	movs	r1, #0
 80004f6:	f240 30c7 	movw	r0, #967	; 0x3c7
 80004fa:	f000 f897 	bl	800062c <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 80004fe:	2110      	movs	r1, #16
 8000500:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 8000504:	f000 f892 	bl	800062c <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 8000508:	2100      	movs	r1, #0
 800050a:	f240 30c9 	movw	r0, #969	; 0x3c9
 800050e:	f000 f88d 	bl	800062c <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 8000512:	2108      	movs	r1, #8
 8000514:	f240 30ca 	movw	r0, #970	; 0x3ca
 8000518:	f000 f888 	bl	800062c <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 800051c:	21ff      	movs	r1, #255	; 0xff
 800051e:	f240 30cb 	movw	r0, #971	; 0x3cb
 8000522:	f000 f883 	bl	800062c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 8000526:	21ff      	movs	r1, #255	; 0xff
 8000528:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 800052c:	f000 f87e 	bl	800062c <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000530:	f000 f930 	bl	8000794 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000534:	200a      	movs	r0, #10
 8000536:	f002 fc5d 	bl	8002df4 <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 800053a:	6878      	ldr	r0, [r7, #4]
 800053c:	f000 f854 	bl	80005e8 <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 8000540:	f44f 7045 	mov.w	r0, #788	; 0x314
 8000544:	f000 f8c4 	bl	80006d0 <ADF_SPI_MEM_RD>
 8000548:	4603      	mov	r3, r0
 800054a:	461a      	mov	r2, r3
 800054c:	4b12      	ldr	r3, [pc, #72]	; (8000598 <ADF_Init+0xd8>)
 800054e:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 8000550:	f240 3015 	movw	r0, #789	; 0x315
 8000554:	f000 f8bc 	bl	80006d0 <ADF_SPI_MEM_RD>
 8000558:	4603      	mov	r3, r0
 800055a:	461a      	mov	r2, r3
 800055c:	4b0f      	ldr	r3, [pc, #60]	; (800059c <ADF_Init+0xdc>)
 800055e:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000560:	f000 f918 	bl	8000794 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000564:	200a      	movs	r0, #10
 8000566:	f002 fc45 	bl	8002df4 <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 800056a:	21f1      	movs	r1, #241	; 0xf1
 800056c:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000570:	f000 f85c 	bl	800062c <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 8000574:	211c      	movs	r1, #28
 8000576:	f44f 7080 	mov.w	r0, #256	; 0x100
 800057a:	f000 f857 	bl	800062c <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 800057e:	2032      	movs	r0, #50	; 0x32
 8000580:	f002 fc38 	bl	8002df4 <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 8000584:	f000 f924 	bl	80007d0 <ADF_set_PHY_RDY_mode>
}
 8000588:	bf00      	nop
 800058a:	3710      	adds	r7, #16
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	40020400 	.word	0x40020400
 8000594:	40020000 	.word	0x40020000
 8000598:	200007fc 	.word	0x200007fc
 800059c:	20000d28 	.word	0x20000d28

080005a0 <ADF_reset>:

void ADF_reset(void){
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 80005a6:	23c8      	movs	r3, #200	; 0xc8
 80005a8:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80005aa:	2200      	movs	r2, #0
 80005ac:	2104      	movs	r1, #4
 80005ae:	480c      	ldr	r0, [pc, #48]	; (80005e0 <ADF_reset+0x40>)
 80005b0:	f003 fc0c 	bl	8003dcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 80005b4:	1d39      	adds	r1, r7, #4
 80005b6:	2332      	movs	r3, #50	; 0x32
 80005b8:	2201      	movs	r2, #1
 80005ba:	480a      	ldr	r0, [pc, #40]	; (80005e4 <ADF_reset+0x44>)
 80005bc:	f006 fa6c 	bl	8006a98 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 80005c0:	1cf9      	adds	r1, r7, #3
 80005c2:	2332      	movs	r3, #50	; 0x32
 80005c4:	2201      	movs	r2, #1
 80005c6:	4807      	ldr	r0, [pc, #28]	; (80005e4 <ADF_reset+0x44>)
 80005c8:	f006 fba2 	bl	8006d10 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80005cc:	2201      	movs	r2, #1
 80005ce:	2104      	movs	r1, #4
 80005d0:	4803      	ldr	r0, [pc, #12]	; (80005e0 <ADF_reset+0x40>)
 80005d2:	f003 fbfb 	bl	8003dcc <HAL_GPIO_WritePin>
}
 80005d6:	bf00      	nop
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	40020000 	.word	0x40020000
 80005e4:	20000c88 	.word	0x20000c88

080005e8 <ADF_SET_FREQ_kHz>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
}

void ADF_SET_FREQ_kHz(uint32_t frequency){
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	0a1b      	lsrs	r3, r3, #8
 80005f8:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	0c1b      	lsrs	r3, r3, #16
 80005fe:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 8000600:	7b7b      	ldrb	r3, [r7, #13]
 8000602:	4619      	mov	r1, r3
 8000604:	f240 3002 	movw	r0, #770	; 0x302
 8000608:	f000 f810 	bl	800062c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 800060c:	7bbb      	ldrb	r3, [r7, #14]
 800060e:	4619      	mov	r1, r3
 8000610:	f240 3001 	movw	r0, #769	; 0x301
 8000614:	f000 f80a 	bl	800062c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 8000618:	7bfb      	ldrb	r3, [r7, #15]
 800061a:	4619      	mov	r1, r3
 800061c:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000620:	f000 f804 	bl	800062c <ADF_SPI_MEM_WR>
}
 8000624:	bf00      	nop
 8000626:	3710      	adds	r7, #16
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}

0800062c <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
 8000632:	4603      	mov	r3, r0
 8000634:	460a      	mov	r2, r1
 8000636:	80fb      	strh	r3, [r7, #6]
 8000638:	4613      	mov	r3, r2
 800063a:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 800063c:	4a21      	ldr	r2, [pc, #132]	; (80006c4 <ADF_SPI_MEM_WR+0x98>)
 800063e:	f107 030c 	add.w	r3, r7, #12
 8000642:	6812      	ldr	r2, [r2, #0]
 8000644:	4611      	mov	r1, r2
 8000646:	8019      	strh	r1, [r3, #0]
 8000648:	3302      	adds	r3, #2
 800064a:	0c12      	lsrs	r2, r2, #16
 800064c:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 800064e:	88fb      	ldrh	r3, [r7, #6]
 8000650:	2bff      	cmp	r3, #255	; 0xff
 8000652:	d802      	bhi.n	800065a <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	73fb      	strb	r3, [r7, #15]
 8000658:	e008      	b.n	800066c <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 800065a:	88fb      	ldrh	r3, [r7, #6]
 800065c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000660:	d302      	bcc.n	8000668 <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 8000662:	2302      	movs	r3, #2
 8000664:	73fb      	strb	r3, [r7, #15]
 8000666:	e001      	b.n	800066c <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000668:	2301      	movs	r3, #1
 800066a:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 800066c:	7bfb      	ldrb	r3, [r7, #15]
 800066e:	f107 0210 	add.w	r2, r7, #16
 8000672:	4413      	add	r3, r2
 8000674:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000678:	b25a      	sxtb	r2, r3
 800067a:	88fb      	ldrh	r3, [r7, #6]
 800067c:	0a1b      	lsrs	r3, r3, #8
 800067e:	b29b      	uxth	r3, r3
 8000680:	b25b      	sxtb	r3, r3
 8000682:	f003 0307 	and.w	r3, r3, #7
 8000686:	b25b      	sxtb	r3, r3
 8000688:	4313      	orrs	r3, r2
 800068a:	b25b      	sxtb	r3, r3
 800068c:	b2db      	uxtb	r3, r3
 800068e:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000690:	88fb      	ldrh	r3, [r7, #6]
 8000692:	b2db      	uxtb	r3, r3
 8000694:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 8000696:	797b      	ldrb	r3, [r7, #5]
 8000698:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800069a:	2200      	movs	r2, #0
 800069c:	2104      	movs	r1, #4
 800069e:	480a      	ldr	r0, [pc, #40]	; (80006c8 <ADF_SPI_MEM_WR+0x9c>)
 80006a0:	f003 fb94 	bl	8003dcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 80006a4:	f107 0108 	add.w	r1, r7, #8
 80006a8:	2332      	movs	r3, #50	; 0x32
 80006aa:	2203      	movs	r2, #3
 80006ac:	4807      	ldr	r0, [pc, #28]	; (80006cc <ADF_SPI_MEM_WR+0xa0>)
 80006ae:	f006 f9f3 	bl	8006a98 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80006b2:	2201      	movs	r2, #1
 80006b4:	2104      	movs	r1, #4
 80006b6:	4804      	ldr	r0, [pc, #16]	; (80006c8 <ADF_SPI_MEM_WR+0x9c>)
 80006b8:	f003 fb88 	bl	8003dcc <HAL_GPIO_WritePin>
}
 80006bc:	bf00      	nop
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	0800d2b8 	.word	0x0800d2b8
 80006c8:	40020000 	.word	0x40020000
 80006cc:	20000c88 	.word	0x20000c88

080006d0 <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 80006da:	4a26      	ldr	r2, [pc, #152]	; (8000774 <ADF_SPI_MEM_RD+0xa4>)
 80006dc:	f107 030c 	add.w	r3, r7, #12
 80006e0:	6812      	ldr	r2, [r2, #0]
 80006e2:	4611      	mov	r1, r2
 80006e4:	8019      	strh	r1, [r3, #0]
 80006e6:	3302      	adds	r3, #2
 80006e8:	0c12      	lsrs	r2, r2, #16
 80006ea:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 80006ec:	88fb      	ldrh	r3, [r7, #6]
 80006ee:	2bff      	cmp	r3, #255	; 0xff
 80006f0:	d802      	bhi.n	80006f8 <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	73fb      	strb	r3, [r7, #15]
 80006f6:	e008      	b.n	800070a <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 80006f8:	88fb      	ldrh	r3, [r7, #6]
 80006fa:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80006fe:	d302      	bcc.n	8000706 <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 8000700:	2302      	movs	r3, #2
 8000702:	73fb      	strb	r3, [r7, #15]
 8000704:	e001      	b.n	800070a <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 8000706:	2301      	movs	r3, #1
 8000708:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 800070a:	7bfb      	ldrb	r3, [r7, #15]
 800070c:	f107 0210 	add.w	r2, r7, #16
 8000710:	4413      	add	r3, r2
 8000712:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000716:	b25a      	sxtb	r2, r3
 8000718:	88fb      	ldrh	r3, [r7, #6]
 800071a:	0a1b      	lsrs	r3, r3, #8
 800071c:	b29b      	uxth	r3, r3
 800071e:	b25b      	sxtb	r3, r3
 8000720:	f003 0307 	and.w	r3, r3, #7
 8000724:	b25b      	sxtb	r3, r3
 8000726:	4313      	orrs	r3, r2
 8000728:	b25b      	sxtb	r3, r3
 800072a:	b2db      	uxtb	r3, r3
 800072c:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 800072e:	88fb      	ldrh	r3, [r7, #6]
 8000730:	b2db      	uxtb	r3, r3
 8000732:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 8000734:	23ff      	movs	r3, #255	; 0xff
 8000736:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000738:	2200      	movs	r2, #0
 800073a:	2104      	movs	r1, #4
 800073c:	480e      	ldr	r0, [pc, #56]	; (8000778 <ADF_SPI_MEM_RD+0xa8>)
 800073e:	f003 fb45 	bl	8003dcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000742:	f107 0108 	add.w	r1, r7, #8
 8000746:	2332      	movs	r3, #50	; 0x32
 8000748:	2203      	movs	r2, #3
 800074a:	480c      	ldr	r0, [pc, #48]	; (800077c <ADF_SPI_MEM_RD+0xac>)
 800074c:	f006 f9a4 	bl	8006a98 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 8000750:	f107 010b 	add.w	r1, r7, #11
 8000754:	2332      	movs	r3, #50	; 0x32
 8000756:	2201      	movs	r2, #1
 8000758:	4808      	ldr	r0, [pc, #32]	; (800077c <ADF_SPI_MEM_RD+0xac>)
 800075a:	f006 fad9 	bl	8006d10 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800075e:	2201      	movs	r2, #1
 8000760:	2104      	movs	r1, #4
 8000762:	4805      	ldr	r0, [pc, #20]	; (8000778 <ADF_SPI_MEM_RD+0xa8>)
 8000764:	f003 fb32 	bl	8003dcc <HAL_GPIO_WritePin>

	return value;
 8000768:	7afb      	ldrb	r3, [r7, #11]
}
 800076a:	4618      	mov	r0, r3
 800076c:	3710      	adds	r7, #16
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	0800d2bc 	.word	0x0800d2bc
 8000778:	40020000 	.word	0x40020000
 800077c:	20000c88 	.word	0x20000c88

08000780 <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 8000784:	2108      	movs	r1, #8
 8000786:	f240 1007 	movw	r0, #263	; 0x107
 800078a:	f7ff ff4f 	bl	800062c <ADF_SPI_MEM_WR>
}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
	...

08000794 <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 800079a:	23b2      	movs	r3, #178	; 0xb2
 800079c:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800079e:	2200      	movs	r2, #0
 80007a0:	2104      	movs	r1, #4
 80007a2:	4809      	ldr	r0, [pc, #36]	; (80007c8 <ADF_set_IDLE_mode+0x34>)
 80007a4:	f003 fb12 	bl	8003dcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80007a8:	1d3b      	adds	r3, r7, #4
 80007aa:	2201      	movs	r2, #1
 80007ac:	4619      	mov	r1, r3
 80007ae:	4807      	ldr	r0, [pc, #28]	; (80007cc <ADF_set_IDLE_mode+0x38>)
 80007b0:	f006 fd62 	bl	8007278 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80007b4:	2201      	movs	r2, #1
 80007b6:	2104      	movs	r1, #4
 80007b8:	4803      	ldr	r0, [pc, #12]	; (80007c8 <ADF_set_IDLE_mode+0x34>)
 80007ba:	f003 fb07 	bl	8003dcc <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40020000 	.word	0x40020000
 80007cc:	20000c88 	.word	0x20000c88

080007d0 <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 80007d6:	23b3      	movs	r3, #179	; 0xb3
 80007d8:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	2104      	movs	r1, #4
 80007de:	4809      	ldr	r0, [pc, #36]	; (8000804 <ADF_set_PHY_RDY_mode+0x34>)
 80007e0:	f003 faf4 	bl	8003dcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80007e4:	1d3b      	adds	r3, r7, #4
 80007e6:	2201      	movs	r2, #1
 80007e8:	4619      	mov	r1, r3
 80007ea:	4807      	ldr	r0, [pc, #28]	; (8000808 <ADF_set_PHY_RDY_mode+0x38>)
 80007ec:	f006 fd44 	bl	8007278 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80007f0:	2201      	movs	r2, #1
 80007f2:	2104      	movs	r1, #4
 80007f4:	4803      	ldr	r0, [pc, #12]	; (8000804 <ADF_set_PHY_RDY_mode+0x34>)
 80007f6:	f003 fae9 	bl	8003dcc <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40020000 	.word	0x40020000
 8000808:	20000c88 	.word	0x20000c88

0800080c <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 8000812:	23b5      	movs	r3, #181	; 0xb5
 8000814:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	2104      	movs	r1, #4
 800081a:	4809      	ldr	r0, [pc, #36]	; (8000840 <ADF_set_Tx_mode+0x34>)
 800081c:	f003 fad6 	bl	8003dcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	2201      	movs	r2, #1
 8000824:	4619      	mov	r1, r3
 8000826:	4807      	ldr	r0, [pc, #28]	; (8000844 <ADF_set_Tx_mode+0x38>)
 8000828:	f006 fd26 	bl	8007278 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800082c:	2201      	movs	r2, #1
 800082e:	2104      	movs	r1, #4
 8000830:	4803      	ldr	r0, [pc, #12]	; (8000840 <ADF_set_Tx_mode+0x34>)
 8000832:	f003 facb 	bl	8003dcc <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	40020000 	.word	0x40020000
 8000844:	20000c88 	.word	0x20000c88

08000848 <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 800084e:	23b4      	movs	r3, #180	; 0xb4
 8000850:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000852:	2200      	movs	r2, #0
 8000854:	2104      	movs	r1, #4
 8000856:	4809      	ldr	r0, [pc, #36]	; (800087c <ADF_set_Rx_mode+0x34>)
 8000858:	f003 fab8 	bl	8003dcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 800085c:	1d39      	adds	r1, r7, #4
 800085e:	2332      	movs	r3, #50	; 0x32
 8000860:	2201      	movs	r2, #1
 8000862:	4807      	ldr	r0, [pc, #28]	; (8000880 <ADF_set_Rx_mode+0x38>)
 8000864:	f006 f918 	bl	8006a98 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000868:	2201      	movs	r2, #1
 800086a:	2104      	movs	r1, #4
 800086c:	4803      	ldr	r0, [pc, #12]	; (800087c <ADF_set_Rx_mode+0x34>)
 800086e:	f003 faad 	bl	8003dcc <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40020000 	.word	0x40020000
 8000880:	20000c88 	.word	0x20000c88

08000884 <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000888:	2200      	movs	r2, #0
 800088a:	2104      	movs	r1, #4
 800088c:	480e      	ldr	r0, [pc, #56]	; (80008c8 <ADF_SPI_READY+0x44>)
 800088e:	f003 fa9d 	bl	8003dcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 8000892:	2332      	movs	r3, #50	; 0x32
 8000894:	2201      	movs	r2, #1
 8000896:	21ff      	movs	r1, #255	; 0xff
 8000898:	480c      	ldr	r0, [pc, #48]	; (80008cc <ADF_SPI_READY+0x48>)
 800089a:	f006 f8fd 	bl	8006a98 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 800089e:	2332      	movs	r3, #50	; 0x32
 80008a0:	2201      	movs	r2, #1
 80008a2:	490b      	ldr	r1, [pc, #44]	; (80008d0 <ADF_SPI_READY+0x4c>)
 80008a4:	4809      	ldr	r0, [pc, #36]	; (80008cc <ADF_SPI_READY+0x48>)
 80008a6:	f006 fa33 	bl	8006d10 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80008aa:	2201      	movs	r2, #1
 80008ac:	2104      	movs	r1, #4
 80008ae:	4806      	ldr	r0, [pc, #24]	; (80008c8 <ADF_SPI_READY+0x44>)
 80008b0:	f003 fa8c 	bl	8003dcc <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 80008b4:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <ADF_SPI_READY+0x4c>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	b25b      	sxtb	r3, r3
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	da01      	bge.n	80008c2 <ADF_SPI_READY+0x3e>
		return 1;
 80008be:	2301      	movs	r3, #1
 80008c0:	e000      	b.n	80008c4 <ADF_SPI_READY+0x40>
	else
		return 0;
 80008c2:	2300      	movs	r3, #0
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40020000 	.word	0x40020000
 80008cc:	20000c88 	.word	0x20000c88
 80008d0:	20000e5c 	.word	0x20000e5c

080008d4 <ADF_clear_Rx_flag>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);

	return ADF_status;
}

void ADF_clear_Rx_flag(void){
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 80008d8:	2108      	movs	r1, #8
 80008da:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80008de:	f7ff fea5 	bl	800062c <ADF_SPI_MEM_WR>
}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 80008e6:	b580      	push	{r7, lr}
 80008e8:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 80008ea:	2110      	movs	r1, #16
 80008ec:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80008f0:	f7ff fe9c 	bl	800062c <ADF_SPI_MEM_WR>
}
 80008f4:	bf00      	nop
 80008f6:	bd80      	pop	{r7, pc}

080008f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008fc:	f002 fa08 	bl	8002d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000900:	f000 f94a 	bl	8000b98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000904:	f000 fe02 	bl	800150c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000908:	f000 f9ca 	bl	8000ca0 <MX_ADC1_Init>
  MX_DAC_Init();
 800090c:	f000 fa40 	bl	8000d90 <MX_DAC_Init>
  MX_I2C1_Init();
 8000910:	f000 fa68 	bl	8000de4 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000914:	f000 faee 	bl	8000ef4 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000918:	f000 fb22 	bl	8000f60 <MX_SPI2_Init>
  MX_TIM1_Init();
 800091c:	f000 fb56 	bl	8000fcc <MX_TIM1_Init>
  MX_TIM3_Init();
 8000920:	f000 fc40 	bl	80011a4 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8000924:	f00b fed6 	bl	800c6d4 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 8000928:	f000 fdc6 	bl	80014b8 <MX_UART5_Init>
  MX_RTC_Init();
 800092c:	f000 fa88 	bl	8000e40 <MX_RTC_Init>
  MX_TIM5_Init();
 8000930:	f000 fcba 	bl	80012a8 <MX_TIM5_Init>
  MX_TIM11_Init();
 8000934:	f000 fd9c 	bl	8001470 <MX_TIM11_Init>
  MX_TIM2_Init();
 8000938:	f000 fbe8 	bl	800110c <MX_TIM2_Init>
  MX_TIM7_Init();
 800093c:	f000 fd28 	bl	8001390 <MX_TIM7_Init>
  MX_TIM9_Init();
 8000940:	f000 fd5c 	bl	80013fc <MX_TIM9_Init>
  MX_CRYP_Init();
 8000944:	f000 fa00 	bl	8000d48 <MX_CRYP_Init>
  /* USER CODE BEGIN 2 */

  // Start PWM timers for RGB led
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000948:	2100      	movs	r1, #0
 800094a:	4882      	ldr	r0, [pc, #520]	; (8000b54 <main+0x25c>)
 800094c:	f007 fd32 	bl	80083b4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000950:	2108      	movs	r1, #8
 8000952:	4881      	ldr	r0, [pc, #516]	; (8000b58 <main+0x260>)
 8000954:	f007 fd2e 	bl	80083b4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000958:	210c      	movs	r1, #12
 800095a:	487f      	ldr	r0, [pc, #508]	; (8000b58 <main+0x260>)
 800095c:	f007 fd2a 	bl	80083b4 <HAL_TIM_PWM_Start>

  LED_RGB_status(0, 0, 35);
 8000960:	2223      	movs	r2, #35	; 0x23
 8000962:	2100      	movs	r1, #0
 8000964:	2000      	movs	r0, #0
 8000966:	f001 f9f3 	bl	8001d50 <LED_RGB_status>

  startup();
 800096a:	f001 f999 	bl	8001ca0 <startup>

  ssh1106_Init();  // initialise
 800096e:	f001 fb3b 	bl	8001fe8 <ssh1106_Init>
  ssh1106_SetCursor(10,10);
 8000972:	210a      	movs	r1, #10
 8000974:	200a      	movs	r0, #10
 8000976:	f001 fcfb 	bl	8002370 <ssh1106_SetCursor>
  ssh1106_WriteString ("Algoritme 2", Font_7x10, White);
 800097a:	4a78      	ldr	r2, [pc, #480]	; (8000b5c <main+0x264>)
 800097c:	2301      	movs	r3, #1
 800097e:	ca06      	ldmia	r2, {r1, r2}
 8000980:	4877      	ldr	r0, [pc, #476]	; (8000b60 <main+0x268>)
 8000982:	f001 fccf 	bl	8002324 <ssh1106_WriteString>
  ssh1106_SetCursor(10, 30);
 8000986:	211e      	movs	r1, #30
 8000988:	200a      	movs	r0, #10
 800098a:	f001 fcf1 	bl	8002370 <ssh1106_SetCursor>
  ssh1106_WriteString ("Debugging", Font_7x10, White);
 800098e:	4a73      	ldr	r2, [pc, #460]	; (8000b5c <main+0x264>)
 8000990:	2301      	movs	r3, #1
 8000992:	ca06      	ldmia	r2, {r1, r2}
 8000994:	4873      	ldr	r0, [pc, #460]	; (8000b64 <main+0x26c>)
 8000996:	f001 fcc5 	bl	8002324 <ssh1106_WriteString>
  ssh1106_UpdateScreen(); //display
 800099a:	f001 fbb3 	bl	8002104 <ssh1106_UpdateScreen>
  ssh1106_SetDisplayOn(1);
 800099e:	2001      	movs	r0, #1
 80009a0:	f001 fd12 	bl	80023c8 <ssh1106_SetDisplayOn>

  /* Start transmit timer */
  HAL_TIM_Base_Start_IT(&htim2);
 80009a4:	4870      	ldr	r0, [pc, #448]	; (8000b68 <main+0x270>)
 80009a6:	f007 fb43 	bl	8008030 <HAL_TIM_Base_Start_IT>
  	while(1){

  		// Introduce artificial delay between receive from RX and send new dummy packet to RX
  		//-------------zie EXTI TIM2---------------

	  	if (settings_mode == 'T'){
 80009aa:	4b70      	ldr	r3, [pc, #448]	; (8000b6c <main+0x274>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	2b54      	cmp	r3, #84	; 0x54
 80009b0:	d11a      	bne.n	80009e8 <main+0xf0>
		  	if(send_e & send_packet){
 80009b2:	4b6f      	ldr	r3, [pc, #444]	; (8000b70 <main+0x278>)
 80009b4:	781a      	ldrb	r2, [r3, #0]
 80009b6:	4b6f      	ldr	r3, [pc, #444]	; (8000b74 <main+0x27c>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	4013      	ands	r3, r2
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d008      	beq.n	80009d4 <main+0xdc>
		  		// er mag een nieuw pakket gestuurd worden op TX + dit pakket moet e-lijn bevatten
		  		Send_e_line();
 80009c2:	f001 fa3d 	bl	8001e40 <Send_e_line>
		  		send_e = 0;
 80009c6:	4b6a      	ldr	r3, [pc, #424]	; (8000b70 <main+0x278>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	701a      	strb	r2, [r3, #0]
		  		send_packet = 0;
 80009cc:	4b69      	ldr	r3, [pc, #420]	; (8000b74 <main+0x27c>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	701a      	strb	r2, [r3, #0]
 80009d2:	e009      	b.n	80009e8 <main+0xf0>
		  	}
		  	else if (send_packet){
 80009d4:	4b67      	ldr	r3, [pc, #412]	; (8000b74 <main+0x27c>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d005      	beq.n	80009e8 <main+0xf0>
		  		// er mag een nieuw pakket gestuurd worden op TX
		  		SendDummyByte(0xDF);
 80009dc:	20df      	movs	r0, #223	; 0xdf
 80009de:	f001 f9ff 	bl	8001de0 <SendDummyByte>
		  		send_packet = 0;
 80009e2:	4b64      	ldr	r3, [pc, #400]	; (8000b74 <main+0x27c>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	701a      	strb	r2, [r3, #0]
		  	}
	  	}

		// Packet received
		if(INT_PACKET_RECEIVED){
 80009e8:	4b63      	ldr	r3, [pc, #396]	; (8000b78 <main+0x280>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	f000 80a7 	beq.w	8000b40 <main+0x248>
		  	INT_PACKET_RECEIVED = 0;
 80009f2:	4b61      	ldr	r3, [pc, #388]	; (8000b78 <main+0x280>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	701a      	strb	r2, [r3, #0]
		  	if(settings_mode == 'T'){
 80009f8:	4b5c      	ldr	r3, [pc, #368]	; (8000b6c <main+0x274>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	2b54      	cmp	r3, #84	; 0x54
 80009fe:	d14a      	bne.n	8000a96 <main+0x19e>
		  		// Extract Pkt_length, Pkt_type, Data and RSSI from received package
		  		RSSI = ReadPacket();
 8000a00:	f001 fa5a 	bl	8001eb8 <ReadPacket>
 8000a04:	4603      	mov	r3, r0
 8000a06:	461a      	mov	r2, r3
 8000a08:	4b5c      	ldr	r3, [pc, #368]	; (8000b7c <main+0x284>)
 8000a0a:	701a      	strb	r2, [r3, #0]
		  		/* Check packet type (soort beveiliging voor "random" pakketten)
		  		 	 0xDF = dummy-packet -> change to audio packet later on in development
		  		 	 0xEF = e-line
		  		*/
		  		if(Pkt_type == 0xDF){ //normaal krijgt hij enkel DF (dummy als TX)
 8000a0c:	4b5c      	ldr	r3, [pc, #368]	; (8000b80 <main+0x288>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	2bdf      	cmp	r3, #223	; 0xdf
 8000a12:	f040 8095 	bne.w	8000b40 <main+0x248>

					// Update RSSI_Measured
					RSSI_Measured[RSSI_counter] = RSSI;
 8000a16:	4b5b      	ldr	r3, [pc, #364]	; (8000b84 <main+0x28c>)
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	4b57      	ldr	r3, [pc, #348]	; (8000b7c <main+0x284>)
 8000a1e:	7819      	ldrb	r1, [r3, #0]
 8000a20:	4b59      	ldr	r3, [pc, #356]	; (8000b88 <main+0x290>)
 8000a22:	5499      	strb	r1, [r3, r2]

					RSSI_counter++;
 8000a24:	4b57      	ldr	r3, [pc, #348]	; (8000b84 <main+0x28c>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	3301      	adds	r3, #1
 8000a2a:	b2da      	uxtb	r2, r3
 8000a2c:	4b55      	ldr	r3, [pc, #340]	; (8000b84 <main+0x28c>)
 8000a2e:	701a      	strb	r2, [r3, #0]

					// Update min and max RSSI on the fly */
					if(RSSI < RSSI_Range[0]){
 8000a30:	4b56      	ldr	r3, [pc, #344]	; (8000b8c <main+0x294>)
 8000a32:	781a      	ldrb	r2, [r3, #0]
 8000a34:	4b51      	ldr	r3, [pc, #324]	; (8000b7c <main+0x284>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	d904      	bls.n	8000a46 <main+0x14e>
						RSSI_Range[0] = RSSI;
 8000a3c:	4b4f      	ldr	r3, [pc, #316]	; (8000b7c <main+0x284>)
 8000a3e:	781a      	ldrb	r2, [r3, #0]
 8000a40:	4b52      	ldr	r3, [pc, #328]	; (8000b8c <main+0x294>)
 8000a42:	701a      	strb	r2, [r3, #0]
 8000a44:	e009      	b.n	8000a5a <main+0x162>
					}
					else if(RSSI > RSSI_Range[1]){
 8000a46:	4b51      	ldr	r3, [pc, #324]	; (8000b8c <main+0x294>)
 8000a48:	785a      	ldrb	r2, [r3, #1]
 8000a4a:	4b4c      	ldr	r3, [pc, #304]	; (8000b7c <main+0x284>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	d203      	bcs.n	8000a5a <main+0x162>
						RSSI_Range[1] = RSSI;
 8000a52:	4b4a      	ldr	r3, [pc, #296]	; (8000b7c <main+0x284>)
 8000a54:	781a      	ldrb	r2, [r3, #0]
 8000a56:	4b4d      	ldr	r3, [pc, #308]	; (8000b8c <main+0x294>)
 8000a58:	705a      	strb	r2, [r3, #1]
					}


					if(RSSI_counter == 128){ //als RSSI_counter = 128 ==> RSSI_Measured[127] werd ingevuld en daarna werd de counter verhoogd
 8000a5a:	4b4a      	ldr	r3, [pc, #296]	; (8000b84 <main+0x28c>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	2b80      	cmp	r3, #128	; 0x80
 8000a60:	d16e      	bne.n	8000b40 <main+0x248>
						RSSI_counter = 0;
 8000a62:	4b48      	ldr	r3, [pc, #288]	; (8000b84 <main+0x28c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	701a      	strb	r2, [r3, #0]
						makeGraycode(); // make e- and d-lines
 8000a68:	f000 ff9c 	bl	80019a4 <makeGraycode>

						//reset RSSI_range //--> ["infinity", 0]
						//opmerking: wss zijn min en max ook omgekeerd omdat het tweecomplement is (255 ==> -127 dBm denk ik), maar vooral entropy is belangrijk dus maakt niet uit
						RSSI_Range[0] = 0XFF; //min
 8000a6c:	4b47      	ldr	r3, [pc, #284]	; (8000b8c <main+0x294>)
 8000a6e:	22ff      	movs	r2, #255	; 0xff
 8000a70:	701a      	strb	r2, [r3, #0]
						RSSI_Range[1] = 0X00; //max
 8000a72:	4b46      	ldr	r3, [pc, #280]	; (8000b8c <main+0x294>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	705a      	strb	r2, [r3, #1]

						if(settings_mode == 'T'){
 8000a78:	4b3c      	ldr	r3, [pc, #240]	; (8000b6c <main+0x274>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b54      	cmp	r3, #84	; 0x54
 8000a7e:	d15f      	bne.n	8000b40 <main+0x248>
							send_e = 1;
 8000a80:	4b3b      	ldr	r3, [pc, #236]	; (8000b70 <main+0x278>)
 8000a82:	2201      	movs	r2, #1
 8000a84:	701a      	strb	r2, [r3, #0]
							generateKeyGraycode();
 8000a86:	f001 f863 	bl	8001b50 <generateKeyGraycode>
							key_counter++;
 8000a8a:	4b41      	ldr	r3, [pc, #260]	; (8000b90 <main+0x298>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	4a3f      	ldr	r2, [pc, #252]	; (8000b90 <main+0x298>)
 8000a92:	6013      	str	r3, [r2, #0]
 8000a94:	e054      	b.n	8000b40 <main+0x248>
						}
					}
		  		}
		  	}

		  	else if (settings_mode == 'R'){
 8000a96:	4b35      	ldr	r3, [pc, #212]	; (8000b6c <main+0x274>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2b52      	cmp	r3, #82	; 0x52
 8000a9c:	d150      	bne.n	8000b40 <main+0x248>
				SendDummyByte(0xDF); //moet mogelijks op het einde van deze if
 8000a9e:	20df      	movs	r0, #223	; 0xdf
 8000aa0:	f001 f99e 	bl	8001de0 <SendDummyByte>
				//ADF_set_Rx_mode(); // gebeurt normaal automatisch nadat een pakket gestuurd is door de ADF_set_turnaround_Tx_Rx

				// Extract Pkt_length, Pkt_type, data and RSSI from received package
				RSSI = ReadPacket();
 8000aa4:	f001 fa08 	bl	8001eb8 <ReadPacket>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	461a      	mov	r2, r3
 8000aac:	4b33      	ldr	r3, [pc, #204]	; (8000b7c <main+0x284>)
 8000aae:	701a      	strb	r2, [r3, #0]
		  		if(Pkt_type == 0xDF || Pkt_type == 0xEF){
 8000ab0:	4b33      	ldr	r3, [pc, #204]	; (8000b80 <main+0x288>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2bdf      	cmp	r3, #223	; 0xdf
 8000ab6:	d003      	beq.n	8000ac0 <main+0x1c8>
 8000ab8:	4b31      	ldr	r3, [pc, #196]	; (8000b80 <main+0x288>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	2bef      	cmp	r3, #239	; 0xef
 8000abe:	d13f      	bne.n	8000b40 <main+0x248>
		  			// Update RSSI_Measured
					RSSI_Measured[RSSI_counter] = RSSI;
 8000ac0:	4b30      	ldr	r3, [pc, #192]	; (8000b84 <main+0x28c>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	4b2d      	ldr	r3, [pc, #180]	; (8000b7c <main+0x284>)
 8000ac8:	7819      	ldrb	r1, [r3, #0]
 8000aca:	4b2f      	ldr	r3, [pc, #188]	; (8000b88 <main+0x290>)
 8000acc:	5499      	strb	r1, [r3, r2]

					RSSI_counter++;
 8000ace:	4b2d      	ldr	r3, [pc, #180]	; (8000b84 <main+0x28c>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	b2da      	uxtb	r2, r3
 8000ad6:	4b2b      	ldr	r3, [pc, #172]	; (8000b84 <main+0x28c>)
 8000ad8:	701a      	strb	r2, [r3, #0]

					// Update min and max RSSI on the fly */
					if(RSSI < RSSI_Range[0]){
 8000ada:	4b2c      	ldr	r3, [pc, #176]	; (8000b8c <main+0x294>)
 8000adc:	781a      	ldrb	r2, [r3, #0]
 8000ade:	4b27      	ldr	r3, [pc, #156]	; (8000b7c <main+0x284>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d904      	bls.n	8000af0 <main+0x1f8>
						RSSI_Range[0] = RSSI;
 8000ae6:	4b25      	ldr	r3, [pc, #148]	; (8000b7c <main+0x284>)
 8000ae8:	781a      	ldrb	r2, [r3, #0]
 8000aea:	4b28      	ldr	r3, [pc, #160]	; (8000b8c <main+0x294>)
 8000aec:	701a      	strb	r2, [r3, #0]
 8000aee:	e009      	b.n	8000b04 <main+0x20c>
					}
					else if(RSSI > RSSI_Range[1]){
 8000af0:	4b26      	ldr	r3, [pc, #152]	; (8000b8c <main+0x294>)
 8000af2:	785a      	ldrb	r2, [r3, #1]
 8000af4:	4b21      	ldr	r3, [pc, #132]	; (8000b7c <main+0x284>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d203      	bcs.n	8000b04 <main+0x20c>
						RSSI_Range[1] = RSSI;
 8000afc:	4b1f      	ldr	r3, [pc, #124]	; (8000b7c <main+0x284>)
 8000afe:	781a      	ldrb	r2, [r3, #0]
 8000b00:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <main+0x294>)
 8000b02:	705a      	strb	r2, [r3, #1]
					}

					if(RSSI_counter == 128){ //als RSSI_counter = 128 ==> RSSI_Measured[127] werd ingevuld en daarna werd de counter verhoogd
 8000b04:	4b1f      	ldr	r3, [pc, #124]	; (8000b84 <main+0x28c>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	2b80      	cmp	r3, #128	; 0x80
 8000b0a:	d10a      	bne.n	8000b22 <main+0x22a>
						RSSI_counter = 0;
 8000b0c:	4b1d      	ldr	r3, [pc, #116]	; (8000b84 <main+0x28c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	701a      	strb	r2, [r3, #0]
						makeGraycode(); // make e- and d-lines
 8000b12:	f000 ff47 	bl	80019a4 <makeGraycode>

						//reset RSSI_range //--> ["infinity", 0]
						RSSI_Range[0] = 0XFF; //min
 8000b16:	4b1d      	ldr	r3, [pc, #116]	; (8000b8c <main+0x294>)
 8000b18:	22ff      	movs	r2, #255	; 0xff
 8000b1a:	701a      	strb	r2, [r3, #0]
						RSSI_Range[1] = 0X00; //max
 8000b1c:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <main+0x294>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	705a      	strb	r2, [r3, #1]
						/* Check packet type
							// 0xDF = dummy-packet -> change to audio packet later on in development
							// 0xEF = e-line
						*/
					}
					if(Pkt_type == 0xEF){
 8000b22:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <main+0x288>)
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	2bef      	cmp	r3, #239	; 0xef
 8000b28:	d10a      	bne.n	8000b40 <main+0x248>
						if(RSSI_counter == 0){ //zie ppt dia 22
 8000b2a:	4b16      	ldr	r3, [pc, #88]	; (8000b84 <main+0x28c>)
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d106      	bne.n	8000b40 <main+0x248>
							//e-line replacement happens in readPacket (e-line from TX is directly read in this array)
							generateKeyGraycode();
 8000b32:	f001 f80d 	bl	8001b50 <generateKeyGraycode>
							key_counter++;
 8000b36:	4b16      	ldr	r3, [pc, #88]	; (8000b90 <main+0x298>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	3301      	adds	r3, #1
 8000b3c:	4a14      	ldr	r2, [pc, #80]	; (8000b90 <main+0x298>)
 8000b3e:	6013      	str	r3, [r2, #0]
					}
		  		}
		  	}
		}

	  	if (INT_PACKET_SENT){
 8000b40:	4b14      	ldr	r3, [pc, #80]	; (8000b94 <main+0x29c>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	f43f af30 	beq.w	80009aa <main+0xb2>
		  	INT_PACKET_SENT = 0;
 8000b4a:	4b12      	ldr	r3, [pc, #72]	; (8000b94 <main+0x29c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	701a      	strb	r2, [r3, #0]
	  	if (settings_mode == 'T'){
 8000b50:	e72b      	b.n	80009aa <main+0xb2>
 8000b52:	bf00      	nop
 8000b54:	20000bf0 	.word	0x20000bf0
 8000b58:	20000988 	.word	0x20000988
 8000b5c:	20000020 	.word	0x20000020
 8000b60:	0800d2c0 	.word	0x0800d2c0
 8000b64:	0800d2cc 	.word	0x0800d2cc
 8000b68:	20000ce0 	.word	0x20000ce0
 8000b6c:	20000000 	.word	0x20000000
 8000b70:	20000bcc 	.word	0x20000bcc
 8000b74:	20000aed 	.word	0x20000aed
 8000b78:	200001c4 	.word	0x200001c4
 8000b7c:	20000aec 	.word	0x20000aec
 8000b80:	20000c87 	.word	0x20000c87
 8000b84:	20000859 	.word	0x20000859
 8000b88:	20000d2c 	.word	0x20000d2c
 8000b8c:	20000df8 	.word	0x20000df8
 8000b90:	200001cc 	.word	0x200001cc
 8000b94:	200001c5 	.word	0x200001c5

08000b98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b098      	sub	sp, #96	; 0x60
 8000b9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b9e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ba2:	2230      	movs	r2, #48	; 0x30
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f00c fb72 	bl	800d290 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bac:	f107 031c 	add.w	r3, r7, #28
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]
 8000bba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bbc:	f107 030c 	add.w	r3, r7, #12
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	605a      	str	r2, [r3, #4]
 8000bc6:	609a      	str	r2, [r3, #8]
 8000bc8:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	60bb      	str	r3, [r7, #8]
 8000bce:	4b32      	ldr	r3, [pc, #200]	; (8000c98 <SystemClock_Config+0x100>)
 8000bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd2:	4a31      	ldr	r2, [pc, #196]	; (8000c98 <SystemClock_Config+0x100>)
 8000bd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bd8:	6413      	str	r3, [r2, #64]	; 0x40
 8000bda:	4b2f      	ldr	r3, [pc, #188]	; (8000c98 <SystemClock_Config+0x100>)
 8000bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000be2:	60bb      	str	r3, [r7, #8]
 8000be4:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000be6:	2300      	movs	r3, #0
 8000be8:	607b      	str	r3, [r7, #4]
 8000bea:	4b2c      	ldr	r3, [pc, #176]	; (8000c9c <SystemClock_Config+0x104>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a2b      	ldr	r2, [pc, #172]	; (8000c9c <SystemClock_Config+0x104>)
 8000bf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bf4:	6013      	str	r3, [r2, #0]
 8000bf6:	4b29      	ldr	r3, [pc, #164]	; (8000c9c <SystemClock_Config+0x104>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000c02:	2305      	movs	r3, #5
 8000c04:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c0a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c10:	2302      	movs	r3, #2
 8000c12:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c14:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c18:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000c1a:	2319      	movs	r3, #25
 8000c1c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c1e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000c22:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c24:	2302      	movs	r3, #2
 8000c26:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000c28:	2307      	movs	r3, #7
 8000c2a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000c30:	4618      	mov	r0, r3
 8000c32:	f004 feef 	bl	8005a14 <HAL_RCC_OscConfig>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000c3c:	f001 f994 	bl	8001f68 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c40:	230f      	movs	r3, #15
 8000c42:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c44:	2302      	movs	r3, #2
 8000c46:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c4c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000c50:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c56:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c58:	f107 031c 	add.w	r3, r7, #28
 8000c5c:	2105      	movs	r1, #5
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f005 f950 	bl	8005f04 <HAL_RCC_ClockConfig>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000c6a:	f001 f97d 	bl	8001f68 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000c72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c76:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c78:	f107 030c 	add.w	r3, r7, #12
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f005 fb39 	bl	80062f4 <HAL_RCCEx_PeriphCLKConfig>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000c88:	f001 f96e 	bl	8001f68 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000c8c:	f005 fa20 	bl	80060d0 <HAL_RCC_EnableCSS>
}
 8000c90:	bf00      	nop
 8000c92:	3760      	adds	r7, #96	; 0x60
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	40023800 	.word	0x40023800
 8000c9c:	40007000 	.word	0x40007000

08000ca0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b084      	sub	sp, #16
 8000ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ca6:	463b      	mov	r3, r7
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000cb2:	4b23      	ldr	r3, [pc, #140]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000cb4:	4a23      	ldr	r2, [pc, #140]	; (8000d44 <MX_ADC1_Init+0xa4>)
 8000cb6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000cb8:	4b21      	ldr	r3, [pc, #132]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000cba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000cbe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000cc0:	4b1f      	ldr	r3, [pc, #124]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000cc2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000cc6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000cc8:	4b1d      	ldr	r3, [pc, #116]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cce:	4b1c      	ldr	r3, [pc, #112]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cd4:	4b1a      	ldr	r3, [pc, #104]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000cdc:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000cde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ce2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 8000ce4:	4b16      	ldr	r3, [pc, #88]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000ce6:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8000cea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cec:	4b14      	ldr	r3, [pc, #80]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000cf2:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d00:	4b0f      	ldr	r3, [pc, #60]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000d02:	2201      	movs	r2, #1
 8000d04:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d06:	480e      	ldr	r0, [pc, #56]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000d08:	f002 f898 	bl	8002e3c <HAL_ADC_Init>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8000d12:	f001 f929 	bl	8001f68 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d16:	2303      	movs	r3, #3
 8000d18:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d22:	463b      	mov	r3, r7
 8000d24:	4619      	mov	r1, r3
 8000d26:	4806      	ldr	r0, [pc, #24]	; (8000d40 <MX_ADC1_Init+0xa0>)
 8000d28:	f002 fa2a 	bl	8003180 <HAL_ADC_ConfigChannel>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000d32:	f001 f919 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d36:	bf00      	nop
 8000d38:	3710      	adds	r7, #16
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20000a24 	.word	0x20000a24
 8000d44:	40012000 	.word	0x40012000

08000d48 <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 8000d4c:	4b0d      	ldr	r3, [pc, #52]	; (8000d84 <MX_CRYP_Init+0x3c>)
 8000d4e:	4a0e      	ldr	r2, [pc, #56]	; (8000d88 <MX_CRYP_Init+0x40>)
 8000d50:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8000d52:	4b0c      	ldr	r3, [pc, #48]	; (8000d84 <MX_CRYP_Init+0x3c>)
 8000d54:	2280      	movs	r2, #128	; 0x80
 8000d56:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8000d58:	4b0a      	ldr	r3, [pc, #40]	; (8000d84 <MX_CRYP_Init+0x3c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 8000d5e:	4b09      	ldr	r3, [pc, #36]	; (8000d84 <MX_CRYP_Init+0x3c>)
 8000d60:	4a0a      	ldr	r2, [pc, #40]	; (8000d8c <MX_CRYP_Init+0x44>)
 8000d62:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 8000d64:	4b07      	ldr	r3, [pc, #28]	; (8000d84 <MX_CRYP_Init+0x3c>)
 8000d66:	2220      	movs	r2, #32
 8000d68:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 8000d6a:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <MX_CRYP_Init+0x3c>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8000d70:	4804      	ldr	r0, [pc, #16]	; (8000d84 <MX_CRYP_Init+0x3c>)
 8000d72:	f002 fd3e 	bl	80037f2 <HAL_CRYP_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 8000d7c:	f001 f8f4 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20000dfc 	.word	0x20000dfc
 8000d88:	50060000 	.word	0x50060000
 8000d8c:	0800d328 	.word	0x0800d328

08000d90 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000d96:	463b      	mov	r3, r7
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
 8000d9c:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000d9e:	4b0f      	ldr	r3, [pc, #60]	; (8000ddc <MX_DAC_Init+0x4c>)
 8000da0:	4a0f      	ldr	r2, [pc, #60]	; (8000de0 <MX_DAC_Init+0x50>)
 8000da2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000da4:	480d      	ldr	r0, [pc, #52]	; (8000ddc <MX_DAC_Init+0x4c>)
 8000da6:	f002 fd5c 	bl	8003862 <HAL_DAC_Init>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000db0:	f001 f8da 	bl	8001f68 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000db4:	2300      	movs	r3, #0
 8000db6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000db8:	2300      	movs	r3, #0
 8000dba:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000dbc:	463b      	mov	r3, r7
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	4806      	ldr	r0, [pc, #24]	; (8000ddc <MX_DAC_Init+0x4c>)
 8000dc4:	f002 fdd3 	bl	800396e <HAL_DAC_ConfigChannel>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000dce:	f001 f8cb 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000dd2:	bf00      	nop
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20000b38 	.word	0x20000b38
 8000de0:	40007400 	.word	0x40007400

08000de4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <MX_I2C1_Init+0x50>)
 8000dea:	4a13      	ldr	r2, [pc, #76]	; (8000e38 <MX_I2C1_Init+0x54>)
 8000dec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000dee:	4b11      	ldr	r3, [pc, #68]	; (8000e34 <MX_I2C1_Init+0x50>)
 8000df0:	4a12      	ldr	r2, [pc, #72]	; (8000e3c <MX_I2C1_Init+0x58>)
 8000df2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000df4:	4b0f      	ldr	r3, [pc, #60]	; (8000e34 <MX_I2C1_Init+0x50>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000dfa:	4b0e      	ldr	r3, [pc, #56]	; (8000e34 <MX_I2C1_Init+0x50>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e00:	4b0c      	ldr	r3, [pc, #48]	; (8000e34 <MX_I2C1_Init+0x50>)
 8000e02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000e06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e08:	4b0a      	ldr	r3, [pc, #40]	; (8000e34 <MX_I2C1_Init+0x50>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e0e:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <MX_I2C1_Init+0x50>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e14:	4b07      	ldr	r3, [pc, #28]	; (8000e34 <MX_I2C1_Init+0x50>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e1a:	4b06      	ldr	r3, [pc, #24]	; (8000e34 <MX_I2C1_Init+0x50>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e20:	4804      	ldr	r0, [pc, #16]	; (8000e34 <MX_I2C1_Init+0x50>)
 8000e22:	f003 f805 	bl	8003e30 <HAL_I2C_Init>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e2c:	f001 f89c 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e30:	bf00      	nop
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	200008dc 	.word	0x200008dc
 8000e38:	40005400 	.word	0x40005400
 8000e3c:	000186a0 	.word	0x000186a0

08000e40 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b086      	sub	sp, #24
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000e46:	1d3b      	adds	r3, r7, #4
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000e54:	2300      	movs	r3, #0
 8000e56:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000e58:	4b24      	ldr	r3, [pc, #144]	; (8000eec <MX_RTC_Init+0xac>)
 8000e5a:	4a25      	ldr	r2, [pc, #148]	; (8000ef0 <MX_RTC_Init+0xb0>)
 8000e5c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000e5e:	4b23      	ldr	r3, [pc, #140]	; (8000eec <MX_RTC_Init+0xac>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000e64:	4b21      	ldr	r3, [pc, #132]	; (8000eec <MX_RTC_Init+0xac>)
 8000e66:	227f      	movs	r2, #127	; 0x7f
 8000e68:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000e6a:	4b20      	ldr	r3, [pc, #128]	; (8000eec <MX_RTC_Init+0xac>)
 8000e6c:	22ff      	movs	r2, #255	; 0xff
 8000e6e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e70:	4b1e      	ldr	r3, [pc, #120]	; (8000eec <MX_RTC_Init+0xac>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e76:	4b1d      	ldr	r3, [pc, #116]	; (8000eec <MX_RTC_Init+0xac>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e7c:	4b1b      	ldr	r3, [pc, #108]	; (8000eec <MX_RTC_Init+0xac>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e82:	481a      	ldr	r0, [pc, #104]	; (8000eec <MX_RTC_Init+0xac>)
 8000e84:	f005 fb18 	bl	80064b8 <HAL_RTC_Init>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000e8e:	f001 f86b 	bl	8001f68 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 8000e92:	230c      	movs	r3, #12
 8000e94:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 8000e96:	233b      	movs	r3, #59	; 0x3b
 8000e98:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000ea6:	1d3b      	adds	r3, r7, #4
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	4619      	mov	r1, r3
 8000eac:	480f      	ldr	r0, [pc, #60]	; (8000eec <MX_RTC_Init+0xac>)
 8000eae:	f005 fb94 	bl	80065da <HAL_RTC_SetTime>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000eb8:	f001 f856 	bl	8001f68 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8000ec0:	2305      	movs	r3, #5
 8000ec2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 8000ec4:	231f      	movs	r3, #31
 8000ec6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000ecc:	463b      	mov	r3, r7
 8000ece:	2200      	movs	r2, #0
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4806      	ldr	r0, [pc, #24]	; (8000eec <MX_RTC_Init+0xac>)
 8000ed4:	f005 fc3e 	bl	8006754 <HAL_RTC_SetDate>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000ede:	f001 f843 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ee2:	bf00      	nop
 8000ee4:	3718      	adds	r7, #24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000bd0 	.word	0x20000bd0
 8000ef0:	40002800 	.word	0x40002800

08000ef4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ef8:	4b17      	ldr	r3, [pc, #92]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000efa:	4a18      	ldr	r2, [pc, #96]	; (8000f5c <MX_SPI1_Init+0x68>)
 8000efc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000efe:	4b16      	ldr	r3, [pc, #88]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000f00:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f04:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f06:	4b14      	ldr	r3, [pc, #80]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f0c:	4b12      	ldr	r3, [pc, #72]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f12:	4b11      	ldr	r3, [pc, #68]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f18:	4b0f      	ldr	r3, [pc, #60]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f1e:	4b0e      	ldr	r3, [pc, #56]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000f20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f24:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000f26:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000f28:	2210      	movs	r2, #16
 8000f2a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f2c:	4b0a      	ldr	r3, [pc, #40]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f32:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f38:	4b07      	ldr	r3, [pc, #28]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f3e:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000f40:	220a      	movs	r2, #10
 8000f42:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f44:	4804      	ldr	r0, [pc, #16]	; (8000f58 <MX_SPI1_Init+0x64>)
 8000f46:	f005 fd1e 	bl	8006986 <HAL_SPI_Init>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f50:	f001 f80a 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f54:	bf00      	nop
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000c88 	.word	0x20000c88
 8000f5c:	40013000 	.word	0x40013000

08000f60 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f64:	4b17      	ldr	r3, [pc, #92]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000f66:	4a18      	ldr	r2, [pc, #96]	; (8000fc8 <MX_SPI2_Init+0x68>)
 8000f68:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f6a:	4b16      	ldr	r3, [pc, #88]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000f6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f70:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f72:	4b14      	ldr	r3, [pc, #80]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f7e:	4b11      	ldr	r3, [pc, #68]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f84:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000f8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f90:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000f92:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000f94:	2210      	movs	r2, #16
 8000f96:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f98:	4b0a      	ldr	r3, [pc, #40]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f9e:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fa4:	4b07      	ldr	r3, [pc, #28]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000faa:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000fac:	220a      	movs	r2, #10
 8000fae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000fb0:	4804      	ldr	r0, [pc, #16]	; (8000fc4 <MX_SPI2_Init+0x64>)
 8000fb2:	f005 fce8 	bl	8006986 <HAL_SPI_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000fbc:	f000 ffd4 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	20000800 	.word	0x20000800
 8000fc8:	40003800 	.word	0x40003800

08000fcc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b096      	sub	sp, #88	; 0x58
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fd2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]
 8000fdc:	609a      	str	r2, [r3, #8]
 8000fde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fe0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fee:	2200      	movs	r2, #0
 8000ff0:	601a      	str	r2, [r3, #0]
 8000ff2:	605a      	str	r2, [r3, #4]
 8000ff4:	609a      	str	r2, [r3, #8]
 8000ff6:	60da      	str	r2, [r3, #12]
 8000ff8:	611a      	str	r2, [r3, #16]
 8000ffa:	615a      	str	r2, [r3, #20]
 8000ffc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	2220      	movs	r2, #32
 8001002:	2100      	movs	r1, #0
 8001004:	4618      	mov	r0, r3
 8001006:	f00c f943 	bl	800d290 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800100a:	4b3e      	ldr	r3, [pc, #248]	; (8001104 <MX_TIM1_Init+0x138>)
 800100c:	4a3e      	ldr	r2, [pc, #248]	; (8001108 <MX_TIM1_Init+0x13c>)
 800100e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 8001010:	4b3c      	ldr	r3, [pc, #240]	; (8001104 <MX_TIM1_Init+0x138>)
 8001012:	f244 129f 	movw	r2, #16799	; 0x419f
 8001016:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001018:	4b3a      	ldr	r3, [pc, #232]	; (8001104 <MX_TIM1_Init+0x138>)
 800101a:	2200      	movs	r2, #0
 800101c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800101e:	4b39      	ldr	r3, [pc, #228]	; (8001104 <MX_TIM1_Init+0x138>)
 8001020:	2263      	movs	r2, #99	; 0x63
 8001022:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001024:	4b37      	ldr	r3, [pc, #220]	; (8001104 <MX_TIM1_Init+0x138>)
 8001026:	2200      	movs	r2, #0
 8001028:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800102a:	4b36      	ldr	r3, [pc, #216]	; (8001104 <MX_TIM1_Init+0x138>)
 800102c:	2200      	movs	r2, #0
 800102e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001030:	4b34      	ldr	r3, [pc, #208]	; (8001104 <MX_TIM1_Init+0x138>)
 8001032:	2280      	movs	r2, #128	; 0x80
 8001034:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001036:	4833      	ldr	r0, [pc, #204]	; (8001104 <MX_TIM1_Init+0x138>)
 8001038:	f006 ffaa 	bl	8007f90 <HAL_TIM_Base_Init>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001042:	f000 ff91 	bl	8001f68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001046:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800104a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800104c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001050:	4619      	mov	r1, r3
 8001052:	482c      	ldr	r0, [pc, #176]	; (8001104 <MX_TIM1_Init+0x138>)
 8001054:	f007 fc94 	bl	8008980 <HAL_TIM_ConfigClockSource>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800105e:	f000 ff83 	bl	8001f68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001062:	4828      	ldr	r0, [pc, #160]	; (8001104 <MX_TIM1_Init+0x138>)
 8001064:	f007 f94c 	bl	8008300 <HAL_TIM_PWM_Init>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800106e:	f000 ff7b 	bl	8001f68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001072:	2300      	movs	r3, #0
 8001074:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001076:	2300      	movs	r3, #0
 8001078:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800107a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800107e:	4619      	mov	r1, r3
 8001080:	4820      	ldr	r0, [pc, #128]	; (8001104 <MX_TIM1_Init+0x138>)
 8001082:	f008 f879 	bl	8009178 <HAL_TIMEx_MasterConfigSynchronization>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800108c:	f000 ff6c 	bl	8001f68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001090:	2360      	movs	r3, #96	; 0x60
 8001092:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001094:	2300      	movs	r3, #0
 8001096:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001098:	2300      	movs	r3, #0
 800109a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800109c:	2300      	movs	r3, #0
 800109e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010a0:	2300      	movs	r3, #0
 80010a2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010a4:	2300      	movs	r3, #0
 80010a6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010a8:	2300      	movs	r3, #0
 80010aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010b0:	2200      	movs	r2, #0
 80010b2:	4619      	mov	r1, r3
 80010b4:	4813      	ldr	r0, [pc, #76]	; (8001104 <MX_TIM1_Init+0x138>)
 80010b6:	f007 fba5 	bl	8008804 <HAL_TIM_PWM_ConfigChannel>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80010c0:	f000 ff52 	bl	8001f68 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010c4:	2300      	movs	r3, #0
 80010c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010de:	2300      	movs	r3, #0
 80010e0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	4619      	mov	r1, r3
 80010e6:	4807      	ldr	r0, [pc, #28]	; (8001104 <MX_TIM1_Init+0x138>)
 80010e8:	f008 f8c2 	bl	8009270 <HAL_TIMEx_ConfigBreakDeadTime>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80010f2:	f000 ff39 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80010f6:	4803      	ldr	r0, [pc, #12]	; (8001104 <MX_TIM1_Init+0x138>)
 80010f8:	f001 fc44 	bl	8002984 <HAL_TIM_MspPostInit>

}
 80010fc:	bf00      	nop
 80010fe:	3758      	adds	r7, #88	; 0x58
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000bf0 	.word	0x20000bf0
 8001108:	40010000 	.word	0x40010000

0800110c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001112:	f107 0308 	add.w	r3, r7, #8
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	605a      	str	r2, [r3, #4]
 800111c:	609a      	str	r2, [r3, #8]
 800111e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001120:	463b      	mov	r3, r7
 8001122:	2200      	movs	r2, #0
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001128:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <MX_TIM2_Init+0x94>)
 800112a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800112e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001130:	4b1b      	ldr	r3, [pc, #108]	; (80011a0 <MX_TIM2_Init+0x94>)
 8001132:	2253      	movs	r2, #83	; 0x53
 8001134:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001136:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <MX_TIM2_Init+0x94>)
 8001138:	2200      	movs	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 6000-1;
 800113c:	4b18      	ldr	r3, [pc, #96]	; (80011a0 <MX_TIM2_Init+0x94>)
 800113e:	f241 726f 	movw	r2, #5999	; 0x176f
 8001142:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001144:	4b16      	ldr	r3, [pc, #88]	; (80011a0 <MX_TIM2_Init+0x94>)
 8001146:	2200      	movs	r2, #0
 8001148:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800114a:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <MX_TIM2_Init+0x94>)
 800114c:	2200      	movs	r2, #0
 800114e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001150:	4813      	ldr	r0, [pc, #76]	; (80011a0 <MX_TIM2_Init+0x94>)
 8001152:	f006 ff1d 	bl	8007f90 <HAL_TIM_Base_Init>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800115c:	f000 ff04 	bl	8001f68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001160:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001164:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001166:	f107 0308 	add.w	r3, r7, #8
 800116a:	4619      	mov	r1, r3
 800116c:	480c      	ldr	r0, [pc, #48]	; (80011a0 <MX_TIM2_Init+0x94>)
 800116e:	f007 fc07 	bl	8008980 <HAL_TIM_ConfigClockSource>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001178:	f000 fef6 	bl	8001f68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800117c:	2320      	movs	r3, #32
 800117e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001180:	2300      	movs	r3, #0
 8001182:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001184:	463b      	mov	r3, r7
 8001186:	4619      	mov	r1, r3
 8001188:	4805      	ldr	r0, [pc, #20]	; (80011a0 <MX_TIM2_Init+0x94>)
 800118a:	f007 fff5 	bl	8009178 <HAL_TIMEx_MasterConfigSynchronization>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001194:	f000 fee8 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001198:	bf00      	nop
 800119a:	3718      	adds	r7, #24
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20000ce0 	.word	0x20000ce0

080011a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08e      	sub	sp, #56	; 0x38
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
 80011b2:	605a      	str	r2, [r3, #4]
 80011b4:	609a      	str	r2, [r3, #8]
 80011b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b8:	f107 0320 	add.w	r3, r7, #32
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]
 80011d0:	615a      	str	r2, [r3, #20]
 80011d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011d4:	4b32      	ldr	r3, [pc, #200]	; (80012a0 <MX_TIM3_Init+0xfc>)
 80011d6:	4a33      	ldr	r2, [pc, #204]	; (80012a4 <MX_TIM3_Init+0x100>)
 80011d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 80011da:	4b31      	ldr	r3, [pc, #196]	; (80012a0 <MX_TIM3_Init+0xfc>)
 80011dc:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80011e0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011e2:	4b2f      	ldr	r3, [pc, #188]	; (80012a0 <MX_TIM3_Init+0xfc>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80011e8:	4b2d      	ldr	r3, [pc, #180]	; (80012a0 <MX_TIM3_Init+0xfc>)
 80011ea:	2263      	movs	r2, #99	; 0x63
 80011ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ee:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <MX_TIM3_Init+0xfc>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80011f4:	4b2a      	ldr	r3, [pc, #168]	; (80012a0 <MX_TIM3_Init+0xfc>)
 80011f6:	2280      	movs	r2, #128	; 0x80
 80011f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80011fa:	4829      	ldr	r0, [pc, #164]	; (80012a0 <MX_TIM3_Init+0xfc>)
 80011fc:	f006 fec8 	bl	8007f90 <HAL_TIM_Base_Init>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001206:	f000 feaf 	bl	8001f68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800120a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800120e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001210:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001214:	4619      	mov	r1, r3
 8001216:	4822      	ldr	r0, [pc, #136]	; (80012a0 <MX_TIM3_Init+0xfc>)
 8001218:	f007 fbb2 	bl	8008980 <HAL_TIM_ConfigClockSource>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001222:	f000 fea1 	bl	8001f68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001226:	481e      	ldr	r0, [pc, #120]	; (80012a0 <MX_TIM3_Init+0xfc>)
 8001228:	f007 f86a 	bl	8008300 <HAL_TIM_PWM_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001232:	f000 fe99 	bl	8001f68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001236:	2300      	movs	r3, #0
 8001238:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800123a:	2300      	movs	r3, #0
 800123c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800123e:	f107 0320 	add.w	r3, r7, #32
 8001242:	4619      	mov	r1, r3
 8001244:	4816      	ldr	r0, [pc, #88]	; (80012a0 <MX_TIM3_Init+0xfc>)
 8001246:	f007 ff97 	bl	8009178 <HAL_TIMEx_MasterConfigSynchronization>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001250:	f000 fe8a 	bl	8001f68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001254:	2360      	movs	r3, #96	; 0x60
 8001256:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001258:	2300      	movs	r3, #0
 800125a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001264:	1d3b      	adds	r3, r7, #4
 8001266:	2208      	movs	r2, #8
 8001268:	4619      	mov	r1, r3
 800126a:	480d      	ldr	r0, [pc, #52]	; (80012a0 <MX_TIM3_Init+0xfc>)
 800126c:	f007 faca 	bl	8008804 <HAL_TIM_PWM_ConfigChannel>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001276:	f000 fe77 	bl	8001f68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800127a:	1d3b      	adds	r3, r7, #4
 800127c:	220c      	movs	r2, #12
 800127e:	4619      	mov	r1, r3
 8001280:	4807      	ldr	r0, [pc, #28]	; (80012a0 <MX_TIM3_Init+0xfc>)
 8001282:	f007 fabf 	bl	8008804 <HAL_TIM_PWM_ConfigChannel>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 800128c:	f000 fe6c 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001290:	4803      	ldr	r0, [pc, #12]	; (80012a0 <MX_TIM3_Init+0xfc>)
 8001292:	f001 fb77 	bl	8002984 <HAL_TIM_MspPostInit>

}
 8001296:	bf00      	nop
 8001298:	3738      	adds	r7, #56	; 0x38
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20000988 	.word	0x20000988
 80012a4:	40000400 	.word	0x40000400

080012a8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08e      	sub	sp, #56	; 0x38
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]
 80012ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012bc:	f107 0320 	add.w	r3, r7, #32
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]
 80012d2:	611a      	str	r2, [r3, #16]
 80012d4:	615a      	str	r2, [r3, #20]
 80012d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80012d8:	4b2b      	ldr	r3, [pc, #172]	; (8001388 <MX_TIM5_Init+0xe0>)
 80012da:	4a2c      	ldr	r2, [pc, #176]	; (800138c <MX_TIM5_Init+0xe4>)
 80012dc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80012de:	4b2a      	ldr	r3, [pc, #168]	; (8001388 <MX_TIM5_Init+0xe0>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e4:	4b28      	ldr	r3, [pc, #160]	; (8001388 <MX_TIM5_Init+0xe0>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)*2-1;
 80012ea:	4b27      	ldr	r3, [pc, #156]	; (8001388 <MX_TIM5_Init+0xe0>)
 80012ec:	f241 4281 	movw	r2, #5249	; 0x1481
 80012f0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f2:	4b25      	ldr	r3, [pc, #148]	; (8001388 <MX_TIM5_Init+0xe0>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f8:	4b23      	ldr	r3, [pc, #140]	; (8001388 <MX_TIM5_Init+0xe0>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80012fe:	4822      	ldr	r0, [pc, #136]	; (8001388 <MX_TIM5_Init+0xe0>)
 8001300:	f006 fe46 	bl	8007f90 <HAL_TIM_Base_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800130a:	f000 fe2d 	bl	8001f68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800130e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001312:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001314:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001318:	4619      	mov	r1, r3
 800131a:	481b      	ldr	r0, [pc, #108]	; (8001388 <MX_TIM5_Init+0xe0>)
 800131c:	f007 fb30 	bl	8008980 <HAL_TIM_ConfigClockSource>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001326:	f000 fe1f 	bl	8001f68 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 800132a:	4817      	ldr	r0, [pc, #92]	; (8001388 <MX_TIM5_Init+0xe0>)
 800132c:	f006 ff1f 	bl	800816e <HAL_TIM_OC_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001336:	f000 fe17 	bl	8001f68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800133a:	2340      	movs	r3, #64	; 0x40
 800133c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800133e:	2380      	movs	r3, #128	; 0x80
 8001340:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001342:	f107 0320 	add.w	r3, r7, #32
 8001346:	4619      	mov	r1, r3
 8001348:	480f      	ldr	r0, [pc, #60]	; (8001388 <MX_TIM5_Init+0xe0>)
 800134a:	f007 ff15 	bl	8009178 <HAL_TIMEx_MasterConfigSynchronization>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001354:	f000 fe08 	bl	8001f68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001358:	2330      	movs	r3, #48	; 0x30
 800135a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 800135c:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 8001360:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001362:	2300      	movs	r3, #0
 8001364:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	2200      	movs	r2, #0
 800136e:	4619      	mov	r1, r3
 8001370:	4805      	ldr	r0, [pc, #20]	; (8001388 <MX_TIM5_Init+0xe0>)
 8001372:	f007 f9ef 	bl	8008754 <HAL_TIM_OC_ConfigChannel>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 800137c:	f000 fdf4 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001380:	bf00      	nop
 8001382:	3738      	adds	r7, #56	; 0x38
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20000940 	.word	0x20000940
 800138c:	40000c00 	.word	0x40000c00

08001390 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001396:	463b      	mov	r3, r7
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800139e:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <MX_TIM7_Init+0x64>)
 80013a0:	4a15      	ldr	r2, [pc, #84]	; (80013f8 <MX_TIM7_Init+0x68>)
 80013a2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 80013a4:	4b13      	ldr	r3, [pc, #76]	; (80013f4 <MX_TIM7_Init+0x64>)
 80013a6:	2253      	movs	r2, #83	; 0x53
 80013a8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013aa:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <MX_TIM7_Init+0x64>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80013b0:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <MX_TIM7_Init+0x64>)
 80013b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013b6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013b8:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <MX_TIM7_Init+0x64>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80013be:	480d      	ldr	r0, [pc, #52]	; (80013f4 <MX_TIM7_Init+0x64>)
 80013c0:	f006 fde6 	bl	8007f90 <HAL_TIM_Base_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80013ca:	f000 fdcd 	bl	8001f68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ce:	2300      	movs	r3, #0
 80013d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d2:	2300      	movs	r3, #0
 80013d4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80013d6:	463b      	mov	r3, r7
 80013d8:	4619      	mov	r1, r3
 80013da:	4806      	ldr	r0, [pc, #24]	; (80013f4 <MX_TIM7_Init+0x64>)
 80013dc:	f007 fecc 	bl	8009178 <HAL_TIMEx_MasterConfigSynchronization>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80013e6:	f000 fdbf 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000db0 	.word	0x20000db0
 80013f8:	40001400 	.word	0x40001400

080013fc <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001402:	463b      	mov	r3, r7
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800140e:	4b16      	ldr	r3, [pc, #88]	; (8001468 <MX_TIM9_Init+0x6c>)
 8001410:	4a16      	ldr	r2, [pc, #88]	; (800146c <MX_TIM9_Init+0x70>)
 8001412:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 8001414:	4b14      	ldr	r3, [pc, #80]	; (8001468 <MX_TIM9_Init+0x6c>)
 8001416:	f640 729f 	movw	r2, #3999	; 0xf9f
 800141a:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800141c:	4b12      	ldr	r3, [pc, #72]	; (8001468 <MX_TIM9_Init+0x6c>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 8001422:	4b11      	ldr	r3, [pc, #68]	; (8001468 <MX_TIM9_Init+0x6c>)
 8001424:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8001428:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800142a:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <MX_TIM9_Init+0x6c>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001430:	4b0d      	ldr	r3, [pc, #52]	; (8001468 <MX_TIM9_Init+0x6c>)
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001436:	480c      	ldr	r0, [pc, #48]	; (8001468 <MX_TIM9_Init+0x6c>)
 8001438:	f006 fdaa 	bl	8007f90 <HAL_TIM_Base_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8001442:	f000 fd91 	bl	8001f68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001446:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800144a:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800144c:	463b      	mov	r3, r7
 800144e:	4619      	mov	r1, r3
 8001450:	4805      	ldr	r0, [pc, #20]	; (8001468 <MX_TIM9_Init+0x6c>)
 8001452:	f007 fa95 	bl	8008980 <HAL_TIM_ConfigClockSource>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 800145c:	f000 fd84 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001460:	bf00      	nop
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000c38 	.word	0x20000c38
 800146c:	40014000 	.word	0x40014000

08001470 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001474:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <MX_TIM11_Init+0x40>)
 8001476:	4a0f      	ldr	r2, [pc, #60]	; (80014b4 <MX_TIM11_Init+0x44>)
 8001478:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 800147a:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <MX_TIM11_Init+0x40>)
 800147c:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8001480:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001482:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <MX_TIM11_Init+0x40>)
 8001484:	2200      	movs	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 8001488:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <MX_TIM11_Init+0x40>)
 800148a:	22ae      	movs	r2, #174	; 0xae
 800148c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800148e:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <MX_TIM11_Init+0x40>)
 8001490:	2200      	movs	r2, #0
 8001492:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <MX_TIM11_Init+0x40>)
 8001496:	2200      	movs	r2, #0
 8001498:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800149a:	4805      	ldr	r0, [pc, #20]	; (80014b0 <MX_TIM11_Init+0x40>)
 800149c:	f006 fd78 	bl	8007f90 <HAL_TIM_Base_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80014a6:	f000 fd5f 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20000af0 	.word	0x20000af0
 80014b4:	40014800 	.word	0x40014800

080014b8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80014bc:	4b11      	ldr	r3, [pc, #68]	; (8001504 <MX_UART5_Init+0x4c>)
 80014be:	4a12      	ldr	r2, [pc, #72]	; (8001508 <MX_UART5_Init+0x50>)
 80014c0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80014c2:	4b10      	ldr	r3, [pc, #64]	; (8001504 <MX_UART5_Init+0x4c>)
 80014c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014c8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80014ca:	4b0e      	ldr	r3, [pc, #56]	; (8001504 <MX_UART5_Init+0x4c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80014d0:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <MX_UART5_Init+0x4c>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80014d6:	4b0b      	ldr	r3, [pc, #44]	; (8001504 <MX_UART5_Init+0x4c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80014dc:	4b09      	ldr	r3, [pc, #36]	; (8001504 <MX_UART5_Init+0x4c>)
 80014de:	220c      	movs	r2, #12
 80014e0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014e2:	4b08      	ldr	r3, [pc, #32]	; (8001504 <MX_UART5_Init+0x4c>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80014e8:	4b06      	ldr	r3, [pc, #24]	; (8001504 <MX_UART5_Init+0x4c>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80014ee:	4805      	ldr	r0, [pc, #20]	; (8001504 <MX_UART5_Init+0x4c>)
 80014f0:	f007 ff24 	bl	800933c <HAL_UART_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80014fa:	f000 fd35 	bl	8001f68 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	200009e0 	.word	0x200009e0
 8001508:	40005000 	.word	0x40005000

0800150c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08a      	sub	sp, #40	; 0x28
 8001510:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
 8001520:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
 8001526:	4b6c      	ldr	r3, [pc, #432]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	4a6b      	ldr	r2, [pc, #428]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 800152c:	f043 0304 	orr.w	r3, r3, #4
 8001530:	6313      	str	r3, [r2, #48]	; 0x30
 8001532:	4b69      	ldr	r3, [pc, #420]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	f003 0304 	and.w	r3, r3, #4
 800153a:	613b      	str	r3, [r7, #16]
 800153c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	4b65      	ldr	r3, [pc, #404]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	4a64      	ldr	r2, [pc, #400]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 8001548:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800154c:	6313      	str	r3, [r2, #48]	; 0x30
 800154e:	4b62      	ldr	r3, [pc, #392]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	60bb      	str	r3, [r7, #8]
 800155e:	4b5e      	ldr	r3, [pc, #376]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	4a5d      	ldr	r2, [pc, #372]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6313      	str	r3, [r2, #48]	; 0x30
 800156a:	4b5b      	ldr	r3, [pc, #364]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	4b57      	ldr	r3, [pc, #348]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157e:	4a56      	ldr	r2, [pc, #344]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 8001580:	f043 0302 	orr.w	r3, r3, #2
 8001584:	6313      	str	r3, [r2, #48]	; 0x30
 8001586:	4b54      	ldr	r3, [pc, #336]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	603b      	str	r3, [r7, #0]
 8001596:	4b50      	ldr	r3, [pc, #320]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159a:	4a4f      	ldr	r2, [pc, #316]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 800159c:	f043 0308 	orr.w	r3, r3, #8
 80015a0:	6313      	str	r3, [r2, #48]	; 0x30
 80015a2:	4b4d      	ldr	r3, [pc, #308]	; (80016d8 <MX_GPIO_Init+0x1cc>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	f003 0308 	and.w	r3, r3, #8
 80015aa:	603b      	str	r3, [r7, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 80015ae:	2200      	movs	r2, #0
 80015b0:	2127      	movs	r1, #39	; 0x27
 80015b2:	484a      	ldr	r0, [pc, #296]	; (80016dc <MX_GPIO_Init+0x1d0>)
 80015b4:	f002 fc0a 	bl	8003dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 80015b8:	2200      	movs	r2, #0
 80015ba:	2106      	movs	r1, #6
 80015bc:	4848      	ldr	r0, [pc, #288]	; (80016e0 <MX_GPIO_Init+0x1d4>)
 80015be:	f002 fc05 	bl	8003dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 80015c2:	2200      	movs	r2, #0
 80015c4:	f640 0101 	movw	r1, #2049	; 0x801
 80015c8:	4846      	ldr	r0, [pc, #280]	; (80016e4 <MX_GPIO_Init+0x1d8>)
 80015ca:	f002 fbff 	bl	8003dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 80015ce:	2327      	movs	r3, #39	; 0x27
 80015d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d2:	2301      	movs	r3, #1
 80015d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015da:	2300      	movs	r3, #0
 80015dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015de:	f107 0314 	add.w	r3, r7, #20
 80015e2:	4619      	mov	r1, r3
 80015e4:	483d      	ldr	r0, [pc, #244]	; (80016dc <MX_GPIO_Init+0x1d0>)
 80015e6:	f002 fa3d 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 80015ea:	2306      	movs	r3, #6
 80015ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ee:	2301      	movs	r3, #1
 80015f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f6:	2300      	movs	r3, #0
 80015f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fa:	f107 0314 	add.w	r3, r7, #20
 80015fe:	4619      	mov	r1, r3
 8001600:	4837      	ldr	r0, [pc, #220]	; (80016e0 <MX_GPIO_Init+0x1d4>)
 8001602:	f002 fa2f 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 8001606:	23d0      	movs	r3, #208	; 0xd0
 8001608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800160a:	4b37      	ldr	r3, [pc, #220]	; (80016e8 <MX_GPIO_Init+0x1dc>)
 800160c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	4619      	mov	r1, r3
 8001618:	4830      	ldr	r0, [pc, #192]	; (80016dc <MX_GPIO_Init+0x1d0>)
 800161a:	f002 fa23 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 800161e:	f640 0301 	movw	r3, #2049	; 0x801
 8001622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001624:	2301      	movs	r3, #1
 8001626:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162c:	2300      	movs	r3, #0
 800162e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	4619      	mov	r1, r3
 8001636:	482b      	ldr	r0, [pc, #172]	; (80016e4 <MX_GPIO_Init+0x1d8>)
 8001638:	f002 fa14 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 800163c:	f24f 0302 	movw	r3, #61442	; 0xf002
 8001640:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001642:	4b29      	ldr	r3, [pc, #164]	; (80016e8 <MX_GPIO_Init+0x1dc>)
 8001644:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	4619      	mov	r1, r3
 8001650:	4824      	ldr	r0, [pc, #144]	; (80016e4 <MX_GPIO_Init+0x1d8>)
 8001652:	f002 fa07 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001656:	2304      	movs	r3, #4
 8001658:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165a:	2302      	movs	r3, #2
 800165c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	2300      	movs	r3, #0
 8001664:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 8001666:	230f      	movs	r3, #15
 8001668:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800166a:	f107 0314 	add.w	r3, r7, #20
 800166e:	4619      	mov	r1, r3
 8001670:	481c      	ldr	r0, [pc, #112]	; (80016e4 <MX_GPIO_Init+0x1d8>)
 8001672:	f002 f9f7 	bl	8003a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 8001676:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800167a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800167c:	2300      	movs	r3, #0
 800167e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001680:	2301      	movs	r3, #1
 8001682:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	4619      	mov	r1, r3
 800168a:	4815      	ldr	r0, [pc, #84]	; (80016e0 <MX_GPIO_Init+0x1d4>)
 800168c:	f002 f9ea 	bl	8003a64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8001690:	2200      	movs	r2, #0
 8001692:	210f      	movs	r1, #15
 8001694:	2007      	movs	r0, #7
 8001696:	f002 f876 	bl	8003786 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800169a:	2007      	movs	r0, #7
 800169c:	f002 f88f 	bl	80037be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 80016a0:	2200      	movs	r2, #0
 80016a2:	210f      	movs	r1, #15
 80016a4:	200a      	movs	r0, #10
 80016a6:	f002 f86e 	bl	8003786 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80016aa:	200a      	movs	r0, #10
 80016ac:	f002 f887 	bl	80037be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80016b0:	2200      	movs	r2, #0
 80016b2:	2101      	movs	r1, #1
 80016b4:	2017      	movs	r0, #23
 80016b6:	f002 f866 	bl	8003786 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016ba:	2017      	movs	r0, #23
 80016bc:	f002 f87f 	bl	80037be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80016c0:	2200      	movs	r2, #0
 80016c2:	2101      	movs	r1, #1
 80016c4:	2028      	movs	r0, #40	; 0x28
 80016c6:	f002 f85e 	bl	8003786 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016ca:	2028      	movs	r0, #40	; 0x28
 80016cc:	f002 f877 	bl	80037be <HAL_NVIC_EnableIRQ>

}
 80016d0:	bf00      	nop
 80016d2:	3728      	adds	r7, #40	; 0x28
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40020800 	.word	0x40020800
 80016e0:	40020000 	.word	0x40020000
 80016e4:	40020400 	.word	0x40020400
 80016e8:	10110000 	.word	0x10110000

080016ec <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 80016f6:	88fb      	ldrh	r3, [r7, #6]
 80016f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016fc:	d05c      	beq.n	80017b8 <HAL_GPIO_EXTI_Callback+0xcc>
 80016fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001702:	dc7e      	bgt.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>
 8001704:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001708:	d04b      	beq.n	80017a2 <HAL_GPIO_EXTI_Callback+0xb6>
 800170a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800170e:	dc78      	bgt.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>
 8001710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001714:	d03a      	beq.n	800178c <HAL_GPIO_EXTI_Callback+0xa0>
 8001716:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800171a:	dc72      	bgt.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>
 800171c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001720:	d060      	beq.n	80017e4 <HAL_GPIO_EXTI_Callback+0xf8>
 8001722:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001726:	dc6c      	bgt.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>
 8001728:	2b80      	cmp	r3, #128	; 0x80
 800172a:	d050      	beq.n	80017ce <HAL_GPIO_EXTI_Callback+0xe2>
 800172c:	2b80      	cmp	r3, #128	; 0x80
 800172e:	dc68      	bgt.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>
 8001730:	2b40      	cmp	r3, #64	; 0x40
 8001732:	d020      	beq.n	8001776 <HAL_GPIO_EXTI_Callback+0x8a>
 8001734:	2b40      	cmp	r3, #64	; 0x40
 8001736:	dc64      	bgt.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>
 8001738:	2b02      	cmp	r3, #2
 800173a:	d00d      	beq.n	8001758 <HAL_GPIO_EXTI_Callback+0x6c>
 800173c:	2b10      	cmp	r3, #16
 800173e:	d160      	bne.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>
		case ADF7242_IRQ1_Pin:
			INT_PACKET_SENT = 1;
 8001740:	4b32      	ldr	r3, [pc, #200]	; (800180c <HAL_GPIO_EXTI_Callback+0x120>)
 8001742:	2201      	movs	r2, #1
 8001744:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 8001746:	4b32      	ldr	r3, [pc, #200]	; (8001810 <HAL_GPIO_EXTI_Callback+0x124>)
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	3301      	adds	r3, #1
 800174c:	b29a      	uxth	r2, r3
 800174e:	4b30      	ldr	r3, [pc, #192]	; (8001810 <HAL_GPIO_EXTI_Callback+0x124>)
 8001750:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 8001752:	f7ff f8c8 	bl	80008e6 <ADF_clear_Tx_flag>
			break;
 8001756:	e054      	b.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>

		case ADF7242_IRQ2_Pin:
			INT_PACKET_RECEIVED = 1;
 8001758:	4b2e      	ldr	r3, [pc, #184]	; (8001814 <HAL_GPIO_EXTI_Callback+0x128>)
 800175a:	2201      	movs	r2, #1
 800175c:	701a      	strb	r2, [r3, #0]
			packets_received++;
 800175e:	4b2e      	ldr	r3, [pc, #184]	; (8001818 <HAL_GPIO_EXTI_Callback+0x12c>)
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	3301      	adds	r3, #1
 8001764:	b29a      	uxth	r2, r3
 8001766:	4b2c      	ldr	r3, [pc, #176]	; (8001818 <HAL_GPIO_EXTI_Callback+0x12c>)
 8001768:	801a      	strh	r2, [r3, #0]
			delay_us(6);
 800176a:	2006      	movs	r0, #6
 800176c:	f000 fb1e 	bl	8001dac <delay_us>
			ADF_clear_Rx_flag();
 8001770:	f7ff f8b0 	bl	80008d4 <ADF_clear_Rx_flag>
			break;
 8001774:	e045      	b.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>

		case BTN_TALK_Pin:
			if(TALK_state){
 8001776:	4b29      	ldr	r3, [pc, #164]	; (800181c <HAL_GPIO_EXTI_Callback+0x130>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d038      	beq.n	80017f0 <HAL_GPIO_EXTI_Callback+0x104>
				TALK_state = 0;
 800177e:	4b27      	ldr	r3, [pc, #156]	; (800181c <HAL_GPIO_EXTI_Callback+0x130>)
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8001784:	4826      	ldr	r0, [pc, #152]	; (8001820 <HAL_GPIO_EXTI_Callback+0x134>)
 8001786:	f006 fc53 	bl	8008030 <HAL_TIM_Base_Start_IT>
			}
			break;
 800178a:	e031      	b.n	80017f0 <HAL_GPIO_EXTI_Callback+0x104>

		case BTN_UP_Pin:
			if(UP_state){
 800178c:	4b25      	ldr	r3, [pc, #148]	; (8001824 <HAL_GPIO_EXTI_Callback+0x138>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d02f      	beq.n	80017f4 <HAL_GPIO_EXTI_Callback+0x108>
				UP_state = 0;
 8001794:	4b23      	ldr	r3, [pc, #140]	; (8001824 <HAL_GPIO_EXTI_Callback+0x138>)
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 800179a:	4821      	ldr	r0, [pc, #132]	; (8001820 <HAL_GPIO_EXTI_Callback+0x134>)
 800179c:	f006 fc48 	bl	8008030 <HAL_TIM_Base_Start_IT>
			}
			break;
 80017a0:	e028      	b.n	80017f4 <HAL_GPIO_EXTI_Callback+0x108>


		case BTN_LEFT_Pin:
			if(LEFT_state){
 80017a2:	4b21      	ldr	r3, [pc, #132]	; (8001828 <HAL_GPIO_EXTI_Callback+0x13c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d026      	beq.n	80017f8 <HAL_GPIO_EXTI_Callback+0x10c>
				LEFT_state = 0;
 80017aa:	4b1f      	ldr	r3, [pc, #124]	; (8001828 <HAL_GPIO_EXTI_Callback+0x13c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80017b0:	481b      	ldr	r0, [pc, #108]	; (8001820 <HAL_GPIO_EXTI_Callback+0x134>)
 80017b2:	f006 fc3d 	bl	8008030 <HAL_TIM_Base_Start_IT>
			}
			break;
 80017b6:	e01f      	b.n	80017f8 <HAL_GPIO_EXTI_Callback+0x10c>

		case BTN_DOWN_Pin:
			if(DOWN_state){
 80017b8:	4b1c      	ldr	r3, [pc, #112]	; (800182c <HAL_GPIO_EXTI_Callback+0x140>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d01d      	beq.n	80017fc <HAL_GPIO_EXTI_Callback+0x110>
				DOWN_state = 0;
 80017c0:	4b1a      	ldr	r3, [pc, #104]	; (800182c <HAL_GPIO_EXTI_Callback+0x140>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80017c6:	4816      	ldr	r0, [pc, #88]	; (8001820 <HAL_GPIO_EXTI_Callback+0x134>)
 80017c8:	f006 fc32 	bl	8008030 <HAL_TIM_Base_Start_IT>
			}
			break;
 80017cc:	e016      	b.n	80017fc <HAL_GPIO_EXTI_Callback+0x110>

		case BTN_PWR_Pin:
			if(POWER_state){
 80017ce:	4b18      	ldr	r3, [pc, #96]	; (8001830 <HAL_GPIO_EXTI_Callback+0x144>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d014      	beq.n	8001800 <HAL_GPIO_EXTI_Callback+0x114>
				POWER_state = 0;
 80017d6:	4b16      	ldr	r3, [pc, #88]	; (8001830 <HAL_GPIO_EXTI_Callback+0x144>)
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80017dc:	4810      	ldr	r0, [pc, #64]	; (8001820 <HAL_GPIO_EXTI_Callback+0x134>)
 80017de:	f006 fc27 	bl	8008030 <HAL_TIM_Base_Start_IT>
			}
			break;
 80017e2:	e00d      	b.n	8001800 <HAL_GPIO_EXTI_Callback+0x114>

		case LBO_Pin:
			LED_RGB_status(15,0,0);
 80017e4:	2200      	movs	r2, #0
 80017e6:	2100      	movs	r1, #0
 80017e8:	200f      	movs	r0, #15
 80017ea:	f000 fab1 	bl	8001d50 <LED_RGB_status>
			break;
 80017ee:	e008      	b.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>
			break;
 80017f0:	bf00      	nop
 80017f2:	e006      	b.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>
			break;
 80017f4:	bf00      	nop
 80017f6:	e004      	b.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>
			break;
 80017f8:	bf00      	nop
 80017fa:	e002      	b.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>
			break;
 80017fc:	bf00      	nop
 80017fe:	e000      	b.n	8001802 <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8001800:	bf00      	nop

	}
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	200001c5 	.word	0x200001c5
 8001810:	200001ca 	.word	0x200001ca
 8001814:	200001c4 	.word	0x200001c4
 8001818:	200001c8 	.word	0x200001c8
 800181c:	2000000c 	.word	0x2000000c
 8001820:	20000af0 	.word	0x20000af0
 8001824:	20000010 	.word	0x20000010
 8001828:	20000018 	.word	0x20000018
 800182c:	20000014 	.word	0x20000014
 8001830:	20000008 	.word	0x20000008

08001834 <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2){
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001844:	d102      	bne.n	800184c <HAL_TIM_PeriodElapsedCallback+0x18>
		// verander TIM2 zodat frequentie = +-166 Hz (elke 6 ms pakket)
		// moet aangepast kunnen worden naar +-333 Hz (elke 3 ms), +-93 Hz (elke 12 ms), +-41 ms (elke 24 ms)
		// als we snel pakketten sturen, werkt het algoritme wss minder goed en genereert deze sleutels met ZEER slechte entropie
		// hoe trager we gaan sturen, zou het hopelijk een hogere entropy moeten hebben
		send_packet = 1;
 8001846:	4b49      	ldr	r3, [pc, #292]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001848:	2201      	movs	r2, #1
 800184a:	701a      	strb	r2, [r3, #0]
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a47      	ldr	r2, [pc, #284]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001852:	4293      	cmp	r3, r2
 8001854:	f040 8086 	bne.w	8001964 <HAL_TIM_PeriodElapsedCallback+0x130>
		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 8001858:	2180      	movs	r1, #128	; 0x80
 800185a:	4846      	ldr	r0, [pc, #280]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800185c:	f002 fa9e 	bl	8003d9c <HAL_GPIO_ReadPin>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d005      	beq.n	8001872 <HAL_TIM_PeriodElapsedCallback+0x3e>

			//ADD FUNCTIONALITY

			POWER_state = 1;
 8001866:	4b44      	ldr	r3, [pc, #272]	; (8001978 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001868:	2201      	movs	r2, #1
 800186a:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 800186c:	4843      	ldr	r0, [pc, #268]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x148>)
 800186e:	f006 fc4f 	bl	8008110 <HAL_TIM_Base_Stop_IT>

		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 8001872:	2140      	movs	r1, #64	; 0x40
 8001874:	483f      	ldr	r0, [pc, #252]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001876:	f002 fa91 	bl	8003d9c <HAL_GPIO_ReadPin>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d016      	beq.n	80018ae <HAL_TIM_PeriodElapsedCallback+0x7a>
			// Change mode
			if (settings_mode == 'R'){
 8001880:	4b3f      	ldr	r3, [pc, #252]	; (8001980 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b52      	cmp	r3, #82	; 0x52
 8001886:	d103      	bne.n	8001890 <HAL_TIM_PeriodElapsedCallback+0x5c>
				settings_mode = 'T';
 8001888:	4b3d      	ldr	r3, [pc, #244]	; (8001980 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800188a:	2254      	movs	r2, #84	; 0x54
 800188c:	701a      	strb	r2, [r3, #0]
 800188e:	e006      	b.n	800189e <HAL_TIM_PeriodElapsedCallback+0x6a>
			}
			else if (settings_mode == 'T'){
 8001890:	4b3b      	ldr	r3, [pc, #236]	; (8001980 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b54      	cmp	r3, #84	; 0x54
 8001896:	d102      	bne.n	800189e <HAL_TIM_PeriodElapsedCallback+0x6a>
				settings_mode = 'R';
 8001898:	4b39      	ldr	r3, [pc, #228]	; (8001980 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800189a:	2252      	movs	r2, #82	; 0x52
 800189c:	701a      	strb	r2, [r3, #0]
			}

			TALK_state = 1;
 800189e:	4b39      	ldr	r3, [pc, #228]	; (8001984 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 80018a4:	4835      	ldr	r0, [pc, #212]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x148>)
 80018a6:	f006 fc33 	bl	8008110 <HAL_TIM_Base_Stop_IT>

			// Initialize correct timers, components, interrupts for selected mode
			setup();
 80018aa:	f000 fa2b 	bl	8001d04 <setup>

		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 80018ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018b2:	4835      	ldr	r0, [pc, #212]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80018b4:	f002 fa72 	bl	8003d9c <HAL_GPIO_ReadPin>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d028      	beq.n	8001910 <HAL_TIM_PeriodElapsedCallback+0xdc>
			//Set High Gain Mode
			if(settings_mode == 'R'){
 80018be:	4b30      	ldr	r3, [pc, #192]	; (8001980 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	2b52      	cmp	r3, #82	; 0x52
 80018c4:	d11e      	bne.n	8001904 <HAL_TIM_PeriodElapsedCallback+0xd0>
				if (HGM){
 80018c6:	4b31      	ldr	r3, [pc, #196]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x158>)
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d00d      	beq.n	80018ea <HAL_TIM_PeriodElapsedCallback+0xb6>
					LED_RGB_status(15, 0, 20);
 80018ce:	2214      	movs	r2, #20
 80018d0:	2100      	movs	r1, #0
 80018d2:	200f      	movs	r0, #15
 80018d4:	f000 fa3c 	bl	8001d50 <LED_RGB_status>
					HGM =0;
 80018d8:	4b2c      	ldr	r3, [pc, #176]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x158>)
 80018da:	2200      	movs	r2, #0
 80018dc:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 80018de:	2201      	movs	r2, #1
 80018e0:	2102      	movs	r1, #2
 80018e2:	482b      	ldr	r0, [pc, #172]	; (8001990 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80018e4:	f002 fa72 	bl	8003dcc <HAL_GPIO_WritePin>
 80018e8:	e00c      	b.n	8001904 <HAL_TIM_PeriodElapsedCallback+0xd0>
				}
				else{
					LED_RGB_status(0, 0, 10);
 80018ea:	220a      	movs	r2, #10
 80018ec:	2100      	movs	r1, #0
 80018ee:	2000      	movs	r0, #0
 80018f0:	f000 fa2e 	bl	8001d50 <LED_RGB_status>
					HGM =1;
 80018f4:	4b25      	ldr	r3, [pc, #148]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x158>)
 80018f6:	2201      	movs	r2, #1
 80018f8:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 80018fa:	2200      	movs	r2, #0
 80018fc:	2102      	movs	r1, #2
 80018fe:	4824      	ldr	r0, [pc, #144]	; (8001990 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8001900:	f002 fa64 	bl	8003dcc <HAL_GPIO_WritePin>
				}
			}

			UP_state = 1;
 8001904:	4b23      	ldr	r3, [pc, #140]	; (8001994 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8001906:	2201      	movs	r2, #1
 8001908:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 800190a:	481c      	ldr	r0, [pc, #112]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x148>)
 800190c:	f006 fc00 	bl	8008110 <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 8001910:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001914:	481c      	ldr	r0, [pc, #112]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001916:	f002 fa41 	bl	8003d9c <HAL_GPIO_ReadPin>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d005      	beq.n	800192c <HAL_TIM_PeriodElapsedCallback+0xf8>

			//ADD FUNCTIONALITY

			DOWN_state = 1;
 8001920:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8001922:	2201      	movs	r2, #1
 8001924:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001926:	4815      	ldr	r0, [pc, #84]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001928:	f006 fbf2 	bl	8008110 <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 800192c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001930:	4815      	ldr	r0, [pc, #84]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001932:	f002 fa33 	bl	8003d9c <HAL_GPIO_ReadPin>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d005      	beq.n	8001948 <HAL_TIM_PeriodElapsedCallback+0x114>

			//ADD FUNCTIONALITY

			LEFT_state = 1;
 800193c:	4b17      	ldr	r3, [pc, #92]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x168>)
 800193e:	2201      	movs	r2, #1
 8001940:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8001942:	480e      	ldr	r0, [pc, #56]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001944:	f006 fbe4 	bl	8008110 <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 8001948:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800194c:	480e      	ldr	r0, [pc, #56]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800194e:	f002 fa25 	bl	8003d9c <HAL_GPIO_ReadPin>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d005      	beq.n	8001964 <HAL_TIM_PeriodElapsedCallback+0x130>

			//ADD FUNCTIONALITY

			RIGHT_state = 1;
 8001958:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800195a:	2201      	movs	r2, #1
 800195c:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 800195e:	4807      	ldr	r0, [pc, #28]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001960:	f006 fbd6 	bl	8008110 <HAL_TIM_Base_Stop_IT>
		}


	}
}
 8001964:	bf00      	nop
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	20000aed 	.word	0x20000aed
 8001970:	40014800 	.word	0x40014800
 8001974:	40020800 	.word	0x40020800
 8001978:	20000008 	.word	0x20000008
 800197c:	20000af0 	.word	0x20000af0
 8001980:	20000000 	.word	0x20000000
 8001984:	2000000c 	.word	0x2000000c
 8001988:	40020400 	.word	0x40020400
 800198c:	200001c6 	.word	0x200001c6
 8001990:	40020000 	.word	0x40020000
 8001994:	20000010 	.word	0x20000010
 8001998:	20000014 	.word	0x20000014
 800199c:	20000018 	.word	0x20000018
 80019a0:	2000001c 	.word	0x2000001c

080019a4 <makeGraycode>:

void makeGraycode(void){
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
	// Setup quantisation intervals based on min and max RSSI
	uint8_t intervalWidth = (RSSI_Range[1]-RSSI_Range[0])/((sizeof(quantisation_intervals)/sizeof(quantisation_intervals[0])));
 80019aa:	4b61      	ldr	r3, [pc, #388]	; (8001b30 <makeGraycode+0x18c>)
 80019ac:	785b      	ldrb	r3, [r3, #1]
 80019ae:	461a      	mov	r2, r3
 80019b0:	4b5f      	ldr	r3, [pc, #380]	; (8001b30 <makeGraycode+0x18c>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	461a      	mov	r2, r3
 80019b8:	4b5e      	ldr	r3, [pc, #376]	; (8001b34 <makeGraycode+0x190>)
 80019ba:	fba3 1302 	umull	r1, r3, r3, r2
 80019be:	1ad2      	subs	r2, r2, r3
 80019c0:	0852      	lsrs	r2, r2, #1
 80019c2:	4413      	add	r3, r2
 80019c4:	089b      	lsrs	r3, r3, #2
 80019c6:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < sizeof(quantisation_intervals)/sizeof(quantisation_intervals[0]); i++){
 80019c8:	2300      	movs	r3, #0
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	e011      	b.n	80019f2 <makeGraycode+0x4e>
		quantisation_intervals[i] = RSSI_Range[0] + i*intervalWidth;
 80019ce:	4b58      	ldr	r3, [pc, #352]	; (8001b30 <makeGraycode+0x18c>)
 80019d0:	781a      	ldrb	r2, [r3, #0]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	78f9      	ldrb	r1, [r7, #3]
 80019d8:	fb11 f303 	smulbb	r3, r1, r3
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	4413      	add	r3, r2
 80019e0:	b2d9      	uxtb	r1, r3
 80019e2:	4a55      	ldr	r2, [pc, #340]	; (8001b38 <makeGraycode+0x194>)
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	4413      	add	r3, r2
 80019e8:	460a      	mov	r2, r1
 80019ea:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(quantisation_intervals)/sizeof(quantisation_intervals[0]); i++){
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	3301      	adds	r3, #1
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2b06      	cmp	r3, #6
 80019f6:	d9ea      	bls.n	80019ce <makeGraycode+0x2a>
	}

	// Set up Gray code
	uint8_t a = 15;
 80019f8:	230f      	movs	r3, #15
 80019fa:	72fb      	strb	r3, [r7, #11]

	for(int i=0; i < sizeof(RSSI_Measured)/sizeof(RSSI_Measured[0]); i++){
 80019fc:	2300      	movs	r3, #0
 80019fe:	607b      	str	r3, [r7, #4]
 8001a00:	e08a      	b.n	8001b18 <makeGraycode+0x174>
		if(RSSI_Measured[i] >= quantisation_intervals[4]){
 8001a02:	4a4e      	ldr	r2, [pc, #312]	; (8001b3c <makeGraycode+0x198>)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4413      	add	r3, r2
 8001a08:	781a      	ldrb	r2, [r3, #0]
 8001a0a:	4b4b      	ldr	r3, [pc, #300]	; (8001b38 <makeGraycode+0x194>)
 8001a0c:	791b      	ldrb	r3, [r3, #4]
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d305      	bcc.n	8001a1e <makeGraycode+0x7a>
			d1_line[i]=0x01;
 8001a12:	4a4b      	ldr	r2, [pc, #300]	; (8001b40 <makeGraycode+0x19c>)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	4413      	add	r3, r2
 8001a18:	2201      	movs	r2, #1
 8001a1a:	701a      	strb	r2, [r3, #0]
 8001a1c:	e004      	b.n	8001a28 <makeGraycode+0x84>
		}
		else{
			d1_line[i]=0x00;
 8001a1e:	4a48      	ldr	r2, [pc, #288]	; (8001b40 <makeGraycode+0x19c>)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4413      	add	r3, r2
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
		}

		if(RSSI_Measured[i] >= quantisation_intervals[2] && RSSI_Measured[i] < quantisation_intervals[6]){
 8001a28:	4a44      	ldr	r2, [pc, #272]	; (8001b3c <makeGraycode+0x198>)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	781a      	ldrb	r2, [r3, #0]
 8001a30:	4b41      	ldr	r3, [pc, #260]	; (8001b38 <makeGraycode+0x194>)
 8001a32:	789b      	ldrb	r3, [r3, #2]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d30d      	bcc.n	8001a54 <makeGraycode+0xb0>
 8001a38:	4a40      	ldr	r2, [pc, #256]	; (8001b3c <makeGraycode+0x198>)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	781a      	ldrb	r2, [r3, #0]
 8001a40:	4b3d      	ldr	r3, [pc, #244]	; (8001b38 <makeGraycode+0x194>)
 8001a42:	799b      	ldrb	r3, [r3, #6]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d205      	bcs.n	8001a54 <makeGraycode+0xb0>
			d0_line[i]=0x01;
 8001a48:	4a3e      	ldr	r2, [pc, #248]	; (8001b44 <makeGraycode+0x1a0>)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	2201      	movs	r2, #1
 8001a50:	701a      	strb	r2, [r3, #0]
 8001a52:	e004      	b.n	8001a5e <makeGraycode+0xba>
		}
		else{
			d0_line[i]=0x00;
 8001a54:	4a3b      	ldr	r2, [pc, #236]	; (8001b44 <makeGraycode+0x1a0>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	701a      	strb	r2, [r3, #0]
		}


		if(settings_mode == 'T'){
 8001a5e:	4b3a      	ldr	r3, [pc, #232]	; (8001b48 <makeGraycode+0x1a4>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b54      	cmp	r3, #84	; 0x54
 8001a64:	d155      	bne.n	8001b12 <makeGraycode+0x16e>
			// Fix that we use 8-bit datatypes ~ uint8_t e_line[16] but we are using 128 samples
			if(i > 0 && i%8 == 0){
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	dd07      	ble.n	8001a7c <makeGraycode+0xd8>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f003 0307 	and.w	r3, r3, #7
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d102      	bne.n	8001a7c <makeGraycode+0xd8>
				a -= 1;
 8001a76:	7afb      	ldrb	r3, [r7, #11]
 8001a78:	3b01      	subs	r3, #1
 8001a7a:	72fb      	strb	r3, [r7, #11]
			}

			if(RSSI_Measured[i] < quantisation_intervals[1] || ((RSSI_Measured[i] >= quantisation_intervals[3]) && (RSSI_Measured[i] < quantisation_intervals[5])) || RSSI_Measured[i] >= quantisation_intervals[7]){
 8001a7c:	4a2f      	ldr	r2, [pc, #188]	; (8001b3c <makeGraycode+0x198>)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4413      	add	r3, r2
 8001a82:	781a      	ldrb	r2, [r3, #0]
 8001a84:	4b2c      	ldr	r3, [pc, #176]	; (8001b38 <makeGraycode+0x194>)
 8001a86:	785b      	ldrb	r3, [r3, #1]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d317      	bcc.n	8001abc <makeGraycode+0x118>
 8001a8c:	4a2b      	ldr	r2, [pc, #172]	; (8001b3c <makeGraycode+0x198>)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4413      	add	r3, r2
 8001a92:	781a      	ldrb	r2, [r3, #0]
 8001a94:	4b28      	ldr	r3, [pc, #160]	; (8001b38 <makeGraycode+0x194>)
 8001a96:	78db      	ldrb	r3, [r3, #3]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d307      	bcc.n	8001aac <makeGraycode+0x108>
 8001a9c:	4a27      	ldr	r2, [pc, #156]	; (8001b3c <makeGraycode+0x198>)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	781a      	ldrb	r2, [r3, #0]
 8001aa4:	4b24      	ldr	r3, [pc, #144]	; (8001b38 <makeGraycode+0x194>)
 8001aa6:	795b      	ldrb	r3, [r3, #5]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d307      	bcc.n	8001abc <makeGraycode+0x118>
 8001aac:	4a23      	ldr	r2, [pc, #140]	; (8001b3c <makeGraycode+0x198>)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	781a      	ldrb	r2, [r3, #0]
 8001ab4:	4b20      	ldr	r3, [pc, #128]	; (8001b38 <makeGraycode+0x194>)
 8001ab6:	79db      	ldrb	r3, [r3, #7]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d316      	bcc.n	8001aea <makeGraycode+0x146>
				e_line[a] &= ~(1UL << (i%8)); //clearing bit
 8001abc:	7afb      	ldrb	r3, [r7, #11]
 8001abe:	4a23      	ldr	r2, [pc, #140]	; (8001b4c <makeGraycode+0x1a8>)
 8001ac0:	5cd1      	ldrb	r1, [r2, r3]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	425a      	negs	r2, r3
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	f002 0207 	and.w	r2, r2, #7
 8001ace:	bf58      	it	pl
 8001ad0:	4253      	negpl	r3, r2
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	43db      	mvns	r3, r3
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	7afb      	ldrb	r3, [r7, #11]
 8001ae0:	400a      	ands	r2, r1
 8001ae2:	b2d1      	uxtb	r1, r2
 8001ae4:	4a19      	ldr	r2, [pc, #100]	; (8001b4c <makeGraycode+0x1a8>)
 8001ae6:	54d1      	strb	r1, [r2, r3]
 8001ae8:	e013      	b.n	8001b12 <makeGraycode+0x16e>
			}
			else{
				e_line[a] |= (1UL << (i%8)); //setting bit
 8001aea:	7afb      	ldrb	r3, [r7, #11]
 8001aec:	4a17      	ldr	r2, [pc, #92]	; (8001b4c <makeGraycode+0x1a8>)
 8001aee:	5cd1      	ldrb	r1, [r2, r3]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	425a      	negs	r2, r3
 8001af4:	f003 0307 	and.w	r3, r3, #7
 8001af8:	f002 0207 	and.w	r2, r2, #7
 8001afc:	bf58      	it	pl
 8001afe:	4253      	negpl	r3, r2
 8001b00:	2201      	movs	r2, #1
 8001b02:	fa02 f303 	lsl.w	r3, r2, r3
 8001b06:	b2da      	uxtb	r2, r3
 8001b08:	7afb      	ldrb	r3, [r7, #11]
 8001b0a:	430a      	orrs	r2, r1
 8001b0c:	b2d1      	uxtb	r1, r2
 8001b0e:	4a0f      	ldr	r2, [pc, #60]	; (8001b4c <makeGraycode+0x1a8>)
 8001b10:	54d1      	strb	r1, [r2, r3]
	for(int i=0; i < sizeof(RSSI_Measured)/sizeof(RSSI_Measured[0]); i++){
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	3301      	adds	r3, #1
 8001b16:	607b      	str	r3, [r7, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b7f      	cmp	r3, #127	; 0x7f
 8001b1c:	f67f af71 	bls.w	8001a02 <makeGraycode+0x5e>
			}
		}
	}
}
 8001b20:	bf00      	nop
 8001b22:	bf00      	nop
 8001b24:	3714      	adds	r7, #20
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	20000df8 	.word	0x20000df8
 8001b34:	24924925 	.word	0x24924925
 8001b38:	20000c80 	.word	0x20000c80
 8001b3c:	20000d2c 	.word	0x20000d2c
 8001b40:	20000a6c 	.word	0x20000a6c
 8001b44:	20000b4c 	.word	0x20000b4c
 8001b48:	20000000 	.word	0x20000000
 8001b4c:	20000930 	.word	0x20000930

08001b50 <generateKeyGraycode>:

void generateKeyGraycode(void){
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
	uint8_t a = 7;
 8001b56:	2307      	movs	r3, #7
 8001b58:	71fb      	strb	r3, [r7, #7]
	uint8_t b = 3;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	71bb      	strb	r3, [r7, #6]
	for(int i=0; i<128; i++){
 8001b5e:	2300      	movs	r3, #0
 8001b60:	603b      	str	r3, [r7, #0]
 8001b62:	e089      	b.n	8001c78 <generateKeyGraycode+0x128>
		if(i > 0 && i%8 == 0){
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	dd07      	ble.n	8001b7a <generateKeyGraycode+0x2a>
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	f003 0307 	and.w	r3, r3, #7
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d102      	bne.n	8001b7a <generateKeyGraycode+0x2a>
			a -=1;
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	71fb      	strb	r3, [r7, #7]
		}
		if(i > 0 && i%32 == 0){
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	dd07      	ble.n	8001b90 <generateKeyGraycode+0x40>
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	f003 031f 	and.w	r3, r3, #31
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d102      	bne.n	8001b90 <generateKeyGraycode+0x40>
			b -=1;
 8001b8a:	79bb      	ldrb	r3, [r7, #6]
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	71bb      	strb	r3, [r7, #6]
		}

		/* sleutel is wel "omgekeerd" (~LSB-first?) maar maakt niet zoveel uit, kunnen we in excel desnoods ez omdraaien. Het belangrijkste is de sleutelentropy*/
		if((e_line[a] >> (i%8)) & 1){
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	4a3f      	ldr	r2, [pc, #252]	; (8001c90 <generateKeyGraycode+0x140>)
 8001b94:	5cd3      	ldrb	r3, [r2, r3]
 8001b96:	4619      	mov	r1, r3
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	425a      	negs	r2, r3
 8001b9c:	f003 0307 	and.w	r3, r3, #7
 8001ba0:	f002 0207 	and.w	r2, r2, #7
 8001ba4:	bf58      	it	pl
 8001ba6:	4253      	negpl	r3, r2
 8001ba8:	fa41 f303 	asr.w	r3, r1, r3
 8001bac:	f003 0301 	and.w	r3, r3, #1
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d02f      	beq.n	8001c14 <generateKeyGraycode+0xc4>
			if(d1_line[i] == 0x01){
 8001bb4:	4a37      	ldr	r2, [pc, #220]	; (8001c94 <generateKeyGraycode+0x144>)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	4413      	add	r3, r2
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d113      	bne.n	8001be8 <generateKeyGraycode+0x98>
				keyGraycode[b] |= (1UL << (i%32)); //setting bit
 8001bc0:	79bb      	ldrb	r3, [r7, #6]
 8001bc2:	4a35      	ldr	r2, [pc, #212]	; (8001c98 <generateKeyGraycode+0x148>)
 8001bc4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	425a      	negs	r2, r3
 8001bcc:	f003 031f 	and.w	r3, r3, #31
 8001bd0:	f002 021f 	and.w	r2, r2, #31
 8001bd4:	bf58      	it	pl
 8001bd6:	4253      	negpl	r3, r2
 8001bd8:	2201      	movs	r2, #1
 8001bda:	409a      	lsls	r2, r3
 8001bdc:	79bb      	ldrb	r3, [r7, #6]
 8001bde:	430a      	orrs	r2, r1
 8001be0:	492d      	ldr	r1, [pc, #180]	; (8001c98 <generateKeyGraycode+0x148>)
 8001be2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001be6:	e044      	b.n	8001c72 <generateKeyGraycode+0x122>
			}
			else{
				keyGraycode[b] &= ~(1UL << (i%32)); //clearing bit
 8001be8:	79bb      	ldrb	r3, [r7, #6]
 8001bea:	4a2b      	ldr	r2, [pc, #172]	; (8001c98 <generateKeyGraycode+0x148>)
 8001bec:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	425a      	negs	r2, r3
 8001bf4:	f003 031f 	and.w	r3, r3, #31
 8001bf8:	f002 021f 	and.w	r2, r2, #31
 8001bfc:	bf58      	it	pl
 8001bfe:	4253      	negpl	r3, r2
 8001c00:	2201      	movs	r2, #1
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	43da      	mvns	r2, r3
 8001c08:	79bb      	ldrb	r3, [r7, #6]
 8001c0a:	400a      	ands	r2, r1
 8001c0c:	4922      	ldr	r1, [pc, #136]	; (8001c98 <generateKeyGraycode+0x148>)
 8001c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001c12:	e02e      	b.n	8001c72 <generateKeyGraycode+0x122>
			}
		}
		else{
			if(d0_line[i] == 0x01){
 8001c14:	4a21      	ldr	r2, [pc, #132]	; (8001c9c <generateKeyGraycode+0x14c>)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	4413      	add	r3, r2
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d113      	bne.n	8001c48 <generateKeyGraycode+0xf8>
				keyGraycode[b] |= (1UL << (i%32)); //setting bit
 8001c20:	79bb      	ldrb	r3, [r7, #6]
 8001c22:	4a1d      	ldr	r2, [pc, #116]	; (8001c98 <generateKeyGraycode+0x148>)
 8001c24:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	425a      	negs	r2, r3
 8001c2c:	f003 031f 	and.w	r3, r3, #31
 8001c30:	f002 021f 	and.w	r2, r2, #31
 8001c34:	bf58      	it	pl
 8001c36:	4253      	negpl	r3, r2
 8001c38:	2201      	movs	r2, #1
 8001c3a:	409a      	lsls	r2, r3
 8001c3c:	79bb      	ldrb	r3, [r7, #6]
 8001c3e:	430a      	orrs	r2, r1
 8001c40:	4915      	ldr	r1, [pc, #84]	; (8001c98 <generateKeyGraycode+0x148>)
 8001c42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001c46:	e014      	b.n	8001c72 <generateKeyGraycode+0x122>
			}
			else{
				keyGraycode[b] &= ~(1UL << (i%32)); //clearing bit
 8001c48:	79bb      	ldrb	r3, [r7, #6]
 8001c4a:	4a13      	ldr	r2, [pc, #76]	; (8001c98 <generateKeyGraycode+0x148>)
 8001c4c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	425a      	negs	r2, r3
 8001c54:	f003 031f 	and.w	r3, r3, #31
 8001c58:	f002 021f 	and.w	r2, r2, #31
 8001c5c:	bf58      	it	pl
 8001c5e:	4253      	negpl	r3, r2
 8001c60:	2201      	movs	r2, #1
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	43da      	mvns	r2, r3
 8001c68:	79bb      	ldrb	r3, [r7, #6]
 8001c6a:	400a      	ands	r2, r1
 8001c6c:	490a      	ldr	r1, [pc, #40]	; (8001c98 <generateKeyGraycode+0x148>)
 8001c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i=0; i<128; i++){
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	3301      	adds	r3, #1
 8001c76:	603b      	str	r3, [r7, #0]
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	2b7f      	cmp	r3, #127	; 0x7f
 8001c7c:	f77f af72 	ble.w	8001b64 <generateKeyGraycode+0x14>
			}
		}
	}
}
 8001c80:	bf00      	nop
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	20000930 	.word	0x20000930
 8001c94:	20000a6c 	.word	0x20000a6c
 8001c98:	200009d0 	.word	0x200009d0
 8001c9c:	20000b4c 	.word	0x20000b4c

08001ca0 <startup>:


void startup(void){
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8001ca4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001ca8:	f003 fea0 	bl	80059ec <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8001cac:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <startup+0x58>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a11      	ldr	r2, [pc, #68]	; (8001cf8 <startup+0x58>)
 8001cb2:	f043 0304 	orr.w	r3, r3, #4
 8001cb6:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <startup+0x58>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a0e      	ldr	r2, [pc, #56]	; (8001cf8 <startup+0x58>)
 8001cbe:	f043 0308 	orr.w	r3, r3, #8
 8001cc2:	6013      	str	r3, [r2, #0]

	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 8001cc4:	4b0d      	ldr	r3, [pc, #52]	; (8001cfc <startup+0x5c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe fbf9 	bl	80004c0 <ADF_Init>

	// Shutdown Class D audio amplifier
	HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 8001cce:	2200      	movs	r2, #0
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	480b      	ldr	r0, [pc, #44]	; (8001d00 <startup+0x60>)
 8001cd4:	f002 f87a 	bl	8003dcc <HAL_GPIO_WritePin>
	// Shutdown microphone preamplifier
	HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	2102      	movs	r1, #2
 8001cdc:	4808      	ldr	r0, [pc, #32]	; (8001d00 <startup+0x60>)
 8001cde:	f002 f875 	bl	8003dcc <HAL_GPIO_WritePin>

	HAL_Delay(500);
 8001ce2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ce6:	f001 f885 	bl	8002df4 <HAL_Delay>

	ADF_set_turnaround_Tx_Rx();
 8001cea:	f7fe fd49 	bl	8000780 <ADF_set_turnaround_Tx_Rx>

	// Setup for MCU
	setup();
 8001cee:	f000 f809 	bl	8001d04 <setup>
}
 8001cf2:	bf00      	nop
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40007000 	.word	0x40007000
 8001cfc:	20000004 	.word	0x20000004
 8001d00:	40020800 	.word	0x40020800

08001d04 <setup>:

void setup(){
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
	switch(settings_mode){
 8001d08:	4b0e      	ldr	r3, [pc, #56]	; (8001d44 <setup+0x40>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	2b52      	cmp	r3, #82	; 0x52
 8001d0e:	d00a      	beq.n	8001d26 <setup+0x22>
 8001d10:	2b54      	cmp	r3, #84	; 0x54
 8001d12:	d114      	bne.n	8001d3e <setup+0x3a>
		case 'T':
			LED_RGB_status(0, 10, 0);
 8001d14:	2200      	movs	r2, #0
 8001d16:	210a      	movs	r1, #10
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f000 f819 	bl	8001d50 <LED_RGB_status>

			// Stop the DAC interface and timer2 (8 kHz)
			//HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
			HAL_TIM_Base_Stop_IT(&htim2);
 8001d1e:	480a      	ldr	r0, [pc, #40]	; (8001d48 <setup+0x44>)
 8001d20:	f006 f9f6 	bl	8008110 <HAL_TIM_Base_Stop_IT>
			//HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
			//HAL_ADC_Start_IT(&hadc1);

			//HAL_TIM_Base_Start_IT(&htim9);

			break;
 8001d24:	e00b      	b.n	8001d3e <setup+0x3a>

		case 'R':
			LED_RGB_status(0, 0, 10);
 8001d26:	220a      	movs	r2, #10
 8001d28:	2100      	movs	r1, #0
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	f000 f810 	bl	8001d50 <LED_RGB_status>

			// Stop timer5 (16 kHz) and ADC interrupt triggered by TIM5
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 8001d30:	2100      	movs	r1, #0
 8001d32:	4806      	ldr	r0, [pc, #24]	; (8001d4c <setup+0x48>)
 8001d34:	f006 fa74 	bl	8008220 <HAL_TIM_OC_Stop>

			// Start the DAC interface and timer2 (8 kHz)
			//HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
			//HAL_TIM_Base_Start_IT(&htim2);

			ADF_set_Rx_mode();
 8001d38:	f7fe fd86 	bl	8000848 <ADF_set_Rx_mode>
			break;
 8001d3c:	bf00      	nop
	}

}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000000 	.word	0x20000000
 8001d48:	20000ce0 	.word	0x20000ce0
 8001d4c:	20000940 	.word	0x20000940

08001d50 <LED_RGB_status>:


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	80fb      	strh	r3, [r7, #6]
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	80bb      	strh	r3, [r7, #4]
 8001d5e:	4613      	mov	r3, r2
 8001d60:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 8001d62:	88fb      	ldrh	r3, [r7, #6]
 8001d64:	2b14      	cmp	r3, #20
 8001d66:	d901      	bls.n	8001d6c <LED_RGB_status+0x1c>
		red = 20;
 8001d68:	2314      	movs	r3, #20
 8001d6a:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 8001d6c:	88bb      	ldrh	r3, [r7, #4]
 8001d6e:	2b1e      	cmp	r3, #30
 8001d70:	d901      	bls.n	8001d76 <LED_RGB_status+0x26>
		green = 30;
 8001d72:	231e      	movs	r3, #30
 8001d74:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 8001d76:	887b      	ldrh	r3, [r7, #2]
 8001d78:	2b23      	cmp	r3, #35	; 0x23
 8001d7a:	d901      	bls.n	8001d80 <LED_RGB_status+0x30>
		blue = 35;
 8001d7c:	2323      	movs	r3, #35	; 0x23
 8001d7e:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 8001d80:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <LED_RGB_status+0x54>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	88fa      	ldrh	r2, [r7, #6]
 8001d86:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 8001d88:	4b07      	ldr	r3, [pc, #28]	; (8001da8 <LED_RGB_status+0x58>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	88ba      	ldrh	r2, [r7, #4]
 8001d8e:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 8001d90:	4b05      	ldr	r3, [pc, #20]	; (8001da8 <LED_RGB_status+0x58>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	887a      	ldrh	r2, [r7, #2]
 8001d96:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr
 8001da4:	20000bf0 	.word	0x20000bf0
 8001da8:	20000988 	.word	0x20000988

08001dac <delay_us>:

void delay_us (uint16_t us){
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 8001db6:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <delay_us+0x30>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 8001dbe:	bf00      	nop
 8001dc0:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <delay_us+0x30>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dc6:	88fb      	ldrh	r3, [r7, #6]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d3f9      	bcc.n	8001dc0 <delay_us+0x14>
}
 8001dcc:	bf00      	nop
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	20000db0 	.word	0x20000db0

08001de0 <SendDummyByte>:

void SendDummyByte(uint8_t pkt_type){
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	4603      	mov	r3, r0
 8001de8:	71fb      	strb	r3, [r7, #7]
	uint8_t packet_length = 4; // Packet length (1byte), Packet type (1byte), dummy byte [0xAB] (1byte), RSSI byte (1byte)
 8001dea:	2304      	movs	r3, #4
 8001dec:	73fb      	strb	r3, [r7, #15]

	uint8_t header[] = {0x10, packet_length, pkt_type, dummy_byte = 0xAB};
 8001dee:	2310      	movs	r3, #16
 8001df0:	723b      	strb	r3, [r7, #8]
 8001df2:	7bfb      	ldrb	r3, [r7, #15]
 8001df4:	727b      	strb	r3, [r7, #9]
 8001df6:	79fb      	ldrb	r3, [r7, #7]
 8001df8:	72bb      	strb	r3, [r7, #10]
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	; (8001e34 <SendDummyByte+0x54>)
 8001dfc:	22ab      	movs	r2, #171	; 0xab
 8001dfe:	701a      	strb	r2, [r3, #0]
 8001e00:	4b0c      	ldr	r3, [pc, #48]	; (8001e34 <SendDummyByte+0x54>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	72fb      	strb	r3, [r7, #11]

	// Write packet to RAM
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001e06:	2200      	movs	r2, #0
 8001e08:	2104      	movs	r1, #4
 8001e0a:	480b      	ldr	r0, [pc, #44]	; (8001e38 <SendDummyByte+0x58>)
 8001e0c:	f001 ffde 	bl	8003dcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi2, header, sizeof(header)/sizeof(header[0]));
 8001e10:	f107 0308 	add.w	r3, r7, #8
 8001e14:	2204      	movs	r2, #4
 8001e16:	4619      	mov	r1, r3
 8001e18:	4808      	ldr	r0, [pc, #32]	; (8001e3c <SendDummyByte+0x5c>)
 8001e1a:	f005 fa2d 	bl	8007278 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001e1e:	2201      	movs	r2, #1
 8001e20:	2104      	movs	r1, #4
 8001e22:	4805      	ldr	r0, [pc, #20]	; (8001e38 <SendDummyByte+0x58>)
 8001e24:	f001 ffd2 	bl	8003dcc <HAL_GPIO_WritePin>

	// Set RC to TX
	ADF_set_Tx_mode();
 8001e28:	f7fe fcf0 	bl	800080c <ADF_set_Tx_mode>
}
 8001e2c:	bf00      	nop
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	20000858 	.word	0x20000858
 8001e38:	40020000 	.word	0x40020000
 8001e3c:	20000800 	.word	0x20000800

08001e40 <Send_e_line>:

void Send_e_line(void){
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
	uint8_t packet_length = 3 + 16; // Packet length, Packet type, E_L_I_N_E (16 bytes), RSSI byte
 8001e46:	2313      	movs	r3, #19
 8001e48:	72fb      	strb	r3, [r7, #11]

	uint8_t header[] = {0x10, packet_length, 0xEF}; /*SPI_PKT_WR-command, TOTALPACKETLENGTH, packettype, packet length(= 0x10 = 16 byte)*/
 8001e4a:	2310      	movs	r3, #16
 8001e4c:	723b      	strb	r3, [r7, #8]
 8001e4e:	7afb      	ldrb	r3, [r7, #11]
 8001e50:	727b      	strb	r3, [r7, #9]
 8001e52:	23ef      	movs	r3, #239	; 0xef
 8001e54:	72bb      	strb	r3, [r7, #10]

	// Write packet to RAM
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001e56:	2200      	movs	r2, #0
 8001e58:	2104      	movs	r1, #4
 8001e5a:	4814      	ldr	r0, [pc, #80]	; (8001eac <Send_e_line+0x6c>)
 8001e5c:	f001 ffb6 	bl	8003dcc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi2, header, sizeof(header)/sizeof(header[0]));
 8001e60:	f107 0308 	add.w	r3, r7, #8
 8001e64:	2203      	movs	r2, #3
 8001e66:	4619      	mov	r1, r3
 8001e68:	4811      	ldr	r0, [pc, #68]	; (8001eb0 <Send_e_line+0x70>)
 8001e6a:	f005 fa05 	bl	8007278 <HAL_SPI_Transmit_IT>
	// Write e-line bytes
	uint8_t sample[1];
	for (int i = 0; i<sizeof(e_line)/sizeof(e_line[0]); i++){
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	e00d      	b.n	8001e90 <Send_e_line+0x50>
		sample[0]=e_line[i];
 8001e74:	4a0f      	ldr	r2, [pc, #60]	; (8001eb4 <Send_e_line+0x74>)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	4413      	add	r3, r2
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	713b      	strb	r3, [r7, #4]
		HAL_SPI_Transmit_IT(&hspi2, sample, 1);
 8001e7e:	1d3b      	adds	r3, r7, #4
 8001e80:	2201      	movs	r2, #1
 8001e82:	4619      	mov	r1, r3
 8001e84:	480a      	ldr	r0, [pc, #40]	; (8001eb0 <Send_e_line+0x70>)
 8001e86:	f005 f9f7 	bl	8007278 <HAL_SPI_Transmit_IT>
	for (int i = 0; i<sizeof(e_line)/sizeof(e_line[0]); i++){
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	60fb      	str	r3, [r7, #12]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2b0f      	cmp	r3, #15
 8001e94:	d9ee      	bls.n	8001e74 <Send_e_line+0x34>
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001e96:	2201      	movs	r2, #1
 8001e98:	2104      	movs	r1, #4
 8001e9a:	4804      	ldr	r0, [pc, #16]	; (8001eac <Send_e_line+0x6c>)
 8001e9c:	f001 ff96 	bl	8003dcc <HAL_GPIO_WritePin>

	// Set RC to TX
	ADF_set_Tx_mode();
 8001ea0:	f7fe fcb4 	bl	800080c <ADF_set_Tx_mode>
}
 8001ea4:	bf00      	nop
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40020000 	.word	0x40020000
 8001eb0:	20000800 	.word	0x20000800
 8001eb4:	20000930 	.word	0x20000930

08001eb8 <ReadPacket>:



uint8_t ReadPacket(void){
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
	/* SPI_PKT_RD-command, SPI_NOP (use for dummy writes)*/
	uint8_t bytes[] = {0x30, 0xff};
 8001ebe:	f64f 7330 	movw	r3, #65328	; 0xff30
 8001ec2:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	2104      	movs	r1, #4
 8001ec8:	4820      	ldr	r0, [pc, #128]	; (8001f4c <ReadPacket+0x94>)
 8001eca:	f001 ff7f 	bl	8003dcc <HAL_GPIO_WritePin>

	// Send commands to ADF7242 that we want to read received packet
	HAL_SPI_Transmit_IT(&hspi2, bytes, 2);
 8001ece:	1d3b      	adds	r3, r7, #4
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	481e      	ldr	r0, [pc, #120]	; (8001f50 <ReadPacket+0x98>)
 8001ed6:	f005 f9cf 	bl	8007278 <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi2, &Pkt_length, 1);
 8001eda:	2201      	movs	r2, #1
 8001edc:	491d      	ldr	r1, [pc, #116]	; (8001f54 <ReadPacket+0x9c>)
 8001ede:	481c      	ldr	r0, [pc, #112]	; (8001f50 <ReadPacket+0x98>)
 8001ee0:	f005 fa54 	bl	800738c <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi2, &Pkt_type, 1);
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	491c      	ldr	r1, [pc, #112]	; (8001f58 <ReadPacket+0xa0>)
 8001ee8:	4819      	ldr	r0, [pc, #100]	; (8001f50 <ReadPacket+0x98>)
 8001eea:	f005 fa4f 	bl	800738c <HAL_SPI_Receive_IT>


	if(Pkt_type == 0xEF){
 8001eee:	4b1a      	ldr	r3, [pc, #104]	; (8001f58 <ReadPacket+0xa0>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2bef      	cmp	r3, #239	; 0xef
 8001ef4:	d10a      	bne.n	8001f0c <ReadPacket+0x54>
		// e-line from TX
		HAL_SPI_Receive_IT(&hspi2, e_line, 16);
 8001ef6:	2210      	movs	r2, #16
 8001ef8:	4918      	ldr	r1, [pc, #96]	; (8001f5c <ReadPacket+0xa4>)
 8001efa:	4815      	ldr	r0, [pc, #84]	; (8001f50 <ReadPacket+0x98>)
 8001efc:	f005 fa46 	bl	800738c <HAL_SPI_Receive_IT>
		HAL_SPI_Receive_IT(&hspi2, &RSSI, 1);
 8001f00:	2201      	movs	r2, #1
 8001f02:	4917      	ldr	r1, [pc, #92]	; (8001f60 <ReadPacket+0xa8>)
 8001f04:	4812      	ldr	r0, [pc, #72]	; (8001f50 <ReadPacket+0x98>)
 8001f06:	f005 fa41 	bl	800738c <HAL_SPI_Receive_IT>
 8001f0a:	e00d      	b.n	8001f28 <ReadPacket+0x70>
	}
	else if(Pkt_type == 0xDF){
 8001f0c:	4b12      	ldr	r3, [pc, #72]	; (8001f58 <ReadPacket+0xa0>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	2bdf      	cmp	r3, #223	; 0xdf
 8001f12:	d109      	bne.n	8001f28 <ReadPacket+0x70>
		// dummy packet from RX
		HAL_SPI_Receive_IT(&hspi2, &dummy_byte, 1);
 8001f14:	2201      	movs	r2, #1
 8001f16:	4913      	ldr	r1, [pc, #76]	; (8001f64 <ReadPacket+0xac>)
 8001f18:	480d      	ldr	r0, [pc, #52]	; (8001f50 <ReadPacket+0x98>)
 8001f1a:	f005 fa37 	bl	800738c <HAL_SPI_Receive_IT>
		HAL_SPI_Receive_IT(&hspi2, &RSSI, 1);
 8001f1e:	2201      	movs	r2, #1
 8001f20:	490f      	ldr	r1, [pc, #60]	; (8001f60 <ReadPacket+0xa8>)
 8001f22:	480b      	ldr	r0, [pc, #44]	; (8001f50 <ReadPacket+0x98>)
 8001f24:	f005 fa32 	bl	800738c <HAL_SPI_Receive_IT>
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001f28:	2201      	movs	r2, #1
 8001f2a:	2104      	movs	r1, #4
 8001f2c:	4807      	ldr	r0, [pc, #28]	; (8001f4c <ReadPacket+0x94>)
 8001f2e:	f001 ff4d 	bl	8003dcc <HAL_GPIO_WritePin>
	while (ADF_SPI_READY() == 0);
 8001f32:	bf00      	nop
 8001f34:	f7fe fca6 	bl	8000884 <ADF_SPI_READY>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d0fa      	beq.n	8001f34 <ReadPacket+0x7c>


	//opmerking: misschien een veiligheid inbouwen mocht je terug vaak random pakketten krijgen?
	return RSSI; //RSSI vaak tussen 150 en 250
 8001f3e:	4b08      	ldr	r3, [pc, #32]	; (8001f60 <ReadPacket+0xa8>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40020000 	.word	0x40020000
 8001f50:	20000800 	.word	0x20000800
 8001f54:	20000dac 	.word	0x20000dac
 8001f58:	20000c87 	.word	0x20000c87
 8001f5c:	20000930 	.word	0x20000930
 8001f60:	20000aec 	.word	0x20000aec
 8001f64:	20000858 	.word	0x20000858

08001f68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001f6c:	bf00      	nop
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr

08001f76 <ssh1106_Reset>:
#include <math.h>
#include <ssh1106.h>
#include <stdlib.h>
#include <string.h>  // For memcpy

void ssh1106_Reset(void) {
 8001f76:	b480      	push	{r7}
 8001f78:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001f7a:	bf00      	nop
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <ssh1106_WriteCommand>:

// Send a byte to the command register
void ssh1106_WriteCommand(uint8_t byte) {
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af04      	add	r7, sp, #16
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f92:	9302      	str	r3, [sp, #8]
 8001f94:	2301      	movs	r3, #1
 8001f96:	9301      	str	r3, [sp, #4]
 8001f98:	1dfb      	adds	r3, r7, #7
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	2178      	movs	r1, #120	; 0x78
 8001fa2:	4803      	ldr	r0, [pc, #12]	; (8001fb0 <ssh1106_WriteCommand+0x2c>)
 8001fa4:	f002 f888 	bl	80040b8 <HAL_I2C_Mem_Write>
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	200008dc 	.word	0x200008dc

08001fb4 <ssh1106_WriteData>:

// Send data
void ssh1106_WriteData(uint8_t* buffer, size_t buff_size) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af04      	add	r7, sp, #16
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc6:	9202      	str	r2, [sp, #8]
 8001fc8:	9301      	str	r3, [sp, #4]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	9300      	str	r3, [sp, #0]
 8001fce:	2301      	movs	r3, #1
 8001fd0:	2240      	movs	r2, #64	; 0x40
 8001fd2:	2178      	movs	r1, #120	; 0x78
 8001fd4:	4803      	ldr	r0, [pc, #12]	; (8001fe4 <ssh1106_WriteData+0x30>)
 8001fd6:	f002 f86f 	bl	80040b8 <HAL_I2C_Mem_Write>
}
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	200008dc 	.word	0x200008dc

08001fe8 <ssh1106_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssh1106_Init(void) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
    // Reset OLED
    ssh1106_Reset();
 8001fec:	f7ff ffc3 	bl	8001f76 <ssh1106_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001ff0:	2064      	movs	r0, #100	; 0x64
 8001ff2:	f000 feff 	bl	8002df4 <HAL_Delay>

    // Init OLED
    ssh1106_SetDisplayOn(0); //display off
 8001ff6:	2000      	movs	r0, #0
 8001ff8:	f000 f9e6 	bl	80023c8 <ssh1106_SetDisplayOn>

    ssh1106_WriteCommand(0x20); //Set Memory Addressing Mode
 8001ffc:	2020      	movs	r0, #32
 8001ffe:	f7ff ffc1 	bl	8001f84 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002002:	2000      	movs	r0, #0
 8002004:	f7ff ffbe 	bl	8001f84 <ssh1106_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssh1106_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002008:	20b0      	movs	r0, #176	; 0xb0
 800200a:	f7ff ffbb 	bl	8001f84 <ssh1106_WriteCommand>

#ifdef SSH1106_MIRROR_VERT
    ssh1106_WriteCommand(0xC0); // Mirror vertically
#else
    ssh1106_WriteCommand(0xC8); //Set COM Output Scan Direction
 800200e:	20c8      	movs	r0, #200	; 0xc8
 8002010:	f7ff ffb8 	bl	8001f84 <ssh1106_WriteCommand>
#endif

    ssh1106_WriteCommand(0x00); //---set low column address
 8002014:	2000      	movs	r0, #0
 8002016:	f7ff ffb5 	bl	8001f84 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x10); //---set high column address
 800201a:	2010      	movs	r0, #16
 800201c:	f7ff ffb2 	bl	8001f84 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x40); //--set start line address - CHECK
 8002020:	2040      	movs	r0, #64	; 0x40
 8002022:	f7ff ffaf 	bl	8001f84 <ssh1106_WriteCommand>

    ssh1106_SetContrast(0xFF);
 8002026:	20ff      	movs	r0, #255	; 0xff
 8002028:	f000 f9ba 	bl	80023a0 <ssh1106_SetContrast>

#ifdef SSH1106_MIRROR_HORIZ
    ssh1106_WriteCommand(0xA0); // Mirror horizontally
#else
    ssh1106_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800202c:	20a1      	movs	r0, #161	; 0xa1
 800202e:	f7ff ffa9 	bl	8001f84 <ssh1106_WriteCommand>
#endif

#ifdef SSH1106_INVERSE_COLOR
    ssh1106_WriteCommand(0xA7); //--set inverse color
#else
    ssh1106_WriteCommand(0xA6); //--set normal color
 8002032:	20a6      	movs	r0, #166	; 0xa6
 8002034:	f7ff ffa6 	bl	8001f84 <ssh1106_WriteCommand>
// Set multiplex ratio.
#if (SSH1106_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssh1106_WriteCommand(0xFF);
#else
    ssh1106_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002038:	20a8      	movs	r0, #168	; 0xa8
 800203a:	f7ff ffa3 	bl	8001f84 <ssh1106_WriteCommand>
#endif

#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x1F); //
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x3F); //
 800203e:	203f      	movs	r0, #63	; 0x3f
 8002040:	f7ff ffa0 	bl	8001f84 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002044:	20a4      	movs	r0, #164	; 0xa4
 8002046:	f7ff ff9d 	bl	8001f84 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD3); //-set display offset - CHECK
 800204a:	20d3      	movs	r0, #211	; 0xd3
 800204c:	f7ff ff9a 	bl	8001f84 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); //-not offset
 8002050:	2000      	movs	r0, #0
 8002052:	f7ff ff97 	bl	8001f84 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002056:	20d5      	movs	r0, #213	; 0xd5
 8002058:	f7ff ff94 	bl	8001f84 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0xF0); //--set divide ratio
 800205c:	20f0      	movs	r0, #240	; 0xf0
 800205e:	f7ff ff91 	bl	8001f84 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD9); //--set pre-charge period
 8002062:	20d9      	movs	r0, #217	; 0xd9
 8002064:	f7ff ff8e 	bl	8001f84 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x22); //
 8002068:	2022      	movs	r0, #34	; 0x22
 800206a:	f7ff ff8b 	bl	8001f84 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800206e:	20da      	movs	r0, #218	; 0xda
 8002070:	f7ff ff88 	bl	8001f84 <ssh1106_WriteCommand>
#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x02);
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x12);
 8002074:	2012      	movs	r0, #18
 8002076:	f7ff ff85 	bl	8001f84 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xDB); //--set vcomh
 800207a:	20db      	movs	r0, #219	; 0xdb
 800207c:	f7ff ff82 	bl	8001f84 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x20); //0x20,0.77xVcc
 8002080:	2020      	movs	r0, #32
 8002082:	f7ff ff7f 	bl	8001f84 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x8D); //--set DC-DC enable
 8002086:	208d      	movs	r0, #141	; 0x8d
 8002088:	f7ff ff7c 	bl	8001f84 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x14); //
 800208c:	2014      	movs	r0, #20
 800208e:	f7ff ff79 	bl	8001f84 <ssh1106_WriteCommand>
    ssh1106_SetDisplayOn(1); //--turn on SSH1106 panel
 8002092:	2001      	movs	r0, #1
 8002094:	f000 f998 	bl	80023c8 <ssh1106_SetDisplayOn>

    // Clear screen
    ssh1106_Fill(Black);
 8002098:	2000      	movs	r0, #0
 800209a:	f000 f80f 	bl	80020bc <ssh1106_Fill>

    // Flush buffer to screen
    ssh1106_UpdateScreen();
 800209e:	f000 f831 	bl	8002104 <ssh1106_UpdateScreen>

    // Set default values for screen object
    SSH1106.CurrentX = 0;
 80020a2:	4b05      	ldr	r3, [pc, #20]	; (80020b8 <ssh1106_Init+0xd0>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = 0;
 80020a8:	4b03      	ldr	r3, [pc, #12]	; (80020b8 <ssh1106_Init+0xd0>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	805a      	strh	r2, [r3, #2]

    SSH1106.Initialized = 1;
 80020ae:	4b02      	ldr	r3, [pc, #8]	; (80020b8 <ssh1106_Init+0xd0>)
 80020b0:	2201      	movs	r2, #1
 80020b2:	715a      	strb	r2, [r3, #5]
}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	200005d0 	.word	0x200005d0

080020bc <ssh1106_Fill>:

// Fill the whole screen with the given color
void ssh1106_Fill(SSH1106_COLOR color) {
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 80020c6:	2300      	movs	r3, #0
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	e00d      	b.n	80020e8 <ssh1106_Fill+0x2c>
        SSH1106_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80020cc:	79fb      	ldrb	r3, [r7, #7]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <ssh1106_Fill+0x1a>
 80020d2:	2100      	movs	r1, #0
 80020d4:	e000      	b.n	80020d8 <ssh1106_Fill+0x1c>
 80020d6:	21ff      	movs	r1, #255	; 0xff
 80020d8:	4a09      	ldr	r2, [pc, #36]	; (8002100 <ssh1106_Fill+0x44>)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	4413      	add	r3, r2
 80020de:	460a      	mov	r2, r1
 80020e0:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	3301      	adds	r3, #1
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020ee:	d3ed      	bcc.n	80020cc <ssh1106_Fill+0x10>
    }
}
 80020f0:	bf00      	nop
 80020f2:	bf00      	nop
 80020f4:	3714      	adds	r7, #20
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	200001d0 	.word	0x200001d0

08002104 <ssh1106_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssh1106_UpdateScreen(void) {
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 800210a:	2300      	movs	r3, #0
 800210c:	71fb      	strb	r3, [r7, #7]
 800210e:	e016      	b.n	800213e <ssh1106_UpdateScreen+0x3a>
        ssh1106_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	3b50      	subs	r3, #80	; 0x50
 8002114:	b2db      	uxtb	r3, r3
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff ff34 	bl	8001f84 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x00);
 800211c:	2000      	movs	r0, #0
 800211e:	f7ff ff31 	bl	8001f84 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x10);
 8002122:	2010      	movs	r0, #16
 8002124:	f7ff ff2e 	bl	8001f84 <ssh1106_WriteCommand>
        ssh1106_WriteData(&SSH1106_Buffer[SSH1106_WIDTH*i],SSH1106_WIDTH);
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	01db      	lsls	r3, r3, #7
 800212c:	4a08      	ldr	r2, [pc, #32]	; (8002150 <ssh1106_UpdateScreen+0x4c>)
 800212e:	4413      	add	r3, r2
 8002130:	2180      	movs	r1, #128	; 0x80
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff ff3e 	bl	8001fb4 <ssh1106_WriteData>
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 8002138:	79fb      	ldrb	r3, [r7, #7]
 800213a:	3301      	adds	r3, #1
 800213c:	71fb      	strb	r3, [r7, #7]
 800213e:	79fb      	ldrb	r3, [r7, #7]
 8002140:	2b07      	cmp	r3, #7
 8002142:	d9e5      	bls.n	8002110 <ssh1106_UpdateScreen+0xc>
    }
}
 8002144:	bf00      	nop
 8002146:	bf00      	nop
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	200001d0 	.word	0x200001d0

08002154 <ssh1106_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssh1106_DrawPixel(uint8_t x, uint8_t y, SSH1106_COLOR color) {
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	71fb      	strb	r3, [r7, #7]
 800215e:	460b      	mov	r3, r1
 8002160:	71bb      	strb	r3, [r7, #6]
 8002162:	4613      	mov	r3, r2
 8002164:	717b      	strb	r3, [r7, #5]
    if(x >= SSH1106_WIDTH || y >= SSH1106_HEIGHT) {
 8002166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216a:	2b00      	cmp	r3, #0
 800216c:	db48      	blt.n	8002200 <ssh1106_DrawPixel+0xac>
 800216e:	79bb      	ldrb	r3, [r7, #6]
 8002170:	2b3f      	cmp	r3, #63	; 0x3f
 8002172:	d845      	bhi.n	8002200 <ssh1106_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if(SSH1106.Inverted) {
 8002174:	4b25      	ldr	r3, [pc, #148]	; (800220c <ssh1106_DrawPixel+0xb8>)
 8002176:	791b      	ldrb	r3, [r3, #4]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d006      	beq.n	800218a <ssh1106_DrawPixel+0x36>
        color = (SSH1106_COLOR)!color;
 800217c:	797b      	ldrb	r3, [r7, #5]
 800217e:	2b00      	cmp	r3, #0
 8002180:	bf0c      	ite	eq
 8002182:	2301      	moveq	r3, #1
 8002184:	2300      	movne	r3, #0
 8002186:	b2db      	uxtb	r3, r3
 8002188:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if(color == White) {
 800218a:	797b      	ldrb	r3, [r7, #5]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d11a      	bne.n	80021c6 <ssh1106_DrawPixel+0x72>
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] |= 1 << (y % 8);
 8002190:	79fa      	ldrb	r2, [r7, #7]
 8002192:	79bb      	ldrb	r3, [r7, #6]
 8002194:	08db      	lsrs	r3, r3, #3
 8002196:	b2d8      	uxtb	r0, r3
 8002198:	4603      	mov	r3, r0
 800219a:	01db      	lsls	r3, r3, #7
 800219c:	4413      	add	r3, r2
 800219e:	4a1c      	ldr	r2, [pc, #112]	; (8002210 <ssh1106_DrawPixel+0xbc>)
 80021a0:	5cd3      	ldrb	r3, [r2, r3]
 80021a2:	b25a      	sxtb	r2, r3
 80021a4:	79bb      	ldrb	r3, [r7, #6]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	2101      	movs	r1, #1
 80021ac:	fa01 f303 	lsl.w	r3, r1, r3
 80021b0:	b25b      	sxtb	r3, r3
 80021b2:	4313      	orrs	r3, r2
 80021b4:	b259      	sxtb	r1, r3
 80021b6:	79fa      	ldrb	r2, [r7, #7]
 80021b8:	4603      	mov	r3, r0
 80021ba:	01db      	lsls	r3, r3, #7
 80021bc:	4413      	add	r3, r2
 80021be:	b2c9      	uxtb	r1, r1
 80021c0:	4a13      	ldr	r2, [pc, #76]	; (8002210 <ssh1106_DrawPixel+0xbc>)
 80021c2:	54d1      	strb	r1, [r2, r3]
 80021c4:	e01d      	b.n	8002202 <ssh1106_DrawPixel+0xae>
    } else {
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] &= ~(1 << (y % 8));
 80021c6:	79fa      	ldrb	r2, [r7, #7]
 80021c8:	79bb      	ldrb	r3, [r7, #6]
 80021ca:	08db      	lsrs	r3, r3, #3
 80021cc:	b2d8      	uxtb	r0, r3
 80021ce:	4603      	mov	r3, r0
 80021d0:	01db      	lsls	r3, r3, #7
 80021d2:	4413      	add	r3, r2
 80021d4:	4a0e      	ldr	r2, [pc, #56]	; (8002210 <ssh1106_DrawPixel+0xbc>)
 80021d6:	5cd3      	ldrb	r3, [r2, r3]
 80021d8:	b25a      	sxtb	r2, r3
 80021da:	79bb      	ldrb	r3, [r7, #6]
 80021dc:	f003 0307 	and.w	r3, r3, #7
 80021e0:	2101      	movs	r1, #1
 80021e2:	fa01 f303 	lsl.w	r3, r1, r3
 80021e6:	b25b      	sxtb	r3, r3
 80021e8:	43db      	mvns	r3, r3
 80021ea:	b25b      	sxtb	r3, r3
 80021ec:	4013      	ands	r3, r2
 80021ee:	b259      	sxtb	r1, r3
 80021f0:	79fa      	ldrb	r2, [r7, #7]
 80021f2:	4603      	mov	r3, r0
 80021f4:	01db      	lsls	r3, r3, #7
 80021f6:	4413      	add	r3, r2
 80021f8:	b2c9      	uxtb	r1, r1
 80021fa:	4a05      	ldr	r2, [pc, #20]	; (8002210 <ssh1106_DrawPixel+0xbc>)
 80021fc:	54d1      	strb	r1, [r2, r3]
 80021fe:	e000      	b.n	8002202 <ssh1106_DrawPixel+0xae>
        return;
 8002200:	bf00      	nop
    }
}
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	200005d0 	.word	0x200005d0
 8002210:	200001d0 	.word	0x200001d0

08002214 <ssh1106_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssh1106_WriteChar(char ch, FontDef Font, SSH1106_COLOR color) {
 8002214:	b590      	push	{r4, r7, lr}
 8002216:	b089      	sub	sp, #36	; 0x24
 8002218:	af00      	add	r7, sp, #0
 800221a:	4604      	mov	r4, r0
 800221c:	1d38      	adds	r0, r7, #4
 800221e:	e880 0006 	stmia.w	r0, {r1, r2}
 8002222:	461a      	mov	r2, r3
 8002224:	4623      	mov	r3, r4
 8002226:	73fb      	strb	r3, [r7, #15]
 8002228:	4613      	mov	r3, r2
 800222a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 800222c:	7bfb      	ldrb	r3, [r7, #15]
 800222e:	2b1f      	cmp	r3, #31
 8002230:	d902      	bls.n	8002238 <ssh1106_WriteChar+0x24>
 8002232:	7bfb      	ldrb	r3, [r7, #15]
 8002234:	2b7e      	cmp	r3, #126	; 0x7e
 8002236:	d901      	bls.n	800223c <ssh1106_WriteChar+0x28>
        return 0;
 8002238:	2300      	movs	r3, #0
 800223a:	e06d      	b.n	8002318 <ssh1106_WriteChar+0x104>

    // Check remaining space on current line
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 800223c:	4b38      	ldr	r3, [pc, #224]	; (8002320 <ssh1106_WriteChar+0x10c>)
 800223e:	881b      	ldrh	r3, [r3, #0]
 8002240:	461a      	mov	r2, r3
 8002242:	793b      	ldrb	r3, [r7, #4]
 8002244:	4413      	add	r3, r2
 8002246:	2b80      	cmp	r3, #128	; 0x80
 8002248:	dc06      	bgt.n	8002258 <ssh1106_WriteChar+0x44>
        SSH1106_HEIGHT < (SSH1106.CurrentY + Font.FontHeight))
 800224a:	4b35      	ldr	r3, [pc, #212]	; (8002320 <ssh1106_WriteChar+0x10c>)
 800224c:	885b      	ldrh	r3, [r3, #2]
 800224e:	461a      	mov	r2, r3
 8002250:	797b      	ldrb	r3, [r7, #5]
 8002252:	4413      	add	r3, r2
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 8002254:	2b40      	cmp	r3, #64	; 0x40
 8002256:	dd01      	ble.n	800225c <ssh1106_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002258:	2300      	movs	r3, #0
 800225a:	e05d      	b.n	8002318 <ssh1106_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 800225c:	2300      	movs	r3, #0
 800225e:	61fb      	str	r3, [r7, #28]
 8002260:	e04c      	b.n	80022fc <ssh1106_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002262:	68ba      	ldr	r2, [r7, #8]
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	3b20      	subs	r3, #32
 8002268:	7979      	ldrb	r1, [r7, #5]
 800226a:	fb01 f303 	mul.w	r3, r1, r3
 800226e:	4619      	mov	r1, r3
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	440b      	add	r3, r1
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	4413      	add	r3, r2
 8002278:	881b      	ldrh	r3, [r3, #0]
 800227a:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 800227c:	2300      	movs	r3, #0
 800227e:	61bb      	str	r3, [r7, #24]
 8002280:	e034      	b.n	80022ec <ssh1106_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002282:	697a      	ldr	r2, [r7, #20]
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d012      	beq.n	80022b8 <ssh1106_WriteChar+0xa4>
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR) color);
 8002292:	4b23      	ldr	r3, [pc, #140]	; (8002320 <ssh1106_WriteChar+0x10c>)
 8002294:	881b      	ldrh	r3, [r3, #0]
 8002296:	b2da      	uxtb	r2, r3
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	b2db      	uxtb	r3, r3
 800229c:	4413      	add	r3, r2
 800229e:	b2d8      	uxtb	r0, r3
 80022a0:	4b1f      	ldr	r3, [pc, #124]	; (8002320 <ssh1106_WriteChar+0x10c>)
 80022a2:	885b      	ldrh	r3, [r3, #2]
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	4413      	add	r3, r2
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	7bba      	ldrb	r2, [r7, #14]
 80022b0:	4619      	mov	r1, r3
 80022b2:	f7ff ff4f 	bl	8002154 <ssh1106_DrawPixel>
 80022b6:	e016      	b.n	80022e6 <ssh1106_WriteChar+0xd2>
            } else {
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR)!color);
 80022b8:	4b19      	ldr	r3, [pc, #100]	; (8002320 <ssh1106_WriteChar+0x10c>)
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	b2da      	uxtb	r2, r3
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	4413      	add	r3, r2
 80022c4:	b2d8      	uxtb	r0, r3
 80022c6:	4b16      	ldr	r3, [pc, #88]	; (8002320 <ssh1106_WriteChar+0x10c>)
 80022c8:	885b      	ldrh	r3, [r3, #2]
 80022ca:	b2da      	uxtb	r2, r3
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	4413      	add	r3, r2
 80022d2:	b2d9      	uxtb	r1, r3
 80022d4:	7bbb      	ldrb	r3, [r7, #14]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	bf0c      	ite	eq
 80022da:	2301      	moveq	r3, #1
 80022dc:	2300      	movne	r3, #0
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	461a      	mov	r2, r3
 80022e2:	f7ff ff37 	bl	8002154 <ssh1106_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	3301      	adds	r3, #1
 80022ea:	61bb      	str	r3, [r7, #24]
 80022ec:	793b      	ldrb	r3, [r7, #4]
 80022ee:	461a      	mov	r2, r3
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d3c5      	bcc.n	8002282 <ssh1106_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	3301      	adds	r3, #1
 80022fa:	61fb      	str	r3, [r7, #28]
 80022fc:	797b      	ldrb	r3, [r7, #5]
 80022fe:	461a      	mov	r2, r3
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	4293      	cmp	r3, r2
 8002304:	d3ad      	bcc.n	8002262 <ssh1106_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSH1106.CurrentX += Font.FontWidth;
 8002306:	4b06      	ldr	r3, [pc, #24]	; (8002320 <ssh1106_WriteChar+0x10c>)
 8002308:	881a      	ldrh	r2, [r3, #0]
 800230a:	793b      	ldrb	r3, [r7, #4]
 800230c:	b29b      	uxth	r3, r3
 800230e:	4413      	add	r3, r2
 8002310:	b29a      	uxth	r2, r3
 8002312:	4b03      	ldr	r3, [pc, #12]	; (8002320 <ssh1106_WriteChar+0x10c>)
 8002314:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8002316:	7bfb      	ldrb	r3, [r7, #15]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3724      	adds	r7, #36	; 0x24
 800231c:	46bd      	mov	sp, r7
 800231e:	bd90      	pop	{r4, r7, pc}
 8002320:	200005d0 	.word	0x200005d0

08002324 <ssh1106_WriteString>:

// Write full string to screenbuffer
char ssh1106_WriteString(char* str, FontDef Font, SSH1106_COLOR color) {
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	1d38      	adds	r0, r7, #4
 800232e:	e880 0006 	stmia.w	r0, {r1, r2}
 8002332:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002334:	e012      	b.n	800235c <ssh1106_WriteString+0x38>
        if (ssh1106_WriteChar(*str, Font, color) != *str) {
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	7818      	ldrb	r0, [r3, #0]
 800233a:	78fb      	ldrb	r3, [r7, #3]
 800233c:	1d3a      	adds	r2, r7, #4
 800233e:	ca06      	ldmia	r2, {r1, r2}
 8002340:	f7ff ff68 	bl	8002214 <ssh1106_WriteChar>
 8002344:	4603      	mov	r3, r0
 8002346:	461a      	mov	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	429a      	cmp	r2, r3
 800234e:	d002      	beq.n	8002356 <ssh1106_WriteString+0x32>
            // Char could not be written
            return *str;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	e008      	b.n	8002368 <ssh1106_WriteString+0x44>
        }

        // Next char
        str++;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	3301      	adds	r3, #1
 800235a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d1e8      	bne.n	8002336 <ssh1106_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	781b      	ldrb	r3, [r3, #0]
}
 8002368:	4618      	mov	r0, r3
 800236a:	3710      	adds	r7, #16
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <ssh1106_SetCursor>:

// Position the cursor
void ssh1106_SetCursor(uint8_t x, uint8_t y) {
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	4603      	mov	r3, r0
 8002378:	460a      	mov	r2, r1
 800237a:	71fb      	strb	r3, [r7, #7]
 800237c:	4613      	mov	r3, r2
 800237e:	71bb      	strb	r3, [r7, #6]
    SSH1106.CurrentX = x;
 8002380:	79fb      	ldrb	r3, [r7, #7]
 8002382:	b29a      	uxth	r2, r3
 8002384:	4b05      	ldr	r3, [pc, #20]	; (800239c <ssh1106_SetCursor+0x2c>)
 8002386:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = y;
 8002388:	79bb      	ldrb	r3, [r7, #6]
 800238a:	b29a      	uxth	r2, r3
 800238c:	4b03      	ldr	r3, [pc, #12]	; (800239c <ssh1106_SetCursor+0x2c>)
 800238e:	805a      	strh	r2, [r3, #2]
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	200005d0 	.word	0x200005d0

080023a0 <ssh1106_SetContrast>:
  ssh1106_Line(x1,y2,x1,y1,color);

  return;
}

void ssh1106_SetContrast(const uint8_t value) {
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80023aa:	2381      	movs	r3, #129	; 0x81
 80023ac:	73fb      	strb	r3, [r7, #15]
    ssh1106_WriteCommand(kSetContrastControlRegister);
 80023ae:	7bfb      	ldrb	r3, [r7, #15]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff fde7 	bl	8001f84 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(value);
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff fde3 	bl	8001f84 <ssh1106_WriteCommand>
}
 80023be:	bf00      	nop
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
	...

080023c8 <ssh1106_SetDisplayOn>:

void ssh1106_SetDisplayOn(const uint8_t on) {
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	4603      	mov	r3, r0
 80023d0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80023d2:	79fb      	ldrb	r3, [r7, #7]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d005      	beq.n	80023e4 <ssh1106_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80023d8:	23af      	movs	r3, #175	; 0xaf
 80023da:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 1;
 80023dc:	4b08      	ldr	r3, [pc, #32]	; (8002400 <ssh1106_SetDisplayOn+0x38>)
 80023de:	2201      	movs	r2, #1
 80023e0:	719a      	strb	r2, [r3, #6]
 80023e2:	e004      	b.n	80023ee <ssh1106_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80023e4:	23ae      	movs	r3, #174	; 0xae
 80023e6:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 0;
 80023e8:	4b05      	ldr	r3, [pc, #20]	; (8002400 <ssh1106_SetDisplayOn+0x38>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	719a      	strb	r2, [r3, #6]
    }
    ssh1106_WriteCommand(value);
 80023ee:	7bfb      	ldrb	r3, [r7, #15]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff fdc7 	bl	8001f84 <ssh1106_WriteCommand>
}
 80023f6:	bf00      	nop
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	200005d0 	.word	0x200005d0

08002404 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	607b      	str	r3, [r7, #4]
 800240e:	4b10      	ldr	r3, [pc, #64]	; (8002450 <HAL_MspInit+0x4c>)
 8002410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002412:	4a0f      	ldr	r2, [pc, #60]	; (8002450 <HAL_MspInit+0x4c>)
 8002414:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002418:	6453      	str	r3, [r2, #68]	; 0x44
 800241a:	4b0d      	ldr	r3, [pc, #52]	; (8002450 <HAL_MspInit+0x4c>)
 800241c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002422:	607b      	str	r3, [r7, #4]
 8002424:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	603b      	str	r3, [r7, #0]
 800242a:	4b09      	ldr	r3, [pc, #36]	; (8002450 <HAL_MspInit+0x4c>)
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	4a08      	ldr	r2, [pc, #32]	; (8002450 <HAL_MspInit+0x4c>)
 8002430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002434:	6413      	str	r3, [r2, #64]	; 0x40
 8002436:	4b06      	ldr	r3, [pc, #24]	; (8002450 <HAL_MspInit+0x4c>)
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800243e:	603b      	str	r3, [r7, #0]
 8002440:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	40023800 	.word	0x40023800

08002454 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b08a      	sub	sp, #40	; 0x28
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800245c:	f107 0314 	add.w	r3, r7, #20
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	609a      	str	r2, [r3, #8]
 8002468:	60da      	str	r2, [r3, #12]
 800246a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a1b      	ldr	r2, [pc, #108]	; (80024e0 <HAL_ADC_MspInit+0x8c>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d12f      	bne.n	80024d6 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	613b      	str	r3, [r7, #16]
 800247a:	4b1a      	ldr	r3, [pc, #104]	; (80024e4 <HAL_ADC_MspInit+0x90>)
 800247c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800247e:	4a19      	ldr	r2, [pc, #100]	; (80024e4 <HAL_ADC_MspInit+0x90>)
 8002480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002484:	6453      	str	r3, [r2, #68]	; 0x44
 8002486:	4b17      	ldr	r3, [pc, #92]	; (80024e4 <HAL_ADC_MspInit+0x90>)
 8002488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800248e:	613b      	str	r3, [r7, #16]
 8002490:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	4b13      	ldr	r3, [pc, #76]	; (80024e4 <HAL_ADC_MspInit+0x90>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	4a12      	ldr	r2, [pc, #72]	; (80024e4 <HAL_ADC_MspInit+0x90>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	6313      	str	r3, [r2, #48]	; 0x30
 80024a2:	4b10      	ldr	r3, [pc, #64]	; (80024e4 <HAL_ADC_MspInit+0x90>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024ae:	2308      	movs	r3, #8
 80024b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024b2:	2303      	movs	r3, #3
 80024b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b6:	2300      	movs	r3, #0
 80024b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ba:	f107 0314 	add.w	r3, r7, #20
 80024be:	4619      	mov	r1, r3
 80024c0:	4809      	ldr	r0, [pc, #36]	; (80024e8 <HAL_ADC_MspInit+0x94>)
 80024c2:	f001 facf 	bl	8003a64 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80024c6:	2200      	movs	r2, #0
 80024c8:	2100      	movs	r1, #0
 80024ca:	2012      	movs	r0, #18
 80024cc:	f001 f95b 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80024d0:	2012      	movs	r0, #18
 80024d2:	f001 f974 	bl	80037be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80024d6:	bf00      	nop
 80024d8:	3728      	adds	r7, #40	; 0x28
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40012000 	.word	0x40012000
 80024e4:	40023800 	.word	0x40023800
 80024e8:	40020000 	.word	0x40020000

080024ec <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a0b      	ldr	r2, [pc, #44]	; (8002528 <HAL_CRYP_MspInit+0x3c>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d10d      	bne.n	800251a <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	4b0a      	ldr	r3, [pc, #40]	; (800252c <HAL_CRYP_MspInit+0x40>)
 8002504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002506:	4a09      	ldr	r2, [pc, #36]	; (800252c <HAL_CRYP_MspInit+0x40>)
 8002508:	f043 0310 	orr.w	r3, r3, #16
 800250c:	6353      	str	r3, [r2, #52]	; 0x34
 800250e:	4b07      	ldr	r3, [pc, #28]	; (800252c <HAL_CRYP_MspInit+0x40>)
 8002510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002512:	f003 0310 	and.w	r3, r3, #16
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 800251a:	bf00      	nop
 800251c:	3714      	adds	r7, #20
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	50060000 	.word	0x50060000
 800252c:	40023800 	.word	0x40023800

08002530 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b08a      	sub	sp, #40	; 0x28
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002538:	f107 0314 	add.w	r3, r7, #20
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]
 8002540:	605a      	str	r2, [r3, #4]
 8002542:	609a      	str	r2, [r3, #8]
 8002544:	60da      	str	r2, [r3, #12]
 8002546:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a1b      	ldr	r2, [pc, #108]	; (80025bc <HAL_DAC_MspInit+0x8c>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d12f      	bne.n	80025b2 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	613b      	str	r3, [r7, #16]
 8002556:	4b1a      	ldr	r3, [pc, #104]	; (80025c0 <HAL_DAC_MspInit+0x90>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	4a19      	ldr	r2, [pc, #100]	; (80025c0 <HAL_DAC_MspInit+0x90>)
 800255c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002560:	6413      	str	r3, [r2, #64]	; 0x40
 8002562:	4b17      	ldr	r3, [pc, #92]	; (80025c0 <HAL_DAC_MspInit+0x90>)
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800256a:	613b      	str	r3, [r7, #16]
 800256c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800256e:	2300      	movs	r3, #0
 8002570:	60fb      	str	r3, [r7, #12]
 8002572:	4b13      	ldr	r3, [pc, #76]	; (80025c0 <HAL_DAC_MspInit+0x90>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002576:	4a12      	ldr	r2, [pc, #72]	; (80025c0 <HAL_DAC_MspInit+0x90>)
 8002578:	f043 0301 	orr.w	r3, r3, #1
 800257c:	6313      	str	r3, [r2, #48]	; 0x30
 800257e:	4b10      	ldr	r3, [pc, #64]	; (80025c0 <HAL_DAC_MspInit+0x90>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	60fb      	str	r3, [r7, #12]
 8002588:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800258a:	2310      	movs	r3, #16
 800258c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800258e:	2303      	movs	r3, #3
 8002590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002592:	2300      	movs	r3, #0
 8002594:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002596:	f107 0314 	add.w	r3, r7, #20
 800259a:	4619      	mov	r1, r3
 800259c:	4809      	ldr	r0, [pc, #36]	; (80025c4 <HAL_DAC_MspInit+0x94>)
 800259e:	f001 fa61 	bl	8003a64 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2101      	movs	r1, #1
 80025a6:	2036      	movs	r0, #54	; 0x36
 80025a8:	f001 f8ed 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80025ac:	2036      	movs	r0, #54	; 0x36
 80025ae:	f001 f906 	bl	80037be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80025b2:	bf00      	nop
 80025b4:	3728      	adds	r7, #40	; 0x28
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	40007400 	.word	0x40007400
 80025c0:	40023800 	.word	0x40023800
 80025c4:	40020000 	.word	0x40020000

080025c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b08a      	sub	sp, #40	; 0x28
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d0:	f107 0314 	add.w	r3, r7, #20
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	605a      	str	r2, [r3, #4]
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	60da      	str	r2, [r3, #12]
 80025de:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a19      	ldr	r2, [pc, #100]	; (800264c <HAL_I2C_MspInit+0x84>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d12b      	bne.n	8002642 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	613b      	str	r3, [r7, #16]
 80025ee:	4b18      	ldr	r3, [pc, #96]	; (8002650 <HAL_I2C_MspInit+0x88>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f2:	4a17      	ldr	r2, [pc, #92]	; (8002650 <HAL_I2C_MspInit+0x88>)
 80025f4:	f043 0302 	orr.w	r3, r3, #2
 80025f8:	6313      	str	r3, [r2, #48]	; 0x30
 80025fa:	4b15      	ldr	r3, [pc, #84]	; (8002650 <HAL_I2C_MspInit+0x88>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	613b      	str	r3, [r7, #16]
 8002604:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002606:	23c0      	movs	r3, #192	; 0xc0
 8002608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800260a:	2312      	movs	r3, #18
 800260c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800260e:	2301      	movs	r3, #1
 8002610:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002612:	2303      	movs	r3, #3
 8002614:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002616:	2304      	movs	r3, #4
 8002618:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800261a:	f107 0314 	add.w	r3, r7, #20
 800261e:	4619      	mov	r1, r3
 8002620:	480c      	ldr	r0, [pc, #48]	; (8002654 <HAL_I2C_MspInit+0x8c>)
 8002622:	f001 fa1f 	bl	8003a64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	4b09      	ldr	r3, [pc, #36]	; (8002650 <HAL_I2C_MspInit+0x88>)
 800262c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262e:	4a08      	ldr	r2, [pc, #32]	; (8002650 <HAL_I2C_MspInit+0x88>)
 8002630:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002634:	6413      	str	r3, [r2, #64]	; 0x40
 8002636:	4b06      	ldr	r3, [pc, #24]	; (8002650 <HAL_I2C_MspInit+0x88>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002642:	bf00      	nop
 8002644:	3728      	adds	r7, #40	; 0x28
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40005400 	.word	0x40005400
 8002650:	40023800 	.word	0x40023800
 8002654:	40020400 	.word	0x40020400

08002658 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a05      	ldr	r2, [pc, #20]	; (800267c <HAL_RTC_MspInit+0x24>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d102      	bne.n	8002670 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800266a:	4b05      	ldr	r3, [pc, #20]	; (8002680 <HAL_RTC_MspInit+0x28>)
 800266c:	2201      	movs	r2, #1
 800266e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	40002800 	.word	0x40002800
 8002680:	42470e3c 	.word	0x42470e3c

08002684 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b08c      	sub	sp, #48	; 0x30
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800268c:	f107 031c 	add.w	r3, r7, #28
 8002690:	2200      	movs	r2, #0
 8002692:	601a      	str	r2, [r3, #0]
 8002694:	605a      	str	r2, [r3, #4]
 8002696:	609a      	str	r2, [r3, #8]
 8002698:	60da      	str	r2, [r3, #12]
 800269a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a45      	ldr	r2, [pc, #276]	; (80027b8 <HAL_SPI_MspInit+0x134>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d134      	bne.n	8002710 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80026a6:	2300      	movs	r3, #0
 80026a8:	61bb      	str	r3, [r7, #24]
 80026aa:	4b44      	ldr	r3, [pc, #272]	; (80027bc <HAL_SPI_MspInit+0x138>)
 80026ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ae:	4a43      	ldr	r2, [pc, #268]	; (80027bc <HAL_SPI_MspInit+0x138>)
 80026b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80026b4:	6453      	str	r3, [r2, #68]	; 0x44
 80026b6:	4b41      	ldr	r3, [pc, #260]	; (80027bc <HAL_SPI_MspInit+0x138>)
 80026b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026be:	61bb      	str	r3, [r7, #24]
 80026c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	617b      	str	r3, [r7, #20]
 80026c6:	4b3d      	ldr	r3, [pc, #244]	; (80027bc <HAL_SPI_MspInit+0x138>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ca:	4a3c      	ldr	r2, [pc, #240]	; (80027bc <HAL_SPI_MspInit+0x138>)
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	6313      	str	r3, [r2, #48]	; 0x30
 80026d2:	4b3a      	ldr	r3, [pc, #232]	; (80027bc <HAL_SPI_MspInit+0x138>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	617b      	str	r3, [r7, #20]
 80026dc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 80026de:	23e0      	movs	r3, #224	; 0xe0
 80026e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e2:	2302      	movs	r3, #2
 80026e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e6:	2300      	movs	r3, #0
 80026e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ea:	2303      	movs	r3, #3
 80026ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80026ee:	2305      	movs	r3, #5
 80026f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026f2:	f107 031c 	add.w	r3, r7, #28
 80026f6:	4619      	mov	r1, r3
 80026f8:	4831      	ldr	r0, [pc, #196]	; (80027c0 <HAL_SPI_MspInit+0x13c>)
 80026fa:	f001 f9b3 	bl	8003a64 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80026fe:	2200      	movs	r2, #0
 8002700:	2100      	movs	r1, #0
 8002702:	2023      	movs	r0, #35	; 0x23
 8002704:	f001 f83f 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002708:	2023      	movs	r0, #35	; 0x23
 800270a:	f001 f858 	bl	80037be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800270e:	e04f      	b.n	80027b0 <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a2b      	ldr	r2, [pc, #172]	; (80027c4 <HAL_SPI_MspInit+0x140>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d14a      	bne.n	80027b0 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	4b27      	ldr	r3, [pc, #156]	; (80027bc <HAL_SPI_MspInit+0x138>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	4a26      	ldr	r2, [pc, #152]	; (80027bc <HAL_SPI_MspInit+0x138>)
 8002724:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002728:	6413      	str	r3, [r2, #64]	; 0x40
 800272a:	4b24      	ldr	r3, [pc, #144]	; (80027bc <HAL_SPI_MspInit+0x138>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002732:	613b      	str	r3, [r7, #16]
 8002734:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	60fb      	str	r3, [r7, #12]
 800273a:	4b20      	ldr	r3, [pc, #128]	; (80027bc <HAL_SPI_MspInit+0x138>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	4a1f      	ldr	r2, [pc, #124]	; (80027bc <HAL_SPI_MspInit+0x138>)
 8002740:	f043 0304 	orr.w	r3, r3, #4
 8002744:	6313      	str	r3, [r2, #48]	; 0x30
 8002746:	4b1d      	ldr	r3, [pc, #116]	; (80027bc <HAL_SPI_MspInit+0x138>)
 8002748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274a:	f003 0304 	and.w	r3, r3, #4
 800274e:	60fb      	str	r3, [r7, #12]
 8002750:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	60bb      	str	r3, [r7, #8]
 8002756:	4b19      	ldr	r3, [pc, #100]	; (80027bc <HAL_SPI_MspInit+0x138>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	4a18      	ldr	r2, [pc, #96]	; (80027bc <HAL_SPI_MspInit+0x138>)
 800275c:	f043 0302 	orr.w	r3, r3, #2
 8002760:	6313      	str	r3, [r2, #48]	; 0x30
 8002762:	4b16      	ldr	r3, [pc, #88]	; (80027bc <HAL_SPI_MspInit+0x138>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	60bb      	str	r3, [r7, #8]
 800276c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 800276e:	2308      	movs	r3, #8
 8002770:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002772:	2302      	movs	r3, #2
 8002774:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002776:	2300      	movs	r3, #0
 8002778:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800277a:	2303      	movs	r3, #3
 800277c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800277e:	2305      	movs	r3, #5
 8002780:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 8002782:	f107 031c 	add.w	r3, r7, #28
 8002786:	4619      	mov	r1, r3
 8002788:	480f      	ldr	r0, [pc, #60]	; (80027c8 <HAL_SPI_MspInit+0x144>)
 800278a:	f001 f96b 	bl	8003a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 800278e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002794:	2302      	movs	r3, #2
 8002796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002798:	2300      	movs	r3, #0
 800279a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800279c:	2303      	movs	r3, #3
 800279e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80027a0:	2305      	movs	r3, #5
 80027a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 80027a4:	f107 031c 	add.w	r3, r7, #28
 80027a8:	4619      	mov	r1, r3
 80027aa:	4808      	ldr	r0, [pc, #32]	; (80027cc <HAL_SPI_MspInit+0x148>)
 80027ac:	f001 f95a 	bl	8003a64 <HAL_GPIO_Init>
}
 80027b0:	bf00      	nop
 80027b2:	3730      	adds	r7, #48	; 0x30
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	40013000 	.word	0x40013000
 80027bc:	40023800 	.word	0x40023800
 80027c0:	40020000 	.word	0x40020000
 80027c4:	40003800 	.word	0x40003800
 80027c8:	40020800 	.word	0x40020800
 80027cc:	40020400 	.word	0x40020400

080027d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b08a      	sub	sp, #40	; 0x28
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a62      	ldr	r2, [pc, #392]	; (8002968 <HAL_TIM_Base_MspInit+0x198>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d126      	bne.n	8002830 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	627b      	str	r3, [r7, #36]	; 0x24
 80027e6:	4b61      	ldr	r3, [pc, #388]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 80027e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ea:	4a60      	ldr	r2, [pc, #384]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 80027ec:	f043 0301 	orr.w	r3, r3, #1
 80027f0:	6453      	str	r3, [r2, #68]	; 0x44
 80027f2:	4b5e      	ldr	r3, [pc, #376]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 80027f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	627b      	str	r3, [r7, #36]	; 0x24
 80027fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80027fe:	2200      	movs	r2, #0
 8002800:	2100      	movs	r1, #0
 8002802:	2018      	movs	r0, #24
 8002804:	f000 ffbf 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002808:	2018      	movs	r0, #24
 800280a:	f000 ffd8 	bl	80037be <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800280e:	2200      	movs	r2, #0
 8002810:	2100      	movs	r1, #0
 8002812:	2019      	movs	r0, #25
 8002814:	f000 ffb7 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002818:	2019      	movs	r0, #25
 800281a:	f000 ffd0 	bl	80037be <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 800281e:	2200      	movs	r2, #0
 8002820:	2101      	movs	r1, #1
 8002822:	201a      	movs	r0, #26
 8002824:	f000 ffaf 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002828:	201a      	movs	r0, #26
 800282a:	f000 ffc8 	bl	80037be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800282e:	e096      	b.n	800295e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002838:	d116      	bne.n	8002868 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800283a:	2300      	movs	r3, #0
 800283c:	623b      	str	r3, [r7, #32]
 800283e:	4b4b      	ldr	r3, [pc, #300]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 8002840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002842:	4a4a      	ldr	r2, [pc, #296]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	6413      	str	r3, [r2, #64]	; 0x40
 800284a:	4b48      	ldr	r3, [pc, #288]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 800284c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	623b      	str	r3, [r7, #32]
 8002854:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8002856:	2200      	movs	r2, #0
 8002858:	2103      	movs	r1, #3
 800285a:	201c      	movs	r0, #28
 800285c:	f000 ff93 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002860:	201c      	movs	r0, #28
 8002862:	f000 ffac 	bl	80037be <HAL_NVIC_EnableIRQ>
}
 8002866:	e07a      	b.n	800295e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a40      	ldr	r2, [pc, #256]	; (8002970 <HAL_TIM_Base_MspInit+0x1a0>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d10e      	bne.n	8002890 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002872:	2300      	movs	r3, #0
 8002874:	61fb      	str	r3, [r7, #28]
 8002876:	4b3d      	ldr	r3, [pc, #244]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 8002878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287a:	4a3c      	ldr	r2, [pc, #240]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 800287c:	f043 0302 	orr.w	r3, r3, #2
 8002880:	6413      	str	r3, [r2, #64]	; 0x40
 8002882:	4b3a      	ldr	r3, [pc, #232]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	61fb      	str	r3, [r7, #28]
 800288c:	69fb      	ldr	r3, [r7, #28]
}
 800288e:	e066      	b.n	800295e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a37      	ldr	r2, [pc, #220]	; (8002974 <HAL_TIM_Base_MspInit+0x1a4>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d116      	bne.n	80028c8 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	61bb      	str	r3, [r7, #24]
 800289e:	4b33      	ldr	r3, [pc, #204]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	4a32      	ldr	r2, [pc, #200]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 80028a4:	f043 0308 	orr.w	r3, r3, #8
 80028a8:	6413      	str	r3, [r2, #64]	; 0x40
 80028aa:	4b30      	ldr	r3, [pc, #192]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 80028ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ae:	f003 0308 	and.w	r3, r3, #8
 80028b2:	61bb      	str	r3, [r7, #24]
 80028b4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 80028b6:	2200      	movs	r2, #0
 80028b8:	2103      	movs	r1, #3
 80028ba:	2032      	movs	r0, #50	; 0x32
 80028bc:	f000 ff63 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80028c0:	2032      	movs	r0, #50	; 0x32
 80028c2:	f000 ff7c 	bl	80037be <HAL_NVIC_EnableIRQ>
}
 80028c6:	e04a      	b.n	800295e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a2a      	ldr	r2, [pc, #168]	; (8002978 <HAL_TIM_Base_MspInit+0x1a8>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d10e      	bne.n	80028f0 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	4b25      	ldr	r3, [pc, #148]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 80028d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028da:	4a24      	ldr	r2, [pc, #144]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 80028dc:	f043 0320 	orr.w	r3, r3, #32
 80028e0:	6413      	str	r3, [r2, #64]	; 0x40
 80028e2:	4b22      	ldr	r3, [pc, #136]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 80028e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e6:	f003 0320 	and.w	r3, r3, #32
 80028ea:	617b      	str	r3, [r7, #20]
 80028ec:	697b      	ldr	r3, [r7, #20]
}
 80028ee:	e036      	b.n	800295e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a21      	ldr	r2, [pc, #132]	; (800297c <HAL_TIM_Base_MspInit+0x1ac>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d116      	bne.n	8002928 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	613b      	str	r3, [r7, #16]
 80028fe:	4b1b      	ldr	r3, [pc, #108]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 8002900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002902:	4a1a      	ldr	r2, [pc, #104]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 8002904:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002908:	6453      	str	r3, [r2, #68]	; 0x44
 800290a:	4b18      	ldr	r3, [pc, #96]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 800290c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002912:	613b      	str	r3, [r7, #16]
 8002914:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002916:	2200      	movs	r2, #0
 8002918:	2100      	movs	r1, #0
 800291a:	2018      	movs	r0, #24
 800291c:	f000 ff33 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002920:	2018      	movs	r0, #24
 8002922:	f000 ff4c 	bl	80037be <HAL_NVIC_EnableIRQ>
}
 8002926:	e01a      	b.n	800295e <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a14      	ldr	r2, [pc, #80]	; (8002980 <HAL_TIM_Base_MspInit+0x1b0>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d115      	bne.n	800295e <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002932:	2300      	movs	r3, #0
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	4b0d      	ldr	r3, [pc, #52]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 8002938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293a:	4a0c      	ldr	r2, [pc, #48]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 800293c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002940:	6453      	str	r3, [r2, #68]	; 0x44
 8002942:	4b0a      	ldr	r3, [pc, #40]	; (800296c <HAL_TIM_Base_MspInit+0x19c>)
 8002944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002946:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800294a:	60fb      	str	r3, [r7, #12]
 800294c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 800294e:	2200      	movs	r2, #0
 8002950:	2101      	movs	r1, #1
 8002952:	201a      	movs	r0, #26
 8002954:	f000 ff17 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002958:	201a      	movs	r0, #26
 800295a:	f000 ff30 	bl	80037be <HAL_NVIC_EnableIRQ>
}
 800295e:	bf00      	nop
 8002960:	3728      	adds	r7, #40	; 0x28
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40010000 	.word	0x40010000
 800296c:	40023800 	.word	0x40023800
 8002970:	40000400 	.word	0x40000400
 8002974:	40000c00 	.word	0x40000c00
 8002978:	40001400 	.word	0x40001400
 800297c:	40014000 	.word	0x40014000
 8002980:	40014800 	.word	0x40014800

08002984 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b08a      	sub	sp, #40	; 0x28
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800298c:	f107 0314 	add.w	r3, r7, #20
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	605a      	str	r2, [r3, #4]
 8002996:	609a      	str	r2, [r3, #8]
 8002998:	60da      	str	r2, [r3, #12]
 800299a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a25      	ldr	r2, [pc, #148]	; (8002a38 <HAL_TIM_MspPostInit+0xb4>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d11f      	bne.n	80029e6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	613b      	str	r3, [r7, #16]
 80029aa:	4b24      	ldr	r3, [pc, #144]	; (8002a3c <HAL_TIM_MspPostInit+0xb8>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ae:	4a23      	ldr	r2, [pc, #140]	; (8002a3c <HAL_TIM_MspPostInit+0xb8>)
 80029b0:	f043 0301 	orr.w	r3, r3, #1
 80029b4:	6313      	str	r3, [r2, #48]	; 0x30
 80029b6:	4b21      	ldr	r3, [pc, #132]	; (8002a3c <HAL_TIM_MspPostInit+0xb8>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	613b      	str	r3, [r7, #16]
 80029c0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 80029c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c8:	2302      	movs	r3, #2
 80029ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d0:	2300      	movs	r3, #0
 80029d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80029d4:	2301      	movs	r3, #1
 80029d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 80029d8:	f107 0314 	add.w	r3, r7, #20
 80029dc:	4619      	mov	r1, r3
 80029de:	4818      	ldr	r0, [pc, #96]	; (8002a40 <HAL_TIM_MspPostInit+0xbc>)
 80029e0:	f001 f840 	bl	8003a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80029e4:	e023      	b.n	8002a2e <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a16      	ldr	r2, [pc, #88]	; (8002a44 <HAL_TIM_MspPostInit+0xc0>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d11e      	bne.n	8002a2e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029f0:	2300      	movs	r3, #0
 80029f2:	60fb      	str	r3, [r7, #12]
 80029f4:	4b11      	ldr	r3, [pc, #68]	; (8002a3c <HAL_TIM_MspPostInit+0xb8>)
 80029f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f8:	4a10      	ldr	r2, [pc, #64]	; (8002a3c <HAL_TIM_MspPostInit+0xb8>)
 80029fa:	f043 0304 	orr.w	r3, r3, #4
 80029fe:	6313      	str	r3, [r2, #48]	; 0x30
 8002a00:	4b0e      	ldr	r3, [pc, #56]	; (8002a3c <HAL_TIM_MspPostInit+0xb8>)
 8002a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a04:	f003 0304 	and.w	r3, r3, #4
 8002a08:	60fb      	str	r3, [r7, #12]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 8002a0c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a12:	2302      	movs	r3, #2
 8002a14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a16:	2300      	movs	r3, #0
 8002a18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a22:	f107 0314 	add.w	r3, r7, #20
 8002a26:	4619      	mov	r1, r3
 8002a28:	4807      	ldr	r0, [pc, #28]	; (8002a48 <HAL_TIM_MspPostInit+0xc4>)
 8002a2a:	f001 f81b 	bl	8003a64 <HAL_GPIO_Init>
}
 8002a2e:	bf00      	nop
 8002a30:	3728      	adds	r7, #40	; 0x28
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40010000 	.word	0x40010000
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	40020000 	.word	0x40020000
 8002a44:	40000400 	.word	0x40000400
 8002a48:	40020800 	.word	0x40020800

08002a4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b08a      	sub	sp, #40	; 0x28
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a54:	f107 0314 	add.w	r3, r7, #20
 8002a58:	2200      	movs	r2, #0
 8002a5a:	601a      	str	r2, [r3, #0]
 8002a5c:	605a      	str	r2, [r3, #4]
 8002a5e:	609a      	str	r2, [r3, #8]
 8002a60:	60da      	str	r2, [r3, #12]
 8002a62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a28      	ldr	r2, [pc, #160]	; (8002b0c <HAL_UART_MspInit+0xc0>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d14a      	bne.n	8002b04 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002a6e:	2300      	movs	r3, #0
 8002a70:	613b      	str	r3, [r7, #16]
 8002a72:	4b27      	ldr	r3, [pc, #156]	; (8002b10 <HAL_UART_MspInit+0xc4>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	4a26      	ldr	r2, [pc, #152]	; (8002b10 <HAL_UART_MspInit+0xc4>)
 8002a78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a7e:	4b24      	ldr	r3, [pc, #144]	; (8002b10 <HAL_UART_MspInit+0xc4>)
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a86:	613b      	str	r3, [r7, #16]
 8002a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	4b20      	ldr	r3, [pc, #128]	; (8002b10 <HAL_UART_MspInit+0xc4>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a92:	4a1f      	ldr	r2, [pc, #124]	; (8002b10 <HAL_UART_MspInit+0xc4>)
 8002a94:	f043 0304 	orr.w	r3, r3, #4
 8002a98:	6313      	str	r3, [r2, #48]	; 0x30
 8002a9a:	4b1d      	ldr	r3, [pc, #116]	; (8002b10 <HAL_UART_MspInit+0xc4>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9e:	f003 0304 	and.w	r3, r3, #4
 8002aa2:	60fb      	str	r3, [r7, #12]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60bb      	str	r3, [r7, #8]
 8002aaa:	4b19      	ldr	r3, [pc, #100]	; (8002b10 <HAL_UART_MspInit+0xc4>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aae:	4a18      	ldr	r2, [pc, #96]	; (8002b10 <HAL_UART_MspInit+0xc4>)
 8002ab0:	f043 0308 	orr.w	r3, r3, #8
 8002ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ab6:	4b16      	ldr	r3, [pc, #88]	; (8002b10 <HAL_UART_MspInit+0xc4>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aba:	f003 0308 	and.w	r3, r3, #8
 8002abe:	60bb      	str	r3, [r7, #8]
 8002ac0:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ac2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ac6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac8:	2302      	movs	r3, #2
 8002aca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002acc:	2301      	movs	r3, #1
 8002ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002ad4:	2308      	movs	r3, #8
 8002ad6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ad8:	f107 0314 	add.w	r3, r7, #20
 8002adc:	4619      	mov	r1, r3
 8002ade:	480d      	ldr	r0, [pc, #52]	; (8002b14 <HAL_UART_MspInit+0xc8>)
 8002ae0:	f000 ffc0 	bl	8003a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ae4:	2304      	movs	r3, #4
 8002ae6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002aec:	2301      	movs	r3, #1
 8002aee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af0:	2303      	movs	r3, #3
 8002af2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002af4:	2308      	movs	r3, #8
 8002af6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002af8:	f107 0314 	add.w	r3, r7, #20
 8002afc:	4619      	mov	r1, r3
 8002afe:	4806      	ldr	r0, [pc, #24]	; (8002b18 <HAL_UART_MspInit+0xcc>)
 8002b00:	f000 ffb0 	bl	8003a64 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8002b04:	bf00      	nop
 8002b06:	3728      	adds	r7, #40	; 0x28
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	40005000 	.word	0x40005000
 8002b10:	40023800 	.word	0x40023800
 8002b14:	40020800 	.word	0x40020800
 8002b18:	40020c00 	.word	0x40020c00

08002b1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8002b20:	f003 fbcc 	bl	80062bc <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b24:	e7fe      	b.n	8002b24 <NMI_Handler+0x8>

08002b26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b26:	b480      	push	{r7}
 8002b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b2a:	e7fe      	b.n	8002b2a <HardFault_Handler+0x4>

08002b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b30:	e7fe      	b.n	8002b30 <MemManage_Handler+0x4>

08002b32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b32:	b480      	push	{r7}
 8002b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b36:	e7fe      	b.n	8002b36 <BusFault_Handler+0x4>

08002b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b3c:	e7fe      	b.n	8002b3c <UsageFault_Handler+0x4>

08002b3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b42:	bf00      	nop
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b50:	bf00      	nop
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr

08002b5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b5a:	b480      	push	{r7}
 8002b5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b5e:	bf00      	nop
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b6c:	f000 f922 	bl	8002db4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b70:	bf00      	nop
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002b78:	2002      	movs	r0, #2
 8002b7a:	f001 f941 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002b86:	2010      	movs	r0, #16
 8002b88:	f001 f93a 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002b8c:	bf00      	nop
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002b94:	4802      	ldr	r0, [pc, #8]	; (8002ba0 <ADC_IRQHandler+0x10>)
 8002b96:	f000 f994 	bl	8002ec2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002b9a:	bf00      	nop
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	20000a24 	.word	0x20000a24

08002ba4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002ba8:	2040      	movs	r0, #64	; 0x40
 8002baa:	f001 f929 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002bae:	2080      	movs	r0, #128	; 0x80
 8002bb0:	f001 f926 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002bb4:	bf00      	nop
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002bbc:	4803      	ldr	r0, [pc, #12]	; (8002bcc <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8002bbe:	f005 fcc1 	bl	8008544 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8002bc2:	4803      	ldr	r0, [pc, #12]	; (8002bd0 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8002bc4:	f005 fcbe 	bl	8008544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002bc8:	bf00      	nop
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	20000bf0 	.word	0x20000bf0
 8002bd0:	20000c38 	.word	0x20000c38

08002bd4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002bd8:	4802      	ldr	r0, [pc, #8]	; (8002be4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002bda:	f005 fcb3 	bl	8008544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002bde:	bf00      	nop
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	20000bf0 	.word	0x20000bf0

08002be8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002bec:	4803      	ldr	r0, [pc, #12]	; (8002bfc <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8002bee:	f005 fca9 	bl	8008544 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8002bf2:	4803      	ldr	r0, [pc, #12]	; (8002c00 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002bf4:	f005 fca6 	bl	8008544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002bf8:	bf00      	nop
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	20000bf0 	.word	0x20000bf0
 8002c00:	20000af0 	.word	0x20000af0

08002c04 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002c08:	4802      	ldr	r0, [pc, #8]	; (8002c14 <TIM2_IRQHandler+0x10>)
 8002c0a:	f005 fc9b 	bl	8008544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002c0e:	bf00      	nop
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	20000ce0 	.word	0x20000ce0

08002c18 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002c1c:	4802      	ldr	r0, [pc, #8]	; (8002c28 <SPI1_IRQHandler+0x10>)
 8002c1e:	f004 fce7 	bl	80075f0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	20000c88 	.word	0x20000c88

08002c2c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002c30:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002c34:	f001 f8e4 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002c38:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002c3c:	f001 f8e0 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002c40:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002c44:	f001 f8dc 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002c48:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002c4c:	f001 f8d8 	bl	8003e00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002c50:	bf00      	nop
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002c58:	4802      	ldr	r0, [pc, #8]	; (8002c64 <TIM5_IRQHandler+0x10>)
 8002c5a:	f005 fc73 	bl	8008544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20000940 	.word	0x20000940

08002c68 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8002c6c:	4802      	ldr	r0, [pc, #8]	; (8002c78 <TIM6_DAC_IRQHandler+0x10>)
 8002c6e:	f000 fe1a 	bl	80038a6 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002c72:	bf00      	nop
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	20000b38 	.word	0x20000b38

08002c7c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002c80:	4802      	ldr	r0, [pc, #8]	; (8002c8c <OTG_FS_IRQHandler+0x10>)
 8002c82:	f001 fe80 	bl	8004986 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002c86:	bf00      	nop
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	2000233c 	.word	0x2000233c

08002c90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c94:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <SystemInit+0x28>)
 8002c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c9a:	4a07      	ldr	r2, [pc, #28]	; (8002cb8 <SystemInit+0x28>)
 8002c9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ca0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ca4:	4b04      	ldr	r3, [pc, #16]	; (8002cb8 <SystemInit+0x28>)
 8002ca6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002caa:	609a      	str	r2, [r3, #8]
#endif
}
 8002cac:	bf00      	nop
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	e000ed00 	.word	0xe000ed00

08002cbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002cbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cf4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002cc0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002cc2:	e003      	b.n	8002ccc <LoopCopyDataInit>

08002cc4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002cc6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002cc8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002cca:	3104      	adds	r1, #4

08002ccc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002ccc:	480b      	ldr	r0, [pc, #44]	; (8002cfc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002cce:	4b0c      	ldr	r3, [pc, #48]	; (8002d00 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002cd0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002cd2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002cd4:	d3f6      	bcc.n	8002cc4 <CopyDataInit>
  ldr  r2, =_sbss
 8002cd6:	4a0b      	ldr	r2, [pc, #44]	; (8002d04 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002cd8:	e002      	b.n	8002ce0 <LoopFillZerobss>

08002cda <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002cda:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002cdc:	f842 3b04 	str.w	r3, [r2], #4

08002ce0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002ce0:	4b09      	ldr	r3, [pc, #36]	; (8002d08 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002ce2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002ce4:	d3f9      	bcc.n	8002cda <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002ce6:	f7ff ffd3 	bl	8002c90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cea:	f00a faad 	bl	800d248 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cee:	f7fd fe03 	bl	80008f8 <main>
  bx  lr    
 8002cf2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002cf4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002cf8:	0800dacc 	.word	0x0800dacc
  ldr  r0, =_sdata
 8002cfc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002d00:	200001a8 	.word	0x200001a8
  ldr  r2, =_sbss
 8002d04:	200001a8 	.word	0x200001a8
  ldr  r3, = _ebss
 8002d08:	20002744 	.word	0x20002744

08002d0c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d0c:	e7fe      	b.n	8002d0c <CAN1_RX0_IRQHandler>
	...

08002d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d14:	4b0e      	ldr	r3, [pc, #56]	; (8002d50 <HAL_Init+0x40>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a0d      	ldr	r2, [pc, #52]	; (8002d50 <HAL_Init+0x40>)
 8002d1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d20:	4b0b      	ldr	r3, [pc, #44]	; (8002d50 <HAL_Init+0x40>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a0a      	ldr	r2, [pc, #40]	; (8002d50 <HAL_Init+0x40>)
 8002d26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d2c:	4b08      	ldr	r3, [pc, #32]	; (8002d50 <HAL_Init+0x40>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a07      	ldr	r2, [pc, #28]	; (8002d50 <HAL_Init+0x40>)
 8002d32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d38:	2003      	movs	r0, #3
 8002d3a:	f000 fd19 	bl	8003770 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d3e:	2000      	movs	r0, #0
 8002d40:	f000 f808 	bl	8002d54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d44:	f7ff fb5e 	bl	8002404 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40023c00 	.word	0x40023c00

08002d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d5c:	4b12      	ldr	r3, [pc, #72]	; (8002da8 <HAL_InitTick+0x54>)
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	4b12      	ldr	r3, [pc, #72]	; (8002dac <HAL_InitTick+0x58>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	4619      	mov	r1, r3
 8002d66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d72:	4618      	mov	r0, r3
 8002d74:	f000 fd31 	bl	80037da <HAL_SYSTICK_Config>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e00e      	b.n	8002da0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2b0f      	cmp	r3, #15
 8002d86:	d80a      	bhi.n	8002d9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d88:	2200      	movs	r2, #0
 8002d8a:	6879      	ldr	r1, [r7, #4]
 8002d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d90:	f000 fcf9 	bl	8003786 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d94:	4a06      	ldr	r2, [pc, #24]	; (8002db0 <HAL_InitTick+0x5c>)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	e000      	b.n	8002da0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3708      	adds	r7, #8
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	20000028 	.word	0x20000028
 8002dac:	20000030 	.word	0x20000030
 8002db0:	2000002c 	.word	0x2000002c

08002db4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002db8:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <HAL_IncTick+0x20>)
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	4b06      	ldr	r3, [pc, #24]	; (8002dd8 <HAL_IncTick+0x24>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	4a04      	ldr	r2, [pc, #16]	; (8002dd8 <HAL_IncTick+0x24>)
 8002dc6:	6013      	str	r3, [r2, #0]
}
 8002dc8:	bf00      	nop
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	20000030 	.word	0x20000030
 8002dd8:	20000e60 	.word	0x20000e60

08002ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  return uwTick;
 8002de0:	4b03      	ldr	r3, [pc, #12]	; (8002df0 <HAL_GetTick+0x14>)
 8002de2:	681b      	ldr	r3, [r3, #0]
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	20000e60 	.word	0x20000e60

08002df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dfc:	f7ff ffee 	bl	8002ddc <HAL_GetTick>
 8002e00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e0c:	d005      	beq.n	8002e1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e0e:	4b0a      	ldr	r3, [pc, #40]	; (8002e38 <HAL_Delay+0x44>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	461a      	mov	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	4413      	add	r3, r2
 8002e18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e1a:	bf00      	nop
 8002e1c:	f7ff ffde 	bl	8002ddc <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d8f7      	bhi.n	8002e1c <HAL_Delay+0x28>
  {
  }
}
 8002e2c:	bf00      	nop
 8002e2e:	bf00      	nop
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	20000030 	.word	0x20000030

08002e3c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e44:	2300      	movs	r3, #0
 8002e46:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e033      	b.n	8002eba <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d109      	bne.n	8002e6e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f7ff fafa 	bl	8002454 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e72:	f003 0310 	and.w	r3, r3, #16
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d118      	bne.n	8002eac <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e82:	f023 0302 	bic.w	r3, r3, #2
 8002e86:	f043 0202 	orr.w	r2, r3, #2
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 fa98 	bl	80033c4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9e:	f023 0303 	bic.w	r3, r3, #3
 8002ea2:	f043 0201 	orr.w	r2, r3, #1
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	641a      	str	r2, [r3, #64]	; 0x40
 8002eaa:	e001      	b.n	8002eb0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b084      	sub	sp, #16
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0302 	and.w	r3, r3, #2
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	bf0c      	ite	eq
 8002ee0:	2301      	moveq	r3, #1
 8002ee2:	2300      	movne	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f003 0320 	and.w	r3, r3, #32
 8002ef2:	2b20      	cmp	r3, #32
 8002ef4:	bf0c      	ite	eq
 8002ef6:	2301      	moveq	r3, #1
 8002ef8:	2300      	movne	r3, #0
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d049      	beq.n	8002f98 <HAL_ADC_IRQHandler+0xd6>
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d046      	beq.n	8002f98 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0e:	f003 0310 	and.w	r3, r3, #16
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d105      	bne.n	8002f22 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d12b      	bne.n	8002f88 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d127      	bne.n	8002f88 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f3e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d006      	beq.n	8002f54 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d119      	bne.n	8002f88 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 0220 	bic.w	r2, r2, #32
 8002f62:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d105      	bne.n	8002f88 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f80:	f043 0201 	orr.w	r2, r3, #1
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f000 f8db 	bl	8003144 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f06f 0212 	mvn.w	r2, #18
 8002f96:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	2b04      	cmp	r3, #4
 8002fa4:	bf0c      	ite	eq
 8002fa6:	2301      	moveq	r3, #1
 8002fa8:	2300      	movne	r3, #0
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fb8:	2b80      	cmp	r3, #128	; 0x80
 8002fba:	bf0c      	ite	eq
 8002fbc:	2301      	moveq	r3, #1
 8002fbe:	2300      	movne	r3, #0
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d057      	beq.n	800307a <HAL_ADC_IRQHandler+0x1b8>
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d054      	beq.n	800307a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd4:	f003 0310 	and.w	r3, r3, #16
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d105      	bne.n	8002fe8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d139      	bne.n	800306a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ffc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003000:	2b00      	cmp	r3, #0
 8003002:	d006      	beq.n	8003012 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800300e:	2b00      	cmp	r3, #0
 8003010:	d12b      	bne.n	800306a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800301c:	2b00      	cmp	r3, #0
 800301e:	d124      	bne.n	800306a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800302a:	2b00      	cmp	r3, #0
 800302c:	d11d      	bne.n	800306a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003032:	2b00      	cmp	r3, #0
 8003034:	d119      	bne.n	800306a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	685a      	ldr	r2, [r3, #4]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003044:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800305a:	2b00      	cmp	r3, #0
 800305c:	d105      	bne.n	800306a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003062:	f043 0201 	orr.w	r2, r3, #1
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 faa6 	bl	80035bc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f06f 020c 	mvn.w	r2, #12
 8003078:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	2b01      	cmp	r3, #1
 8003086:	bf0c      	ite	eq
 8003088:	2301      	moveq	r3, #1
 800308a:	2300      	movne	r3, #0
 800308c:	b2db      	uxtb	r3, r3
 800308e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800309a:	2b40      	cmp	r3, #64	; 0x40
 800309c:	bf0c      	ite	eq
 800309e:	2301      	moveq	r3, #1
 80030a0:	2300      	movne	r3, #0
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d017      	beq.n	80030dc <HAL_ADC_IRQHandler+0x21a>
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d014      	beq.n	80030dc <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0301 	and.w	r3, r3, #1
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d10d      	bne.n	80030dc <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f000 f843 	bl	8003158 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f06f 0201 	mvn.w	r2, #1
 80030da:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0320 	and.w	r3, r3, #32
 80030e6:	2b20      	cmp	r3, #32
 80030e8:	bf0c      	ite	eq
 80030ea:	2301      	moveq	r3, #1
 80030ec:	2300      	movne	r3, #0
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80030fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003100:	bf0c      	ite	eq
 8003102:	2301      	moveq	r3, #1
 8003104:	2300      	movne	r3, #0
 8003106:	b2db      	uxtb	r3, r3
 8003108:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d015      	beq.n	800313c <HAL_ADC_IRQHandler+0x27a>
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d012      	beq.n	800313c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800311a:	f043 0202 	orr.w	r2, r3, #2
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f06f 0220 	mvn.w	r2, #32
 800312a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 f81d 	bl	800316c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f06f 0220 	mvn.w	r2, #32
 800313a:	601a      	str	r2, [r3, #0]
  }
}
 800313c:	bf00      	nop
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800318a:	2300      	movs	r3, #0
 800318c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003194:	2b01      	cmp	r3, #1
 8003196:	d101      	bne.n	800319c <HAL_ADC_ConfigChannel+0x1c>
 8003198:	2302      	movs	r3, #2
 800319a:	e105      	b.n	80033a8 <HAL_ADC_ConfigChannel+0x228>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2b09      	cmp	r3, #9
 80031aa:	d925      	bls.n	80031f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68d9      	ldr	r1, [r3, #12]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	461a      	mov	r2, r3
 80031ba:	4613      	mov	r3, r2
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	4413      	add	r3, r2
 80031c0:	3b1e      	subs	r3, #30
 80031c2:	2207      	movs	r2, #7
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	43da      	mvns	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	400a      	ands	r2, r1
 80031d0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68d9      	ldr	r1, [r3, #12]
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	689a      	ldr	r2, [r3, #8]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	4618      	mov	r0, r3
 80031e4:	4603      	mov	r3, r0
 80031e6:	005b      	lsls	r3, r3, #1
 80031e8:	4403      	add	r3, r0
 80031ea:	3b1e      	subs	r3, #30
 80031ec:	409a      	lsls	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	430a      	orrs	r2, r1
 80031f4:	60da      	str	r2, [r3, #12]
 80031f6:	e022      	b.n	800323e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	6919      	ldr	r1, [r3, #16]
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	b29b      	uxth	r3, r3
 8003204:	461a      	mov	r2, r3
 8003206:	4613      	mov	r3, r2
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	4413      	add	r3, r2
 800320c:	2207      	movs	r2, #7
 800320e:	fa02 f303 	lsl.w	r3, r2, r3
 8003212:	43da      	mvns	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	400a      	ands	r2, r1
 800321a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	6919      	ldr	r1, [r3, #16]
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	689a      	ldr	r2, [r3, #8]
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	b29b      	uxth	r3, r3
 800322c:	4618      	mov	r0, r3
 800322e:	4603      	mov	r3, r0
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	4403      	add	r3, r0
 8003234:	409a      	lsls	r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	430a      	orrs	r2, r1
 800323c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b06      	cmp	r3, #6
 8003244:	d824      	bhi.n	8003290 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685a      	ldr	r2, [r3, #4]
 8003250:	4613      	mov	r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	4413      	add	r3, r2
 8003256:	3b05      	subs	r3, #5
 8003258:	221f      	movs	r2, #31
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	43da      	mvns	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	400a      	ands	r2, r1
 8003266:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	b29b      	uxth	r3, r3
 8003274:	4618      	mov	r0, r3
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	4613      	mov	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4413      	add	r3, r2
 8003280:	3b05      	subs	r3, #5
 8003282:	fa00 f203 	lsl.w	r2, r0, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	430a      	orrs	r2, r1
 800328c:	635a      	str	r2, [r3, #52]	; 0x34
 800328e:	e04c      	b.n	800332a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	2b0c      	cmp	r3, #12
 8003296:	d824      	bhi.n	80032e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685a      	ldr	r2, [r3, #4]
 80032a2:	4613      	mov	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4413      	add	r3, r2
 80032a8:	3b23      	subs	r3, #35	; 0x23
 80032aa:	221f      	movs	r2, #31
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	43da      	mvns	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	400a      	ands	r2, r1
 80032b8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	4618      	mov	r0, r3
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	4613      	mov	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	4413      	add	r3, r2
 80032d2:	3b23      	subs	r3, #35	; 0x23
 80032d4:	fa00 f203 	lsl.w	r2, r0, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	430a      	orrs	r2, r1
 80032de:	631a      	str	r2, [r3, #48]	; 0x30
 80032e0:	e023      	b.n	800332a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	4613      	mov	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	4413      	add	r3, r2
 80032f2:	3b41      	subs	r3, #65	; 0x41
 80032f4:	221f      	movs	r2, #31
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	43da      	mvns	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	400a      	ands	r2, r1
 8003302:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	b29b      	uxth	r3, r3
 8003310:	4618      	mov	r0, r3
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	4413      	add	r3, r2
 800331c:	3b41      	subs	r3, #65	; 0x41
 800331e:	fa00 f203 	lsl.w	r2, r0, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	430a      	orrs	r2, r1
 8003328:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800332a:	4b22      	ldr	r3, [pc, #136]	; (80033b4 <HAL_ADC_ConfigChannel+0x234>)
 800332c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a21      	ldr	r2, [pc, #132]	; (80033b8 <HAL_ADC_ConfigChannel+0x238>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d109      	bne.n	800334c <HAL_ADC_ConfigChannel+0x1cc>
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b12      	cmp	r3, #18
 800333e:	d105      	bne.n	800334c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a19      	ldr	r2, [pc, #100]	; (80033b8 <HAL_ADC_ConfigChannel+0x238>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d123      	bne.n	800339e <HAL_ADC_ConfigChannel+0x21e>
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2b10      	cmp	r3, #16
 800335c:	d003      	beq.n	8003366 <HAL_ADC_ConfigChannel+0x1e6>
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2b11      	cmp	r3, #17
 8003364:	d11b      	bne.n	800339e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2b10      	cmp	r3, #16
 8003378:	d111      	bne.n	800339e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800337a:	4b10      	ldr	r3, [pc, #64]	; (80033bc <HAL_ADC_ConfigChannel+0x23c>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a10      	ldr	r2, [pc, #64]	; (80033c0 <HAL_ADC_ConfigChannel+0x240>)
 8003380:	fba2 2303 	umull	r2, r3, r2, r3
 8003384:	0c9a      	lsrs	r2, r3, #18
 8003386:	4613      	mov	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	4413      	add	r3, r2
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003390:	e002      	b.n	8003398 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	3b01      	subs	r3, #1
 8003396:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1f9      	bne.n	8003392 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3714      	adds	r7, #20
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr
 80033b4:	40012300 	.word	0x40012300
 80033b8:	40012000 	.word	0x40012000
 80033bc:	20000028 	.word	0x20000028
 80033c0:	431bde83 	.word	0x431bde83

080033c4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b085      	sub	sp, #20
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033cc:	4b79      	ldr	r3, [pc, #484]	; (80035b4 <ADC_Init+0x1f0>)
 80033ce:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	685a      	ldr	r2, [r3, #4]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	431a      	orrs	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685a      	ldr	r2, [r3, #4]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80033f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6859      	ldr	r1, [r3, #4]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	021a      	lsls	r2, r3, #8
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800341c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6859      	ldr	r1, [r3, #4]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	430a      	orrs	r2, r1
 800342e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	689a      	ldr	r2, [r3, #8]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800343e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	6899      	ldr	r1, [r3, #8]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	68da      	ldr	r2, [r3, #12]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003456:	4a58      	ldr	r2, [pc, #352]	; (80035b8 <ADC_Init+0x1f4>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d022      	beq.n	80034a2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	689a      	ldr	r2, [r3, #8]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800346a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6899      	ldr	r1, [r3, #8]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800348c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	6899      	ldr	r1, [r3, #8]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	e00f      	b.n	80034c2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	689a      	ldr	r2, [r3, #8]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	689a      	ldr	r2, [r3, #8]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80034c0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f022 0202 	bic.w	r2, r2, #2
 80034d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6899      	ldr	r1, [r3, #8]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	7e1b      	ldrb	r3, [r3, #24]
 80034dc:	005a      	lsls	r2, r3, #1
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	430a      	orrs	r2, r1
 80034e4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d01b      	beq.n	8003528 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034fe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800350e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	6859      	ldr	r1, [r3, #4]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351a:	3b01      	subs	r3, #1
 800351c:	035a      	lsls	r2, r3, #13
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	430a      	orrs	r2, r1
 8003524:	605a      	str	r2, [r3, #4]
 8003526:	e007      	b.n	8003538 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	685a      	ldr	r2, [r3, #4]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003536:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003546:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	69db      	ldr	r3, [r3, #28]
 8003552:	3b01      	subs	r3, #1
 8003554:	051a      	lsls	r2, r3, #20
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	430a      	orrs	r2, r1
 800355c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	689a      	ldr	r2, [r3, #8]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800356c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6899      	ldr	r1, [r3, #8]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800357a:	025a      	lsls	r2, r3, #9
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	430a      	orrs	r2, r1
 8003582:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003592:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6899      	ldr	r1, [r3, #8]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	029a      	lsls	r2, r3, #10
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	609a      	str	r2, [r3, #8]
}
 80035a8:	bf00      	nop
 80035aa:	3714      	adds	r7, #20
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr
 80035b4:	40012300 	.word	0x40012300
 80035b8:	0f000001 	.word	0x0f000001

080035bc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b085      	sub	sp, #20
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f003 0307 	and.w	r3, r3, #7
 80035de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035e0:	4b0c      	ldr	r3, [pc, #48]	; (8003614 <__NVIC_SetPriorityGrouping+0x44>)
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035e6:	68ba      	ldr	r2, [r7, #8]
 80035e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035ec:	4013      	ands	r3, r2
 80035ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003600:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003602:	4a04      	ldr	r2, [pc, #16]	; (8003614 <__NVIC_SetPriorityGrouping+0x44>)
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	60d3      	str	r3, [r2, #12]
}
 8003608:	bf00      	nop
 800360a:	3714      	adds	r7, #20
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr
 8003614:	e000ed00 	.word	0xe000ed00

08003618 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800361c:	4b04      	ldr	r3, [pc, #16]	; (8003630 <__NVIC_GetPriorityGrouping+0x18>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	0a1b      	lsrs	r3, r3, #8
 8003622:	f003 0307 	and.w	r3, r3, #7
}
 8003626:	4618      	mov	r0, r3
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr
 8003630:	e000ed00 	.word	0xe000ed00

08003634 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	4603      	mov	r3, r0
 800363c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800363e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003642:	2b00      	cmp	r3, #0
 8003644:	db0b      	blt.n	800365e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003646:	79fb      	ldrb	r3, [r7, #7]
 8003648:	f003 021f 	and.w	r2, r3, #31
 800364c:	4907      	ldr	r1, [pc, #28]	; (800366c <__NVIC_EnableIRQ+0x38>)
 800364e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003652:	095b      	lsrs	r3, r3, #5
 8003654:	2001      	movs	r0, #1
 8003656:	fa00 f202 	lsl.w	r2, r0, r2
 800365a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800365e:	bf00      	nop
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	e000e100 	.word	0xe000e100

08003670 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	4603      	mov	r3, r0
 8003678:	6039      	str	r1, [r7, #0]
 800367a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800367c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003680:	2b00      	cmp	r3, #0
 8003682:	db0a      	blt.n	800369a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	b2da      	uxtb	r2, r3
 8003688:	490c      	ldr	r1, [pc, #48]	; (80036bc <__NVIC_SetPriority+0x4c>)
 800368a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368e:	0112      	lsls	r2, r2, #4
 8003690:	b2d2      	uxtb	r2, r2
 8003692:	440b      	add	r3, r1
 8003694:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003698:	e00a      	b.n	80036b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	b2da      	uxtb	r2, r3
 800369e:	4908      	ldr	r1, [pc, #32]	; (80036c0 <__NVIC_SetPriority+0x50>)
 80036a0:	79fb      	ldrb	r3, [r7, #7]
 80036a2:	f003 030f 	and.w	r3, r3, #15
 80036a6:	3b04      	subs	r3, #4
 80036a8:	0112      	lsls	r2, r2, #4
 80036aa:	b2d2      	uxtb	r2, r2
 80036ac:	440b      	add	r3, r1
 80036ae:	761a      	strb	r2, [r3, #24]
}
 80036b0:	bf00      	nop
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr
 80036bc:	e000e100 	.word	0xe000e100
 80036c0:	e000ed00 	.word	0xe000ed00

080036c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b089      	sub	sp, #36	; 0x24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f003 0307 	and.w	r3, r3, #7
 80036d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	f1c3 0307 	rsb	r3, r3, #7
 80036de:	2b04      	cmp	r3, #4
 80036e0:	bf28      	it	cs
 80036e2:	2304      	movcs	r3, #4
 80036e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	3304      	adds	r3, #4
 80036ea:	2b06      	cmp	r3, #6
 80036ec:	d902      	bls.n	80036f4 <NVIC_EncodePriority+0x30>
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	3b03      	subs	r3, #3
 80036f2:	e000      	b.n	80036f6 <NVIC_EncodePriority+0x32>
 80036f4:	2300      	movs	r3, #0
 80036f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036f8:	f04f 32ff 	mov.w	r2, #4294967295
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003702:	43da      	mvns	r2, r3
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	401a      	ands	r2, r3
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800370c:	f04f 31ff 	mov.w	r1, #4294967295
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	fa01 f303 	lsl.w	r3, r1, r3
 8003716:	43d9      	mvns	r1, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800371c:	4313      	orrs	r3, r2
         );
}
 800371e:	4618      	mov	r0, r3
 8003720:	3724      	adds	r7, #36	; 0x24
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
	...

0800372c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3b01      	subs	r3, #1
 8003738:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800373c:	d301      	bcc.n	8003742 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800373e:	2301      	movs	r3, #1
 8003740:	e00f      	b.n	8003762 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003742:	4a0a      	ldr	r2, [pc, #40]	; (800376c <SysTick_Config+0x40>)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	3b01      	subs	r3, #1
 8003748:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800374a:	210f      	movs	r1, #15
 800374c:	f04f 30ff 	mov.w	r0, #4294967295
 8003750:	f7ff ff8e 	bl	8003670 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003754:	4b05      	ldr	r3, [pc, #20]	; (800376c <SysTick_Config+0x40>)
 8003756:	2200      	movs	r2, #0
 8003758:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800375a:	4b04      	ldr	r3, [pc, #16]	; (800376c <SysTick_Config+0x40>)
 800375c:	2207      	movs	r2, #7
 800375e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	e000e010 	.word	0xe000e010

08003770 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f7ff ff29 	bl	80035d0 <__NVIC_SetPriorityGrouping>
}
 800377e:	bf00      	nop
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003786:	b580      	push	{r7, lr}
 8003788:	b086      	sub	sp, #24
 800378a:	af00      	add	r7, sp, #0
 800378c:	4603      	mov	r3, r0
 800378e:	60b9      	str	r1, [r7, #8]
 8003790:	607a      	str	r2, [r7, #4]
 8003792:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003794:	2300      	movs	r3, #0
 8003796:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003798:	f7ff ff3e 	bl	8003618 <__NVIC_GetPriorityGrouping>
 800379c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	68b9      	ldr	r1, [r7, #8]
 80037a2:	6978      	ldr	r0, [r7, #20]
 80037a4:	f7ff ff8e 	bl	80036c4 <NVIC_EncodePriority>
 80037a8:	4602      	mov	r2, r0
 80037aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037ae:	4611      	mov	r1, r2
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff ff5d 	bl	8003670 <__NVIC_SetPriority>
}
 80037b6:	bf00      	nop
 80037b8:	3718      	adds	r7, #24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b082      	sub	sp, #8
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	4603      	mov	r3, r0
 80037c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff ff31 	bl	8003634 <__NVIC_EnableIRQ>
}
 80037d2:	bf00      	nop
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b082      	sub	sp, #8
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7ff ffa2 	bl	800372c <SysTick_Config>
 80037e8:	4603      	mov	r3, r0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3708      	adds	r7, #8
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b082      	sub	sp, #8
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e02a      	b.n	800385a <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800380a:	b2db      	uxtb	r3, r3
 800380c:	2b00      	cmp	r3, #0
 800380e:	d106      	bne.n	800381e <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f7fe fe67 	bl	80024ec <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003828:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	6851      	ldr	r1, [r2, #4]
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	6892      	ldr	r2, [r2, #8]
 8003834:	4311      	orrs	r1, r2
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6952      	ldr	r2, [r2, #20]
 800383a:	4311      	orrs	r1, r2
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	6812      	ldr	r2, [r2, #0]
 8003840:	430b      	orrs	r3, r1
 8003842:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	655a      	str	r2, [r3, #84]	; 0x54

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2201      	movs	r2, #1
 8003856:	645a      	str	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3708      	adds	r7, #8
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}

08003862 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003862:	b580      	push	{r7, lr}
 8003864:	b082      	sub	sp, #8
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d101      	bne.n	8003874 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e014      	b.n	800389e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	791b      	ldrb	r3, [r3, #4]
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d105      	bne.n	800388a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f7fe fe53 	bl	8002530 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2202      	movs	r2, #2
 800388e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3708      	adds	r7, #8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}

080038a6 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80038a6:	b580      	push	{r7, lr}
 80038a8:	b082      	sub	sp, #8
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038bc:	d120      	bne.n	8003900 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038cc:	d118      	bne.n	8003900 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2204      	movs	r2, #4
 80038d2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	f043 0201 	orr.w	r2, r3, #1
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80038e8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80038f8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 f82d 	bl	800395a <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800390a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800390e:	d120      	bne.n	8003952 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003916:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800391a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800391e:	d118      	bne.n	8003952 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2204      	movs	r2, #4
 8003924:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	f043 0202 	orr.w	r2, r3, #2
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800393a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800394a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 f85d 	bl	8003a0c <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800396e:	b480      	push	{r7}
 8003970:	b087      	sub	sp, #28
 8003972:	af00      	add	r7, sp, #0
 8003974:	60f8      	str	r0, [r7, #12]
 8003976:	60b9      	str	r1, [r7, #8]
 8003978:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	795b      	ldrb	r3, [r3, #5]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d101      	bne.n	8003986 <HAL_DAC_ConfigChannel+0x18>
 8003982:	2302      	movs	r3, #2
 8003984:	e03c      	b.n	8003a00 <HAL_DAC_ConfigChannel+0x92>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2201      	movs	r2, #1
 800398a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2202      	movs	r2, #2
 8003990:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f003 0310 	and.w	r3, r3, #16
 80039a0:	f640 72fe 	movw	r2, #4094	; 0xffe
 80039a4:	fa02 f303 	lsl.w	r3, r2, r3
 80039a8:	43db      	mvns	r3, r3
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	4013      	ands	r3, r2
 80039ae:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f003 0310 	and.w	r3, r3, #16
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	697a      	ldr	r2, [r7, #20]
 80039d4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6819      	ldr	r1, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f003 0310 	and.w	r3, r3, #16
 80039e2:	22c0      	movs	r2, #192	; 0xc0
 80039e4:	fa02 f303 	lsl.w	r3, r2, r3
 80039e8:	43da      	mvns	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	400a      	ands	r2, r1
 80039f0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2201      	movs	r2, #1
 80039f6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	371c      	adds	r7, #28
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003a14:	bf00      	nop
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d004      	beq.n	8003a3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2280      	movs	r2, #128	; 0x80
 8003a38:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e00c      	b.n	8003a58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2205      	movs	r2, #5
 8003a42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f022 0201 	bic.w	r2, r2, #1
 8003a54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	370c      	adds	r7, #12
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b089      	sub	sp, #36	; 0x24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a72:	2300      	movs	r3, #0
 8003a74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a76:	2300      	movs	r3, #0
 8003a78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	61fb      	str	r3, [r7, #28]
 8003a7e:	e16b      	b.n	8003d58 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a80:	2201      	movs	r2, #1
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	4013      	ands	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a94:	693a      	ldr	r2, [r7, #16]
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	f040 815a 	bne.w	8003d52 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f003 0303 	and.w	r3, r3, #3
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d005      	beq.n	8003ab6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d130      	bne.n	8003b18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	005b      	lsls	r3, r3, #1
 8003ac0:	2203      	movs	r2, #3
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	4013      	ands	r3, r2
 8003acc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	68da      	ldr	r2, [r3, #12]
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	005b      	lsls	r3, r3, #1
 8003ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ada:	69ba      	ldr	r2, [r7, #24]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aec:	2201      	movs	r2, #1
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	43db      	mvns	r3, r3
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	4013      	ands	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	091b      	lsrs	r3, r3, #4
 8003b02:	f003 0201 	and.w	r2, r3, #1
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f003 0303 	and.w	r3, r3, #3
 8003b20:	2b03      	cmp	r3, #3
 8003b22:	d017      	beq.n	8003b54 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	2203      	movs	r2, #3
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	43db      	mvns	r3, r3
 8003b36:	69ba      	ldr	r2, [r7, #24]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	689a      	ldr	r2, [r3, #8]
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f003 0303 	and.w	r3, r3, #3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d123      	bne.n	8003ba8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b60:	69fb      	ldr	r3, [r7, #28]
 8003b62:	08da      	lsrs	r2, r3, #3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3208      	adds	r2, #8
 8003b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	220f      	movs	r2, #15
 8003b78:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7c:	43db      	mvns	r3, r3
 8003b7e:	69ba      	ldr	r2, [r7, #24]
 8003b80:	4013      	ands	r3, r2
 8003b82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	691a      	ldr	r2, [r3, #16]
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	f003 0307 	and.w	r3, r3, #7
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	08da      	lsrs	r2, r3, #3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	3208      	adds	r2, #8
 8003ba2:	69b9      	ldr	r1, [r7, #24]
 8003ba4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	2203      	movs	r2, #3
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	43db      	mvns	r3, r3
 8003bba:	69ba      	ldr	r2, [r7, #24]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f003 0203 	and.w	r2, r3, #3
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	005b      	lsls	r3, r3, #1
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f000 80b4 	beq.w	8003d52 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bea:	2300      	movs	r3, #0
 8003bec:	60fb      	str	r3, [r7, #12]
 8003bee:	4b60      	ldr	r3, [pc, #384]	; (8003d70 <HAL_GPIO_Init+0x30c>)
 8003bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bf2:	4a5f      	ldr	r2, [pc, #380]	; (8003d70 <HAL_GPIO_Init+0x30c>)
 8003bf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8003bfa:	4b5d      	ldr	r3, [pc, #372]	; (8003d70 <HAL_GPIO_Init+0x30c>)
 8003bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c02:	60fb      	str	r3, [r7, #12]
 8003c04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c06:	4a5b      	ldr	r2, [pc, #364]	; (8003d74 <HAL_GPIO_Init+0x310>)
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	089b      	lsrs	r3, r3, #2
 8003c0c:	3302      	adds	r3, #2
 8003c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	f003 0303 	and.w	r3, r3, #3
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	220f      	movs	r2, #15
 8003c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c22:	43db      	mvns	r3, r3
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	4013      	ands	r3, r2
 8003c28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a52      	ldr	r2, [pc, #328]	; (8003d78 <HAL_GPIO_Init+0x314>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d02b      	beq.n	8003c8a <HAL_GPIO_Init+0x226>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a51      	ldr	r2, [pc, #324]	; (8003d7c <HAL_GPIO_Init+0x318>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d025      	beq.n	8003c86 <HAL_GPIO_Init+0x222>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a50      	ldr	r2, [pc, #320]	; (8003d80 <HAL_GPIO_Init+0x31c>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d01f      	beq.n	8003c82 <HAL_GPIO_Init+0x21e>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a4f      	ldr	r2, [pc, #316]	; (8003d84 <HAL_GPIO_Init+0x320>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d019      	beq.n	8003c7e <HAL_GPIO_Init+0x21a>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a4e      	ldr	r2, [pc, #312]	; (8003d88 <HAL_GPIO_Init+0x324>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d013      	beq.n	8003c7a <HAL_GPIO_Init+0x216>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a4d      	ldr	r2, [pc, #308]	; (8003d8c <HAL_GPIO_Init+0x328>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d00d      	beq.n	8003c76 <HAL_GPIO_Init+0x212>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a4c      	ldr	r2, [pc, #304]	; (8003d90 <HAL_GPIO_Init+0x32c>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d007      	beq.n	8003c72 <HAL_GPIO_Init+0x20e>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a4b      	ldr	r2, [pc, #300]	; (8003d94 <HAL_GPIO_Init+0x330>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d101      	bne.n	8003c6e <HAL_GPIO_Init+0x20a>
 8003c6a:	2307      	movs	r3, #7
 8003c6c:	e00e      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c6e:	2308      	movs	r3, #8
 8003c70:	e00c      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c72:	2306      	movs	r3, #6
 8003c74:	e00a      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c76:	2305      	movs	r3, #5
 8003c78:	e008      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c7a:	2304      	movs	r3, #4
 8003c7c:	e006      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e004      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c82:	2302      	movs	r3, #2
 8003c84:	e002      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c86:	2301      	movs	r3, #1
 8003c88:	e000      	b.n	8003c8c <HAL_GPIO_Init+0x228>
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	69fa      	ldr	r2, [r7, #28]
 8003c8e:	f002 0203 	and.w	r2, r2, #3
 8003c92:	0092      	lsls	r2, r2, #2
 8003c94:	4093      	lsls	r3, r2
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c9c:	4935      	ldr	r1, [pc, #212]	; (8003d74 <HAL_GPIO_Init+0x310>)
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	089b      	lsrs	r3, r3, #2
 8003ca2:	3302      	adds	r3, #2
 8003ca4:	69ba      	ldr	r2, [r7, #24]
 8003ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003caa:	4b3b      	ldr	r3, [pc, #236]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	43db      	mvns	r3, r3
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d003      	beq.n	8003cce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003cce:	4a32      	ldr	r2, [pc, #200]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003cd4:	4b30      	ldr	r3, [pc, #192]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d003      	beq.n	8003cf8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cf8:	4a27      	ldr	r2, [pc, #156]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cfe:	4b26      	ldr	r3, [pc, #152]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	43db      	mvns	r3, r3
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d003      	beq.n	8003d22 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d22:	4a1d      	ldr	r2, [pc, #116]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d28:	4b1b      	ldr	r3, [pc, #108]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	43db      	mvns	r3, r3
 8003d32:	69ba      	ldr	r2, [r7, #24]
 8003d34:	4013      	ands	r3, r2
 8003d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d003      	beq.n	8003d4c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d4c:	4a12      	ldr	r2, [pc, #72]	; (8003d98 <HAL_GPIO_Init+0x334>)
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	3301      	adds	r3, #1
 8003d56:	61fb      	str	r3, [r7, #28]
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	2b0f      	cmp	r3, #15
 8003d5c:	f67f ae90 	bls.w	8003a80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d60:	bf00      	nop
 8003d62:	bf00      	nop
 8003d64:	3724      	adds	r7, #36	; 0x24
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	40023800 	.word	0x40023800
 8003d74:	40013800 	.word	0x40013800
 8003d78:	40020000 	.word	0x40020000
 8003d7c:	40020400 	.word	0x40020400
 8003d80:	40020800 	.word	0x40020800
 8003d84:	40020c00 	.word	0x40020c00
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	40021400 	.word	0x40021400
 8003d90:	40021800 	.word	0x40021800
 8003d94:	40021c00 	.word	0x40021c00
 8003d98:	40013c00 	.word	0x40013c00

08003d9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b085      	sub	sp, #20
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	460b      	mov	r3, r1
 8003da6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	887b      	ldrh	r3, [r7, #2]
 8003dae:	4013      	ands	r3, r2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d002      	beq.n	8003dba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003db4:	2301      	movs	r3, #1
 8003db6:	73fb      	strb	r3, [r7, #15]
 8003db8:	e001      	b.n	8003dbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3714      	adds	r7, #20
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	807b      	strh	r3, [r7, #2]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ddc:	787b      	ldrb	r3, [r7, #1]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d003      	beq.n	8003dea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003de2:	887a      	ldrh	r2, [r7, #2]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003de8:	e003      	b.n	8003df2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dea:	887b      	ldrh	r3, [r7, #2]
 8003dec:	041a      	lsls	r2, r3, #16
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	619a      	str	r2, [r3, #24]
}
 8003df2:	bf00      	nop
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
	...

08003e00 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003e0a:	4b08      	ldr	r3, [pc, #32]	; (8003e2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e0c:	695a      	ldr	r2, [r3, #20]
 8003e0e:	88fb      	ldrh	r3, [r7, #6]
 8003e10:	4013      	ands	r3, r2
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d006      	beq.n	8003e24 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e16:	4a05      	ldr	r2, [pc, #20]	; (8003e2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e18:	88fb      	ldrh	r3, [r7, #6]
 8003e1a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e1c:	88fb      	ldrh	r3, [r7, #6]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7fd fc64 	bl	80016ec <HAL_GPIO_EXTI_Callback>
  }
}
 8003e24:	bf00      	nop
 8003e26:	3708      	adds	r7, #8
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	40013c00 	.word	0x40013c00

08003e30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e12b      	b.n	800409a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d106      	bne.n	8003e5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f7fe fbb6 	bl	80025c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2224      	movs	r2, #36	; 0x24
 8003e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f022 0201 	bic.w	r2, r2, #1
 8003e72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e94:	f002 f9ea 	bl	800626c <HAL_RCC_GetPCLK1Freq>
 8003e98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	4a81      	ldr	r2, [pc, #516]	; (80040a4 <HAL_I2C_Init+0x274>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d807      	bhi.n	8003eb4 <HAL_I2C_Init+0x84>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	4a80      	ldr	r2, [pc, #512]	; (80040a8 <HAL_I2C_Init+0x278>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	bf94      	ite	ls
 8003eac:	2301      	movls	r3, #1
 8003eae:	2300      	movhi	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	e006      	b.n	8003ec2 <HAL_I2C_Init+0x92>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	4a7d      	ldr	r2, [pc, #500]	; (80040ac <HAL_I2C_Init+0x27c>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	bf94      	ite	ls
 8003ebc:	2301      	movls	r3, #1
 8003ebe:	2300      	movhi	r3, #0
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d001      	beq.n	8003eca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e0e7      	b.n	800409a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	4a78      	ldr	r2, [pc, #480]	; (80040b0 <HAL_I2C_Init+0x280>)
 8003ece:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed2:	0c9b      	lsrs	r3, r3, #18
 8003ed4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	68ba      	ldr	r2, [r7, #8]
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	4a6a      	ldr	r2, [pc, #424]	; (80040a4 <HAL_I2C_Init+0x274>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d802      	bhi.n	8003f04 <HAL_I2C_Init+0xd4>
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	3301      	adds	r3, #1
 8003f02:	e009      	b.n	8003f18 <HAL_I2C_Init+0xe8>
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003f0a:	fb02 f303 	mul.w	r3, r2, r3
 8003f0e:	4a69      	ldr	r2, [pc, #420]	; (80040b4 <HAL_I2C_Init+0x284>)
 8003f10:	fba2 2303 	umull	r2, r3, r2, r3
 8003f14:	099b      	lsrs	r3, r3, #6
 8003f16:	3301      	adds	r3, #1
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	6812      	ldr	r2, [r2, #0]
 8003f1c:	430b      	orrs	r3, r1
 8003f1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	69db      	ldr	r3, [r3, #28]
 8003f26:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003f2a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	495c      	ldr	r1, [pc, #368]	; (80040a4 <HAL_I2C_Init+0x274>)
 8003f34:	428b      	cmp	r3, r1
 8003f36:	d819      	bhi.n	8003f6c <HAL_I2C_Init+0x13c>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	1e59      	subs	r1, r3, #1
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	005b      	lsls	r3, r3, #1
 8003f42:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f46:	1c59      	adds	r1, r3, #1
 8003f48:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003f4c:	400b      	ands	r3, r1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00a      	beq.n	8003f68 <HAL_I2C_Init+0x138>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	1e59      	subs	r1, r3, #1
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	005b      	lsls	r3, r3, #1
 8003f5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f60:	3301      	adds	r3, #1
 8003f62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f66:	e051      	b.n	800400c <HAL_I2C_Init+0x1dc>
 8003f68:	2304      	movs	r3, #4
 8003f6a:	e04f      	b.n	800400c <HAL_I2C_Init+0x1dc>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d111      	bne.n	8003f98 <HAL_I2C_Init+0x168>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	1e58      	subs	r0, r3, #1
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6859      	ldr	r1, [r3, #4]
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	005b      	lsls	r3, r3, #1
 8003f80:	440b      	add	r3, r1
 8003f82:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f86:	3301      	adds	r3, #1
 8003f88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	bf0c      	ite	eq
 8003f90:	2301      	moveq	r3, #1
 8003f92:	2300      	movne	r3, #0
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	e012      	b.n	8003fbe <HAL_I2C_Init+0x18e>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	1e58      	subs	r0, r3, #1
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6859      	ldr	r1, [r3, #4]
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	440b      	add	r3, r1
 8003fa6:	0099      	lsls	r1, r3, #2
 8003fa8:	440b      	add	r3, r1
 8003faa:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fae:	3301      	adds	r3, #1
 8003fb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	bf0c      	ite	eq
 8003fb8:	2301      	moveq	r3, #1
 8003fba:	2300      	movne	r3, #0
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d001      	beq.n	8003fc6 <HAL_I2C_Init+0x196>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e022      	b.n	800400c <HAL_I2C_Init+0x1dc>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d10e      	bne.n	8003fec <HAL_I2C_Init+0x1bc>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	1e58      	subs	r0, r3, #1
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6859      	ldr	r1, [r3, #4]
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	005b      	lsls	r3, r3, #1
 8003fda:	440b      	add	r3, r1
 8003fdc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fe6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fea:	e00f      	b.n	800400c <HAL_I2C_Init+0x1dc>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	1e58      	subs	r0, r3, #1
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6859      	ldr	r1, [r3, #4]
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	440b      	add	r3, r1
 8003ffa:	0099      	lsls	r1, r3, #2
 8003ffc:	440b      	add	r3, r1
 8003ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004002:	3301      	adds	r3, #1
 8004004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004008:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800400c:	6879      	ldr	r1, [r7, #4]
 800400e:	6809      	ldr	r1, [r1, #0]
 8004010:	4313      	orrs	r3, r2
 8004012:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	69da      	ldr	r2, [r3, #28]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	431a      	orrs	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	430a      	orrs	r2, r1
 800402e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800403a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	6911      	ldr	r1, [r2, #16]
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	68d2      	ldr	r2, [r2, #12]
 8004046:	4311      	orrs	r1, r2
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	6812      	ldr	r2, [r2, #0]
 800404c:	430b      	orrs	r3, r1
 800404e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	695a      	ldr	r2, [r3, #20]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	431a      	orrs	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0201 	orr.w	r2, r2, #1
 800407a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2220      	movs	r2, #32
 8004086:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3710      	adds	r7, #16
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	000186a0 	.word	0x000186a0
 80040a8:	001e847f 	.word	0x001e847f
 80040ac:	003d08ff 	.word	0x003d08ff
 80040b0:	431bde83 	.word	0x431bde83
 80040b4:	10624dd3 	.word	0x10624dd3

080040b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b088      	sub	sp, #32
 80040bc:	af02      	add	r7, sp, #8
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	4608      	mov	r0, r1
 80040c2:	4611      	mov	r1, r2
 80040c4:	461a      	mov	r2, r3
 80040c6:	4603      	mov	r3, r0
 80040c8:	817b      	strh	r3, [r7, #10]
 80040ca:	460b      	mov	r3, r1
 80040cc:	813b      	strh	r3, [r7, #8]
 80040ce:	4613      	mov	r3, r2
 80040d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040d2:	f7fe fe83 	bl	8002ddc <HAL_GetTick>
 80040d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	2b20      	cmp	r3, #32
 80040e2:	f040 80d9 	bne.w	8004298 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	9300      	str	r3, [sp, #0]
 80040ea:	2319      	movs	r3, #25
 80040ec:	2201      	movs	r2, #1
 80040ee:	496d      	ldr	r1, [pc, #436]	; (80042a4 <HAL_I2C_Mem_Write+0x1ec>)
 80040f0:	68f8      	ldr	r0, [r7, #12]
 80040f2:	f000 f971 	bl	80043d8 <I2C_WaitOnFlagUntilTimeout>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d001      	beq.n	8004100 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80040fc:	2302      	movs	r3, #2
 80040fe:	e0cc      	b.n	800429a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004106:	2b01      	cmp	r3, #1
 8004108:	d101      	bne.n	800410e <HAL_I2C_Mem_Write+0x56>
 800410a:	2302      	movs	r3, #2
 800410c:	e0c5      	b.n	800429a <HAL_I2C_Mem_Write+0x1e2>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0301 	and.w	r3, r3, #1
 8004120:	2b01      	cmp	r3, #1
 8004122:	d007      	beq.n	8004134 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f042 0201 	orr.w	r2, r2, #1
 8004132:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004142:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2221      	movs	r2, #33	; 0x21
 8004148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2240      	movs	r2, #64	; 0x40
 8004150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6a3a      	ldr	r2, [r7, #32]
 800415e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004164:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800416a:	b29a      	uxth	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4a4d      	ldr	r2, [pc, #308]	; (80042a8 <HAL_I2C_Mem_Write+0x1f0>)
 8004174:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004176:	88f8      	ldrh	r0, [r7, #6]
 8004178:	893a      	ldrh	r2, [r7, #8]
 800417a:	8979      	ldrh	r1, [r7, #10]
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	9301      	str	r3, [sp, #4]
 8004180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004182:	9300      	str	r3, [sp, #0]
 8004184:	4603      	mov	r3, r0
 8004186:	68f8      	ldr	r0, [r7, #12]
 8004188:	f000 f890 	bl	80042ac <I2C_RequestMemoryWrite>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d052      	beq.n	8004238 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e081      	b.n	800429a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004196:	697a      	ldr	r2, [r7, #20]
 8004198:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f000 f9f2 	bl	8004584 <I2C_WaitOnTXEFlagUntilTimeout>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00d      	beq.n	80041c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041aa:	2b04      	cmp	r3, #4
 80041ac:	d107      	bne.n	80041be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e06b      	b.n	800429a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c6:	781a      	ldrb	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d2:	1c5a      	adds	r2, r3, #1
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041dc:	3b01      	subs	r3, #1
 80041de:	b29a      	uxth	r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	3b01      	subs	r3, #1
 80041ec:	b29a      	uxth	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	f003 0304 	and.w	r3, r3, #4
 80041fc:	2b04      	cmp	r3, #4
 80041fe:	d11b      	bne.n	8004238 <HAL_I2C_Mem_Write+0x180>
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004204:	2b00      	cmp	r3, #0
 8004206:	d017      	beq.n	8004238 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420c:	781a      	ldrb	r2, [r3, #0]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004218:	1c5a      	adds	r2, r3, #1
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004222:	3b01      	subs	r3, #1
 8004224:	b29a      	uxth	r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800422e:	b29b      	uxth	r3, r3
 8004230:	3b01      	subs	r3, #1
 8004232:	b29a      	uxth	r2, r3
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1aa      	bne.n	8004196 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004240:	697a      	ldr	r2, [r7, #20]
 8004242:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f000 f9de 	bl	8004606 <I2C_WaitOnBTFFlagUntilTimeout>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00d      	beq.n	800426c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004254:	2b04      	cmp	r3, #4
 8004256:	d107      	bne.n	8004268 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004266:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e016      	b.n	800429a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800427a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2220      	movs	r2, #32
 8004280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004294:	2300      	movs	r3, #0
 8004296:	e000      	b.n	800429a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004298:	2302      	movs	r3, #2
  }
}
 800429a:	4618      	mov	r0, r3
 800429c:	3718      	adds	r7, #24
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	00100002 	.word	0x00100002
 80042a8:	ffff0000 	.word	0xffff0000

080042ac <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b088      	sub	sp, #32
 80042b0:	af02      	add	r7, sp, #8
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	4608      	mov	r0, r1
 80042b6:	4611      	mov	r1, r2
 80042b8:	461a      	mov	r2, r3
 80042ba:	4603      	mov	r3, r0
 80042bc:	817b      	strh	r3, [r7, #10]
 80042be:	460b      	mov	r3, r1
 80042c0:	813b      	strh	r3, [r7, #8]
 80042c2:	4613      	mov	r3, r2
 80042c4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d8:	9300      	str	r3, [sp, #0]
 80042da:	6a3b      	ldr	r3, [r7, #32]
 80042dc:	2200      	movs	r2, #0
 80042de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f000 f878 	bl	80043d8 <I2C_WaitOnFlagUntilTimeout>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00d      	beq.n	800430a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042fc:	d103      	bne.n	8004306 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004304:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e05f      	b.n	80043ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800430a:	897b      	ldrh	r3, [r7, #10]
 800430c:	b2db      	uxtb	r3, r3
 800430e:	461a      	mov	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004318:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800431a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800431c:	6a3a      	ldr	r2, [r7, #32]
 800431e:	492d      	ldr	r1, [pc, #180]	; (80043d4 <I2C_RequestMemoryWrite+0x128>)
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f000 f8b0 	bl	8004486 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d001      	beq.n	8004330 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e04c      	b.n	80043ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004330:	2300      	movs	r3, #0
 8004332:	617b      	str	r3, [r7, #20]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	617b      	str	r3, [r7, #20]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	699b      	ldr	r3, [r3, #24]
 8004342:	617b      	str	r3, [r7, #20]
 8004344:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004346:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004348:	6a39      	ldr	r1, [r7, #32]
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f000 f91a 	bl	8004584 <I2C_WaitOnTXEFlagUntilTimeout>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00d      	beq.n	8004372 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435a:	2b04      	cmp	r3, #4
 800435c:	d107      	bne.n	800436e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800436c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e02b      	b.n	80043ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004372:	88fb      	ldrh	r3, [r7, #6]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d105      	bne.n	8004384 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004378:	893b      	ldrh	r3, [r7, #8]
 800437a:	b2da      	uxtb	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	611a      	str	r2, [r3, #16]
 8004382:	e021      	b.n	80043c8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004384:	893b      	ldrh	r3, [r7, #8]
 8004386:	0a1b      	lsrs	r3, r3, #8
 8004388:	b29b      	uxth	r3, r3
 800438a:	b2da      	uxtb	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004392:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004394:	6a39      	ldr	r1, [r7, #32]
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f000 f8f4 	bl	8004584 <I2C_WaitOnTXEFlagUntilTimeout>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00d      	beq.n	80043be <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	2b04      	cmp	r3, #4
 80043a8:	d107      	bne.n	80043ba <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e005      	b.n	80043ca <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80043be:	893b      	ldrh	r3, [r7, #8]
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3718      	adds	r7, #24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	00010002 	.word	0x00010002

080043d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	603b      	str	r3, [r7, #0]
 80043e4:	4613      	mov	r3, r2
 80043e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043e8:	e025      	b.n	8004436 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f0:	d021      	beq.n	8004436 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043f2:	f7fe fcf3 	bl	8002ddc <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	683a      	ldr	r2, [r7, #0]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d302      	bcc.n	8004408 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d116      	bne.n	8004436 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2220      	movs	r2, #32
 8004412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004422:	f043 0220 	orr.w	r2, r3, #32
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e023      	b.n	800447e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	0c1b      	lsrs	r3, r3, #16
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2b01      	cmp	r3, #1
 800443e:	d10d      	bne.n	800445c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	695b      	ldr	r3, [r3, #20]
 8004446:	43da      	mvns	r2, r3
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	4013      	ands	r3, r2
 800444c:	b29b      	uxth	r3, r3
 800444e:	2b00      	cmp	r3, #0
 8004450:	bf0c      	ite	eq
 8004452:	2301      	moveq	r3, #1
 8004454:	2300      	movne	r3, #0
 8004456:	b2db      	uxtb	r3, r3
 8004458:	461a      	mov	r2, r3
 800445a:	e00c      	b.n	8004476 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	699b      	ldr	r3, [r3, #24]
 8004462:	43da      	mvns	r2, r3
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	4013      	ands	r3, r2
 8004468:	b29b      	uxth	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	bf0c      	ite	eq
 800446e:	2301      	moveq	r3, #1
 8004470:	2300      	movne	r3, #0
 8004472:	b2db      	uxtb	r3, r3
 8004474:	461a      	mov	r2, r3
 8004476:	79fb      	ldrb	r3, [r7, #7]
 8004478:	429a      	cmp	r2, r3
 800447a:	d0b6      	beq.n	80043ea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}

08004486 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004486:	b580      	push	{r7, lr}
 8004488:	b084      	sub	sp, #16
 800448a:	af00      	add	r7, sp, #0
 800448c:	60f8      	str	r0, [r7, #12]
 800448e:	60b9      	str	r1, [r7, #8]
 8004490:	607a      	str	r2, [r7, #4]
 8004492:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004494:	e051      	b.n	800453a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044a4:	d123      	bne.n	80044ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044b4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044be:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2200      	movs	r2, #0
 80044c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2220      	movs	r2, #32
 80044ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044da:	f043 0204 	orr.w	r2, r3, #4
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e046      	b.n	800457c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f4:	d021      	beq.n	800453a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044f6:	f7fe fc71 	bl	8002ddc <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	429a      	cmp	r2, r3
 8004504:	d302      	bcc.n	800450c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d116      	bne.n	800453a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2220      	movs	r2, #32
 8004516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004526:	f043 0220 	orr.w	r2, r3, #32
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e020      	b.n	800457c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	0c1b      	lsrs	r3, r3, #16
 800453e:	b2db      	uxtb	r3, r3
 8004540:	2b01      	cmp	r3, #1
 8004542:	d10c      	bne.n	800455e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	43da      	mvns	r2, r3
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	4013      	ands	r3, r2
 8004550:	b29b      	uxth	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	bf14      	ite	ne
 8004556:	2301      	movne	r3, #1
 8004558:	2300      	moveq	r3, #0
 800455a:	b2db      	uxtb	r3, r3
 800455c:	e00b      	b.n	8004576 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	43da      	mvns	r2, r3
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	4013      	ands	r3, r2
 800456a:	b29b      	uxth	r3, r3
 800456c:	2b00      	cmp	r3, #0
 800456e:	bf14      	ite	ne
 8004570:	2301      	movne	r3, #1
 8004572:	2300      	moveq	r3, #0
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d18d      	bne.n	8004496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3710      	adds	r7, #16
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004590:	e02d      	b.n	80045ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f000 f878 	bl	8004688 <I2C_IsAcknowledgeFailed>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e02d      	b.n	80045fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a8:	d021      	beq.n	80045ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045aa:	f7fe fc17 	bl	8002ddc <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d302      	bcc.n	80045c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d116      	bne.n	80045ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2220      	movs	r2, #32
 80045ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045da:	f043 0220 	orr.w	r2, r3, #32
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e007      	b.n	80045fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	695b      	ldr	r3, [r3, #20]
 80045f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045f8:	2b80      	cmp	r3, #128	; 0x80
 80045fa:	d1ca      	bne.n	8004592 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b084      	sub	sp, #16
 800460a:	af00      	add	r7, sp, #0
 800460c:	60f8      	str	r0, [r7, #12]
 800460e:	60b9      	str	r1, [r7, #8]
 8004610:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004612:	e02d      	b.n	8004670 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f000 f837 	bl	8004688 <I2C_IsAcknowledgeFailed>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d001      	beq.n	8004624 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e02d      	b.n	8004680 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800462a:	d021      	beq.n	8004670 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800462c:	f7fe fbd6 	bl	8002ddc <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	68ba      	ldr	r2, [r7, #8]
 8004638:	429a      	cmp	r2, r3
 800463a:	d302      	bcc.n	8004642 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d116      	bne.n	8004670 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2220      	movs	r2, #32
 800464c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800465c:	f043 0220 	orr.w	r2, r3, #32
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e007      	b.n	8004680 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	f003 0304 	and.w	r3, r3, #4
 800467a:	2b04      	cmp	r3, #4
 800467c:	d1ca      	bne.n	8004614 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800469a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800469e:	d11b      	bne.n	80046d8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046a8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2220      	movs	r2, #32
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c4:	f043 0204 	orr.w	r2, r3, #4
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e000      	b.n	80046da <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80046e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046e8:	b08f      	sub	sp, #60	; 0x3c
 80046ea:	af0a      	add	r7, sp, #40	; 0x28
 80046ec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d101      	bne.n	80046f8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e10f      	b.n	8004918 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d106      	bne.n	8004718 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f008 fa76 	bl	800cc04 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2203      	movs	r2, #3
 800471c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004724:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004728:	2b00      	cmp	r3, #0
 800472a:	d102      	bne.n	8004732 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4618      	mov	r0, r3
 8004738:	f005 f92b 	bl	8009992 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	603b      	str	r3, [r7, #0]
 8004742:	687e      	ldr	r6, [r7, #4]
 8004744:	466d      	mov	r5, sp
 8004746:	f106 0410 	add.w	r4, r6, #16
 800474a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800474c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800474e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004750:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004752:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004756:	e885 0003 	stmia.w	r5, {r0, r1}
 800475a:	1d33      	adds	r3, r6, #4
 800475c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800475e:	6838      	ldr	r0, [r7, #0]
 8004760:	f005 f802 	bl	8009768 <USB_CoreInit>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d005      	beq.n	8004776 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2202      	movs	r2, #2
 800476e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e0d0      	b.n	8004918 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2100      	movs	r1, #0
 800477c:	4618      	mov	r0, r3
 800477e:	f005 f919 	bl	80099b4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004782:	2300      	movs	r3, #0
 8004784:	73fb      	strb	r3, [r7, #15]
 8004786:	e04a      	b.n	800481e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004788:	7bfa      	ldrb	r2, [r7, #15]
 800478a:	6879      	ldr	r1, [r7, #4]
 800478c:	4613      	mov	r3, r2
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	1a9b      	subs	r3, r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	440b      	add	r3, r1
 8004796:	333d      	adds	r3, #61	; 0x3d
 8004798:	2201      	movs	r2, #1
 800479a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800479c:	7bfa      	ldrb	r2, [r7, #15]
 800479e:	6879      	ldr	r1, [r7, #4]
 80047a0:	4613      	mov	r3, r2
 80047a2:	00db      	lsls	r3, r3, #3
 80047a4:	1a9b      	subs	r3, r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	440b      	add	r3, r1
 80047aa:	333c      	adds	r3, #60	; 0x3c
 80047ac:	7bfa      	ldrb	r2, [r7, #15]
 80047ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80047b0:	7bfa      	ldrb	r2, [r7, #15]
 80047b2:	7bfb      	ldrb	r3, [r7, #15]
 80047b4:	b298      	uxth	r0, r3
 80047b6:	6879      	ldr	r1, [r7, #4]
 80047b8:	4613      	mov	r3, r2
 80047ba:	00db      	lsls	r3, r3, #3
 80047bc:	1a9b      	subs	r3, r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	440b      	add	r3, r1
 80047c2:	3342      	adds	r3, #66	; 0x42
 80047c4:	4602      	mov	r2, r0
 80047c6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80047c8:	7bfa      	ldrb	r2, [r7, #15]
 80047ca:	6879      	ldr	r1, [r7, #4]
 80047cc:	4613      	mov	r3, r2
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	1a9b      	subs	r3, r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	440b      	add	r3, r1
 80047d6:	333f      	adds	r3, #63	; 0x3f
 80047d8:	2200      	movs	r2, #0
 80047da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80047dc:	7bfa      	ldrb	r2, [r7, #15]
 80047de:	6879      	ldr	r1, [r7, #4]
 80047e0:	4613      	mov	r3, r2
 80047e2:	00db      	lsls	r3, r3, #3
 80047e4:	1a9b      	subs	r3, r3, r2
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	440b      	add	r3, r1
 80047ea:	3344      	adds	r3, #68	; 0x44
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80047f0:	7bfa      	ldrb	r2, [r7, #15]
 80047f2:	6879      	ldr	r1, [r7, #4]
 80047f4:	4613      	mov	r3, r2
 80047f6:	00db      	lsls	r3, r3, #3
 80047f8:	1a9b      	subs	r3, r3, r2
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	440b      	add	r3, r1
 80047fe:	3348      	adds	r3, #72	; 0x48
 8004800:	2200      	movs	r2, #0
 8004802:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004804:	7bfa      	ldrb	r2, [r7, #15]
 8004806:	6879      	ldr	r1, [r7, #4]
 8004808:	4613      	mov	r3, r2
 800480a:	00db      	lsls	r3, r3, #3
 800480c:	1a9b      	subs	r3, r3, r2
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	440b      	add	r3, r1
 8004812:	3350      	adds	r3, #80	; 0x50
 8004814:	2200      	movs	r2, #0
 8004816:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004818:	7bfb      	ldrb	r3, [r7, #15]
 800481a:	3301      	adds	r3, #1
 800481c:	73fb      	strb	r3, [r7, #15]
 800481e:	7bfa      	ldrb	r2, [r7, #15]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	429a      	cmp	r2, r3
 8004826:	d3af      	bcc.n	8004788 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004828:	2300      	movs	r3, #0
 800482a:	73fb      	strb	r3, [r7, #15]
 800482c:	e044      	b.n	80048b8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800482e:	7bfa      	ldrb	r2, [r7, #15]
 8004830:	6879      	ldr	r1, [r7, #4]
 8004832:	4613      	mov	r3, r2
 8004834:	00db      	lsls	r3, r3, #3
 8004836:	1a9b      	subs	r3, r3, r2
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	440b      	add	r3, r1
 800483c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004840:	2200      	movs	r2, #0
 8004842:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004844:	7bfa      	ldrb	r2, [r7, #15]
 8004846:	6879      	ldr	r1, [r7, #4]
 8004848:	4613      	mov	r3, r2
 800484a:	00db      	lsls	r3, r3, #3
 800484c:	1a9b      	subs	r3, r3, r2
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	440b      	add	r3, r1
 8004852:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004856:	7bfa      	ldrb	r2, [r7, #15]
 8004858:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800485a:	7bfa      	ldrb	r2, [r7, #15]
 800485c:	6879      	ldr	r1, [r7, #4]
 800485e:	4613      	mov	r3, r2
 8004860:	00db      	lsls	r3, r3, #3
 8004862:	1a9b      	subs	r3, r3, r2
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	440b      	add	r3, r1
 8004868:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800486c:	2200      	movs	r2, #0
 800486e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004870:	7bfa      	ldrb	r2, [r7, #15]
 8004872:	6879      	ldr	r1, [r7, #4]
 8004874:	4613      	mov	r3, r2
 8004876:	00db      	lsls	r3, r3, #3
 8004878:	1a9b      	subs	r3, r3, r2
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	440b      	add	r3, r1
 800487e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004882:	2200      	movs	r2, #0
 8004884:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004886:	7bfa      	ldrb	r2, [r7, #15]
 8004888:	6879      	ldr	r1, [r7, #4]
 800488a:	4613      	mov	r3, r2
 800488c:	00db      	lsls	r3, r3, #3
 800488e:	1a9b      	subs	r3, r3, r2
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	440b      	add	r3, r1
 8004894:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004898:	2200      	movs	r2, #0
 800489a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800489c:	7bfa      	ldrb	r2, [r7, #15]
 800489e:	6879      	ldr	r1, [r7, #4]
 80048a0:	4613      	mov	r3, r2
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	1a9b      	subs	r3, r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	440b      	add	r3, r1
 80048aa:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80048ae:	2200      	movs	r2, #0
 80048b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048b2:	7bfb      	ldrb	r3, [r7, #15]
 80048b4:	3301      	adds	r3, #1
 80048b6:	73fb      	strb	r3, [r7, #15]
 80048b8:	7bfa      	ldrb	r2, [r7, #15]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d3b5      	bcc.n	800482e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	603b      	str	r3, [r7, #0]
 80048c8:	687e      	ldr	r6, [r7, #4]
 80048ca:	466d      	mov	r5, sp
 80048cc:	f106 0410 	add.w	r4, r6, #16
 80048d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80048d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80048d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80048d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80048d8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80048dc:	e885 0003 	stmia.w	r5, {r0, r1}
 80048e0:	1d33      	adds	r3, r6, #4
 80048e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048e4:	6838      	ldr	r0, [r7, #0]
 80048e6:	f005 f88f 	bl	8009a08 <USB_DevInit>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d005      	beq.n	80048fc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2202      	movs	r2, #2
 80048f4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e00d      	b.n	8004918 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4618      	mov	r0, r3
 8004912:	f006 f8d7 	bl	800aac4 <USB_DevDisconnect>

  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3714      	adds	r7, #20
 800491c:	46bd      	mov	sp, r7
 800491e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004920 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004934:	2b01      	cmp	r3, #1
 8004936:	d101      	bne.n	800493c <HAL_PCD_Start+0x1c>
 8004938:	2302      	movs	r3, #2
 800493a:	e020      	b.n	800497e <HAL_PCD_Start+0x5e>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004948:	2b01      	cmp	r3, #1
 800494a:	d109      	bne.n	8004960 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004950:	2b01      	cmp	r3, #1
 8004952:	d005      	beq.n	8004960 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004958:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4618      	mov	r0, r3
 8004966:	f005 f803 	bl	8009970 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4618      	mov	r0, r3
 8004970:	f006 f887 	bl	800aa82 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3710      	adds	r7, #16
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}

08004986 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004986:	b590      	push	{r4, r7, lr}
 8004988:	b08d      	sub	sp, #52	; 0x34
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4618      	mov	r0, r3
 800499e:	f006 f945 	bl	800ac2c <USB_GetMode>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f040 839d 	bne.w	80050e4 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4618      	mov	r0, r3
 80049b0:	f006 f8a9 	bl	800ab06 <USB_ReadInterrupts>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f000 8393 	beq.w	80050e2 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4618      	mov	r0, r3
 80049c2:	f006 f8a0 	bl	800ab06 <USB_ReadInterrupts>
 80049c6:	4603      	mov	r3, r0
 80049c8:	f003 0302 	and.w	r3, r3, #2
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d107      	bne.n	80049e0 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	695a      	ldr	r2, [r3, #20]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f002 0202 	and.w	r2, r2, #2
 80049de:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4618      	mov	r0, r3
 80049e6:	f006 f88e 	bl	800ab06 <USB_ReadInterrupts>
 80049ea:	4603      	mov	r3, r0
 80049ec:	f003 0310 	and.w	r3, r3, #16
 80049f0:	2b10      	cmp	r3, #16
 80049f2:	d161      	bne.n	8004ab8 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	699a      	ldr	r2, [r3, #24]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 0210 	bic.w	r2, r2, #16
 8004a02:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004a04:	6a3b      	ldr	r3, [r7, #32]
 8004a06:	6a1b      	ldr	r3, [r3, #32]
 8004a08:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	f003 020f 	and.w	r2, r3, #15
 8004a10:	4613      	mov	r3, r2
 8004a12:	00db      	lsls	r3, r3, #3
 8004a14:	1a9b      	subs	r3, r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	4413      	add	r3, r2
 8004a20:	3304      	adds	r3, #4
 8004a22:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004a24:	69bb      	ldr	r3, [r7, #24]
 8004a26:	0c5b      	lsrs	r3, r3, #17
 8004a28:	f003 030f 	and.w	r3, r3, #15
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d124      	bne.n	8004a7a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004a30:	69ba      	ldr	r2, [r7, #24]
 8004a32:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004a36:	4013      	ands	r3, r2
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d035      	beq.n	8004aa8 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	091b      	lsrs	r3, r3, #4
 8004a44:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004a46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	6a38      	ldr	r0, [r7, #32]
 8004a50:	f005 fef4 	bl	800a83c <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	68da      	ldr	r2, [r3, #12]
 8004a58:	69bb      	ldr	r3, [r7, #24]
 8004a5a:	091b      	lsrs	r3, r3, #4
 8004a5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a60:	441a      	add	r2, r3
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	699a      	ldr	r2, [r3, #24]
 8004a6a:	69bb      	ldr	r3, [r7, #24]
 8004a6c:	091b      	lsrs	r3, r3, #4
 8004a6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a72:	441a      	add	r2, r3
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	619a      	str	r2, [r3, #24]
 8004a78:	e016      	b.n	8004aa8 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	0c5b      	lsrs	r3, r3, #17
 8004a7e:	f003 030f 	and.w	r3, r3, #15
 8004a82:	2b06      	cmp	r3, #6
 8004a84:	d110      	bne.n	8004aa8 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004a8c:	2208      	movs	r2, #8
 8004a8e:	4619      	mov	r1, r3
 8004a90:	6a38      	ldr	r0, [r7, #32]
 8004a92:	f005 fed3 	bl	800a83c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	699a      	ldr	r2, [r3, #24]
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	091b      	lsrs	r3, r3, #4
 8004a9e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004aa2:	441a      	add	r2, r3
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	699a      	ldr	r2, [r3, #24]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f042 0210 	orr.w	r2, r2, #16
 8004ab6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4618      	mov	r0, r3
 8004abe:	f006 f822 	bl	800ab06 <USB_ReadInterrupts>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ac8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004acc:	d16e      	bne.n	8004bac <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f006 f828 	bl	800ab2c <USB_ReadDevAllOutEpInterrupt>
 8004adc:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004ade:	e062      	b.n	8004ba6 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae2:	f003 0301 	and.w	r3, r3, #1
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d057      	beq.n	8004b9a <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004af0:	b2d2      	uxtb	r2, r2
 8004af2:	4611      	mov	r1, r2
 8004af4:	4618      	mov	r0, r3
 8004af6:	f006 f84d 	bl	800ab94 <USB_ReadDevOutEPInterrupt>
 8004afa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00c      	beq.n	8004b20 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b08:	015a      	lsls	r2, r3, #5
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b12:	461a      	mov	r2, r3
 8004b14:	2301      	movs	r3, #1
 8004b16:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004b18:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 fdb0 	bl	8005680 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	f003 0308 	and.w	r3, r3, #8
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00c      	beq.n	8004b44 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2c:	015a      	lsls	r2, r3, #5
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	4413      	add	r3, r2
 8004b32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b36:	461a      	mov	r2, r3
 8004b38:	2308      	movs	r3, #8
 8004b3a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004b3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 feaa 	bl	8005898 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	f003 0310 	and.w	r3, r3, #16
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d008      	beq.n	8004b60 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b50:	015a      	lsls	r2, r3, #5
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	4413      	add	r3, r2
 8004b56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	2310      	movs	r3, #16
 8004b5e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	f003 0320 	and.w	r3, r3, #32
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d008      	beq.n	8004b7c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6c:	015a      	lsls	r2, r3, #5
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	4413      	add	r3, r2
 8004b72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b76:	461a      	mov	r2, r3
 8004b78:	2320      	movs	r3, #32
 8004b7a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d009      	beq.n	8004b9a <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b88:	015a      	lsls	r2, r3, #5
 8004b8a:	69fb      	ldr	r3, [r7, #28]
 8004b8c:	4413      	add	r3, r2
 8004b8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b92:	461a      	mov	r2, r3
 8004b94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b98:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9c:	3301      	adds	r3, #1
 8004b9e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba2:	085b      	lsrs	r3, r3, #1
 8004ba4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d199      	bne.n	8004ae0 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f005 ffa8 	bl	800ab06 <USB_ReadInterrupts>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bbc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004bc0:	f040 80c0 	bne.w	8004d44 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f005 ffc9 	bl	800ab60 <USB_ReadDevAllInEpInterrupt>
 8004bce:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004bd4:	e0b2      	b.n	8004d3c <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd8:	f003 0301 	and.w	r3, r3, #1
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	f000 80a7 	beq.w	8004d30 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004be8:	b2d2      	uxtb	r2, r2
 8004bea:	4611      	mov	r1, r2
 8004bec:	4618      	mov	r0, r3
 8004bee:	f005 ffef 	bl	800abd0 <USB_ReadDevInEPInterrupt>
 8004bf2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d057      	beq.n	8004cae <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c00:	f003 030f 	and.w	r3, r3, #15
 8004c04:	2201      	movs	r2, #1
 8004c06:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	43db      	mvns	r3, r3
 8004c18:	69f9      	ldr	r1, [r7, #28]
 8004c1a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c1e:	4013      	ands	r3, r2
 8004c20:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c24:	015a      	lsls	r2, r3, #5
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	4413      	add	r3, r2
 8004c2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c2e:	461a      	mov	r2, r3
 8004c30:	2301      	movs	r3, #1
 8004c32:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d132      	bne.n	8004ca2 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004c3c:	6879      	ldr	r1, [r7, #4]
 8004c3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c40:	4613      	mov	r3, r2
 8004c42:	00db      	lsls	r3, r3, #3
 8004c44:	1a9b      	subs	r3, r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	3348      	adds	r3, #72	; 0x48
 8004c4c:	6819      	ldr	r1, [r3, #0]
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c52:	4613      	mov	r3, r2
 8004c54:	00db      	lsls	r3, r3, #3
 8004c56:	1a9b      	subs	r3, r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	4403      	add	r3, r0
 8004c5c:	3344      	adds	r3, #68	; 0x44
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4419      	add	r1, r3
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c66:	4613      	mov	r3, r2
 8004c68:	00db      	lsls	r3, r3, #3
 8004c6a:	1a9b      	subs	r3, r3, r2
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	4403      	add	r3, r0
 8004c70:	3348      	adds	r3, #72	; 0x48
 8004c72:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d113      	bne.n	8004ca2 <HAL_PCD_IRQHandler+0x31c>
 8004c7a:	6879      	ldr	r1, [r7, #4]
 8004c7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c7e:	4613      	mov	r3, r2
 8004c80:	00db      	lsls	r3, r3, #3
 8004c82:	1a9b      	subs	r3, r3, r2
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	440b      	add	r3, r1
 8004c88:	3350      	adds	r3, #80	; 0x50
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d108      	bne.n	8004ca2 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6818      	ldr	r0, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	2101      	movs	r1, #1
 8004c9e:	f005 fff7 	bl	800ac90 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f008 f83a 	bl	800cd22 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	f003 0308 	and.w	r3, r3, #8
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d008      	beq.n	8004cca <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cba:	015a      	lsls	r2, r3, #5
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	2308      	movs	r3, #8
 8004cc8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	f003 0310 	and.w	r3, r3, #16
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d008      	beq.n	8004ce6 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd6:	015a      	lsls	r2, r3, #5
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	4413      	add	r3, r2
 8004cdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	2310      	movs	r3, #16
 8004ce4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d008      	beq.n	8004d02 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf2:	015a      	lsls	r2, r3, #5
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	2340      	movs	r3, #64	; 0x40
 8004d00:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	f003 0302 	and.w	r3, r3, #2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d008      	beq.n	8004d1e <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0e:	015a      	lsls	r2, r3, #5
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	4413      	add	r3, r2
 8004d14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d18:	461a      	mov	r2, r3
 8004d1a:	2302      	movs	r3, #2
 8004d1c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d003      	beq.n	8004d30 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004d28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 fc1b 	bl	8005566 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d32:	3301      	adds	r3, #1
 8004d34:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d38:	085b      	lsrs	r3, r3, #1
 8004d3a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	f47f af49 	bne.w	8004bd6 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f005 fedc 	bl	800ab06 <USB_ReadInterrupts>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004d54:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004d58:	d122      	bne.n	8004da0 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	69fa      	ldr	r2, [r7, #28]
 8004d64:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d68:	f023 0301 	bic.w	r3, r3, #1
 8004d6c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d108      	bne.n	8004d8a <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004d80:	2100      	movs	r1, #0
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 fe26 	bl	80059d4 <HAL_PCDEx_LPM_Callback>
 8004d88:	e002      	b.n	8004d90 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f008 f840 	bl	800ce10 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	695a      	ldr	r2, [r3, #20]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004d9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4618      	mov	r0, r3
 8004da6:	f005 feae 	bl	800ab06 <USB_ReadInterrupts>
 8004daa:	4603      	mov	r3, r0
 8004dac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004db0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004db4:	d112      	bne.n	8004ddc <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f003 0301 	and.w	r3, r3, #1
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d102      	bne.n	8004dcc <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f007 fffc 	bl	800cdc4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	695a      	ldr	r2, [r3, #20]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004dda:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4618      	mov	r0, r3
 8004de2:	f005 fe90 	bl	800ab06 <USB_ReadInterrupts>
 8004de6:	4603      	mov	r3, r0
 8004de8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004dec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004df0:	f040 80c7 	bne.w	8004f82 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	69fa      	ldr	r2, [r7, #28]
 8004dfe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e02:	f023 0301 	bic.w	r3, r3, #1
 8004e06:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2110      	movs	r1, #16
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f004 ff5e 	bl	8009cd0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e14:	2300      	movs	r3, #0
 8004e16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e18:	e056      	b.n	8004ec8 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e1c:	015a      	lsls	r2, r3, #5
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	4413      	add	r3, r2
 8004e22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e26:	461a      	mov	r2, r3
 8004e28:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004e2c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e30:	015a      	lsls	r2, r3, #5
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	4413      	add	r3, r2
 8004e36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e3e:	0151      	lsls	r1, r2, #5
 8004e40:	69fa      	ldr	r2, [r7, #28]
 8004e42:	440a      	add	r2, r1
 8004e44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e48:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004e4c:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e50:	015a      	lsls	r2, r3, #5
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	4413      	add	r3, r2
 8004e56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e5e:	0151      	lsls	r1, r2, #5
 8004e60:	69fa      	ldr	r2, [r7, #28]
 8004e62:	440a      	add	r2, r1
 8004e64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e68:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004e6c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e70:	015a      	lsls	r2, r3, #5
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	4413      	add	r3, r2
 8004e76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004e80:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e84:	015a      	lsls	r2, r3, #5
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	4413      	add	r3, r2
 8004e8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e92:	0151      	lsls	r1, r2, #5
 8004e94:	69fa      	ldr	r2, [r7, #28]
 8004e96:	440a      	add	r2, r1
 8004e98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e9c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004ea0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea4:	015a      	lsls	r2, r3, #5
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004eb2:	0151      	lsls	r1, r2, #5
 8004eb4:	69fa      	ldr	r2, [r7, #28]
 8004eb6:	440a      	add	r2, r1
 8004eb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ebc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004ec0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d3a3      	bcc.n	8004e1a <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ed8:	69db      	ldr	r3, [r3, #28]
 8004eda:	69fa      	ldr	r2, [r7, #28]
 8004edc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ee0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004ee4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d016      	beq.n	8004f1c <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ef4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ef8:	69fa      	ldr	r2, [r7, #28]
 8004efa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004efe:	f043 030b 	orr.w	r3, r3, #11
 8004f02:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f0e:	69fa      	ldr	r2, [r7, #28]
 8004f10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f14:	f043 030b 	orr.w	r3, r3, #11
 8004f18:	6453      	str	r3, [r2, #68]	; 0x44
 8004f1a:	e015      	b.n	8004f48 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f22:	695b      	ldr	r3, [r3, #20]
 8004f24:	69fa      	ldr	r2, [r7, #28]
 8004f26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f2a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004f2e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004f32:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f3a:	691b      	ldr	r3, [r3, #16]
 8004f3c:	69fa      	ldr	r2, [r7, #28]
 8004f3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f42:	f043 030b 	orr.w	r3, r3, #11
 8004f46:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	69fa      	ldr	r2, [r7, #28]
 8004f52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f56:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004f5a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6818      	ldr	r0, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	691b      	ldr	r3, [r3, #16]
 8004f64:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	f005 fe8f 	bl	800ac90 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	695a      	ldr	r2, [r3, #20]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004f80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4618      	mov	r0, r3
 8004f88:	f005 fdbd 	bl	800ab06 <USB_ReadInterrupts>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f96:	d124      	bne.n	8004fe2 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f005 fe53 	bl	800ac48 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f004 fef3 	bl	8009d92 <USB_GetDevSpeed>
 8004fac:	4603      	mov	r3, r0
 8004fae:	461a      	mov	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681c      	ldr	r4, [r3, #0]
 8004fb8:	f001 f94c 	bl	8006254 <HAL_RCC_GetHCLKFreq>
 8004fbc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	4620      	mov	r0, r4
 8004fc8:	f004 fc30 	bl	800982c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f007 fed0 	bl	800cd72 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	695a      	ldr	r2, [r3, #20]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004fe0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f005 fd8d 	bl	800ab06 <USB_ReadInterrupts>
 8004fec:	4603      	mov	r3, r0
 8004fee:	f003 0308 	and.w	r3, r3, #8
 8004ff2:	2b08      	cmp	r3, #8
 8004ff4:	d10a      	bne.n	800500c <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f007 fead 	bl	800cd56 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	695a      	ldr	r2, [r3, #20]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f002 0208 	and.w	r2, r2, #8
 800500a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4618      	mov	r0, r3
 8005012:	f005 fd78 	bl	800ab06 <USB_ReadInterrupts>
 8005016:	4603      	mov	r3, r0
 8005018:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800501c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005020:	d10f      	bne.n	8005042 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005022:	2300      	movs	r3, #0
 8005024:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005028:	b2db      	uxtb	r3, r3
 800502a:	4619      	mov	r1, r3
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f007 ff0f 	bl	800ce50 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	695a      	ldr	r2, [r3, #20]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005040:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4618      	mov	r0, r3
 8005048:	f005 fd5d 	bl	800ab06 <USB_ReadInterrupts>
 800504c:	4603      	mov	r3, r0
 800504e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005052:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005056:	d10f      	bne.n	8005078 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005058:	2300      	movs	r3, #0
 800505a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800505c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800505e:	b2db      	uxtb	r3, r3
 8005060:	4619      	mov	r1, r3
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f007 fee2 	bl	800ce2c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	695a      	ldr	r2, [r3, #20]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005076:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4618      	mov	r0, r3
 800507e:	f005 fd42 	bl	800ab06 <USB_ReadInterrupts>
 8005082:	4603      	mov	r3, r0
 8005084:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800508c:	d10a      	bne.n	80050a4 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f007 fef0 	bl	800ce74 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	695a      	ldr	r2, [r3, #20]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80050a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4618      	mov	r0, r3
 80050aa:	f005 fd2c 	bl	800ab06 <USB_ReadInterrupts>
 80050ae:	4603      	mov	r3, r0
 80050b0:	f003 0304 	and.w	r3, r3, #4
 80050b4:	2b04      	cmp	r3, #4
 80050b6:	d115      	bne.n	80050e4 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	f003 0304 	and.w	r3, r3, #4
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d002      	beq.n	80050d0 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f007 fee0 	bl	800ce90 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6859      	ldr	r1, [r3, #4]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	430a      	orrs	r2, r1
 80050de:	605a      	str	r2, [r3, #4]
 80050e0:	e000      	b.n	80050e4 <HAL_PCD_IRQHandler+0x75e>
      return;
 80050e2:	bf00      	nop
    }
  }
}
 80050e4:	3734      	adds	r7, #52	; 0x34
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd90      	pop	{r4, r7, pc}

080050ea <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b082      	sub	sp, #8
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
 80050f2:	460b      	mov	r3, r1
 80050f4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d101      	bne.n	8005104 <HAL_PCD_SetAddress+0x1a>
 8005100:	2302      	movs	r3, #2
 8005102:	e013      	b.n	800512c <HAL_PCD_SetAddress+0x42>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	78fa      	ldrb	r2, [r7, #3]
 8005110:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	78fa      	ldrb	r2, [r7, #3]
 800511a:	4611      	mov	r1, r2
 800511c:	4618      	mov	r0, r3
 800511e:	f005 fc8a 	bl	800aa36 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800512a:	2300      	movs	r3, #0
}
 800512c:	4618      	mov	r0, r3
 800512e:	3708      	adds	r7, #8
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	4608      	mov	r0, r1
 800513e:	4611      	mov	r1, r2
 8005140:	461a      	mov	r2, r3
 8005142:	4603      	mov	r3, r0
 8005144:	70fb      	strb	r3, [r7, #3]
 8005146:	460b      	mov	r3, r1
 8005148:	803b      	strh	r3, [r7, #0]
 800514a:	4613      	mov	r3, r2
 800514c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800514e:	2300      	movs	r3, #0
 8005150:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005152:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005156:	2b00      	cmp	r3, #0
 8005158:	da0f      	bge.n	800517a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800515a:	78fb      	ldrb	r3, [r7, #3]
 800515c:	f003 020f 	and.w	r2, r3, #15
 8005160:	4613      	mov	r3, r2
 8005162:	00db      	lsls	r3, r3, #3
 8005164:	1a9b      	subs	r3, r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	3338      	adds	r3, #56	; 0x38
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	4413      	add	r3, r2
 800516e:	3304      	adds	r3, #4
 8005170:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2201      	movs	r2, #1
 8005176:	705a      	strb	r2, [r3, #1]
 8005178:	e00f      	b.n	800519a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800517a:	78fb      	ldrb	r3, [r7, #3]
 800517c:	f003 020f 	and.w	r2, r3, #15
 8005180:	4613      	mov	r3, r2
 8005182:	00db      	lsls	r3, r3, #3
 8005184:	1a9b      	subs	r3, r3, r2
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	4413      	add	r3, r2
 8005190:	3304      	adds	r3, #4
 8005192:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800519a:	78fb      	ldrb	r3, [r7, #3]
 800519c:	f003 030f 	and.w	r3, r3, #15
 80051a0:	b2da      	uxtb	r2, r3
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80051a6:	883a      	ldrh	r2, [r7, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	78ba      	ldrb	r2, [r7, #2]
 80051b0:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	785b      	ldrb	r3, [r3, #1]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d004      	beq.n	80051c4 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	781b      	ldrb	r3, [r3, #0]
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80051c4:	78bb      	ldrb	r3, [r7, #2]
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d102      	bne.n	80051d0 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d101      	bne.n	80051de <HAL_PCD_EP_Open+0xaa>
 80051da:	2302      	movs	r3, #2
 80051dc:	e00e      	b.n	80051fc <HAL_PCD_EP_Open+0xc8>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2201      	movs	r2, #1
 80051e2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	68f9      	ldr	r1, [r7, #12]
 80051ec:	4618      	mov	r0, r3
 80051ee:	f004 fdf5 	bl	8009ddc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80051fa:	7afb      	ldrb	r3, [r7, #11]
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3710      	adds	r7, #16
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	460b      	mov	r3, r1
 800520e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005210:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005214:	2b00      	cmp	r3, #0
 8005216:	da0f      	bge.n	8005238 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005218:	78fb      	ldrb	r3, [r7, #3]
 800521a:	f003 020f 	and.w	r2, r3, #15
 800521e:	4613      	mov	r3, r2
 8005220:	00db      	lsls	r3, r3, #3
 8005222:	1a9b      	subs	r3, r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	3338      	adds	r3, #56	; 0x38
 8005228:	687a      	ldr	r2, [r7, #4]
 800522a:	4413      	add	r3, r2
 800522c:	3304      	adds	r3, #4
 800522e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2201      	movs	r2, #1
 8005234:	705a      	strb	r2, [r3, #1]
 8005236:	e00f      	b.n	8005258 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005238:	78fb      	ldrb	r3, [r7, #3]
 800523a:	f003 020f 	and.w	r2, r3, #15
 800523e:	4613      	mov	r3, r2
 8005240:	00db      	lsls	r3, r3, #3
 8005242:	1a9b      	subs	r3, r3, r2
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	4413      	add	r3, r2
 800524e:	3304      	adds	r3, #4
 8005250:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005258:	78fb      	ldrb	r3, [r7, #3]
 800525a:	f003 030f 	and.w	r3, r3, #15
 800525e:	b2da      	uxtb	r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800526a:	2b01      	cmp	r3, #1
 800526c:	d101      	bne.n	8005272 <HAL_PCD_EP_Close+0x6e>
 800526e:	2302      	movs	r3, #2
 8005270:	e00e      	b.n	8005290 <HAL_PCD_EP_Close+0x8c>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2201      	movs	r2, #1
 8005276:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	68f9      	ldr	r1, [r7, #12]
 8005280:	4618      	mov	r0, r3
 8005282:	f004 fe33 	bl	8009eec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	3710      	adds	r7, #16
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	607a      	str	r2, [r7, #4]
 80052a2:	603b      	str	r3, [r7, #0]
 80052a4:	460b      	mov	r3, r1
 80052a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80052a8:	7afb      	ldrb	r3, [r7, #11]
 80052aa:	f003 020f 	and.w	r2, r3, #15
 80052ae:	4613      	mov	r3, r2
 80052b0:	00db      	lsls	r3, r3, #3
 80052b2:	1a9b      	subs	r3, r3, r2
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80052ba:	68fa      	ldr	r2, [r7, #12]
 80052bc:	4413      	add	r3, r2
 80052be:	3304      	adds	r3, #4
 80052c0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	683a      	ldr	r2, [r7, #0]
 80052cc:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	2200      	movs	r2, #0
 80052d2:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	2200      	movs	r2, #0
 80052d8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052da:	7afb      	ldrb	r3, [r7, #11]
 80052dc:	f003 030f 	and.w	r3, r3, #15
 80052e0:	b2da      	uxtb	r2, r3
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	691b      	ldr	r3, [r3, #16]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d102      	bne.n	80052f4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80052f4:	7afb      	ldrb	r3, [r7, #11]
 80052f6:	f003 030f 	and.w	r3, r3, #15
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d109      	bne.n	8005312 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6818      	ldr	r0, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	b2db      	uxtb	r3, r3
 8005308:	461a      	mov	r2, r3
 800530a:	6979      	ldr	r1, [r7, #20]
 800530c:	f005 f90e 	bl	800a52c <USB_EP0StartXfer>
 8005310:	e008      	b.n	8005324 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6818      	ldr	r0, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	b2db      	uxtb	r3, r3
 800531c:	461a      	mov	r2, r3
 800531e:	6979      	ldr	r1, [r7, #20]
 8005320:	f004 fec0 	bl	800a0a4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	3718      	adds	r7, #24
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
 8005336:	460b      	mov	r3, r1
 8005338:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800533a:	78fb      	ldrb	r3, [r7, #3]
 800533c:	f003 020f 	and.w	r2, r3, #15
 8005340:	6879      	ldr	r1, [r7, #4]
 8005342:	4613      	mov	r3, r2
 8005344:	00db      	lsls	r3, r3, #3
 8005346:	1a9b      	subs	r3, r3, r2
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	440b      	add	r3, r1
 800534c:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005350:	681b      	ldr	r3, [r3, #0]
}
 8005352:	4618      	mov	r0, r3
 8005354:	370c      	adds	r7, #12
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr

0800535e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800535e:	b580      	push	{r7, lr}
 8005360:	b086      	sub	sp, #24
 8005362:	af00      	add	r7, sp, #0
 8005364:	60f8      	str	r0, [r7, #12]
 8005366:	607a      	str	r2, [r7, #4]
 8005368:	603b      	str	r3, [r7, #0]
 800536a:	460b      	mov	r3, r1
 800536c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800536e:	7afb      	ldrb	r3, [r7, #11]
 8005370:	f003 020f 	and.w	r2, r3, #15
 8005374:	4613      	mov	r3, r2
 8005376:	00db      	lsls	r3, r3, #3
 8005378:	1a9b      	subs	r3, r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	3338      	adds	r3, #56	; 0x38
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	4413      	add	r3, r2
 8005382:	3304      	adds	r3, #4
 8005384:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	683a      	ldr	r2, [r7, #0]
 8005390:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	2200      	movs	r2, #0
 8005396:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	2201      	movs	r2, #1
 800539c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800539e:	7afb      	ldrb	r3, [r7, #11]
 80053a0:	f003 030f 	and.w	r3, r3, #15
 80053a4:	b2da      	uxtb	r2, r3
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d102      	bne.n	80053b8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80053b8:	7afb      	ldrb	r3, [r7, #11]
 80053ba:	f003 030f 	and.w	r3, r3, #15
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d109      	bne.n	80053d6 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6818      	ldr	r0, [r3, #0]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	461a      	mov	r2, r3
 80053ce:	6979      	ldr	r1, [r7, #20]
 80053d0:	f005 f8ac 	bl	800a52c <USB_EP0StartXfer>
 80053d4:	e008      	b.n	80053e8 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6818      	ldr	r0, [r3, #0]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	461a      	mov	r2, r3
 80053e2:	6979      	ldr	r1, [r7, #20]
 80053e4:	f004 fe5e 	bl	800a0a4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3718      	adds	r7, #24
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}

080053f2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053f2:	b580      	push	{r7, lr}
 80053f4:	b084      	sub	sp, #16
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
 80053fa:	460b      	mov	r3, r1
 80053fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80053fe:	78fb      	ldrb	r3, [r7, #3]
 8005400:	f003 020f 	and.w	r2, r3, #15
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	429a      	cmp	r2, r3
 800540a:	d901      	bls.n	8005410 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e050      	b.n	80054b2 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005410:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005414:	2b00      	cmp	r3, #0
 8005416:	da0f      	bge.n	8005438 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005418:	78fb      	ldrb	r3, [r7, #3]
 800541a:	f003 020f 	and.w	r2, r3, #15
 800541e:	4613      	mov	r3, r2
 8005420:	00db      	lsls	r3, r3, #3
 8005422:	1a9b      	subs	r3, r3, r2
 8005424:	009b      	lsls	r3, r3, #2
 8005426:	3338      	adds	r3, #56	; 0x38
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	4413      	add	r3, r2
 800542c:	3304      	adds	r3, #4
 800542e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2201      	movs	r2, #1
 8005434:	705a      	strb	r2, [r3, #1]
 8005436:	e00d      	b.n	8005454 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005438:	78fa      	ldrb	r2, [r7, #3]
 800543a:	4613      	mov	r3, r2
 800543c:	00db      	lsls	r3, r3, #3
 800543e:	1a9b      	subs	r3, r3, r2
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	4413      	add	r3, r2
 800544a:	3304      	adds	r3, #4
 800544c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2200      	movs	r2, #0
 8005452:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2201      	movs	r2, #1
 8005458:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800545a:	78fb      	ldrb	r3, [r7, #3]
 800545c:	f003 030f 	and.w	r3, r3, #15
 8005460:	b2da      	uxtb	r2, r3
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800546c:	2b01      	cmp	r3, #1
 800546e:	d101      	bne.n	8005474 <HAL_PCD_EP_SetStall+0x82>
 8005470:	2302      	movs	r3, #2
 8005472:	e01e      	b.n	80054b2 <HAL_PCD_EP_SetStall+0xc0>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68f9      	ldr	r1, [r7, #12]
 8005482:	4618      	mov	r0, r3
 8005484:	f005 fa03 	bl	800a88e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005488:	78fb      	ldrb	r3, [r7, #3]
 800548a:	f003 030f 	and.w	r3, r3, #15
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10a      	bne.n	80054a8 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6818      	ldr	r0, [r3, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	b2d9      	uxtb	r1, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80054a2:	461a      	mov	r2, r3
 80054a4:	f005 fbf4 	bl	800ac90 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3710      	adds	r7, #16
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}

080054ba <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80054ba:	b580      	push	{r7, lr}
 80054bc:	b084      	sub	sp, #16
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
 80054c2:	460b      	mov	r3, r1
 80054c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80054c6:	78fb      	ldrb	r3, [r7, #3]
 80054c8:	f003 020f 	and.w	r2, r3, #15
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d901      	bls.n	80054d8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e042      	b.n	800555e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80054d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	da0f      	bge.n	8005500 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054e0:	78fb      	ldrb	r3, [r7, #3]
 80054e2:	f003 020f 	and.w	r2, r3, #15
 80054e6:	4613      	mov	r3, r2
 80054e8:	00db      	lsls	r3, r3, #3
 80054ea:	1a9b      	subs	r3, r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	3338      	adds	r3, #56	; 0x38
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	4413      	add	r3, r2
 80054f4:	3304      	adds	r3, #4
 80054f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2201      	movs	r2, #1
 80054fc:	705a      	strb	r2, [r3, #1]
 80054fe:	e00f      	b.n	8005520 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005500:	78fb      	ldrb	r3, [r7, #3]
 8005502:	f003 020f 	and.w	r2, r3, #15
 8005506:	4613      	mov	r3, r2
 8005508:	00db      	lsls	r3, r3, #3
 800550a:	1a9b      	subs	r3, r3, r2
 800550c:	009b      	lsls	r3, r3, #2
 800550e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	4413      	add	r3, r2
 8005516:	3304      	adds	r3, #4
 8005518:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2200      	movs	r2, #0
 8005524:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005526:	78fb      	ldrb	r3, [r7, #3]
 8005528:	f003 030f 	and.w	r3, r3, #15
 800552c:	b2da      	uxtb	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005538:	2b01      	cmp	r3, #1
 800553a:	d101      	bne.n	8005540 <HAL_PCD_EP_ClrStall+0x86>
 800553c:	2302      	movs	r3, #2
 800553e:	e00e      	b.n	800555e <HAL_PCD_EP_ClrStall+0xa4>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	68f9      	ldr	r1, [r7, #12]
 800554e:	4618      	mov	r0, r3
 8005550:	f005 fa0b 	bl	800a96a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3710      	adds	r7, #16
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}

08005566 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005566:	b580      	push	{r7, lr}
 8005568:	b08a      	sub	sp, #40	; 0x28
 800556a:	af02      	add	r7, sp, #8
 800556c:	6078      	str	r0, [r7, #4]
 800556e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800557a:	683a      	ldr	r2, [r7, #0]
 800557c:	4613      	mov	r3, r2
 800557e:	00db      	lsls	r3, r3, #3
 8005580:	1a9b      	subs	r3, r3, r2
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	3338      	adds	r3, #56	; 0x38
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	4413      	add	r3, r2
 800558a:	3304      	adds	r3, #4
 800558c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	699a      	ldr	r2, [r3, #24]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	695b      	ldr	r3, [r3, #20]
 8005596:	429a      	cmp	r2, r3
 8005598:	d901      	bls.n	800559e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e06c      	b.n	8005678 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	695a      	ldr	r2, [r3, #20]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	69fa      	ldr	r2, [r7, #28]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d902      	bls.n	80055ba <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	3303      	adds	r3, #3
 80055be:	089b      	lsrs	r3, r3, #2
 80055c0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80055c2:	e02b      	b.n	800561c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	695a      	ldr	r2, [r3, #20]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	699b      	ldr	r3, [r3, #24]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	69fa      	ldr	r2, [r7, #28]
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d902      	bls.n	80055e0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	3303      	adds	r3, #3
 80055e4:	089b      	lsrs	r3, r3, #2
 80055e6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	68d9      	ldr	r1, [r3, #12]
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	b2da      	uxtb	r2, r3
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	4603      	mov	r3, r0
 80055fe:	6978      	ldr	r0, [r7, #20]
 8005600:	f005 f8e7 	bl	800a7d2 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	68da      	ldr	r2, [r3, #12]
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	441a      	add	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	699a      	ldr	r2, [r3, #24]
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	441a      	add	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	015a      	lsls	r2, r3, #5
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	4413      	add	r3, r2
 8005624:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	b29b      	uxth	r3, r3
 800562c:	69ba      	ldr	r2, [r7, #24]
 800562e:	429a      	cmp	r2, r3
 8005630:	d809      	bhi.n	8005646 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	699a      	ldr	r2, [r3, #24]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800563a:	429a      	cmp	r2, r3
 800563c:	d203      	bcs.n	8005646 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d1be      	bne.n	80055c4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	695a      	ldr	r2, [r3, #20]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	429a      	cmp	r2, r3
 8005650:	d811      	bhi.n	8005676 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	f003 030f 	and.w	r3, r3, #15
 8005658:	2201      	movs	r2, #1
 800565a:	fa02 f303 	lsl.w	r3, r2, r3
 800565e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005666:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	43db      	mvns	r3, r3
 800566c:	6939      	ldr	r1, [r7, #16]
 800566e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005672:	4013      	ands	r3, r2
 8005674:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005676:	2300      	movs	r3, #0
}
 8005678:	4618      	mov	r0, r3
 800567a:	3720      	adds	r7, #32
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b086      	sub	sp, #24
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	333c      	adds	r3, #60	; 0x3c
 8005698:	3304      	adds	r3, #4
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	015a      	lsls	r2, r3, #5
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	4413      	add	r3, r2
 80056a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	f040 80a0 	bne.w	80057f8 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	f003 0308 	and.w	r3, r3, #8
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d015      	beq.n	80056ee <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	4a72      	ldr	r2, [pc, #456]	; (8005890 <PCD_EP_OutXfrComplete_int+0x210>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	f240 80dd 	bls.w	8005886 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f000 80d7 	beq.w	8005886 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	015a      	lsls	r2, r3, #5
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	4413      	add	r3, r2
 80056e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056e4:	461a      	mov	r2, r3
 80056e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056ea:	6093      	str	r3, [r2, #8]
 80056ec:	e0cb      	b.n	8005886 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	f003 0320 	and.w	r3, r3, #32
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d009      	beq.n	800570c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	015a      	lsls	r2, r3, #5
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	4413      	add	r3, r2
 8005700:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005704:	461a      	mov	r2, r3
 8005706:	2320      	movs	r3, #32
 8005708:	6093      	str	r3, [r2, #8]
 800570a:	e0bc      	b.n	8005886 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005712:	2b00      	cmp	r3, #0
 8005714:	f040 80b7 	bne.w	8005886 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	4a5d      	ldr	r2, [pc, #372]	; (8005890 <PCD_EP_OutXfrComplete_int+0x210>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d90f      	bls.n	8005740 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00a      	beq.n	8005740 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	015a      	lsls	r2, r3, #5
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	4413      	add	r3, r2
 8005732:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005736:	461a      	mov	r2, r3
 8005738:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800573c:	6093      	str	r3, [r2, #8]
 800573e:	e0a2      	b.n	8005886 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005740:	6879      	ldr	r1, [r7, #4]
 8005742:	683a      	ldr	r2, [r7, #0]
 8005744:	4613      	mov	r3, r2
 8005746:	00db      	lsls	r3, r3, #3
 8005748:	1a9b      	subs	r3, r3, r2
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	440b      	add	r3, r1
 800574e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005752:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	0159      	lsls	r1, r3, #5
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	440b      	add	r3, r1
 800575c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8005766:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	683a      	ldr	r2, [r7, #0]
 800576c:	4613      	mov	r3, r2
 800576e:	00db      	lsls	r3, r3, #3
 8005770:	1a9b      	subs	r3, r3, r2
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	4403      	add	r3, r0
 8005776:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800577a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800577c:	6879      	ldr	r1, [r7, #4]
 800577e:	683a      	ldr	r2, [r7, #0]
 8005780:	4613      	mov	r3, r2
 8005782:	00db      	lsls	r3, r3, #3
 8005784:	1a9b      	subs	r3, r3, r2
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	440b      	add	r3, r1
 800578a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800578e:	6819      	ldr	r1, [r3, #0]
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	683a      	ldr	r2, [r7, #0]
 8005794:	4613      	mov	r3, r2
 8005796:	00db      	lsls	r3, r3, #3
 8005798:	1a9b      	subs	r3, r3, r2
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	4403      	add	r3, r0
 800579e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4419      	add	r1, r3
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	683a      	ldr	r2, [r7, #0]
 80057aa:	4613      	mov	r3, r2
 80057ac:	00db      	lsls	r3, r3, #3
 80057ae:	1a9b      	subs	r3, r3, r2
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	4403      	add	r3, r0
 80057b4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80057b8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d114      	bne.n	80057ea <PCD_EP_OutXfrComplete_int+0x16a>
 80057c0:	6879      	ldr	r1, [r7, #4]
 80057c2:	683a      	ldr	r2, [r7, #0]
 80057c4:	4613      	mov	r3, r2
 80057c6:	00db      	lsls	r3, r3, #3
 80057c8:	1a9b      	subs	r3, r3, r2
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	440b      	add	r3, r1
 80057ce:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d108      	bne.n	80057ea <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6818      	ldr	r0, [r3, #0]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80057e2:	461a      	mov	r2, r3
 80057e4:	2101      	movs	r1, #1
 80057e6:	f005 fa53 	bl	800ac90 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	4619      	mov	r1, r3
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f007 fa7b 	bl	800ccec <HAL_PCD_DataOutStageCallback>
 80057f6:	e046      	b.n	8005886 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	4a26      	ldr	r2, [pc, #152]	; (8005894 <PCD_EP_OutXfrComplete_int+0x214>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d124      	bne.n	800584a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00a      	beq.n	8005820 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	015a      	lsls	r2, r3, #5
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	4413      	add	r3, r2
 8005812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005816:	461a      	mov	r2, r3
 8005818:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800581c:	6093      	str	r3, [r2, #8]
 800581e:	e032      	b.n	8005886 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	f003 0320 	and.w	r3, r3, #32
 8005826:	2b00      	cmp	r3, #0
 8005828:	d008      	beq.n	800583c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	015a      	lsls	r2, r3, #5
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	4413      	add	r3, r2
 8005832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005836:	461a      	mov	r2, r3
 8005838:	2320      	movs	r3, #32
 800583a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	b2db      	uxtb	r3, r3
 8005840:	4619      	mov	r1, r3
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f007 fa52 	bl	800ccec <HAL_PCD_DataOutStageCallback>
 8005848:	e01d      	b.n	8005886 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d114      	bne.n	800587a <PCD_EP_OutXfrComplete_int+0x1fa>
 8005850:	6879      	ldr	r1, [r7, #4]
 8005852:	683a      	ldr	r2, [r7, #0]
 8005854:	4613      	mov	r3, r2
 8005856:	00db      	lsls	r3, r3, #3
 8005858:	1a9b      	subs	r3, r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	440b      	add	r3, r1
 800585e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d108      	bne.n	800587a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6818      	ldr	r0, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005872:	461a      	mov	r2, r3
 8005874:	2100      	movs	r1, #0
 8005876:	f005 fa0b 	bl	800ac90 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	b2db      	uxtb	r3, r3
 800587e:	4619      	mov	r1, r3
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f007 fa33 	bl	800ccec <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005886:	2300      	movs	r3, #0
}
 8005888:	4618      	mov	r0, r3
 800588a:	3718      	adds	r7, #24
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}
 8005890:	4f54300a 	.word	0x4f54300a
 8005894:	4f54310a 	.word	0x4f54310a

08005898 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	333c      	adds	r3, #60	; 0x3c
 80058b0:	3304      	adds	r3, #4
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	015a      	lsls	r2, r3, #5
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	4413      	add	r3, r2
 80058be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	4a15      	ldr	r2, [pc, #84]	; (8005920 <PCD_EP_OutSetupPacket_int+0x88>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d90e      	bls.n	80058ec <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d009      	beq.n	80058ec <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	015a      	lsls	r2, r3, #5
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	4413      	add	r3, r2
 80058e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058e4:	461a      	mov	r2, r3
 80058e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058ea:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f007 f9eb 	bl	800ccc8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	4a0a      	ldr	r2, [pc, #40]	; (8005920 <PCD_EP_OutSetupPacket_int+0x88>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d90c      	bls.n	8005914 <PCD_EP_OutSetupPacket_int+0x7c>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d108      	bne.n	8005914 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6818      	ldr	r0, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800590c:	461a      	mov	r2, r3
 800590e:	2101      	movs	r1, #1
 8005910:	f005 f9be 	bl	800ac90 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	3718      	adds	r7, #24
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	4f54300a 	.word	0x4f54300a

08005924 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005924:	b480      	push	{r7}
 8005926:	b085      	sub	sp, #20
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	460b      	mov	r3, r1
 800592e:	70fb      	strb	r3, [r7, #3]
 8005930:	4613      	mov	r3, r2
 8005932:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800593c:	78fb      	ldrb	r3, [r7, #3]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d107      	bne.n	8005952 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005942:	883b      	ldrh	r3, [r7, #0]
 8005944:	0419      	lsls	r1, r3, #16
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	430a      	orrs	r2, r1
 800594e:	629a      	str	r2, [r3, #40]	; 0x28
 8005950:	e028      	b.n	80059a4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005958:	0c1b      	lsrs	r3, r3, #16
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	4413      	add	r3, r2
 800595e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005960:	2300      	movs	r3, #0
 8005962:	73fb      	strb	r3, [r7, #15]
 8005964:	e00d      	b.n	8005982 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	7bfb      	ldrb	r3, [r7, #15]
 800596c:	3340      	adds	r3, #64	; 0x40
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	4413      	add	r3, r2
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	0c1b      	lsrs	r3, r3, #16
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	4413      	add	r3, r2
 800597a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800597c:	7bfb      	ldrb	r3, [r7, #15]
 800597e:	3301      	adds	r3, #1
 8005980:	73fb      	strb	r3, [r7, #15]
 8005982:	7bfa      	ldrb	r2, [r7, #15]
 8005984:	78fb      	ldrb	r3, [r7, #3]
 8005986:	3b01      	subs	r3, #1
 8005988:	429a      	cmp	r2, r3
 800598a:	d3ec      	bcc.n	8005966 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800598c:	883b      	ldrh	r3, [r7, #0]
 800598e:	0418      	lsls	r0, r3, #16
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6819      	ldr	r1, [r3, #0]
 8005994:	78fb      	ldrb	r3, [r7, #3]
 8005996:	3b01      	subs	r3, #1
 8005998:	68ba      	ldr	r2, [r7, #8]
 800599a:	4302      	orrs	r2, r0
 800599c:	3340      	adds	r3, #64	; 0x40
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	440b      	add	r3, r1
 80059a2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3714      	adds	r7, #20
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
 80059ba:	460b      	mov	r3, r1
 80059bc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	887a      	ldrh	r2, [r7, #2]
 80059c4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	460b      	mov	r3, r1
 80059de:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80059e0:	bf00      	nop
 80059e2:	370c      	adds	r7, #12
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 80059f4:	4b06      	ldr	r3, [pc, #24]	; (8005a10 <HAL_PWR_DisableWakeUpPin+0x24>)
 80059f6:	685a      	ldr	r2, [r3, #4]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	43db      	mvns	r3, r3
 80059fc:	4904      	ldr	r1, [pc, #16]	; (8005a10 <HAL_PWR_DisableWakeUpPin+0x24>)
 80059fe:	4013      	ands	r3, r2
 8005a00:	604b      	str	r3, [r1, #4]
}
 8005a02:	bf00      	nop
 8005a04:	370c      	adds	r7, #12
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop
 8005a10:	40007000 	.word	0x40007000

08005a14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b086      	sub	sp, #24
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d101      	bne.n	8005a26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e264      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 0301 	and.w	r3, r3, #1
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d075      	beq.n	8005b1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a32:	4ba3      	ldr	r3, [pc, #652]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	f003 030c 	and.w	r3, r3, #12
 8005a3a:	2b04      	cmp	r3, #4
 8005a3c:	d00c      	beq.n	8005a58 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a3e:	4ba0      	ldr	r3, [pc, #640]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a46:	2b08      	cmp	r3, #8
 8005a48:	d112      	bne.n	8005a70 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a4a:	4b9d      	ldr	r3, [pc, #628]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a56:	d10b      	bne.n	8005a70 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a58:	4b99      	ldr	r3, [pc, #612]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d05b      	beq.n	8005b1c <HAL_RCC_OscConfig+0x108>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d157      	bne.n	8005b1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e23f      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a78:	d106      	bne.n	8005a88 <HAL_RCC_OscConfig+0x74>
 8005a7a:	4b91      	ldr	r3, [pc, #580]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a90      	ldr	r2, [pc, #576]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005a80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a84:	6013      	str	r3, [r2, #0]
 8005a86:	e01d      	b.n	8005ac4 <HAL_RCC_OscConfig+0xb0>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a90:	d10c      	bne.n	8005aac <HAL_RCC_OscConfig+0x98>
 8005a92:	4b8b      	ldr	r3, [pc, #556]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a8a      	ldr	r2, [pc, #552]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005a98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a9c:	6013      	str	r3, [r2, #0]
 8005a9e:	4b88      	ldr	r3, [pc, #544]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a87      	ldr	r2, [pc, #540]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005aa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005aa8:	6013      	str	r3, [r2, #0]
 8005aaa:	e00b      	b.n	8005ac4 <HAL_RCC_OscConfig+0xb0>
 8005aac:	4b84      	ldr	r3, [pc, #528]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a83      	ldr	r2, [pc, #524]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005ab2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ab6:	6013      	str	r3, [r2, #0]
 8005ab8:	4b81      	ldr	r3, [pc, #516]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a80      	ldr	r2, [pc, #512]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005abe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ac2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d013      	beq.n	8005af4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005acc:	f7fd f986 	bl	8002ddc <HAL_GetTick>
 8005ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ad2:	e008      	b.n	8005ae6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ad4:	f7fd f982 	bl	8002ddc <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	2b64      	cmp	r3, #100	; 0x64
 8005ae0:	d901      	bls.n	8005ae6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e204      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ae6:	4b76      	ldr	r3, [pc, #472]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d0f0      	beq.n	8005ad4 <HAL_RCC_OscConfig+0xc0>
 8005af2:	e014      	b.n	8005b1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005af4:	f7fd f972 	bl	8002ddc <HAL_GetTick>
 8005af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005afa:	e008      	b.n	8005b0e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005afc:	f7fd f96e 	bl	8002ddc <HAL_GetTick>
 8005b00:	4602      	mov	r2, r0
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	1ad3      	subs	r3, r2, r3
 8005b06:	2b64      	cmp	r3, #100	; 0x64
 8005b08:	d901      	bls.n	8005b0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	e1f0      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b0e:	4b6c      	ldr	r3, [pc, #432]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d1f0      	bne.n	8005afc <HAL_RCC_OscConfig+0xe8>
 8005b1a:	e000      	b.n	8005b1e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0302 	and.w	r3, r3, #2
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d063      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b2a:	4b65      	ldr	r3, [pc, #404]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f003 030c 	and.w	r3, r3, #12
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00b      	beq.n	8005b4e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b36:	4b62      	ldr	r3, [pc, #392]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b3e:	2b08      	cmp	r3, #8
 8005b40:	d11c      	bne.n	8005b7c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b42:	4b5f      	ldr	r3, [pc, #380]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d116      	bne.n	8005b7c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b4e:	4b5c      	ldr	r3, [pc, #368]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d005      	beq.n	8005b66 <HAL_RCC_OscConfig+0x152>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d001      	beq.n	8005b66 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	e1c4      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b66:	4b56      	ldr	r3, [pc, #344]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	00db      	lsls	r3, r3, #3
 8005b74:	4952      	ldr	r1, [pc, #328]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b7a:	e03a      	b.n	8005bf2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d020      	beq.n	8005bc6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b84:	4b4f      	ldr	r3, [pc, #316]	; (8005cc4 <HAL_RCC_OscConfig+0x2b0>)
 8005b86:	2201      	movs	r2, #1
 8005b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b8a:	f7fd f927 	bl	8002ddc <HAL_GetTick>
 8005b8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b90:	e008      	b.n	8005ba4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b92:	f7fd f923 	bl	8002ddc <HAL_GetTick>
 8005b96:	4602      	mov	r2, r0
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d901      	bls.n	8005ba4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e1a5      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ba4:	4b46      	ldr	r3, [pc, #280]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0302 	and.w	r3, r3, #2
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d0f0      	beq.n	8005b92 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bb0:	4b43      	ldr	r3, [pc, #268]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	00db      	lsls	r3, r3, #3
 8005bbe:	4940      	ldr	r1, [pc, #256]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	600b      	str	r3, [r1, #0]
 8005bc4:	e015      	b.n	8005bf2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005bc6:	4b3f      	ldr	r3, [pc, #252]	; (8005cc4 <HAL_RCC_OscConfig+0x2b0>)
 8005bc8:	2200      	movs	r2, #0
 8005bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bcc:	f7fd f906 	bl	8002ddc <HAL_GetTick>
 8005bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bd2:	e008      	b.n	8005be6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005bd4:	f7fd f902 	bl	8002ddc <HAL_GetTick>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	d901      	bls.n	8005be6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e184      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005be6:	4b36      	ldr	r3, [pc, #216]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0302 	and.w	r3, r3, #2
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1f0      	bne.n	8005bd4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0308 	and.w	r3, r3, #8
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d030      	beq.n	8005c60 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	695b      	ldr	r3, [r3, #20]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d016      	beq.n	8005c34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c06:	4b30      	ldr	r3, [pc, #192]	; (8005cc8 <HAL_RCC_OscConfig+0x2b4>)
 8005c08:	2201      	movs	r2, #1
 8005c0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c0c:	f7fd f8e6 	bl	8002ddc <HAL_GetTick>
 8005c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c12:	e008      	b.n	8005c26 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c14:	f7fd f8e2 	bl	8002ddc <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d901      	bls.n	8005c26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e164      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c26:	4b26      	ldr	r3, [pc, #152]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005c28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c2a:	f003 0302 	and.w	r3, r3, #2
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d0f0      	beq.n	8005c14 <HAL_RCC_OscConfig+0x200>
 8005c32:	e015      	b.n	8005c60 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c34:	4b24      	ldr	r3, [pc, #144]	; (8005cc8 <HAL_RCC_OscConfig+0x2b4>)
 8005c36:	2200      	movs	r2, #0
 8005c38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c3a:	f7fd f8cf 	bl	8002ddc <HAL_GetTick>
 8005c3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c40:	e008      	b.n	8005c54 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c42:	f7fd f8cb 	bl	8002ddc <HAL_GetTick>
 8005c46:	4602      	mov	r2, r0
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	1ad3      	subs	r3, r2, r3
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d901      	bls.n	8005c54 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005c50:	2303      	movs	r3, #3
 8005c52:	e14d      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c54:	4b1a      	ldr	r3, [pc, #104]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005c56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c58:	f003 0302 	and.w	r3, r3, #2
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d1f0      	bne.n	8005c42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 0304 	and.w	r3, r3, #4
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	f000 80a0 	beq.w	8005dae <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c72:	4b13      	ldr	r3, [pc, #76]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10f      	bne.n	8005c9e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c7e:	2300      	movs	r3, #0
 8005c80:	60bb      	str	r3, [r7, #8]
 8005c82:	4b0f      	ldr	r3, [pc, #60]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c86:	4a0e      	ldr	r2, [pc, #56]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8005c8e:	4b0c      	ldr	r3, [pc, #48]	; (8005cc0 <HAL_RCC_OscConfig+0x2ac>)
 8005c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c96:	60bb      	str	r3, [r7, #8]
 8005c98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c9e:	4b0b      	ldr	r3, [pc, #44]	; (8005ccc <HAL_RCC_OscConfig+0x2b8>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d121      	bne.n	8005cee <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005caa:	4b08      	ldr	r3, [pc, #32]	; (8005ccc <HAL_RCC_OscConfig+0x2b8>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a07      	ldr	r2, [pc, #28]	; (8005ccc <HAL_RCC_OscConfig+0x2b8>)
 8005cb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cb6:	f7fd f891 	bl	8002ddc <HAL_GetTick>
 8005cba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cbc:	e011      	b.n	8005ce2 <HAL_RCC_OscConfig+0x2ce>
 8005cbe:	bf00      	nop
 8005cc0:	40023800 	.word	0x40023800
 8005cc4:	42470000 	.word	0x42470000
 8005cc8:	42470e80 	.word	0x42470e80
 8005ccc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cd0:	f7fd f884 	bl	8002ddc <HAL_GetTick>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	2b02      	cmp	r3, #2
 8005cdc:	d901      	bls.n	8005ce2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	e106      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ce2:	4b85      	ldr	r3, [pc, #532]	; (8005ef8 <HAL_RCC_OscConfig+0x4e4>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d0f0      	beq.n	8005cd0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d106      	bne.n	8005d04 <HAL_RCC_OscConfig+0x2f0>
 8005cf6:	4b81      	ldr	r3, [pc, #516]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cfa:	4a80      	ldr	r2, [pc, #512]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005cfc:	f043 0301 	orr.w	r3, r3, #1
 8005d00:	6713      	str	r3, [r2, #112]	; 0x70
 8005d02:	e01c      	b.n	8005d3e <HAL_RCC_OscConfig+0x32a>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	2b05      	cmp	r3, #5
 8005d0a:	d10c      	bne.n	8005d26 <HAL_RCC_OscConfig+0x312>
 8005d0c:	4b7b      	ldr	r3, [pc, #492]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d10:	4a7a      	ldr	r2, [pc, #488]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005d12:	f043 0304 	orr.w	r3, r3, #4
 8005d16:	6713      	str	r3, [r2, #112]	; 0x70
 8005d18:	4b78      	ldr	r3, [pc, #480]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d1c:	4a77      	ldr	r2, [pc, #476]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005d1e:	f043 0301 	orr.w	r3, r3, #1
 8005d22:	6713      	str	r3, [r2, #112]	; 0x70
 8005d24:	e00b      	b.n	8005d3e <HAL_RCC_OscConfig+0x32a>
 8005d26:	4b75      	ldr	r3, [pc, #468]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d2a:	4a74      	ldr	r2, [pc, #464]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005d2c:	f023 0301 	bic.w	r3, r3, #1
 8005d30:	6713      	str	r3, [r2, #112]	; 0x70
 8005d32:	4b72      	ldr	r3, [pc, #456]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d36:	4a71      	ldr	r2, [pc, #452]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005d38:	f023 0304 	bic.w	r3, r3, #4
 8005d3c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d015      	beq.n	8005d72 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d46:	f7fd f849 	bl	8002ddc <HAL_GetTick>
 8005d4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d4c:	e00a      	b.n	8005d64 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d4e:	f7fd f845 	bl	8002ddc <HAL_GetTick>
 8005d52:	4602      	mov	r2, r0
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d901      	bls.n	8005d64 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005d60:	2303      	movs	r3, #3
 8005d62:	e0c5      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d64:	4b65      	ldr	r3, [pc, #404]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005d66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d68:	f003 0302 	and.w	r3, r3, #2
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d0ee      	beq.n	8005d4e <HAL_RCC_OscConfig+0x33a>
 8005d70:	e014      	b.n	8005d9c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d72:	f7fd f833 	bl	8002ddc <HAL_GetTick>
 8005d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d78:	e00a      	b.n	8005d90 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d7a:	f7fd f82f 	bl	8002ddc <HAL_GetTick>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d901      	bls.n	8005d90 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e0af      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d90:	4b5a      	ldr	r3, [pc, #360]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005d92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d94:	f003 0302 	and.w	r3, r3, #2
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1ee      	bne.n	8005d7a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d9c:	7dfb      	ldrb	r3, [r7, #23]
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d105      	bne.n	8005dae <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005da2:	4b56      	ldr	r3, [pc, #344]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da6:	4a55      	ldr	r2, [pc, #340]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005da8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005dac:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	699b      	ldr	r3, [r3, #24]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f000 809b 	beq.w	8005eee <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005db8:	4b50      	ldr	r3, [pc, #320]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	f003 030c 	and.w	r3, r3, #12
 8005dc0:	2b08      	cmp	r3, #8
 8005dc2:	d05c      	beq.n	8005e7e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	699b      	ldr	r3, [r3, #24]
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d141      	bne.n	8005e50 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dcc:	4b4c      	ldr	r3, [pc, #304]	; (8005f00 <HAL_RCC_OscConfig+0x4ec>)
 8005dce:	2200      	movs	r2, #0
 8005dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dd2:	f7fd f803 	bl	8002ddc <HAL_GetTick>
 8005dd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dd8:	e008      	b.n	8005dec <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dda:	f7fc ffff 	bl	8002ddc <HAL_GetTick>
 8005dde:	4602      	mov	r2, r0
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	1ad3      	subs	r3, r2, r3
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d901      	bls.n	8005dec <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005de8:	2303      	movs	r3, #3
 8005dea:	e081      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dec:	4b43      	ldr	r3, [pc, #268]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1f0      	bne.n	8005dda <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	69da      	ldr	r2, [r3, #28]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a1b      	ldr	r3, [r3, #32]
 8005e00:	431a      	orrs	r2, r3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e06:	019b      	lsls	r3, r3, #6
 8005e08:	431a      	orrs	r2, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e0e:	085b      	lsrs	r3, r3, #1
 8005e10:	3b01      	subs	r3, #1
 8005e12:	041b      	lsls	r3, r3, #16
 8005e14:	431a      	orrs	r2, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e1a:	061b      	lsls	r3, r3, #24
 8005e1c:	4937      	ldr	r1, [pc, #220]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e22:	4b37      	ldr	r3, [pc, #220]	; (8005f00 <HAL_RCC_OscConfig+0x4ec>)
 8005e24:	2201      	movs	r2, #1
 8005e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e28:	f7fc ffd8 	bl	8002ddc <HAL_GetTick>
 8005e2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e2e:	e008      	b.n	8005e42 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e30:	f7fc ffd4 	bl	8002ddc <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d901      	bls.n	8005e42 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e056      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e42:	4b2e      	ldr	r3, [pc, #184]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d0f0      	beq.n	8005e30 <HAL_RCC_OscConfig+0x41c>
 8005e4e:	e04e      	b.n	8005eee <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e50:	4b2b      	ldr	r3, [pc, #172]	; (8005f00 <HAL_RCC_OscConfig+0x4ec>)
 8005e52:	2200      	movs	r2, #0
 8005e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e56:	f7fc ffc1 	bl	8002ddc <HAL_GetTick>
 8005e5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e5c:	e008      	b.n	8005e70 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e5e:	f7fc ffbd 	bl	8002ddc <HAL_GetTick>
 8005e62:	4602      	mov	r2, r0
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	1ad3      	subs	r3, r2, r3
 8005e68:	2b02      	cmp	r3, #2
 8005e6a:	d901      	bls.n	8005e70 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005e6c:	2303      	movs	r3, #3
 8005e6e:	e03f      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e70:	4b22      	ldr	r3, [pc, #136]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1f0      	bne.n	8005e5e <HAL_RCC_OscConfig+0x44a>
 8005e7c:	e037      	b.n	8005eee <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d101      	bne.n	8005e8a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e032      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e8a:	4b1c      	ldr	r3, [pc, #112]	; (8005efc <HAL_RCC_OscConfig+0x4e8>)
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	699b      	ldr	r3, [r3, #24]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d028      	beq.n	8005eea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d121      	bne.n	8005eea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	d11a      	bne.n	8005eea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005eba:	4013      	ands	r3, r2
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005ec0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d111      	bne.n	8005eea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ed0:	085b      	lsrs	r3, r3, #1
 8005ed2:	3b01      	subs	r3, #1
 8005ed4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d107      	bne.n	8005eea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d001      	beq.n	8005eee <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e000      	b.n	8005ef0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005eee:	2300      	movs	r3, #0
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3718      	adds	r7, #24
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}
 8005ef8:	40007000 	.word	0x40007000
 8005efc:	40023800 	.word	0x40023800
 8005f00:	42470060 	.word	0x42470060

08005f04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b084      	sub	sp, #16
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d101      	bne.n	8005f18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e0cc      	b.n	80060b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005f18:	4b68      	ldr	r3, [pc, #416]	; (80060bc <HAL_RCC_ClockConfig+0x1b8>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0307 	and.w	r3, r3, #7
 8005f20:	683a      	ldr	r2, [r7, #0]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d90c      	bls.n	8005f40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f26:	4b65      	ldr	r3, [pc, #404]	; (80060bc <HAL_RCC_ClockConfig+0x1b8>)
 8005f28:	683a      	ldr	r2, [r7, #0]
 8005f2a:	b2d2      	uxtb	r2, r2
 8005f2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f2e:	4b63      	ldr	r3, [pc, #396]	; (80060bc <HAL_RCC_ClockConfig+0x1b8>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f003 0307 	and.w	r3, r3, #7
 8005f36:	683a      	ldr	r2, [r7, #0]
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d001      	beq.n	8005f40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e0b8      	b.n	80060b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 0302 	and.w	r3, r3, #2
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d020      	beq.n	8005f8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 0304 	and.w	r3, r3, #4
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d005      	beq.n	8005f64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f58:	4b59      	ldr	r3, [pc, #356]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	4a58      	ldr	r2, [pc, #352]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005f62:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 0308 	and.w	r3, r3, #8
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d005      	beq.n	8005f7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f70:	4b53      	ldr	r3, [pc, #332]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	4a52      	ldr	r2, [pc, #328]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f7c:	4b50      	ldr	r3, [pc, #320]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	494d      	ldr	r1, [pc, #308]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d044      	beq.n	8006024 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d107      	bne.n	8005fb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fa2:	4b47      	ldr	r3, [pc, #284]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d119      	bne.n	8005fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e07f      	b.n	80060b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	2b02      	cmp	r3, #2
 8005fb8:	d003      	beq.n	8005fc2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005fbe:	2b03      	cmp	r3, #3
 8005fc0:	d107      	bne.n	8005fd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fc2:	4b3f      	ldr	r3, [pc, #252]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d109      	bne.n	8005fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e06f      	b.n	80060b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005fd2:	4b3b      	ldr	r3, [pc, #236]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 0302 	and.w	r3, r3, #2
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d101      	bne.n	8005fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e067      	b.n	80060b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005fe2:	4b37      	ldr	r3, [pc, #220]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	f023 0203 	bic.w	r2, r3, #3
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	4934      	ldr	r1, [pc, #208]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ff4:	f7fc fef2 	bl	8002ddc <HAL_GetTick>
 8005ff8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ffa:	e00a      	b.n	8006012 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ffc:	f7fc feee 	bl	8002ddc <HAL_GetTick>
 8006000:	4602      	mov	r2, r0
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	1ad3      	subs	r3, r2, r3
 8006006:	f241 3288 	movw	r2, #5000	; 0x1388
 800600a:	4293      	cmp	r3, r2
 800600c:	d901      	bls.n	8006012 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800600e:	2303      	movs	r3, #3
 8006010:	e04f      	b.n	80060b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006012:	4b2b      	ldr	r3, [pc, #172]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	f003 020c 	and.w	r2, r3, #12
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	429a      	cmp	r2, r3
 8006022:	d1eb      	bne.n	8005ffc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006024:	4b25      	ldr	r3, [pc, #148]	; (80060bc <HAL_RCC_ClockConfig+0x1b8>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 0307 	and.w	r3, r3, #7
 800602c:	683a      	ldr	r2, [r7, #0]
 800602e:	429a      	cmp	r2, r3
 8006030:	d20c      	bcs.n	800604c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006032:	4b22      	ldr	r3, [pc, #136]	; (80060bc <HAL_RCC_ClockConfig+0x1b8>)
 8006034:	683a      	ldr	r2, [r7, #0]
 8006036:	b2d2      	uxtb	r2, r2
 8006038:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800603a:	4b20      	ldr	r3, [pc, #128]	; (80060bc <HAL_RCC_ClockConfig+0x1b8>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f003 0307 	and.w	r3, r3, #7
 8006042:	683a      	ldr	r2, [r7, #0]
 8006044:	429a      	cmp	r2, r3
 8006046:	d001      	beq.n	800604c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e032      	b.n	80060b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 0304 	and.w	r3, r3, #4
 8006054:	2b00      	cmp	r3, #0
 8006056:	d008      	beq.n	800606a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006058:	4b19      	ldr	r3, [pc, #100]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	4916      	ldr	r1, [pc, #88]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8006066:	4313      	orrs	r3, r2
 8006068:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 0308 	and.w	r3, r3, #8
 8006072:	2b00      	cmp	r3, #0
 8006074:	d009      	beq.n	800608a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006076:	4b12      	ldr	r3, [pc, #72]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8006078:	689b      	ldr	r3, [r3, #8]
 800607a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	691b      	ldr	r3, [r3, #16]
 8006082:	00db      	lsls	r3, r3, #3
 8006084:	490e      	ldr	r1, [pc, #56]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8006086:	4313      	orrs	r3, r2
 8006088:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800608a:	f000 f82d 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 800608e:	4602      	mov	r2, r0
 8006090:	4b0b      	ldr	r3, [pc, #44]	; (80060c0 <HAL_RCC_ClockConfig+0x1bc>)
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	091b      	lsrs	r3, r3, #4
 8006096:	f003 030f 	and.w	r3, r3, #15
 800609a:	490a      	ldr	r1, [pc, #40]	; (80060c4 <HAL_RCC_ClockConfig+0x1c0>)
 800609c:	5ccb      	ldrb	r3, [r1, r3]
 800609e:	fa22 f303 	lsr.w	r3, r2, r3
 80060a2:	4a09      	ldr	r2, [pc, #36]	; (80060c8 <HAL_RCC_ClockConfig+0x1c4>)
 80060a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80060a6:	4b09      	ldr	r3, [pc, #36]	; (80060cc <HAL_RCC_ClockConfig+0x1c8>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7fc fe52 	bl	8002d54 <HAL_InitTick>

  return HAL_OK;
 80060b0:	2300      	movs	r3, #0
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3710      	adds	r7, #16
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}
 80060ba:	bf00      	nop
 80060bc:	40023c00 	.word	0x40023c00
 80060c0:	40023800 	.word	0x40023800
 80060c4:	0800daa4 	.word	0x0800daa4
 80060c8:	20000028 	.word	0x20000028
 80060cc:	2000002c 	.word	0x2000002c

080060d0 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80060d0:	b480      	push	{r7}
 80060d2:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80060d4:	4b03      	ldr	r3, [pc, #12]	; (80060e4 <HAL_RCC_EnableCSS+0x14>)
 80060d6:	2201      	movs	r2, #1
 80060d8:	601a      	str	r2, [r3, #0]
}
 80060da:	bf00      	nop
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr
 80060e4:	4247004c 	.word	0x4247004c

080060e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060e8:	b5b0      	push	{r4, r5, r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80060ee:	2100      	movs	r1, #0
 80060f0:	6079      	str	r1, [r7, #4]
 80060f2:	2100      	movs	r1, #0
 80060f4:	60f9      	str	r1, [r7, #12]
 80060f6:	2100      	movs	r1, #0
 80060f8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80060fa:	2100      	movs	r1, #0
 80060fc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060fe:	4952      	ldr	r1, [pc, #328]	; (8006248 <HAL_RCC_GetSysClockFreq+0x160>)
 8006100:	6889      	ldr	r1, [r1, #8]
 8006102:	f001 010c 	and.w	r1, r1, #12
 8006106:	2908      	cmp	r1, #8
 8006108:	d00d      	beq.n	8006126 <HAL_RCC_GetSysClockFreq+0x3e>
 800610a:	2908      	cmp	r1, #8
 800610c:	f200 8094 	bhi.w	8006238 <HAL_RCC_GetSysClockFreq+0x150>
 8006110:	2900      	cmp	r1, #0
 8006112:	d002      	beq.n	800611a <HAL_RCC_GetSysClockFreq+0x32>
 8006114:	2904      	cmp	r1, #4
 8006116:	d003      	beq.n	8006120 <HAL_RCC_GetSysClockFreq+0x38>
 8006118:	e08e      	b.n	8006238 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800611a:	4b4c      	ldr	r3, [pc, #304]	; (800624c <HAL_RCC_GetSysClockFreq+0x164>)
 800611c:	60bb      	str	r3, [r7, #8]
       break;
 800611e:	e08e      	b.n	800623e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006120:	4b4b      	ldr	r3, [pc, #300]	; (8006250 <HAL_RCC_GetSysClockFreq+0x168>)
 8006122:	60bb      	str	r3, [r7, #8]
      break;
 8006124:	e08b      	b.n	800623e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006126:	4948      	ldr	r1, [pc, #288]	; (8006248 <HAL_RCC_GetSysClockFreq+0x160>)
 8006128:	6849      	ldr	r1, [r1, #4]
 800612a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800612e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006130:	4945      	ldr	r1, [pc, #276]	; (8006248 <HAL_RCC_GetSysClockFreq+0x160>)
 8006132:	6849      	ldr	r1, [r1, #4]
 8006134:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006138:	2900      	cmp	r1, #0
 800613a:	d024      	beq.n	8006186 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800613c:	4942      	ldr	r1, [pc, #264]	; (8006248 <HAL_RCC_GetSysClockFreq+0x160>)
 800613e:	6849      	ldr	r1, [r1, #4]
 8006140:	0989      	lsrs	r1, r1, #6
 8006142:	4608      	mov	r0, r1
 8006144:	f04f 0100 	mov.w	r1, #0
 8006148:	f240 14ff 	movw	r4, #511	; 0x1ff
 800614c:	f04f 0500 	mov.w	r5, #0
 8006150:	ea00 0204 	and.w	r2, r0, r4
 8006154:	ea01 0305 	and.w	r3, r1, r5
 8006158:	493d      	ldr	r1, [pc, #244]	; (8006250 <HAL_RCC_GetSysClockFreq+0x168>)
 800615a:	fb01 f003 	mul.w	r0, r1, r3
 800615e:	2100      	movs	r1, #0
 8006160:	fb01 f102 	mul.w	r1, r1, r2
 8006164:	1844      	adds	r4, r0, r1
 8006166:	493a      	ldr	r1, [pc, #232]	; (8006250 <HAL_RCC_GetSysClockFreq+0x168>)
 8006168:	fba2 0101 	umull	r0, r1, r2, r1
 800616c:	1863      	adds	r3, r4, r1
 800616e:	4619      	mov	r1, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	461a      	mov	r2, r3
 8006174:	f04f 0300 	mov.w	r3, #0
 8006178:	f7fa f826 	bl	80001c8 <__aeabi_uldivmod>
 800617c:	4602      	mov	r2, r0
 800617e:	460b      	mov	r3, r1
 8006180:	4613      	mov	r3, r2
 8006182:	60fb      	str	r3, [r7, #12]
 8006184:	e04a      	b.n	800621c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006186:	4b30      	ldr	r3, [pc, #192]	; (8006248 <HAL_RCC_GetSysClockFreq+0x160>)
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	099b      	lsrs	r3, r3, #6
 800618c:	461a      	mov	r2, r3
 800618e:	f04f 0300 	mov.w	r3, #0
 8006192:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006196:	f04f 0100 	mov.w	r1, #0
 800619a:	ea02 0400 	and.w	r4, r2, r0
 800619e:	ea03 0501 	and.w	r5, r3, r1
 80061a2:	4620      	mov	r0, r4
 80061a4:	4629      	mov	r1, r5
 80061a6:	f04f 0200 	mov.w	r2, #0
 80061aa:	f04f 0300 	mov.w	r3, #0
 80061ae:	014b      	lsls	r3, r1, #5
 80061b0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80061b4:	0142      	lsls	r2, r0, #5
 80061b6:	4610      	mov	r0, r2
 80061b8:	4619      	mov	r1, r3
 80061ba:	1b00      	subs	r0, r0, r4
 80061bc:	eb61 0105 	sbc.w	r1, r1, r5
 80061c0:	f04f 0200 	mov.w	r2, #0
 80061c4:	f04f 0300 	mov.w	r3, #0
 80061c8:	018b      	lsls	r3, r1, #6
 80061ca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80061ce:	0182      	lsls	r2, r0, #6
 80061d0:	1a12      	subs	r2, r2, r0
 80061d2:	eb63 0301 	sbc.w	r3, r3, r1
 80061d6:	f04f 0000 	mov.w	r0, #0
 80061da:	f04f 0100 	mov.w	r1, #0
 80061de:	00d9      	lsls	r1, r3, #3
 80061e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80061e4:	00d0      	lsls	r0, r2, #3
 80061e6:	4602      	mov	r2, r0
 80061e8:	460b      	mov	r3, r1
 80061ea:	1912      	adds	r2, r2, r4
 80061ec:	eb45 0303 	adc.w	r3, r5, r3
 80061f0:	f04f 0000 	mov.w	r0, #0
 80061f4:	f04f 0100 	mov.w	r1, #0
 80061f8:	0299      	lsls	r1, r3, #10
 80061fa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80061fe:	0290      	lsls	r0, r2, #10
 8006200:	4602      	mov	r2, r0
 8006202:	460b      	mov	r3, r1
 8006204:	4610      	mov	r0, r2
 8006206:	4619      	mov	r1, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	461a      	mov	r2, r3
 800620c:	f04f 0300 	mov.w	r3, #0
 8006210:	f7f9 ffda 	bl	80001c8 <__aeabi_uldivmod>
 8006214:	4602      	mov	r2, r0
 8006216:	460b      	mov	r3, r1
 8006218:	4613      	mov	r3, r2
 800621a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800621c:	4b0a      	ldr	r3, [pc, #40]	; (8006248 <HAL_RCC_GetSysClockFreq+0x160>)
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	0c1b      	lsrs	r3, r3, #16
 8006222:	f003 0303 	and.w	r3, r3, #3
 8006226:	3301      	adds	r3, #1
 8006228:	005b      	lsls	r3, r3, #1
 800622a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	fbb2 f3f3 	udiv	r3, r2, r3
 8006234:	60bb      	str	r3, [r7, #8]
      break;
 8006236:	e002      	b.n	800623e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006238:	4b04      	ldr	r3, [pc, #16]	; (800624c <HAL_RCC_GetSysClockFreq+0x164>)
 800623a:	60bb      	str	r3, [r7, #8]
      break;
 800623c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800623e:	68bb      	ldr	r3, [r7, #8]
}
 8006240:	4618      	mov	r0, r3
 8006242:	3710      	adds	r7, #16
 8006244:	46bd      	mov	sp, r7
 8006246:	bdb0      	pop	{r4, r5, r7, pc}
 8006248:	40023800 	.word	0x40023800
 800624c:	00f42400 	.word	0x00f42400
 8006250:	017d7840 	.word	0x017d7840

08006254 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006254:	b480      	push	{r7}
 8006256:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006258:	4b03      	ldr	r3, [pc, #12]	; (8006268 <HAL_RCC_GetHCLKFreq+0x14>)
 800625a:	681b      	ldr	r3, [r3, #0]
}
 800625c:	4618      	mov	r0, r3
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr
 8006266:	bf00      	nop
 8006268:	20000028 	.word	0x20000028

0800626c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006270:	f7ff fff0 	bl	8006254 <HAL_RCC_GetHCLKFreq>
 8006274:	4602      	mov	r2, r0
 8006276:	4b05      	ldr	r3, [pc, #20]	; (800628c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	0a9b      	lsrs	r3, r3, #10
 800627c:	f003 0307 	and.w	r3, r3, #7
 8006280:	4903      	ldr	r1, [pc, #12]	; (8006290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006282:	5ccb      	ldrb	r3, [r1, r3]
 8006284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006288:	4618      	mov	r0, r3
 800628a:	bd80      	pop	{r7, pc}
 800628c:	40023800 	.word	0x40023800
 8006290:	0800dab4 	.word	0x0800dab4

08006294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006298:	f7ff ffdc 	bl	8006254 <HAL_RCC_GetHCLKFreq>
 800629c:	4602      	mov	r2, r0
 800629e:	4b05      	ldr	r3, [pc, #20]	; (80062b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	0b5b      	lsrs	r3, r3, #13
 80062a4:	f003 0307 	and.w	r3, r3, #7
 80062a8:	4903      	ldr	r1, [pc, #12]	; (80062b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80062aa:	5ccb      	ldrb	r3, [r1, r3]
 80062ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	40023800 	.word	0x40023800
 80062b8:	0800dab4 	.word	0x0800dab4

080062bc <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80062c0:	4b06      	ldr	r3, [pc, #24]	; (80062dc <HAL_RCC_NMI_IRQHandler+0x20>)
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062c8:	2b80      	cmp	r3, #128	; 0x80
 80062ca:	d104      	bne.n	80062d6 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80062cc:	f000 f80a 	bl	80062e4 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80062d0:	4b03      	ldr	r3, [pc, #12]	; (80062e0 <HAL_RCC_NMI_IRQHandler+0x24>)
 80062d2:	2280      	movs	r2, #128	; 0x80
 80062d4:	701a      	strb	r2, [r3, #0]
  }
}
 80062d6:	bf00      	nop
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	40023800 	.word	0x40023800
 80062e0:	4002380e 	.word	0x4002380e

080062e4 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80062e4:	b480      	push	{r7}
 80062e6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80062e8:	bf00      	nop
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
	...

080062f4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b086      	sub	sp, #24
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062fc:	2300      	movs	r3, #0
 80062fe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006300:	2300      	movs	r3, #0
 8006302:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0301 	and.w	r3, r3, #1
 800630c:	2b00      	cmp	r3, #0
 800630e:	d105      	bne.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006318:	2b00      	cmp	r3, #0
 800631a:	d035      	beq.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800631c:	4b62      	ldr	r3, [pc, #392]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800631e:	2200      	movs	r2, #0
 8006320:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006322:	f7fc fd5b 	bl	8002ddc <HAL_GetTick>
 8006326:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006328:	e008      	b.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800632a:	f7fc fd57 	bl	8002ddc <HAL_GetTick>
 800632e:	4602      	mov	r2, r0
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	1ad3      	subs	r3, r2, r3
 8006334:	2b02      	cmp	r3, #2
 8006336:	d901      	bls.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006338:	2303      	movs	r3, #3
 800633a:	e0b0      	b.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800633c:	4b5b      	ldr	r3, [pc, #364]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d1f0      	bne.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	019a      	lsls	r2, r3, #6
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	071b      	lsls	r3, r3, #28
 8006354:	4955      	ldr	r1, [pc, #340]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006356:	4313      	orrs	r3, r2
 8006358:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800635c:	4b52      	ldr	r3, [pc, #328]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800635e:	2201      	movs	r2, #1
 8006360:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006362:	f7fc fd3b 	bl	8002ddc <HAL_GetTick>
 8006366:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006368:	e008      	b.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800636a:	f7fc fd37 	bl	8002ddc <HAL_GetTick>
 800636e:	4602      	mov	r2, r0
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	2b02      	cmp	r3, #2
 8006376:	d901      	bls.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006378:	2303      	movs	r3, #3
 800637a:	e090      	b.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800637c:	4b4b      	ldr	r3, [pc, #300]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d0f0      	beq.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 0302 	and.w	r3, r3, #2
 8006390:	2b00      	cmp	r3, #0
 8006392:	f000 8083 	beq.w	800649c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006396:	2300      	movs	r3, #0
 8006398:	60fb      	str	r3, [r7, #12]
 800639a:	4b44      	ldr	r3, [pc, #272]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800639c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639e:	4a43      	ldr	r2, [pc, #268]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063a4:	6413      	str	r3, [r2, #64]	; 0x40
 80063a6:	4b41      	ldr	r3, [pc, #260]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ae:	60fb      	str	r3, [r7, #12]
 80063b0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80063b2:	4b3f      	ldr	r3, [pc, #252]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a3e      	ldr	r2, [pc, #248]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80063b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063bc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80063be:	f7fc fd0d 	bl	8002ddc <HAL_GetTick>
 80063c2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80063c4:	e008      	b.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80063c6:	f7fc fd09 	bl	8002ddc <HAL_GetTick>
 80063ca:	4602      	mov	r2, r0
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	1ad3      	subs	r3, r2, r3
 80063d0:	2b02      	cmp	r3, #2
 80063d2:	d901      	bls.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	e062      	b.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80063d8:	4b35      	ldr	r3, [pc, #212]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d0f0      	beq.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80063e4:	4b31      	ldr	r3, [pc, #196]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063ec:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d02f      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063fc:	693a      	ldr	r2, [r7, #16]
 80063fe:	429a      	cmp	r2, r3
 8006400:	d028      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006402:	4b2a      	ldr	r3, [pc, #168]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006406:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800640a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800640c:	4b29      	ldr	r3, [pc, #164]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800640e:	2201      	movs	r2, #1
 8006410:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006412:	4b28      	ldr	r3, [pc, #160]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006414:	2200      	movs	r2, #0
 8006416:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006418:	4a24      	ldr	r2, [pc, #144]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800641e:	4b23      	ldr	r3, [pc, #140]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006422:	f003 0301 	and.w	r3, r3, #1
 8006426:	2b01      	cmp	r3, #1
 8006428:	d114      	bne.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800642a:	f7fc fcd7 	bl	8002ddc <HAL_GetTick>
 800642e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006430:	e00a      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006432:	f7fc fcd3 	bl	8002ddc <HAL_GetTick>
 8006436:	4602      	mov	r2, r0
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006440:	4293      	cmp	r3, r2
 8006442:	d901      	bls.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006444:	2303      	movs	r3, #3
 8006446:	e02a      	b.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006448:	4b18      	ldr	r3, [pc, #96]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800644a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800644c:	f003 0302 	and.w	r3, r3, #2
 8006450:	2b00      	cmp	r3, #0
 8006452:	d0ee      	beq.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800645c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006460:	d10d      	bne.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006462:	4b12      	ldr	r3, [pc, #72]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	68db      	ldr	r3, [r3, #12]
 800646e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006476:	490d      	ldr	r1, [pc, #52]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006478:	4313      	orrs	r3, r2
 800647a:	608b      	str	r3, [r1, #8]
 800647c:	e005      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800647e:	4b0b      	ldr	r3, [pc, #44]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	4a0a      	ldr	r2, [pc, #40]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006484:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006488:	6093      	str	r3, [r2, #8]
 800648a:	4b08      	ldr	r3, [pc, #32]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800648c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006496:	4905      	ldr	r1, [pc, #20]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006498:	4313      	orrs	r3, r2
 800649a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800649c:	2300      	movs	r3, #0
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3718      	adds	r7, #24
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	42470068 	.word	0x42470068
 80064ac:	40023800 	.word	0x40023800
 80064b0:	40007000 	.word	0x40007000
 80064b4:	42470e40 	.word	0x42470e40

080064b8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d101      	bne.n	80064ca <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e083      	b.n	80065d2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	7f5b      	ldrb	r3, [r3, #29]
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d105      	bne.n	80064e0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f7fc f8bc 	bl	8002658 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2202      	movs	r2, #2
 80064e4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	22ca      	movs	r2, #202	; 0xca
 80064ec:	625a      	str	r2, [r3, #36]	; 0x24
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	2253      	movs	r2, #83	; 0x53
 80064f4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 f9fb 	bl	80068f2 <RTC_EnterInitMode>
 80064fc:	4603      	mov	r3, r0
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d008      	beq.n	8006514 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	22ff      	movs	r2, #255	; 0xff
 8006508:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2204      	movs	r2, #4
 800650e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e05e      	b.n	80065d2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	6812      	ldr	r2, [r2, #0]
 800651e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006522:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006526:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	6899      	ldr	r1, [r3, #8]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685a      	ldr	r2, [r3, #4]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	431a      	orrs	r2, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	695b      	ldr	r3, [r3, #20]
 800653c:	431a      	orrs	r2, r3
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	430a      	orrs	r2, r1
 8006544:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	68d2      	ldr	r2, [r2, #12]
 800654e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	6919      	ldr	r1, [r3, #16]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	041a      	lsls	r2, r3, #16
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	430a      	orrs	r2, r1
 8006562:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	68da      	ldr	r2, [r3, #12]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006572:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	f003 0320 	and.w	r3, r3, #32
 800657e:	2b00      	cmp	r3, #0
 8006580:	d10e      	bne.n	80065a0 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 f98d 	bl	80068a2 <HAL_RTC_WaitForSynchro>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d008      	beq.n	80065a0 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	22ff      	movs	r2, #255	; 0xff
 8006594:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2204      	movs	r2, #4
 800659a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	e018      	b.n	80065d2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80065ae:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	699a      	ldr	r2, [r3, #24]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	430a      	orrs	r2, r1
 80065c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	22ff      	movs	r2, #255	; 0xff
 80065c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2201      	movs	r2, #1
 80065ce:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80065d0:	2300      	movs	r3, #0
  }
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80065da:	b590      	push	{r4, r7, lr}
 80065dc:	b087      	sub	sp, #28
 80065de:	af00      	add	r7, sp, #0
 80065e0:	60f8      	str	r0, [r7, #12]
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80065e6:	2300      	movs	r3, #0
 80065e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	7f1b      	ldrb	r3, [r3, #28]
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d101      	bne.n	80065f6 <HAL_RTC_SetTime+0x1c>
 80065f2:	2302      	movs	r3, #2
 80065f4:	e0aa      	b.n	800674c <HAL_RTC_SetTime+0x172>
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2201      	movs	r2, #1
 80065fa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2202      	movs	r2, #2
 8006600:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d126      	bne.n	8006656 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	689b      	ldr	r3, [r3, #8]
 800660e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006612:	2b00      	cmp	r3, #0
 8006614:	d102      	bne.n	800661c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	2200      	movs	r2, #0
 800661a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	4618      	mov	r0, r3
 8006622:	f000 f992 	bl	800694a <RTC_ByteToBcd2>
 8006626:	4603      	mov	r3, r0
 8006628:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	785b      	ldrb	r3, [r3, #1]
 800662e:	4618      	mov	r0, r3
 8006630:	f000 f98b 	bl	800694a <RTC_ByteToBcd2>
 8006634:	4603      	mov	r3, r0
 8006636:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006638:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	789b      	ldrb	r3, [r3, #2]
 800663e:	4618      	mov	r0, r3
 8006640:	f000 f983 	bl	800694a <RTC_ByteToBcd2>
 8006644:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006646:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	78db      	ldrb	r3, [r3, #3]
 800664e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006650:	4313      	orrs	r3, r2
 8006652:	617b      	str	r3, [r7, #20]
 8006654:	e018      	b.n	8006688 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006660:	2b00      	cmp	r3, #0
 8006662:	d102      	bne.n	800666a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	2200      	movs	r2, #0
 8006668:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	781b      	ldrb	r3, [r3, #0]
 800666e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	785b      	ldrb	r3, [r3, #1]
 8006674:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006676:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8006678:	68ba      	ldr	r2, [r7, #8]
 800667a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800667c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	78db      	ldrb	r3, [r3, #3]
 8006682:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006684:	4313      	orrs	r3, r2
 8006686:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	22ca      	movs	r2, #202	; 0xca
 800668e:	625a      	str	r2, [r3, #36]	; 0x24
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2253      	movs	r2, #83	; 0x53
 8006696:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006698:	68f8      	ldr	r0, [r7, #12]
 800669a:	f000 f92a 	bl	80068f2 <RTC_EnterInitMode>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d00b      	beq.n	80066bc <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	22ff      	movs	r2, #255	; 0xff
 80066aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2204      	movs	r2, #4
 80066b0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2200      	movs	r2, #0
 80066b6:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e047      	b.n	800674c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80066c6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80066ca:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	689a      	ldr	r2, [r3, #8]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80066da:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	6899      	ldr	r1, [r3, #8]
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	68da      	ldr	r2, [r3, #12]
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	691b      	ldr	r3, [r3, #16]
 80066ea:	431a      	orrs	r2, r3
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68da      	ldr	r2, [r3, #12]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006702:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f003 0320 	and.w	r3, r3, #32
 800670e:	2b00      	cmp	r3, #0
 8006710:	d111      	bne.n	8006736 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006712:	68f8      	ldr	r0, [r7, #12]
 8006714:	f000 f8c5 	bl	80068a2 <HAL_RTC_WaitForSynchro>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00b      	beq.n	8006736 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	22ff      	movs	r2, #255	; 0xff
 8006724:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2204      	movs	r2, #4
 800672a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2200      	movs	r2, #0
 8006730:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e00a      	b.n	800674c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	22ff      	movs	r2, #255	; 0xff
 800673c:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2201      	movs	r2, #1
 8006742:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800674a:	2300      	movs	r3, #0
  }
}
 800674c:	4618      	mov	r0, r3
 800674e:	371c      	adds	r7, #28
 8006750:	46bd      	mov	sp, r7
 8006752:	bd90      	pop	{r4, r7, pc}

08006754 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006754:	b590      	push	{r4, r7, lr}
 8006756:	b087      	sub	sp, #28
 8006758:	af00      	add	r7, sp, #0
 800675a:	60f8      	str	r0, [r7, #12]
 800675c:	60b9      	str	r1, [r7, #8]
 800675e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006760:	2300      	movs	r3, #0
 8006762:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	7f1b      	ldrb	r3, [r3, #28]
 8006768:	2b01      	cmp	r3, #1
 800676a:	d101      	bne.n	8006770 <HAL_RTC_SetDate+0x1c>
 800676c:	2302      	movs	r3, #2
 800676e:	e094      	b.n	800689a <HAL_RTC_SetDate+0x146>
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2201      	movs	r2, #1
 8006774:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2202      	movs	r2, #2
 800677a:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d10e      	bne.n	80067a0 <HAL_RTC_SetDate+0x4c>
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	785b      	ldrb	r3, [r3, #1]
 8006786:	f003 0310 	and.w	r3, r3, #16
 800678a:	2b00      	cmp	r3, #0
 800678c:	d008      	beq.n	80067a0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	785b      	ldrb	r3, [r3, #1]
 8006792:	f023 0310 	bic.w	r3, r3, #16
 8006796:	b2db      	uxtb	r3, r3
 8006798:	330a      	adds	r3, #10
 800679a:	b2da      	uxtb	r2, r3
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d11c      	bne.n	80067e0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	78db      	ldrb	r3, [r3, #3]
 80067aa:	4618      	mov	r0, r3
 80067ac:	f000 f8cd 	bl	800694a <RTC_ByteToBcd2>
 80067b0:	4603      	mov	r3, r0
 80067b2:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	785b      	ldrb	r3, [r3, #1]
 80067b8:	4618      	mov	r0, r3
 80067ba:	f000 f8c6 	bl	800694a <RTC_ByteToBcd2>
 80067be:	4603      	mov	r3, r0
 80067c0:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80067c2:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	789b      	ldrb	r3, [r3, #2]
 80067c8:	4618      	mov	r0, r3
 80067ca:	f000 f8be 	bl	800694a <RTC_ByteToBcd2>
 80067ce:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80067d0:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	781b      	ldrb	r3, [r3, #0]
 80067d8:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80067da:	4313      	orrs	r3, r2
 80067dc:	617b      	str	r3, [r7, #20]
 80067de:	e00e      	b.n	80067fe <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	78db      	ldrb	r3, [r3, #3]
 80067e4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	785b      	ldrb	r3, [r3, #1]
 80067ea:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80067ec:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80067ee:	68ba      	ldr	r2, [r7, #8]
 80067f0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80067f2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80067fa:	4313      	orrs	r3, r2
 80067fc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	22ca      	movs	r2, #202	; 0xca
 8006804:	625a      	str	r2, [r3, #36]	; 0x24
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2253      	movs	r2, #83	; 0x53
 800680c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800680e:	68f8      	ldr	r0, [r7, #12]
 8006810:	f000 f86f 	bl	80068f2 <RTC_EnterInitMode>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d00b      	beq.n	8006832 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	22ff      	movs	r2, #255	; 0xff
 8006820:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2204      	movs	r2, #4
 8006826:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2200      	movs	r2, #0
 800682c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e033      	b.n	800689a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800683c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006840:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68da      	ldr	r2, [r3, #12]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006850:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	f003 0320 	and.w	r3, r3, #32
 800685c:	2b00      	cmp	r3, #0
 800685e:	d111      	bne.n	8006884 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006860:	68f8      	ldr	r0, [r7, #12]
 8006862:	f000 f81e 	bl	80068a2 <HAL_RTC_WaitForSynchro>
 8006866:	4603      	mov	r3, r0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00b      	beq.n	8006884 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	22ff      	movs	r2, #255	; 0xff
 8006872:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2204      	movs	r2, #4
 8006878:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2200      	movs	r2, #0
 800687e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006880:	2301      	movs	r3, #1
 8006882:	e00a      	b.n	800689a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	22ff      	movs	r2, #255	; 0xff
 800688a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2201      	movs	r2, #1
 8006890:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2200      	movs	r2, #0
 8006896:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8006898:	2300      	movs	r3, #0
  }
}
 800689a:	4618      	mov	r0, r3
 800689c:	371c      	adds	r7, #28
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd90      	pop	{r4, r7, pc}

080068a2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80068a2:	b580      	push	{r7, lr}
 80068a4:	b084      	sub	sp, #16
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80068aa:	2300      	movs	r3, #0
 80068ac:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	68da      	ldr	r2, [r3, #12]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80068bc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80068be:	f7fc fa8d 	bl	8002ddc <HAL_GetTick>
 80068c2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80068c4:	e009      	b.n	80068da <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80068c6:	f7fc fa89 	bl	8002ddc <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80068d4:	d901      	bls.n	80068da <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80068d6:	2303      	movs	r3, #3
 80068d8:	e007      	b.n	80068ea <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	f003 0320 	and.w	r3, r3, #32
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d0ee      	beq.n	80068c6 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3710      	adds	r7, #16
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80068f2:	b580      	push	{r7, lr}
 80068f4:	b084      	sub	sp, #16
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80068fa:	2300      	movs	r3, #0
 80068fc:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006908:	2b00      	cmp	r3, #0
 800690a:	d119      	bne.n	8006940 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f04f 32ff 	mov.w	r2, #4294967295
 8006914:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006916:	f7fc fa61 	bl	8002ddc <HAL_GetTick>
 800691a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800691c:	e009      	b.n	8006932 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800691e:	f7fc fa5d 	bl	8002ddc <HAL_GetTick>
 8006922:	4602      	mov	r2, r0
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	1ad3      	subs	r3, r2, r3
 8006928:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800692c:	d901      	bls.n	8006932 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e007      	b.n	8006942 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800693c:	2b00      	cmp	r3, #0
 800693e:	d0ee      	beq.n	800691e <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8006940:	2300      	movs	r3, #0
}
 8006942:	4618      	mov	r0, r3
 8006944:	3710      	adds	r7, #16
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}

0800694a <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800694a:	b480      	push	{r7}
 800694c:	b085      	sub	sp, #20
 800694e:	af00      	add	r7, sp, #0
 8006950:	4603      	mov	r3, r0
 8006952:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006954:	2300      	movs	r3, #0
 8006956:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8006958:	e005      	b.n	8006966 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	3301      	adds	r3, #1
 800695e:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8006960:	79fb      	ldrb	r3, [r7, #7]
 8006962:	3b0a      	subs	r3, #10
 8006964:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8006966:	79fb      	ldrb	r3, [r7, #7]
 8006968:	2b09      	cmp	r3, #9
 800696a:	d8f6      	bhi.n	800695a <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	b2db      	uxtb	r3, r3
 8006970:	011b      	lsls	r3, r3, #4
 8006972:	b2da      	uxtb	r2, r3
 8006974:	79fb      	ldrb	r3, [r7, #7]
 8006976:	4313      	orrs	r3, r2
 8006978:	b2db      	uxtb	r3, r3
}
 800697a:	4618      	mov	r0, r3
 800697c:	3714      	adds	r7, #20
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr

08006986 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006986:	b580      	push	{r7, lr}
 8006988:	b082      	sub	sp, #8
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d101      	bne.n	8006998 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e07b      	b.n	8006a90 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800699c:	2b00      	cmp	r3, #0
 800699e:	d108      	bne.n	80069b2 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069a8:	d009      	beq.n	80069be <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	61da      	str	r2, [r3, #28]
 80069b0:	e005      	b.n	80069be <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d106      	bne.n	80069de <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2200      	movs	r2, #0
 80069d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f7fb fe53 	bl	8002684 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2202      	movs	r2, #2
 80069e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	681a      	ldr	r2, [r3, #0]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069f4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006a06:	431a      	orrs	r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a10:	431a      	orrs	r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	f003 0302 	and.w	r3, r3, #2
 8006a1a:	431a      	orrs	r2, r3
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	695b      	ldr	r3, [r3, #20]
 8006a20:	f003 0301 	and.w	r3, r3, #1
 8006a24:	431a      	orrs	r2, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	699b      	ldr	r3, [r3, #24]
 8006a2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a2e:	431a      	orrs	r2, r3
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	69db      	ldr	r3, [r3, #28]
 8006a34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006a38:	431a      	orrs	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a42:	ea42 0103 	orr.w	r1, r2, r3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a4a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	430a      	orrs	r2, r1
 8006a54:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	699b      	ldr	r3, [r3, #24]
 8006a5a:	0c1b      	lsrs	r3, r3, #16
 8006a5c:	f003 0104 	and.w	r1, r3, #4
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a64:	f003 0210 	and.w	r2, r3, #16
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	430a      	orrs	r2, r1
 8006a6e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	69da      	ldr	r2, [r3, #28]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a7e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006a8e:	2300      	movs	r3, #0
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3708      	adds	r7, #8
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}

08006a98 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b088      	sub	sp, #32
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	603b      	str	r3, [r7, #0]
 8006aa4:	4613      	mov	r3, r2
 8006aa6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d101      	bne.n	8006aba <HAL_SPI_Transmit+0x22>
 8006ab6:	2302      	movs	r3, #2
 8006ab8:	e126      	b.n	8006d08 <HAL_SPI_Transmit+0x270>
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2201      	movs	r2, #1
 8006abe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ac2:	f7fc f98b 	bl	8002ddc <HAL_GetTick>
 8006ac6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006ac8:	88fb      	ldrh	r3, [r7, #6]
 8006aca:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d002      	beq.n	8006ade <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006ad8:	2302      	movs	r3, #2
 8006ada:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006adc:	e10b      	b.n	8006cf6 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d002      	beq.n	8006aea <HAL_SPI_Transmit+0x52>
 8006ae4:	88fb      	ldrh	r3, [r7, #6]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d102      	bne.n	8006af0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006aee:	e102      	b.n	8006cf6 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2203      	movs	r2, #3
 8006af4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2200      	movs	r2, #0
 8006afc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	68ba      	ldr	r2, [r7, #8]
 8006b02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	88fa      	ldrh	r2, [r7, #6]
 8006b08:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	88fa      	ldrh	r2, [r7, #6]
 8006b0e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2200      	movs	r2, #0
 8006b14:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b36:	d10f      	bne.n	8006b58 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b46:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b56:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b62:	2b40      	cmp	r3, #64	; 0x40
 8006b64:	d007      	beq.n	8006b76 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b7e:	d14b      	bne.n	8006c18 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d002      	beq.n	8006b8e <HAL_SPI_Transmit+0xf6>
 8006b88:	8afb      	ldrh	r3, [r7, #22]
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d13e      	bne.n	8006c0c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b92:	881a      	ldrh	r2, [r3, #0]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b9e:	1c9a      	adds	r2, r3, #2
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	3b01      	subs	r3, #1
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006bb2:	e02b      	b.n	8006c0c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	f003 0302 	and.w	r3, r3, #2
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d112      	bne.n	8006be8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bc6:	881a      	ldrh	r2, [r3, #0]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bd2:	1c9a      	adds	r2, r3, #2
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	3b01      	subs	r3, #1
 8006be0:	b29a      	uxth	r2, r3
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	86da      	strh	r2, [r3, #54]	; 0x36
 8006be6:	e011      	b.n	8006c0c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006be8:	f7fc f8f8 	bl	8002ddc <HAL_GetTick>
 8006bec:	4602      	mov	r2, r0
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	1ad3      	subs	r3, r2, r3
 8006bf2:	683a      	ldr	r2, [r7, #0]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d803      	bhi.n	8006c00 <HAL_SPI_Transmit+0x168>
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bfe:	d102      	bne.n	8006c06 <HAL_SPI_Transmit+0x16e>
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d102      	bne.n	8006c0c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006c0a:	e074      	b.n	8006cf6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1ce      	bne.n	8006bb4 <HAL_SPI_Transmit+0x11c>
 8006c16:	e04c      	b.n	8006cb2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d002      	beq.n	8006c26 <HAL_SPI_Transmit+0x18e>
 8006c20:	8afb      	ldrh	r3, [r7, #22]
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d140      	bne.n	8006ca8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	330c      	adds	r3, #12
 8006c30:	7812      	ldrb	r2, [r2, #0]
 8006c32:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c38:	1c5a      	adds	r2, r3, #1
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	3b01      	subs	r3, #1
 8006c46:	b29a      	uxth	r2, r3
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006c4c:	e02c      	b.n	8006ca8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	f003 0302 	and.w	r3, r3, #2
 8006c58:	2b02      	cmp	r3, #2
 8006c5a:	d113      	bne.n	8006c84 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	330c      	adds	r3, #12
 8006c66:	7812      	ldrb	r2, [r2, #0]
 8006c68:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c6e:	1c5a      	adds	r2, r3, #1
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	3b01      	subs	r3, #1
 8006c7c:	b29a      	uxth	r2, r3
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	86da      	strh	r2, [r3, #54]	; 0x36
 8006c82:	e011      	b.n	8006ca8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c84:	f7fc f8aa 	bl	8002ddc <HAL_GetTick>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	69bb      	ldr	r3, [r7, #24]
 8006c8c:	1ad3      	subs	r3, r2, r3
 8006c8e:	683a      	ldr	r2, [r7, #0]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d803      	bhi.n	8006c9c <HAL_SPI_Transmit+0x204>
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c9a:	d102      	bne.n	8006ca2 <HAL_SPI_Transmit+0x20a>
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d102      	bne.n	8006ca8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006ca2:	2303      	movs	r3, #3
 8006ca4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006ca6:	e026      	b.n	8006cf6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cac:	b29b      	uxth	r3, r3
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1cd      	bne.n	8006c4e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cb2:	69ba      	ldr	r2, [r7, #24]
 8006cb4:	6839      	ldr	r1, [r7, #0]
 8006cb6:	68f8      	ldr	r0, [r7, #12]
 8006cb8:	f001 f812 	bl	8007ce0 <SPI_EndRxTxTransaction>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d002      	beq.n	8006cc8 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2220      	movs	r2, #32
 8006cc6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d10a      	bne.n	8006ce6 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	613b      	str	r3, [r7, #16]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	613b      	str	r3, [r7, #16]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	613b      	str	r3, [r7, #16]
 8006ce4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d002      	beq.n	8006cf4 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	77fb      	strb	r3, [r7, #31]
 8006cf2:	e000      	b.n	8006cf6 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006cf4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2200      	movs	r2, #0
 8006d02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006d06:	7ffb      	ldrb	r3, [r7, #31]
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3720      	adds	r7, #32
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}

08006d10 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b088      	sub	sp, #32
 8006d14:	af02      	add	r7, sp, #8
 8006d16:	60f8      	str	r0, [r7, #12]
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	603b      	str	r3, [r7, #0]
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006d20:	2300      	movs	r3, #0
 8006d22:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d2c:	d112      	bne.n	8006d54 <HAL_SPI_Receive+0x44>
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d10e      	bne.n	8006d54 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2204      	movs	r2, #4
 8006d3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006d3e:	88fa      	ldrh	r2, [r7, #6]
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	9300      	str	r3, [sp, #0]
 8006d44:	4613      	mov	r3, r2
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	68b9      	ldr	r1, [r7, #8]
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	f000 f8f1 	bl	8006f32 <HAL_SPI_TransmitReceive>
 8006d50:	4603      	mov	r3, r0
 8006d52:	e0ea      	b.n	8006f2a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d101      	bne.n	8006d62 <HAL_SPI_Receive+0x52>
 8006d5e:	2302      	movs	r3, #2
 8006d60:	e0e3      	b.n	8006f2a <HAL_SPI_Receive+0x21a>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2201      	movs	r2, #1
 8006d66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d6a:	f7fc f837 	bl	8002ddc <HAL_GetTick>
 8006d6e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d002      	beq.n	8006d82 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006d7c:	2302      	movs	r3, #2
 8006d7e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006d80:	e0ca      	b.n	8006f18 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d002      	beq.n	8006d8e <HAL_SPI_Receive+0x7e>
 8006d88:	88fb      	ldrh	r3, [r7, #6]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d102      	bne.n	8006d94 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006d92:	e0c1      	b.n	8006f18 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2204      	movs	r2, #4
 8006d98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	68ba      	ldr	r2, [r7, #8]
 8006da6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	88fa      	ldrh	r2, [r7, #6]
 8006dac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	88fa      	ldrh	r2, [r7, #6]
 8006db2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dda:	d10f      	bne.n	8006dfc <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006dfa:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e06:	2b40      	cmp	r3, #64	; 0x40
 8006e08:	d007      	beq.n	8006e1a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e18:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d162      	bne.n	8006ee8 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006e22:	e02e      	b.n	8006e82 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	f003 0301 	and.w	r3, r3, #1
 8006e2e:	2b01      	cmp	r3, #1
 8006e30:	d115      	bne.n	8006e5e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f103 020c 	add.w	r2, r3, #12
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e3e:	7812      	ldrb	r2, [r2, #0]
 8006e40:	b2d2      	uxtb	r2, r2
 8006e42:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e48:	1c5a      	adds	r2, r3, #1
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	3b01      	subs	r3, #1
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006e5c:	e011      	b.n	8006e82 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e5e:	f7fb ffbd 	bl	8002ddc <HAL_GetTick>
 8006e62:	4602      	mov	r2, r0
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	1ad3      	subs	r3, r2, r3
 8006e68:	683a      	ldr	r2, [r7, #0]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d803      	bhi.n	8006e76 <HAL_SPI_Receive+0x166>
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e74:	d102      	bne.n	8006e7c <HAL_SPI_Receive+0x16c>
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d102      	bne.n	8006e82 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006e80:	e04a      	b.n	8006f18 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d1cb      	bne.n	8006e24 <HAL_SPI_Receive+0x114>
 8006e8c:	e031      	b.n	8006ef2 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f003 0301 	and.w	r3, r3, #1
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d113      	bne.n	8006ec4 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68da      	ldr	r2, [r3, #12]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea6:	b292      	uxth	r2, r2
 8006ea8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eae:	1c9a      	adds	r2, r3, #2
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	3b01      	subs	r3, #1
 8006ebc:	b29a      	uxth	r2, r3
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006ec2:	e011      	b.n	8006ee8 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ec4:	f7fb ff8a 	bl	8002ddc <HAL_GetTick>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	683a      	ldr	r2, [r7, #0]
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d803      	bhi.n	8006edc <HAL_SPI_Receive+0x1cc>
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eda:	d102      	bne.n	8006ee2 <HAL_SPI_Receive+0x1d2>
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d102      	bne.n	8006ee8 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006ee2:	2303      	movs	r3, #3
 8006ee4:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006ee6:	e017      	b.n	8006f18 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1cd      	bne.n	8006e8e <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ef2:	693a      	ldr	r2, [r7, #16]
 8006ef4:	6839      	ldr	r1, [r7, #0]
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f000 fe8c 	bl	8007c14 <SPI_EndRxTransaction>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d002      	beq.n	8006f08 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2220      	movs	r2, #32
 8006f06:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d002      	beq.n	8006f16 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006f10:	2301      	movs	r3, #1
 8006f12:	75fb      	strb	r3, [r7, #23]
 8006f14:	e000      	b.n	8006f18 <HAL_SPI_Receive+0x208>
  }

error :
 8006f16:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2200      	movs	r2, #0
 8006f24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3718      	adds	r7, #24
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}

08006f32 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006f32:	b580      	push	{r7, lr}
 8006f34:	b08c      	sub	sp, #48	; 0x30
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	60f8      	str	r0, [r7, #12]
 8006f3a:	60b9      	str	r1, [r7, #8]
 8006f3c:	607a      	str	r2, [r7, #4]
 8006f3e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006f40:	2301      	movs	r3, #1
 8006f42:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006f44:	2300      	movs	r3, #0
 8006f46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d101      	bne.n	8006f58 <HAL_SPI_TransmitReceive+0x26>
 8006f54:	2302      	movs	r3, #2
 8006f56:	e18a      	b.n	800726e <HAL_SPI_TransmitReceive+0x33c>
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f60:	f7fb ff3c 	bl	8002ddc <HAL_GetTick>
 8006f64:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006f76:	887b      	ldrh	r3, [r7, #2]
 8006f78:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006f7a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d00f      	beq.n	8006fa2 <HAL_SPI_TransmitReceive+0x70>
 8006f82:	69fb      	ldr	r3, [r7, #28]
 8006f84:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f88:	d107      	bne.n	8006f9a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d103      	bne.n	8006f9a <HAL_SPI_TransmitReceive+0x68>
 8006f92:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006f96:	2b04      	cmp	r3, #4
 8006f98:	d003      	beq.n	8006fa2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006f9a:	2302      	movs	r3, #2
 8006f9c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006fa0:	e15b      	b.n	800725a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d005      	beq.n	8006fb4 <HAL_SPI_TransmitReceive+0x82>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d002      	beq.n	8006fb4 <HAL_SPI_TransmitReceive+0x82>
 8006fae:	887b      	ldrh	r3, [r7, #2]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d103      	bne.n	8006fbc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006fba:	e14e      	b.n	800725a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	2b04      	cmp	r3, #4
 8006fc6:	d003      	beq.n	8006fd0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2205      	movs	r2, #5
 8006fcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	887a      	ldrh	r2, [r7, #2]
 8006fe0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	887a      	ldrh	r2, [r7, #2]
 8006fe6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	68ba      	ldr	r2, [r7, #8]
 8006fec:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	887a      	ldrh	r2, [r7, #2]
 8006ff2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	887a      	ldrh	r2, [r7, #2]
 8006ff8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2200      	movs	r2, #0
 8007004:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007010:	2b40      	cmp	r3, #64	; 0x40
 8007012:	d007      	beq.n	8007024 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007022:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800702c:	d178      	bne.n	8007120 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d002      	beq.n	800703c <HAL_SPI_TransmitReceive+0x10a>
 8007036:	8b7b      	ldrh	r3, [r7, #26]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d166      	bne.n	800710a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007040:	881a      	ldrh	r2, [r3, #0]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800704c:	1c9a      	adds	r2, r3, #2
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007056:	b29b      	uxth	r3, r3
 8007058:	3b01      	subs	r3, #1
 800705a:	b29a      	uxth	r2, r3
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007060:	e053      	b.n	800710a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	f003 0302 	and.w	r3, r3, #2
 800706c:	2b02      	cmp	r3, #2
 800706e:	d11b      	bne.n	80070a8 <HAL_SPI_TransmitReceive+0x176>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007074:	b29b      	uxth	r3, r3
 8007076:	2b00      	cmp	r3, #0
 8007078:	d016      	beq.n	80070a8 <HAL_SPI_TransmitReceive+0x176>
 800707a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800707c:	2b01      	cmp	r3, #1
 800707e:	d113      	bne.n	80070a8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007084:	881a      	ldrh	r2, [r3, #0]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007090:	1c9a      	adds	r2, r3, #2
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800709a:	b29b      	uxth	r3, r3
 800709c:	3b01      	subs	r3, #1
 800709e:	b29a      	uxth	r2, r3
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80070a4:	2300      	movs	r3, #0
 80070a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	f003 0301 	and.w	r3, r3, #1
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d119      	bne.n	80070ea <HAL_SPI_TransmitReceive+0x1b8>
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d014      	beq.n	80070ea <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68da      	ldr	r2, [r3, #12]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ca:	b292      	uxth	r2, r2
 80070cc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070d2:	1c9a      	adds	r2, r3, #2
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070dc:	b29b      	uxth	r3, r3
 80070de:	3b01      	subs	r3, #1
 80070e0:	b29a      	uxth	r2, r3
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80070e6:	2301      	movs	r3, #1
 80070e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80070ea:	f7fb fe77 	bl	8002ddc <HAL_GetTick>
 80070ee:	4602      	mov	r2, r0
 80070f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f2:	1ad3      	subs	r3, r2, r3
 80070f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d807      	bhi.n	800710a <HAL_SPI_TransmitReceive+0x1d8>
 80070fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007100:	d003      	beq.n	800710a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007108:	e0a7      	b.n	800725a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800710e:	b29b      	uxth	r3, r3
 8007110:	2b00      	cmp	r3, #0
 8007112:	d1a6      	bne.n	8007062 <HAL_SPI_TransmitReceive+0x130>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007118:	b29b      	uxth	r3, r3
 800711a:	2b00      	cmp	r3, #0
 800711c:	d1a1      	bne.n	8007062 <HAL_SPI_TransmitReceive+0x130>
 800711e:	e07c      	b.n	800721a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d002      	beq.n	800712e <HAL_SPI_TransmitReceive+0x1fc>
 8007128:	8b7b      	ldrh	r3, [r7, #26]
 800712a:	2b01      	cmp	r3, #1
 800712c:	d16b      	bne.n	8007206 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	330c      	adds	r3, #12
 8007138:	7812      	ldrb	r2, [r2, #0]
 800713a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007140:	1c5a      	adds	r2, r3, #1
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800714a:	b29b      	uxth	r3, r3
 800714c:	3b01      	subs	r3, #1
 800714e:	b29a      	uxth	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007154:	e057      	b.n	8007206 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	f003 0302 	and.w	r3, r3, #2
 8007160:	2b02      	cmp	r3, #2
 8007162:	d11c      	bne.n	800719e <HAL_SPI_TransmitReceive+0x26c>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007168:	b29b      	uxth	r3, r3
 800716a:	2b00      	cmp	r3, #0
 800716c:	d017      	beq.n	800719e <HAL_SPI_TransmitReceive+0x26c>
 800716e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007170:	2b01      	cmp	r3, #1
 8007172:	d114      	bne.n	800719e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	330c      	adds	r3, #12
 800717e:	7812      	ldrb	r2, [r2, #0]
 8007180:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007186:	1c5a      	adds	r2, r3, #1
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007190:	b29b      	uxth	r3, r3
 8007192:	3b01      	subs	r3, #1
 8007194:	b29a      	uxth	r2, r3
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800719a:	2300      	movs	r3, #0
 800719c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d119      	bne.n	80071e0 <HAL_SPI_TransmitReceive+0x2ae>
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d014      	beq.n	80071e0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68da      	ldr	r2, [r3, #12]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071c0:	b2d2      	uxtb	r2, r2
 80071c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071c8:	1c5a      	adds	r2, r3, #1
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	3b01      	subs	r3, #1
 80071d6:	b29a      	uxth	r2, r3
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80071dc:	2301      	movs	r3, #1
 80071de:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80071e0:	f7fb fdfc 	bl	8002ddc <HAL_GetTick>
 80071e4:	4602      	mov	r2, r0
 80071e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e8:	1ad3      	subs	r3, r2, r3
 80071ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d803      	bhi.n	80071f8 <HAL_SPI_TransmitReceive+0x2c6>
 80071f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f6:	d102      	bne.n	80071fe <HAL_SPI_TransmitReceive+0x2cc>
 80071f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d103      	bne.n	8007206 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80071fe:	2303      	movs	r3, #3
 8007200:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007204:	e029      	b.n	800725a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800720a:	b29b      	uxth	r3, r3
 800720c:	2b00      	cmp	r3, #0
 800720e:	d1a2      	bne.n	8007156 <HAL_SPI_TransmitReceive+0x224>
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007214:	b29b      	uxth	r3, r3
 8007216:	2b00      	cmp	r3, #0
 8007218:	d19d      	bne.n	8007156 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800721a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800721c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800721e:	68f8      	ldr	r0, [r7, #12]
 8007220:	f000 fd5e 	bl	8007ce0 <SPI_EndRxTxTransaction>
 8007224:	4603      	mov	r3, r0
 8007226:	2b00      	cmp	r3, #0
 8007228:	d006      	beq.n	8007238 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800722a:	2301      	movs	r3, #1
 800722c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2220      	movs	r2, #32
 8007234:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007236:	e010      	b.n	800725a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d10b      	bne.n	8007258 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007240:	2300      	movs	r3, #0
 8007242:	617b      	str	r3, [r7, #20]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	68db      	ldr	r3, [r3, #12]
 800724a:	617b      	str	r3, [r7, #20]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	617b      	str	r3, [r7, #20]
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	e000      	b.n	800725a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007258:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2201      	movs	r2, #1
 800725e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2200      	movs	r2, #0
 8007266:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800726a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800726e:	4618      	mov	r0, r3
 8007270:	3730      	adds	r7, #48	; 0x30
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
	...

08007278 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007278:	b480      	push	{r7}
 800727a:	b087      	sub	sp, #28
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	60b9      	str	r1, [r7, #8]
 8007282:	4613      	mov	r3, r2
 8007284:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007286:	2300      	movs	r3, #0
 8007288:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007290:	2b01      	cmp	r3, #1
 8007292:	d101      	bne.n	8007298 <HAL_SPI_Transmit_IT+0x20>
 8007294:	2302      	movs	r3, #2
 8007296:	e06f      	b.n	8007378 <HAL_SPI_Transmit_IT+0x100>
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2201      	movs	r2, #1
 800729c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d002      	beq.n	80072ac <HAL_SPI_Transmit_IT+0x34>
 80072a6:	88fb      	ldrh	r3, [r7, #6]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d102      	bne.n	80072b2 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	75fb      	strb	r3, [r7, #23]
    goto error;
 80072b0:	e05d      	b.n	800736e <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d002      	beq.n	80072c4 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 80072be:	2302      	movs	r3, #2
 80072c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80072c2:	e054      	b.n	800736e <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2203      	movs	r2, #3
 80072c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2200      	movs	r2, #0
 80072d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	68ba      	ldr	r2, [r7, #8]
 80072d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	88fa      	ldrh	r2, [r7, #6]
 80072dc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	88fa      	ldrh	r2, [r7, #6]
 80072e2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2200      	movs	r2, #0
 80072f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2200      	movs	r2, #0
 80072fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d003      	beq.n	800730c <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	4a1f      	ldr	r2, [pc, #124]	; (8007384 <HAL_SPI_Transmit_IT+0x10c>)
 8007308:	645a      	str	r2, [r3, #68]	; 0x44
 800730a:	e002      	b.n	8007312 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	4a1e      	ldr	r2, [pc, #120]	; (8007388 <HAL_SPI_Transmit_IT+0x110>)
 8007310:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800731a:	d10f      	bne.n	800733c <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800732a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800733a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	685a      	ldr	r2, [r3, #4]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800734a:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007356:	2b40      	cmp	r3, #64	; 0x40
 8007358:	d008      	beq.n	800736c <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007368:	601a      	str	r2, [r3, #0]
 800736a:	e000      	b.n	800736e <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 800736c:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2200      	movs	r2, #0
 8007372:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007376:	7dfb      	ldrb	r3, [r7, #23]
}
 8007378:	4618      	mov	r0, r3
 800737a:	371c      	adds	r7, #28
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr
 8007384:	08007ac1 	.word	0x08007ac1
 8007388:	08007a7b 	.word	0x08007a7b

0800738c <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b086      	sub	sp, #24
 8007390:	af00      	add	r7, sp, #0
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	60b9      	str	r1, [r7, #8]
 8007396:	4613      	mov	r3, r2
 8007398:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800739a:	2300      	movs	r3, #0
 800739c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d110      	bne.n	80073c8 <HAL_SPI_Receive_IT+0x3c>
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073ae:	d10b      	bne.n	80073c8 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2204      	movs	r2, #4
 80073b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80073b8:	88fb      	ldrh	r3, [r7, #6]
 80073ba:	68ba      	ldr	r2, [r7, #8]
 80073bc:	68b9      	ldr	r1, [r7, #8]
 80073be:	68f8      	ldr	r0, [r7, #12]
 80073c0:	f000 f882 	bl	80074c8 <HAL_SPI_TransmitReceive_IT>
 80073c4:	4603      	mov	r3, r0
 80073c6:	e076      	b.n	80074b6 <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	d101      	bne.n	80073d6 <HAL_SPI_Receive_IT+0x4a>
 80073d2:	2302      	movs	r3, #2
 80073d4:	e06f      	b.n	80074b6 <HAL_SPI_Receive_IT+0x12a>
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2201      	movs	r2, #1
 80073da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d002      	beq.n	80073f0 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 80073ea:	2302      	movs	r3, #2
 80073ec:	75fb      	strb	r3, [r7, #23]
    goto error;
 80073ee:	e05d      	b.n	80074ac <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d002      	beq.n	80073fc <HAL_SPI_Receive_IT+0x70>
 80073f6:	88fb      	ldrh	r3, [r7, #6]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d102      	bne.n	8007402 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 80073fc:	2301      	movs	r3, #1
 80073fe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007400:	e054      	b.n	80074ac <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2204      	movs	r2, #4
 8007406:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2200      	movs	r2, #0
 800740e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	68ba      	ldr	r2, [r7, #8]
 8007414:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	88fa      	ldrh	r2, [r7, #6]
 800741a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	88fa      	ldrh	r2, [r7, #6]
 8007420:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2200      	movs	r2, #0
 800742c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2200      	movs	r2, #0
 8007432:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2200      	movs	r2, #0
 8007438:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	68db      	ldr	r3, [r3, #12]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	4a1e      	ldr	r2, [pc, #120]	; (80074c0 <HAL_SPI_Receive_IT+0x134>)
 8007446:	641a      	str	r2, [r3, #64]	; 0x40
 8007448:	e002      	b.n	8007450 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	4a1d      	ldr	r2, [pc, #116]	; (80074c4 <HAL_SPI_Receive_IT+0x138>)
 800744e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	689b      	ldr	r3, [r3, #8]
 8007454:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007458:	d10f      	bne.n	800747a <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007468:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007478:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	685a      	ldr	r2, [r3, #4]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8007488:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007494:	2b40      	cmp	r3, #64	; 0x40
 8007496:	d008      	beq.n	80074aa <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80074a6:	601a      	str	r2, [r3, #0]
 80074a8:	e000      	b.n	80074ac <HAL_SPI_Receive_IT+0x120>
  }

error :
 80074aa:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2200      	movs	r2, #0
 80074b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80074b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3718      	adds	r7, #24
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
 80074be:	bf00      	nop
 80074c0:	08007a35 	.word	0x08007a35
 80074c4:	080079eb 	.word	0x080079eb

080074c8 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b087      	sub	sp, #28
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	607a      	str	r2, [r7, #4]
 80074d4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80074d6:	2300      	movs	r3, #0
 80074d8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d101      	bne.n	80074e8 <HAL_SPI_TransmitReceive_IT+0x20>
 80074e4:	2302      	movs	r3, #2
 80074e6:	e075      	b.n	80075d4 <HAL_SPI_TransmitReceive_IT+0x10c>
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80074f6:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80074fe:	7dbb      	ldrb	r3, [r7, #22]
 8007500:	2b01      	cmp	r3, #1
 8007502:	d00d      	beq.n	8007520 <HAL_SPI_TransmitReceive_IT+0x58>
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800750a:	d106      	bne.n	800751a <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d102      	bne.n	800751a <HAL_SPI_TransmitReceive_IT+0x52>
 8007514:	7dbb      	ldrb	r3, [r7, #22]
 8007516:	2b04      	cmp	r3, #4
 8007518:	d002      	beq.n	8007520 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800751a:	2302      	movs	r3, #2
 800751c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800751e:	e054      	b.n	80075ca <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d005      	beq.n	8007532 <HAL_SPI_TransmitReceive_IT+0x6a>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d002      	beq.n	8007532 <HAL_SPI_TransmitReceive_IT+0x6a>
 800752c:	887b      	ldrh	r3, [r7, #2]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d102      	bne.n	8007538 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007536:	e048      	b.n	80075ca <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800753e:	b2db      	uxtb	r3, r3
 8007540:	2b04      	cmp	r3, #4
 8007542:	d003      	beq.n	800754c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2205      	movs	r2, #5
 8007548:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2200      	movs	r2, #0
 8007550:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	68ba      	ldr	r2, [r7, #8]
 8007556:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	887a      	ldrh	r2, [r7, #2]
 800755c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	887a      	ldrh	r2, [r7, #2]
 8007562:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	687a      	ldr	r2, [r7, #4]
 8007568:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	887a      	ldrh	r2, [r7, #2]
 800756e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	887a      	ldrh	r2, [r7, #2]
 8007574:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	68db      	ldr	r3, [r3, #12]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d006      	beq.n	800758c <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	4a17      	ldr	r2, [pc, #92]	; (80075e0 <HAL_SPI_TransmitReceive_IT+0x118>)
 8007582:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	4a17      	ldr	r2, [pc, #92]	; (80075e4 <HAL_SPI_TransmitReceive_IT+0x11c>)
 8007588:	645a      	str	r2, [r3, #68]	; 0x44
 800758a:	e005      	b.n	8007598 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	4a16      	ldr	r2, [pc, #88]	; (80075e8 <HAL_SPI_TransmitReceive_IT+0x120>)
 8007590:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	4a15      	ldr	r2, [pc, #84]	; (80075ec <HAL_SPI_TransmitReceive_IT+0x124>)
 8007596:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	685a      	ldr	r2, [r3, #4]
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80075a6:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075b2:	2b40      	cmp	r3, #64	; 0x40
 80075b4:	d008      	beq.n	80075c8 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	681a      	ldr	r2, [r3, #0]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075c4:	601a      	str	r2, [r3, #0]
 80075c6:	e000      	b.n	80075ca <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 80075c8:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80075d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	371c      	adds	r7, #28
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr
 80075e0:	0800792d 	.word	0x0800792d
 80075e4:	0800798d 	.word	0x0800798d
 80075e8:	08007869 	.word	0x08007869
 80075ec:	080078cd 	.word	0x080078cd

080075f0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b088      	sub	sp, #32
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007608:	69bb      	ldr	r3, [r7, #24]
 800760a:	099b      	lsrs	r3, r3, #6
 800760c:	f003 0301 	and.w	r3, r3, #1
 8007610:	2b00      	cmp	r3, #0
 8007612:	d10f      	bne.n	8007634 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007614:	69bb      	ldr	r3, [r7, #24]
 8007616:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800761a:	2b00      	cmp	r3, #0
 800761c:	d00a      	beq.n	8007634 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800761e:	69fb      	ldr	r3, [r7, #28]
 8007620:	099b      	lsrs	r3, r3, #6
 8007622:	f003 0301 	and.w	r3, r3, #1
 8007626:	2b00      	cmp	r3, #0
 8007628:	d004      	beq.n	8007634 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	4798      	blx	r3
    return;
 8007632:	e0d7      	b.n	80077e4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007634:	69bb      	ldr	r3, [r7, #24]
 8007636:	085b      	lsrs	r3, r3, #1
 8007638:	f003 0301 	and.w	r3, r3, #1
 800763c:	2b00      	cmp	r3, #0
 800763e:	d00a      	beq.n	8007656 <HAL_SPI_IRQHandler+0x66>
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	09db      	lsrs	r3, r3, #7
 8007644:	f003 0301 	and.w	r3, r3, #1
 8007648:	2b00      	cmp	r3, #0
 800764a:	d004      	beq.n	8007656 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	4798      	blx	r3
    return;
 8007654:	e0c6      	b.n	80077e4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	095b      	lsrs	r3, r3, #5
 800765a:	f003 0301 	and.w	r3, r3, #1
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10c      	bne.n	800767c <HAL_SPI_IRQHandler+0x8c>
 8007662:	69bb      	ldr	r3, [r7, #24]
 8007664:	099b      	lsrs	r3, r3, #6
 8007666:	f003 0301 	and.w	r3, r3, #1
 800766a:	2b00      	cmp	r3, #0
 800766c:	d106      	bne.n	800767c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800766e:	69bb      	ldr	r3, [r7, #24]
 8007670:	0a1b      	lsrs	r3, r3, #8
 8007672:	f003 0301 	and.w	r3, r3, #1
 8007676:	2b00      	cmp	r3, #0
 8007678:	f000 80b4 	beq.w	80077e4 <HAL_SPI_IRQHandler+0x1f4>
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	095b      	lsrs	r3, r3, #5
 8007680:	f003 0301 	and.w	r3, r3, #1
 8007684:	2b00      	cmp	r3, #0
 8007686:	f000 80ad 	beq.w	80077e4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	099b      	lsrs	r3, r3, #6
 800768e:	f003 0301 	and.w	r3, r3, #1
 8007692:	2b00      	cmp	r3, #0
 8007694:	d023      	beq.n	80076de <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800769c:	b2db      	uxtb	r3, r3
 800769e:	2b03      	cmp	r3, #3
 80076a0:	d011      	beq.n	80076c6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076a6:	f043 0204 	orr.w	r2, r3, #4
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076ae:	2300      	movs	r3, #0
 80076b0:	617b      	str	r3, [r7, #20]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	68db      	ldr	r3, [r3, #12]
 80076b8:	617b      	str	r3, [r7, #20]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	617b      	str	r3, [r7, #20]
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	e00b      	b.n	80076de <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80076c6:	2300      	movs	r3, #0
 80076c8:	613b      	str	r3, [r7, #16]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	613b      	str	r3, [r7, #16]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	613b      	str	r3, [r7, #16]
 80076da:	693b      	ldr	r3, [r7, #16]
        return;
 80076dc:	e082      	b.n	80077e4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	095b      	lsrs	r3, r3, #5
 80076e2:	f003 0301 	and.w	r3, r3, #1
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d014      	beq.n	8007714 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076ee:	f043 0201 	orr.w	r2, r3, #1
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80076f6:	2300      	movs	r3, #0
 80076f8:	60fb      	str	r3, [r7, #12]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	60fb      	str	r3, [r7, #12]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681a      	ldr	r2, [r3, #0]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007710:	601a      	str	r2, [r3, #0]
 8007712:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007714:	69bb      	ldr	r3, [r7, #24]
 8007716:	0a1b      	lsrs	r3, r3, #8
 8007718:	f003 0301 	and.w	r3, r3, #1
 800771c:	2b00      	cmp	r3, #0
 800771e:	d00c      	beq.n	800773a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007724:	f043 0208 	orr.w	r2, r3, #8
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800772c:	2300      	movs	r3, #0
 800772e:	60bb      	str	r3, [r7, #8]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	60bb      	str	r3, [r7, #8]
 8007738:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800773e:	2b00      	cmp	r3, #0
 8007740:	d04f      	beq.n	80077e2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	685a      	ldr	r2, [r3, #4]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007750:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2201      	movs	r2, #1
 8007756:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	f003 0302 	and.w	r3, r3, #2
 8007760:	2b00      	cmp	r3, #0
 8007762:	d104      	bne.n	800776e <HAL_SPI_IRQHandler+0x17e>
 8007764:	69fb      	ldr	r3, [r7, #28]
 8007766:	f003 0301 	and.w	r3, r3, #1
 800776a:	2b00      	cmp	r3, #0
 800776c:	d034      	beq.n	80077d8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	685a      	ldr	r2, [r3, #4]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f022 0203 	bic.w	r2, r2, #3
 800777c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007782:	2b00      	cmp	r3, #0
 8007784:	d011      	beq.n	80077aa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800778a:	4a18      	ldr	r2, [pc, #96]	; (80077ec <HAL_SPI_IRQHandler+0x1fc>)
 800778c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007792:	4618      	mov	r0, r3
 8007794:	f7fc f944 	bl	8003a20 <HAL_DMA_Abort_IT>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d005      	beq.n	80077aa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d016      	beq.n	80077e0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077b6:	4a0d      	ldr	r2, [pc, #52]	; (80077ec <HAL_SPI_IRQHandler+0x1fc>)
 80077b8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077be:	4618      	mov	r0, r3
 80077c0:	f7fc f92e 	bl	8003a20 <HAL_DMA_Abort_IT>
 80077c4:	4603      	mov	r3, r0
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d00a      	beq.n	80077e0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80077d6:	e003      	b.n	80077e0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f000 f827 	bl	800782c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80077de:	e000      	b.n	80077e2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80077e0:	bf00      	nop
    return;
 80077e2:	bf00      	nop
  }
}
 80077e4:	3720      	adds	r7, #32
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}
 80077ea:	bf00      	nop
 80077ec:	08007841 	.word	0x08007841

080077f0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b083      	sub	sp, #12
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80077f8:	bf00      	nop
 80077fa:	370c      	adds	r7, #12
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800780c:	bf00      	nop
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr

08007818 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007818:	b480      	push	{r7}
 800781a:	b083      	sub	sp, #12
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8007820:	bf00      	nop
 8007822:	370c      	adds	r7, #12
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007834:	bf00      	nop
 8007836:	370c      	adds	r7, #12
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr

08007840 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800784c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800785a:	68f8      	ldr	r0, [r7, #12]
 800785c:	f7ff ffe6 	bl	800782c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007860:	bf00      	nop
 8007862:	3710      	adds	r7, #16
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b082      	sub	sp, #8
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f103 020c 	add.w	r2, r3, #12
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787c:	7812      	ldrb	r2, [r2, #0]
 800787e:	b2d2      	uxtb	r2, r2
 8007880:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007886:	1c5a      	adds	r2, r3, #1
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007890:	b29b      	uxth	r3, r3
 8007892:	3b01      	subs	r3, #1
 8007894:	b29a      	uxth	r2, r3
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800789e:	b29b      	uxth	r3, r3
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d10f      	bne.n	80078c4 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	685a      	ldr	r2, [r3, #4]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80078b2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d102      	bne.n	80078c4 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 fa50 	bl	8007d64 <SPI_CloseRxTx_ISR>
    }
  }
}
 80078c4:	bf00      	nop
 80078c6:	3708      	adds	r7, #8
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}

080078cc <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	330c      	adds	r3, #12
 80078de:	7812      	ldrb	r2, [r2, #0]
 80078e0:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078e6:	1c5a      	adds	r2, r3, #1
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	3b01      	subs	r3, #1
 80078f4:	b29a      	uxth	r2, r3
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078fe:	b29b      	uxth	r3, r3
 8007900:	2b00      	cmp	r3, #0
 8007902:	d10f      	bne.n	8007924 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	685a      	ldr	r2, [r3, #4]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007912:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007918:	b29b      	uxth	r3, r3
 800791a:	2b00      	cmp	r3, #0
 800791c:	d102      	bne.n	8007924 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 fa20 	bl	8007d64 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007924:	bf00      	nop
 8007926:	3708      	adds	r7, #8
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68da      	ldr	r2, [r3, #12]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800793e:	b292      	uxth	r2, r2
 8007940:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007946:	1c9a      	adds	r2, r3, #2
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007950:	b29b      	uxth	r3, r3
 8007952:	3b01      	subs	r3, #1
 8007954:	b29a      	uxth	r2, r3
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800795e:	b29b      	uxth	r3, r3
 8007960:	2b00      	cmp	r3, #0
 8007962:	d10f      	bne.n	8007984 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	685a      	ldr	r2, [r3, #4]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007972:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007978:	b29b      	uxth	r3, r3
 800797a:	2b00      	cmp	r3, #0
 800797c:	d102      	bne.n	8007984 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 f9f0 	bl	8007d64 <SPI_CloseRxTx_ISR>
    }
  }
}
 8007984:	bf00      	nop
 8007986:	3708      	adds	r7, #8
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b082      	sub	sp, #8
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007998:	881a      	ldrh	r2, [r3, #0]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079a4:	1c9a      	adds	r2, r3, #2
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	3b01      	subs	r3, #1
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80079bc:	b29b      	uxth	r3, r3
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d10f      	bne.n	80079e2 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	685a      	ldr	r2, [r3, #4]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079d0:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d102      	bne.n	80079e2 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f000 f9c1 	bl	8007d64 <SPI_CloseRxTx_ISR>
    }
  }
}
 80079e2:	bf00      	nop
 80079e4:	3708      	adds	r7, #8
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}

080079ea <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80079ea:	b580      	push	{r7, lr}
 80079ec:	b082      	sub	sp, #8
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f103 020c 	add.w	r2, r3, #12
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079fe:	7812      	ldrb	r2, [r2, #0]
 8007a00:	b2d2      	uxtb	r2, r2
 8007a02:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a08:	1c5a      	adds	r2, r3, #1
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	3b01      	subs	r3, #1
 8007a16:	b29a      	uxth	r2, r3
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d102      	bne.n	8007a2c <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 fa10 	bl	8007e4c <SPI_CloseRx_ISR>
  }
}
 8007a2c:	bf00      	nop
 8007a2e:	3708      	adds	r7, #8
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b082      	sub	sp, #8
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	68da      	ldr	r2, [r3, #12]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a46:	b292      	uxth	r2, r2
 8007a48:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a4e:	1c9a      	adds	r2, r3, #2
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	3b01      	subs	r3, #1
 8007a5c:	b29a      	uxth	r2, r3
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d102      	bne.n	8007a72 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 f9ed 	bl	8007e4c <SPI_CloseRx_ISR>
  }
}
 8007a72:	bf00      	nop
 8007a74:	3708      	adds	r7, #8
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}

08007a7a <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007a7a:	b580      	push	{r7, lr}
 8007a7c:	b082      	sub	sp, #8
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	330c      	adds	r3, #12
 8007a8c:	7812      	ldrb	r2, [r2, #0]
 8007a8e:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a94:	1c5a      	adds	r2, r3, #1
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a9e:	b29b      	uxth	r3, r3
 8007aa0:	3b01      	subs	r3, #1
 8007aa2:	b29a      	uxth	r2, r3
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d102      	bne.n	8007ab8 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f000 fa0a 	bl	8007ecc <SPI_CloseTx_ISR>
  }
}
 8007ab8:	bf00      	nop
 8007aba:	3708      	adds	r7, #8
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}

08007ac0 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b082      	sub	sp, #8
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007acc:	881a      	ldrh	r2, [r3, #0]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ad8:	1c9a      	adds	r2, r3, #2
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	3b01      	subs	r3, #1
 8007ae6:	b29a      	uxth	r2, r3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d102      	bne.n	8007afc <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f000 f9e8 	bl	8007ecc <SPI_CloseTx_ISR>
  }
}
 8007afc:	bf00      	nop
 8007afe:	3708      	adds	r7, #8
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b088      	sub	sp, #32
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	60f8      	str	r0, [r7, #12]
 8007b0c:	60b9      	str	r1, [r7, #8]
 8007b0e:	603b      	str	r3, [r7, #0]
 8007b10:	4613      	mov	r3, r2
 8007b12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007b14:	f7fb f962 	bl	8002ddc <HAL_GetTick>
 8007b18:	4602      	mov	r2, r0
 8007b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b1c:	1a9b      	subs	r3, r3, r2
 8007b1e:	683a      	ldr	r2, [r7, #0]
 8007b20:	4413      	add	r3, r2
 8007b22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007b24:	f7fb f95a 	bl	8002ddc <HAL_GetTick>
 8007b28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007b2a:	4b39      	ldr	r3, [pc, #228]	; (8007c10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	015b      	lsls	r3, r3, #5
 8007b30:	0d1b      	lsrs	r3, r3, #20
 8007b32:	69fa      	ldr	r2, [r7, #28]
 8007b34:	fb02 f303 	mul.w	r3, r2, r3
 8007b38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b3a:	e054      	b.n	8007be6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b42:	d050      	beq.n	8007be6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007b44:	f7fb f94a 	bl	8002ddc <HAL_GetTick>
 8007b48:	4602      	mov	r2, r0
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	1ad3      	subs	r3, r2, r3
 8007b4e:	69fa      	ldr	r2, [r7, #28]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d902      	bls.n	8007b5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d13d      	bne.n	8007bd6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	685a      	ldr	r2, [r3, #4]
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007b68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007b72:	d111      	bne.n	8007b98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b7c:	d004      	beq.n	8007b88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b86:	d107      	bne.n	8007b98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	681a      	ldr	r2, [r3, #0]
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ba0:	d10f      	bne.n	8007bc2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007bb0:	601a      	str	r2, [r3, #0]
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007bc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e017      	b.n	8007c06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007bd6:	697b      	ldr	r3, [r7, #20]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d101      	bne.n	8007be0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	3b01      	subs	r3, #1
 8007be4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	689a      	ldr	r2, [r3, #8]
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	4013      	ands	r3, r2
 8007bf0:	68ba      	ldr	r2, [r7, #8]
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	bf0c      	ite	eq
 8007bf6:	2301      	moveq	r3, #1
 8007bf8:	2300      	movne	r3, #0
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	79fb      	ldrb	r3, [r7, #7]
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d19b      	bne.n	8007b3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3720      	adds	r7, #32
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop
 8007c10:	20000028 	.word	0x20000028

08007c14 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b086      	sub	sp, #24
 8007c18:	af02      	add	r7, sp, #8
 8007c1a:	60f8      	str	r0, [r7, #12]
 8007c1c:	60b9      	str	r1, [r7, #8]
 8007c1e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c28:	d111      	bne.n	8007c4e <SPI_EndRxTransaction+0x3a>
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c32:	d004      	beq.n	8007c3e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	689b      	ldr	r3, [r3, #8]
 8007c38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c3c:	d107      	bne.n	8007c4e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c4c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	685b      	ldr	r3, [r3, #4]
 8007c52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c56:	d12a      	bne.n	8007cae <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c60:	d012      	beq.n	8007c88 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	9300      	str	r3, [sp, #0]
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	2180      	movs	r1, #128	; 0x80
 8007c6c:	68f8      	ldr	r0, [r7, #12]
 8007c6e:	f7ff ff49 	bl	8007b04 <SPI_WaitFlagStateUntilTimeout>
 8007c72:	4603      	mov	r3, r0
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d02d      	beq.n	8007cd4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c7c:	f043 0220 	orr.w	r2, r3, #32
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007c84:	2303      	movs	r3, #3
 8007c86:	e026      	b.n	8007cd6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	9300      	str	r3, [sp, #0]
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	2101      	movs	r1, #1
 8007c92:	68f8      	ldr	r0, [r7, #12]
 8007c94:	f7ff ff36 	bl	8007b04 <SPI_WaitFlagStateUntilTimeout>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d01a      	beq.n	8007cd4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ca2:	f043 0220 	orr.w	r2, r3, #32
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007caa:	2303      	movs	r3, #3
 8007cac:	e013      	b.n	8007cd6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	9300      	str	r3, [sp, #0]
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	2101      	movs	r1, #1
 8007cb8:	68f8      	ldr	r0, [r7, #12]
 8007cba:	f7ff ff23 	bl	8007b04 <SPI_WaitFlagStateUntilTimeout>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d007      	beq.n	8007cd4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cc8:	f043 0220 	orr.w	r2, r3, #32
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007cd0:	2303      	movs	r3, #3
 8007cd2:	e000      	b.n	8007cd6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3710      	adds	r7, #16
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
	...

08007ce0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b088      	sub	sp, #32
 8007ce4:	af02      	add	r7, sp, #8
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	60b9      	str	r1, [r7, #8]
 8007cea:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007cec:	4b1b      	ldr	r3, [pc, #108]	; (8007d5c <SPI_EndRxTxTransaction+0x7c>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a1b      	ldr	r2, [pc, #108]	; (8007d60 <SPI_EndRxTxTransaction+0x80>)
 8007cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cf6:	0d5b      	lsrs	r3, r3, #21
 8007cf8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007cfc:	fb02 f303 	mul.w	r3, r2, r3
 8007d00:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d0a:	d112      	bne.n	8007d32 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	9300      	str	r3, [sp, #0]
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	2200      	movs	r2, #0
 8007d14:	2180      	movs	r1, #128	; 0x80
 8007d16:	68f8      	ldr	r0, [r7, #12]
 8007d18:	f7ff fef4 	bl	8007b04 <SPI_WaitFlagStateUntilTimeout>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d016      	beq.n	8007d50 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d26:	f043 0220 	orr.w	r2, r3, #32
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007d2e:	2303      	movs	r3, #3
 8007d30:	e00f      	b.n	8007d52 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d00a      	beq.n	8007d4e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	3b01      	subs	r3, #1
 8007d3c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d48:	2b80      	cmp	r3, #128	; 0x80
 8007d4a:	d0f2      	beq.n	8007d32 <SPI_EndRxTxTransaction+0x52>
 8007d4c:	e000      	b.n	8007d50 <SPI_EndRxTxTransaction+0x70>
        break;
 8007d4e:	bf00      	nop
  }

  return HAL_OK;
 8007d50:	2300      	movs	r3, #0
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3718      	adds	r7, #24
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
 8007d5a:	bf00      	nop
 8007d5c:	20000028 	.word	0x20000028
 8007d60:	165e9f81 	.word	0x165e9f81

08007d64 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b086      	sub	sp, #24
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007d6c:	4b35      	ldr	r3, [pc, #212]	; (8007e44 <SPI_CloseRxTx_ISR+0xe0>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a35      	ldr	r2, [pc, #212]	; (8007e48 <SPI_CloseRxTx_ISR+0xe4>)
 8007d72:	fba2 2303 	umull	r2, r3, r2, r3
 8007d76:	0a5b      	lsrs	r3, r3, #9
 8007d78:	2264      	movs	r2, #100	; 0x64
 8007d7a:	fb02 f303 	mul.w	r3, r2, r3
 8007d7e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d80:	f7fb f82c 	bl	8002ddc <HAL_GetTick>
 8007d84:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	685a      	ldr	r2, [r3, #4]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f022 0220 	bic.w	r2, r2, #32
 8007d94:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d106      	bne.n	8007daa <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007da0:	f043 0220 	orr.w	r2, r3, #32
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007da8:	e009      	b.n	8007dbe <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	3b01      	subs	r3, #1
 8007dae:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	f003 0302 	and.w	r3, r3, #2
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d0eb      	beq.n	8007d96 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007dbe:	697a      	ldr	r2, [r7, #20]
 8007dc0:	2164      	movs	r1, #100	; 0x64
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f7ff ff8c 	bl	8007ce0 <SPI_EndRxTxTransaction>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d005      	beq.n	8007dda <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dd2:	f043 0220 	orr.w	r2, r3, #32
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	689b      	ldr	r3, [r3, #8]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d10a      	bne.n	8007df8 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007de2:	2300      	movs	r3, #0
 8007de4:	60fb      	str	r3, [r7, #12]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	60fb      	str	r3, [r7, #12]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	60fb      	str	r3, [r7, #12]
 8007df6:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d115      	bne.n	8007e2c <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	2b04      	cmp	r3, #4
 8007e0a:	d107      	bne.n	8007e1c <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f7ff fcf5 	bl	8007804 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007e1a:	e00e      	b.n	8007e3a <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f7ff fcf7 	bl	8007818 <HAL_SPI_TxRxCpltCallback>
}
 8007e2a:	e006      	b.n	8007e3a <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f7ff fcf9 	bl	800782c <HAL_SPI_ErrorCallback>
}
 8007e3a:	bf00      	nop
 8007e3c:	3718      	adds	r7, #24
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bd80      	pop	{r7, pc}
 8007e42:	bf00      	nop
 8007e44:	20000028 	.word	0x20000028
 8007e48:	057619f1 	.word	0x057619f1

08007e4c <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	685a      	ldr	r2, [r3, #4]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007e62:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007e64:	f7fa ffba 	bl	8002ddc <HAL_GetTick>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	2164      	movs	r1, #100	; 0x64
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f7ff fed0 	bl	8007c14 <SPI_EndRxTransaction>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d005      	beq.n	8007e86 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e7e:	f043 0220 	orr.w	r2, r3, #32
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d10a      	bne.n	8007ea4 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e8e:	2300      	movs	r3, #0
 8007e90:	60fb      	str	r3, [r7, #12]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	68db      	ldr	r3, [r3, #12]
 8007e98:	60fb      	str	r3, [r7, #12]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	60fb      	str	r3, [r7, #12]
 8007ea2:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d103      	bne.n	8007ebc <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f7ff fca5 	bl	8007804 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8007eba:	e002      	b.n	8007ec2 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f7ff fcb5 	bl	800782c <HAL_SPI_ErrorCallback>
}
 8007ec2:	bf00      	nop
 8007ec4:	3710      	adds	r7, #16
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
	...

08007ecc <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b086      	sub	sp, #24
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007ed4:	4b2c      	ldr	r3, [pc, #176]	; (8007f88 <SPI_CloseTx_ISR+0xbc>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a2c      	ldr	r2, [pc, #176]	; (8007f8c <SPI_CloseTx_ISR+0xc0>)
 8007eda:	fba2 2303 	umull	r2, r3, r2, r3
 8007ede:	0a5b      	lsrs	r3, r3, #9
 8007ee0:	2264      	movs	r2, #100	; 0x64
 8007ee2:	fb02 f303 	mul.w	r3, r2, r3
 8007ee6:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ee8:	f7fa ff78 	bl	8002ddc <HAL_GetTick>
 8007eec:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d106      	bne.n	8007f02 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ef8:	f043 0220 	orr.w	r2, r3, #32
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007f00:	e009      	b.n	8007f16 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	3b01      	subs	r3, #1
 8007f06:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	f003 0302 	and.w	r3, r3, #2
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d0eb      	beq.n	8007eee <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	685a      	ldr	r2, [r3, #4]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007f24:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007f26:	697a      	ldr	r2, [r7, #20]
 8007f28:	2164      	movs	r1, #100	; 0x64
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f7ff fed8 	bl	8007ce0 <SPI_EndRxTxTransaction>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d005      	beq.n	8007f42 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f3a:	f043 0220 	orr.w	r2, r3, #32
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	689b      	ldr	r3, [r3, #8]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d10a      	bne.n	8007f60 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	60fb      	str	r3, [r7, #12]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	68db      	ldr	r3, [r3, #12]
 8007f54:	60fb      	str	r3, [r7, #12]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	689b      	ldr	r3, [r3, #8]
 8007f5c:	60fb      	str	r3, [r7, #12]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2201      	movs	r2, #1
 8007f64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d003      	beq.n	8007f78 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f7ff fc5b 	bl	800782c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8007f76:	e002      	b.n	8007f7e <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f7ff fc39 	bl	80077f0 <HAL_SPI_TxCpltCallback>
}
 8007f7e:	bf00      	nop
 8007f80:	3718      	adds	r7, #24
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}
 8007f86:	bf00      	nop
 8007f88:	20000028 	.word	0x20000028
 8007f8c:	057619f1 	.word	0x057619f1

08007f90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b082      	sub	sp, #8
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d101      	bne.n	8007fa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	e041      	b.n	8008026 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fa8:	b2db      	uxtb	r3, r3
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d106      	bne.n	8007fbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f7fa fc0a 	bl	80027d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2202      	movs	r2, #2
 8007fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681a      	ldr	r2, [r3, #0]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	3304      	adds	r3, #4
 8007fcc:	4619      	mov	r1, r3
 8007fce:	4610      	mov	r0, r2
 8007fd0:	f000 fdc2 	bl	8008b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2201      	movs	r2, #1
 8008008:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2201      	movs	r2, #1
 8008010:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2201      	movs	r2, #1
 8008018:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2201      	movs	r2, #1
 8008020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008024:	2300      	movs	r3, #0
}
 8008026:	4618      	mov	r0, r3
 8008028:	3708      	adds	r7, #8
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
	...

08008030 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008030:	b480      	push	{r7}
 8008032:	b085      	sub	sp, #20
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800803e:	b2db      	uxtb	r3, r3
 8008040:	2b01      	cmp	r3, #1
 8008042:	d001      	beq.n	8008048 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008044:	2301      	movs	r3, #1
 8008046:	e04e      	b.n	80080e6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2202      	movs	r2, #2
 800804c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	68da      	ldr	r2, [r3, #12]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f042 0201 	orr.w	r2, r2, #1
 800805e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a23      	ldr	r2, [pc, #140]	; (80080f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d022      	beq.n	80080b0 <HAL_TIM_Base_Start_IT+0x80>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008072:	d01d      	beq.n	80080b0 <HAL_TIM_Base_Start_IT+0x80>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a1f      	ldr	r2, [pc, #124]	; (80080f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d018      	beq.n	80080b0 <HAL_TIM_Base_Start_IT+0x80>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4a1e      	ldr	r2, [pc, #120]	; (80080fc <HAL_TIM_Base_Start_IT+0xcc>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d013      	beq.n	80080b0 <HAL_TIM_Base_Start_IT+0x80>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a1c      	ldr	r2, [pc, #112]	; (8008100 <HAL_TIM_Base_Start_IT+0xd0>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d00e      	beq.n	80080b0 <HAL_TIM_Base_Start_IT+0x80>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a1b      	ldr	r2, [pc, #108]	; (8008104 <HAL_TIM_Base_Start_IT+0xd4>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d009      	beq.n	80080b0 <HAL_TIM_Base_Start_IT+0x80>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a19      	ldr	r2, [pc, #100]	; (8008108 <HAL_TIM_Base_Start_IT+0xd8>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d004      	beq.n	80080b0 <HAL_TIM_Base_Start_IT+0x80>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	4a18      	ldr	r2, [pc, #96]	; (800810c <HAL_TIM_Base_Start_IT+0xdc>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d111      	bne.n	80080d4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	f003 0307 	and.w	r3, r3, #7
 80080ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2b06      	cmp	r3, #6
 80080c0:	d010      	beq.n	80080e4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	681a      	ldr	r2, [r3, #0]
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f042 0201 	orr.w	r2, r2, #1
 80080d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080d2:	e007      	b.n	80080e4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f042 0201 	orr.w	r2, r2, #1
 80080e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3714      	adds	r7, #20
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr
 80080f2:	bf00      	nop
 80080f4:	40010000 	.word	0x40010000
 80080f8:	40000400 	.word	0x40000400
 80080fc:	40000800 	.word	0x40000800
 8008100:	40000c00 	.word	0x40000c00
 8008104:	40010400 	.word	0x40010400
 8008108:	40014000 	.word	0x40014000
 800810c:	40001800 	.word	0x40001800

08008110 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008110:	b480      	push	{r7}
 8008112:	b083      	sub	sp, #12
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	68da      	ldr	r2, [r3, #12]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f022 0201 	bic.w	r2, r2, #1
 8008126:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	6a1a      	ldr	r2, [r3, #32]
 800812e:	f241 1311 	movw	r3, #4369	; 0x1111
 8008132:	4013      	ands	r3, r2
 8008134:	2b00      	cmp	r3, #0
 8008136:	d10f      	bne.n	8008158 <HAL_TIM_Base_Stop_IT+0x48>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	6a1a      	ldr	r2, [r3, #32]
 800813e:	f240 4344 	movw	r3, #1092	; 0x444
 8008142:	4013      	ands	r3, r2
 8008144:	2b00      	cmp	r3, #0
 8008146:	d107      	bne.n	8008158 <HAL_TIM_Base_Stop_IT+0x48>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f022 0201 	bic.w	r2, r2, #1
 8008156:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008160:	2300      	movs	r3, #0
}
 8008162:	4618      	mov	r0, r3
 8008164:	370c      	adds	r7, #12
 8008166:	46bd      	mov	sp, r7
 8008168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816c:	4770      	bx	lr

0800816e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800816e:	b580      	push	{r7, lr}
 8008170:	b082      	sub	sp, #8
 8008172:	af00      	add	r7, sp, #0
 8008174:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d101      	bne.n	8008180 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800817c:	2301      	movs	r3, #1
 800817e:	e041      	b.n	8008204 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008186:	b2db      	uxtb	r3, r3
 8008188:	2b00      	cmp	r3, #0
 800818a:	d106      	bne.n	800819a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2200      	movs	r2, #0
 8008190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 f839 	bl	800820c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2202      	movs	r2, #2
 800819e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	3304      	adds	r3, #4
 80081aa:	4619      	mov	r1, r3
 80081ac:	4610      	mov	r0, r2
 80081ae:	f000 fcd3 	bl	8008b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2201      	movs	r2, #1
 80081b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2201      	movs	r2, #1
 80081be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2201      	movs	r2, #1
 80081c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2201      	movs	r2, #1
 80081ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2201      	movs	r2, #1
 80081d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2201      	movs	r2, #1
 80081de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2201      	movs	r2, #1
 80081e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2201      	movs	r2, #1
 80081ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2201      	movs	r2, #1
 80081f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008202:	2300      	movs	r3, #0
}
 8008204:	4618      	mov	r0, r3
 8008206:	3708      	adds	r7, #8
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008214:	bf00      	nop
 8008216:	370c      	adds	r7, #12
 8008218:	46bd      	mov	sp, r7
 800821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821e:	4770      	bx	lr

08008220 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b082      	sub	sp, #8
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
 8008228:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2200      	movs	r2, #0
 8008230:	6839      	ldr	r1, [r7, #0]
 8008232:	4618      	mov	r0, r3
 8008234:	f000 ff7a 	bl	800912c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a2e      	ldr	r2, [pc, #184]	; (80082f8 <HAL_TIM_OC_Stop+0xd8>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d004      	beq.n	800824c <HAL_TIM_OC_Stop+0x2c>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a2d      	ldr	r2, [pc, #180]	; (80082fc <HAL_TIM_OC_Stop+0xdc>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d101      	bne.n	8008250 <HAL_TIM_OC_Stop+0x30>
 800824c:	2301      	movs	r3, #1
 800824e:	e000      	b.n	8008252 <HAL_TIM_OC_Stop+0x32>
 8008250:	2300      	movs	r3, #0
 8008252:	2b00      	cmp	r3, #0
 8008254:	d017      	beq.n	8008286 <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	6a1a      	ldr	r2, [r3, #32]
 800825c:	f241 1311 	movw	r3, #4369	; 0x1111
 8008260:	4013      	ands	r3, r2
 8008262:	2b00      	cmp	r3, #0
 8008264:	d10f      	bne.n	8008286 <HAL_TIM_OC_Stop+0x66>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	6a1a      	ldr	r2, [r3, #32]
 800826c:	f240 4344 	movw	r3, #1092	; 0x444
 8008270:	4013      	ands	r3, r2
 8008272:	2b00      	cmp	r3, #0
 8008274:	d107      	bne.n	8008286 <HAL_TIM_OC_Stop+0x66>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008284:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	6a1a      	ldr	r2, [r3, #32]
 800828c:	f241 1311 	movw	r3, #4369	; 0x1111
 8008290:	4013      	ands	r3, r2
 8008292:	2b00      	cmp	r3, #0
 8008294:	d10f      	bne.n	80082b6 <HAL_TIM_OC_Stop+0x96>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	6a1a      	ldr	r2, [r3, #32]
 800829c:	f240 4344 	movw	r3, #1092	; 0x444
 80082a0:	4013      	ands	r3, r2
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d107      	bne.n	80082b6 <HAL_TIM_OC_Stop+0x96>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f022 0201 	bic.w	r2, r2, #1
 80082b4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d104      	bne.n	80082c6 <HAL_TIM_OC_Stop+0xa6>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082c4:	e013      	b.n	80082ee <HAL_TIM_OC_Stop+0xce>
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	2b04      	cmp	r3, #4
 80082ca:	d104      	bne.n	80082d6 <HAL_TIM_OC_Stop+0xb6>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2201      	movs	r2, #1
 80082d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082d4:	e00b      	b.n	80082ee <HAL_TIM_OC_Stop+0xce>
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	2b08      	cmp	r3, #8
 80082da:	d104      	bne.n	80082e6 <HAL_TIM_OC_Stop+0xc6>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2201      	movs	r2, #1
 80082e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082e4:	e003      	b.n	80082ee <HAL_TIM_OC_Stop+0xce>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2201      	movs	r2, #1
 80082ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80082ee:	2300      	movs	r3, #0
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3708      	adds	r7, #8
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}
 80082f8:	40010000 	.word	0x40010000
 80082fc:	40010400 	.word	0x40010400

08008300 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b082      	sub	sp, #8
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d101      	bne.n	8008312 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800830e:	2301      	movs	r3, #1
 8008310:	e041      	b.n	8008396 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008318:	b2db      	uxtb	r3, r3
 800831a:	2b00      	cmp	r3, #0
 800831c:	d106      	bne.n	800832c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 f839 	bl	800839e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2202      	movs	r2, #2
 8008330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	3304      	adds	r3, #4
 800833c:	4619      	mov	r1, r3
 800833e:	4610      	mov	r0, r2
 8008340:	f000 fc0a 	bl	8008b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2201      	movs	r2, #1
 8008348:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2201      	movs	r2, #1
 8008388:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008394:	2300      	movs	r3, #0
}
 8008396:	4618      	mov	r0, r3
 8008398:	3708      	adds	r7, #8
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}

0800839e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800839e:	b480      	push	{r7}
 80083a0:	b083      	sub	sp, #12
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80083a6:	bf00      	nop
 80083a8:	370c      	adds	r7, #12
 80083aa:	46bd      	mov	sp, r7
 80083ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b0:	4770      	bx	lr
	...

080083b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b084      	sub	sp, #16
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d109      	bne.n	80083d8 <HAL_TIM_PWM_Start+0x24>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	bf14      	ite	ne
 80083d0:	2301      	movne	r3, #1
 80083d2:	2300      	moveq	r3, #0
 80083d4:	b2db      	uxtb	r3, r3
 80083d6:	e022      	b.n	800841e <HAL_TIM_PWM_Start+0x6a>
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	2b04      	cmp	r3, #4
 80083dc:	d109      	bne.n	80083f2 <HAL_TIM_PWM_Start+0x3e>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	bf14      	ite	ne
 80083ea:	2301      	movne	r3, #1
 80083ec:	2300      	moveq	r3, #0
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	e015      	b.n	800841e <HAL_TIM_PWM_Start+0x6a>
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	2b08      	cmp	r3, #8
 80083f6:	d109      	bne.n	800840c <HAL_TIM_PWM_Start+0x58>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	2b01      	cmp	r3, #1
 8008402:	bf14      	ite	ne
 8008404:	2301      	movne	r3, #1
 8008406:	2300      	moveq	r3, #0
 8008408:	b2db      	uxtb	r3, r3
 800840a:	e008      	b.n	800841e <HAL_TIM_PWM_Start+0x6a>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008412:	b2db      	uxtb	r3, r3
 8008414:	2b01      	cmp	r3, #1
 8008416:	bf14      	ite	ne
 8008418:	2301      	movne	r3, #1
 800841a:	2300      	moveq	r3, #0
 800841c:	b2db      	uxtb	r3, r3
 800841e:	2b00      	cmp	r3, #0
 8008420:	d001      	beq.n	8008426 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008422:	2301      	movs	r3, #1
 8008424:	e07c      	b.n	8008520 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d104      	bne.n	8008436 <HAL_TIM_PWM_Start+0x82>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2202      	movs	r2, #2
 8008430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008434:	e013      	b.n	800845e <HAL_TIM_PWM_Start+0xaa>
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	2b04      	cmp	r3, #4
 800843a:	d104      	bne.n	8008446 <HAL_TIM_PWM_Start+0x92>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2202      	movs	r2, #2
 8008440:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008444:	e00b      	b.n	800845e <HAL_TIM_PWM_Start+0xaa>
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	2b08      	cmp	r3, #8
 800844a:	d104      	bne.n	8008456 <HAL_TIM_PWM_Start+0xa2>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2202      	movs	r2, #2
 8008450:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008454:	e003      	b.n	800845e <HAL_TIM_PWM_Start+0xaa>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2202      	movs	r2, #2
 800845a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	2201      	movs	r2, #1
 8008464:	6839      	ldr	r1, [r7, #0]
 8008466:	4618      	mov	r0, r3
 8008468:	f000 fe60 	bl	800912c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4a2d      	ldr	r2, [pc, #180]	; (8008528 <HAL_TIM_PWM_Start+0x174>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d004      	beq.n	8008480 <HAL_TIM_PWM_Start+0xcc>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4a2c      	ldr	r2, [pc, #176]	; (800852c <HAL_TIM_PWM_Start+0x178>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d101      	bne.n	8008484 <HAL_TIM_PWM_Start+0xd0>
 8008480:	2301      	movs	r3, #1
 8008482:	e000      	b.n	8008486 <HAL_TIM_PWM_Start+0xd2>
 8008484:	2300      	movs	r3, #0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d007      	beq.n	800849a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008498:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a22      	ldr	r2, [pc, #136]	; (8008528 <HAL_TIM_PWM_Start+0x174>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d022      	beq.n	80084ea <HAL_TIM_PWM_Start+0x136>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084ac:	d01d      	beq.n	80084ea <HAL_TIM_PWM_Start+0x136>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a1f      	ldr	r2, [pc, #124]	; (8008530 <HAL_TIM_PWM_Start+0x17c>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d018      	beq.n	80084ea <HAL_TIM_PWM_Start+0x136>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a1d      	ldr	r2, [pc, #116]	; (8008534 <HAL_TIM_PWM_Start+0x180>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d013      	beq.n	80084ea <HAL_TIM_PWM_Start+0x136>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4a1c      	ldr	r2, [pc, #112]	; (8008538 <HAL_TIM_PWM_Start+0x184>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d00e      	beq.n	80084ea <HAL_TIM_PWM_Start+0x136>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a16      	ldr	r2, [pc, #88]	; (800852c <HAL_TIM_PWM_Start+0x178>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d009      	beq.n	80084ea <HAL_TIM_PWM_Start+0x136>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a18      	ldr	r2, [pc, #96]	; (800853c <HAL_TIM_PWM_Start+0x188>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d004      	beq.n	80084ea <HAL_TIM_PWM_Start+0x136>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a16      	ldr	r2, [pc, #88]	; (8008540 <HAL_TIM_PWM_Start+0x18c>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d111      	bne.n	800850e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	f003 0307 	and.w	r3, r3, #7
 80084f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2b06      	cmp	r3, #6
 80084fa:	d010      	beq.n	800851e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	681a      	ldr	r2, [r3, #0]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f042 0201 	orr.w	r2, r2, #1
 800850a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800850c:	e007      	b.n	800851e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f042 0201 	orr.w	r2, r2, #1
 800851c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800851e:	2300      	movs	r3, #0
}
 8008520:	4618      	mov	r0, r3
 8008522:	3710      	adds	r7, #16
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}
 8008528:	40010000 	.word	0x40010000
 800852c:	40010400 	.word	0x40010400
 8008530:	40000400 	.word	0x40000400
 8008534:	40000800 	.word	0x40000800
 8008538:	40000c00 	.word	0x40000c00
 800853c:	40014000 	.word	0x40014000
 8008540:	40001800 	.word	0x40001800

08008544 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	691b      	ldr	r3, [r3, #16]
 8008552:	f003 0302 	and.w	r3, r3, #2
 8008556:	2b02      	cmp	r3, #2
 8008558:	d122      	bne.n	80085a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	f003 0302 	and.w	r3, r3, #2
 8008564:	2b02      	cmp	r3, #2
 8008566:	d11b      	bne.n	80085a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f06f 0202 	mvn.w	r2, #2
 8008570:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2201      	movs	r2, #1
 8008576:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	699b      	ldr	r3, [r3, #24]
 800857e:	f003 0303 	and.w	r3, r3, #3
 8008582:	2b00      	cmp	r3, #0
 8008584:	d003      	beq.n	800858e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 fac8 	bl	8008b1c <HAL_TIM_IC_CaptureCallback>
 800858c:	e005      	b.n	800859a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f000 faba 	bl	8008b08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f000 facb 	bl	8008b30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2200      	movs	r2, #0
 800859e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	691b      	ldr	r3, [r3, #16]
 80085a6:	f003 0304 	and.w	r3, r3, #4
 80085aa:	2b04      	cmp	r3, #4
 80085ac:	d122      	bne.n	80085f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	f003 0304 	and.w	r3, r3, #4
 80085b8:	2b04      	cmp	r3, #4
 80085ba:	d11b      	bne.n	80085f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f06f 0204 	mvn.w	r2, #4
 80085c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2202      	movs	r2, #2
 80085ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	699b      	ldr	r3, [r3, #24]
 80085d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d003      	beq.n	80085e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 fa9e 	bl	8008b1c <HAL_TIM_IC_CaptureCallback>
 80085e0:	e005      	b.n	80085ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f000 fa90 	bl	8008b08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 faa1 	bl	8008b30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2200      	movs	r2, #0
 80085f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	691b      	ldr	r3, [r3, #16]
 80085fa:	f003 0308 	and.w	r3, r3, #8
 80085fe:	2b08      	cmp	r3, #8
 8008600:	d122      	bne.n	8008648 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	68db      	ldr	r3, [r3, #12]
 8008608:	f003 0308 	and.w	r3, r3, #8
 800860c:	2b08      	cmp	r3, #8
 800860e:	d11b      	bne.n	8008648 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f06f 0208 	mvn.w	r2, #8
 8008618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2204      	movs	r2, #4
 800861e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	69db      	ldr	r3, [r3, #28]
 8008626:	f003 0303 	and.w	r3, r3, #3
 800862a:	2b00      	cmp	r3, #0
 800862c:	d003      	beq.n	8008636 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 fa74 	bl	8008b1c <HAL_TIM_IC_CaptureCallback>
 8008634:	e005      	b.n	8008642 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f000 fa66 	bl	8008b08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 fa77 	bl	8008b30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2200      	movs	r2, #0
 8008646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	691b      	ldr	r3, [r3, #16]
 800864e:	f003 0310 	and.w	r3, r3, #16
 8008652:	2b10      	cmp	r3, #16
 8008654:	d122      	bne.n	800869c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68db      	ldr	r3, [r3, #12]
 800865c:	f003 0310 	and.w	r3, r3, #16
 8008660:	2b10      	cmp	r3, #16
 8008662:	d11b      	bne.n	800869c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f06f 0210 	mvn.w	r2, #16
 800866c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2208      	movs	r2, #8
 8008672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	69db      	ldr	r3, [r3, #28]
 800867a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800867e:	2b00      	cmp	r3, #0
 8008680:	d003      	beq.n	800868a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f000 fa4a 	bl	8008b1c <HAL_TIM_IC_CaptureCallback>
 8008688:	e005      	b.n	8008696 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 fa3c 	bl	8008b08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f000 fa4d 	bl	8008b30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	691b      	ldr	r3, [r3, #16]
 80086a2:	f003 0301 	and.w	r3, r3, #1
 80086a6:	2b01      	cmp	r3, #1
 80086a8:	d10e      	bne.n	80086c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	68db      	ldr	r3, [r3, #12]
 80086b0:	f003 0301 	and.w	r3, r3, #1
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d107      	bne.n	80086c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f06f 0201 	mvn.w	r2, #1
 80086c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f7f9 f8b6 	bl	8001834 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	691b      	ldr	r3, [r3, #16]
 80086ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086d2:	2b80      	cmp	r3, #128	; 0x80
 80086d4:	d10e      	bne.n	80086f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	68db      	ldr	r3, [r3, #12]
 80086dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086e0:	2b80      	cmp	r3, #128	; 0x80
 80086e2:	d107      	bne.n	80086f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80086ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 fe1a 	bl	8009328 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	691b      	ldr	r3, [r3, #16]
 80086fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086fe:	2b40      	cmp	r3, #64	; 0x40
 8008700:	d10e      	bne.n	8008720 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800870c:	2b40      	cmp	r3, #64	; 0x40
 800870e:	d107      	bne.n	8008720 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 fa12 	bl	8008b44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	691b      	ldr	r3, [r3, #16]
 8008726:	f003 0320 	and.w	r3, r3, #32
 800872a:	2b20      	cmp	r3, #32
 800872c:	d10e      	bne.n	800874c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	68db      	ldr	r3, [r3, #12]
 8008734:	f003 0320 	and.w	r3, r3, #32
 8008738:	2b20      	cmp	r3, #32
 800873a:	d107      	bne.n	800874c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f06f 0220 	mvn.w	r2, #32
 8008744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f000 fde4 	bl	8009314 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800874c:	bf00      	nop
 800874e:	3708      	adds	r7, #8
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b084      	sub	sp, #16
 8008758:	af00      	add	r7, sp, #0
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	60b9      	str	r1, [r7, #8]
 800875e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008766:	2b01      	cmp	r3, #1
 8008768:	d101      	bne.n	800876e <HAL_TIM_OC_ConfigChannel+0x1a>
 800876a:	2302      	movs	r3, #2
 800876c:	e046      	b.n	80087fc <HAL_TIM_OC_ConfigChannel+0xa8>
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2201      	movs	r2, #1
 8008772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2b0c      	cmp	r3, #12
 800877a:	d839      	bhi.n	80087f0 <HAL_TIM_OC_ConfigChannel+0x9c>
 800877c:	a201      	add	r2, pc, #4	; (adr r2, 8008784 <HAL_TIM_OC_ConfigChannel+0x30>)
 800877e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008782:	bf00      	nop
 8008784:	080087b9 	.word	0x080087b9
 8008788:	080087f1 	.word	0x080087f1
 800878c:	080087f1 	.word	0x080087f1
 8008790:	080087f1 	.word	0x080087f1
 8008794:	080087c7 	.word	0x080087c7
 8008798:	080087f1 	.word	0x080087f1
 800879c:	080087f1 	.word	0x080087f1
 80087a0:	080087f1 	.word	0x080087f1
 80087a4:	080087d5 	.word	0x080087d5
 80087a8:	080087f1 	.word	0x080087f1
 80087ac:	080087f1 	.word	0x080087f1
 80087b0:	080087f1 	.word	0x080087f1
 80087b4:	080087e3 	.word	0x080087e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	68b9      	ldr	r1, [r7, #8]
 80087be:	4618      	mov	r0, r3
 80087c0:	f000 fa6a 	bl	8008c98 <TIM_OC1_SetConfig>
      break;
 80087c4:	e015      	b.n	80087f2 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	68b9      	ldr	r1, [r7, #8]
 80087cc:	4618      	mov	r0, r3
 80087ce:	f000 fad3 	bl	8008d78 <TIM_OC2_SetConfig>
      break;
 80087d2:	e00e      	b.n	80087f2 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	68b9      	ldr	r1, [r7, #8]
 80087da:	4618      	mov	r0, r3
 80087dc:	f000 fb42 	bl	8008e64 <TIM_OC3_SetConfig>
      break;
 80087e0:	e007      	b.n	80087f2 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	68b9      	ldr	r1, [r7, #8]
 80087e8:	4618      	mov	r0, r3
 80087ea:	f000 fbaf 	bl	8008f4c <TIM_OC4_SetConfig>
      break;
 80087ee:	e000      	b.n	80087f2 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 80087f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	2200      	movs	r2, #0
 80087f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80087fa:	2300      	movs	r3, #0
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3710      	adds	r7, #16
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}

08008804 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b084      	sub	sp, #16
 8008808:	af00      	add	r7, sp, #0
 800880a:	60f8      	str	r0, [r7, #12]
 800880c:	60b9      	str	r1, [r7, #8]
 800880e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008816:	2b01      	cmp	r3, #1
 8008818:	d101      	bne.n	800881e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800881a:	2302      	movs	r3, #2
 800881c:	e0ac      	b.n	8008978 <HAL_TIM_PWM_ConfigChannel+0x174>
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2201      	movs	r2, #1
 8008822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2b0c      	cmp	r3, #12
 800882a:	f200 809f 	bhi.w	800896c <HAL_TIM_PWM_ConfigChannel+0x168>
 800882e:	a201      	add	r2, pc, #4	; (adr r2, 8008834 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008834:	08008869 	.word	0x08008869
 8008838:	0800896d 	.word	0x0800896d
 800883c:	0800896d 	.word	0x0800896d
 8008840:	0800896d 	.word	0x0800896d
 8008844:	080088a9 	.word	0x080088a9
 8008848:	0800896d 	.word	0x0800896d
 800884c:	0800896d 	.word	0x0800896d
 8008850:	0800896d 	.word	0x0800896d
 8008854:	080088eb 	.word	0x080088eb
 8008858:	0800896d 	.word	0x0800896d
 800885c:	0800896d 	.word	0x0800896d
 8008860:	0800896d 	.word	0x0800896d
 8008864:	0800892b 	.word	0x0800892b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	68b9      	ldr	r1, [r7, #8]
 800886e:	4618      	mov	r0, r3
 8008870:	f000 fa12 	bl	8008c98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	699a      	ldr	r2, [r3, #24]
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f042 0208 	orr.w	r2, r2, #8
 8008882:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	699a      	ldr	r2, [r3, #24]
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f022 0204 	bic.w	r2, r2, #4
 8008892:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	6999      	ldr	r1, [r3, #24]
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	691a      	ldr	r2, [r3, #16]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	430a      	orrs	r2, r1
 80088a4:	619a      	str	r2, [r3, #24]
      break;
 80088a6:	e062      	b.n	800896e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	68b9      	ldr	r1, [r7, #8]
 80088ae:	4618      	mov	r0, r3
 80088b0:	f000 fa62 	bl	8008d78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	699a      	ldr	r2, [r3, #24]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80088c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	699a      	ldr	r2, [r3, #24]
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	6999      	ldr	r1, [r3, #24]
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	691b      	ldr	r3, [r3, #16]
 80088de:	021a      	lsls	r2, r3, #8
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	430a      	orrs	r2, r1
 80088e6:	619a      	str	r2, [r3, #24]
      break;
 80088e8:	e041      	b.n	800896e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	68b9      	ldr	r1, [r7, #8]
 80088f0:	4618      	mov	r0, r3
 80088f2:	f000 fab7 	bl	8008e64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	69da      	ldr	r2, [r3, #28]
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f042 0208 	orr.w	r2, r2, #8
 8008904:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	69da      	ldr	r2, [r3, #28]
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f022 0204 	bic.w	r2, r2, #4
 8008914:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	69d9      	ldr	r1, [r3, #28]
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	691a      	ldr	r2, [r3, #16]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	430a      	orrs	r2, r1
 8008926:	61da      	str	r2, [r3, #28]
      break;
 8008928:	e021      	b.n	800896e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	68b9      	ldr	r1, [r7, #8]
 8008930:	4618      	mov	r0, r3
 8008932:	f000 fb0b 	bl	8008f4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	69da      	ldr	r2, [r3, #28]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008944:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	69da      	ldr	r2, [r3, #28]
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008954:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	69d9      	ldr	r1, [r3, #28]
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	691b      	ldr	r3, [r3, #16]
 8008960:	021a      	lsls	r2, r3, #8
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	430a      	orrs	r2, r1
 8008968:	61da      	str	r2, [r3, #28]
      break;
 800896a:	e000      	b.n	800896e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800896c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2200      	movs	r2, #0
 8008972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008976:	2300      	movs	r3, #0
}
 8008978:	4618      	mov	r0, r3
 800897a:	3710      	adds	r7, #16
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}

08008980 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b084      	sub	sp, #16
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
 8008988:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008990:	2b01      	cmp	r3, #1
 8008992:	d101      	bne.n	8008998 <HAL_TIM_ConfigClockSource+0x18>
 8008994:	2302      	movs	r3, #2
 8008996:	e0b3      	b.n	8008b00 <HAL_TIM_ConfigClockSource+0x180>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2201      	movs	r2, #1
 800899c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2202      	movs	r2, #2
 80089a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	689b      	ldr	r3, [r3, #8]
 80089ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80089b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80089be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68fa      	ldr	r2, [r7, #12]
 80089c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80089d0:	d03e      	beq.n	8008a50 <HAL_TIM_ConfigClockSource+0xd0>
 80089d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80089d6:	f200 8087 	bhi.w	8008ae8 <HAL_TIM_ConfigClockSource+0x168>
 80089da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089de:	f000 8085 	beq.w	8008aec <HAL_TIM_ConfigClockSource+0x16c>
 80089e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089e6:	d87f      	bhi.n	8008ae8 <HAL_TIM_ConfigClockSource+0x168>
 80089e8:	2b70      	cmp	r3, #112	; 0x70
 80089ea:	d01a      	beq.n	8008a22 <HAL_TIM_ConfigClockSource+0xa2>
 80089ec:	2b70      	cmp	r3, #112	; 0x70
 80089ee:	d87b      	bhi.n	8008ae8 <HAL_TIM_ConfigClockSource+0x168>
 80089f0:	2b60      	cmp	r3, #96	; 0x60
 80089f2:	d050      	beq.n	8008a96 <HAL_TIM_ConfigClockSource+0x116>
 80089f4:	2b60      	cmp	r3, #96	; 0x60
 80089f6:	d877      	bhi.n	8008ae8 <HAL_TIM_ConfigClockSource+0x168>
 80089f8:	2b50      	cmp	r3, #80	; 0x50
 80089fa:	d03c      	beq.n	8008a76 <HAL_TIM_ConfigClockSource+0xf6>
 80089fc:	2b50      	cmp	r3, #80	; 0x50
 80089fe:	d873      	bhi.n	8008ae8 <HAL_TIM_ConfigClockSource+0x168>
 8008a00:	2b40      	cmp	r3, #64	; 0x40
 8008a02:	d058      	beq.n	8008ab6 <HAL_TIM_ConfigClockSource+0x136>
 8008a04:	2b40      	cmp	r3, #64	; 0x40
 8008a06:	d86f      	bhi.n	8008ae8 <HAL_TIM_ConfigClockSource+0x168>
 8008a08:	2b30      	cmp	r3, #48	; 0x30
 8008a0a:	d064      	beq.n	8008ad6 <HAL_TIM_ConfigClockSource+0x156>
 8008a0c:	2b30      	cmp	r3, #48	; 0x30
 8008a0e:	d86b      	bhi.n	8008ae8 <HAL_TIM_ConfigClockSource+0x168>
 8008a10:	2b20      	cmp	r3, #32
 8008a12:	d060      	beq.n	8008ad6 <HAL_TIM_ConfigClockSource+0x156>
 8008a14:	2b20      	cmp	r3, #32
 8008a16:	d867      	bhi.n	8008ae8 <HAL_TIM_ConfigClockSource+0x168>
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d05c      	beq.n	8008ad6 <HAL_TIM_ConfigClockSource+0x156>
 8008a1c:	2b10      	cmp	r3, #16
 8008a1e:	d05a      	beq.n	8008ad6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8008a20:	e062      	b.n	8008ae8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6818      	ldr	r0, [r3, #0]
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	6899      	ldr	r1, [r3, #8]
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	685a      	ldr	r2, [r3, #4]
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	68db      	ldr	r3, [r3, #12]
 8008a32:	f000 fb5b 	bl	80090ec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	689b      	ldr	r3, [r3, #8]
 8008a3c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008a44:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	68fa      	ldr	r2, [r7, #12]
 8008a4c:	609a      	str	r2, [r3, #8]
      break;
 8008a4e:	e04e      	b.n	8008aee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6818      	ldr	r0, [r3, #0]
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	6899      	ldr	r1, [r3, #8]
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	685a      	ldr	r2, [r3, #4]
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	f000 fb44 	bl	80090ec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	689a      	ldr	r2, [r3, #8]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008a72:	609a      	str	r2, [r3, #8]
      break;
 8008a74:	e03b      	b.n	8008aee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6818      	ldr	r0, [r3, #0]
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	6859      	ldr	r1, [r3, #4]
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	68db      	ldr	r3, [r3, #12]
 8008a82:	461a      	mov	r2, r3
 8008a84:	f000 fab8 	bl	8008ff8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	2150      	movs	r1, #80	; 0x50
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f000 fb11 	bl	80090b6 <TIM_ITRx_SetConfig>
      break;
 8008a94:	e02b      	b.n	8008aee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6818      	ldr	r0, [r3, #0]
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	6859      	ldr	r1, [r3, #4]
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	68db      	ldr	r3, [r3, #12]
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	f000 fad7 	bl	8009056 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	2160      	movs	r1, #96	; 0x60
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f000 fb01 	bl	80090b6 <TIM_ITRx_SetConfig>
      break;
 8008ab4:	e01b      	b.n	8008aee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6818      	ldr	r0, [r3, #0]
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	6859      	ldr	r1, [r3, #4]
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	68db      	ldr	r3, [r3, #12]
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	f000 fa98 	bl	8008ff8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	2140      	movs	r1, #64	; 0x40
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f000 faf1 	bl	80090b6 <TIM_ITRx_SetConfig>
      break;
 8008ad4:	e00b      	b.n	8008aee <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	4619      	mov	r1, r3
 8008ae0:	4610      	mov	r0, r2
 8008ae2:	f000 fae8 	bl	80090b6 <TIM_ITRx_SetConfig>
        break;
 8008ae6:	e002      	b.n	8008aee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008ae8:	bf00      	nop
 8008aea:	e000      	b.n	8008aee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008aec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2201      	movs	r2, #1
 8008af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008afe:	2300      	movs	r3, #0
}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3710      	adds	r7, #16
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bd80      	pop	{r7, pc}

08008b08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b08:	b480      	push	{r7}
 8008b0a:	b083      	sub	sp, #12
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008b10:	bf00      	nop
 8008b12:	370c      	adds	r7, #12
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b083      	sub	sp, #12
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b24:	bf00      	nop
 8008b26:	370c      	adds	r7, #12
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2e:	4770      	bx	lr

08008b30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b30:	b480      	push	{r7}
 8008b32:	b083      	sub	sp, #12
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b38:	bf00      	nop
 8008b3a:	370c      	adds	r7, #12
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr

08008b44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b083      	sub	sp, #12
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008b4c:	bf00      	nop
 8008b4e:	370c      	adds	r7, #12
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr

08008b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a40      	ldr	r2, [pc, #256]	; (8008c6c <TIM_Base_SetConfig+0x114>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d013      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b76:	d00f      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	4a3d      	ldr	r2, [pc, #244]	; (8008c70 <TIM_Base_SetConfig+0x118>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d00b      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	4a3c      	ldr	r2, [pc, #240]	; (8008c74 <TIM_Base_SetConfig+0x11c>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d007      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	4a3b      	ldr	r2, [pc, #236]	; (8008c78 <TIM_Base_SetConfig+0x120>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d003      	beq.n	8008b98 <TIM_Base_SetConfig+0x40>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4a3a      	ldr	r2, [pc, #232]	; (8008c7c <TIM_Base_SetConfig+0x124>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d108      	bne.n	8008baa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	68fa      	ldr	r2, [r7, #12]
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	4a2f      	ldr	r2, [pc, #188]	; (8008c6c <TIM_Base_SetConfig+0x114>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d02b      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bb8:	d027      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	4a2c      	ldr	r2, [pc, #176]	; (8008c70 <TIM_Base_SetConfig+0x118>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d023      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	4a2b      	ldr	r2, [pc, #172]	; (8008c74 <TIM_Base_SetConfig+0x11c>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d01f      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	4a2a      	ldr	r2, [pc, #168]	; (8008c78 <TIM_Base_SetConfig+0x120>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d01b      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	4a29      	ldr	r2, [pc, #164]	; (8008c7c <TIM_Base_SetConfig+0x124>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d017      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4a28      	ldr	r2, [pc, #160]	; (8008c80 <TIM_Base_SetConfig+0x128>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d013      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	4a27      	ldr	r2, [pc, #156]	; (8008c84 <TIM_Base_SetConfig+0x12c>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d00f      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	4a26      	ldr	r2, [pc, #152]	; (8008c88 <TIM_Base_SetConfig+0x130>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d00b      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a25      	ldr	r2, [pc, #148]	; (8008c8c <TIM_Base_SetConfig+0x134>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d007      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a24      	ldr	r2, [pc, #144]	; (8008c90 <TIM_Base_SetConfig+0x138>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d003      	beq.n	8008c0a <TIM_Base_SetConfig+0xb2>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4a23      	ldr	r2, [pc, #140]	; (8008c94 <TIM_Base_SetConfig+0x13c>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d108      	bne.n	8008c1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	68db      	ldr	r3, [r3, #12]
 8008c16:	68fa      	ldr	r2, [r7, #12]
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	695b      	ldr	r3, [r3, #20]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	68fa      	ldr	r2, [r7, #12]
 8008c2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	689a      	ldr	r2, [r3, #8]
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	681a      	ldr	r2, [r3, #0]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	4a0a      	ldr	r2, [pc, #40]	; (8008c6c <TIM_Base_SetConfig+0x114>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d003      	beq.n	8008c50 <TIM_Base_SetConfig+0xf8>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	4a0c      	ldr	r2, [pc, #48]	; (8008c7c <TIM_Base_SetConfig+0x124>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d103      	bne.n	8008c58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	691a      	ldr	r2, [r3, #16]
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	615a      	str	r2, [r3, #20]
}
 8008c5e:	bf00      	nop
 8008c60:	3714      	adds	r7, #20
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr
 8008c6a:	bf00      	nop
 8008c6c:	40010000 	.word	0x40010000
 8008c70:	40000400 	.word	0x40000400
 8008c74:	40000800 	.word	0x40000800
 8008c78:	40000c00 	.word	0x40000c00
 8008c7c:	40010400 	.word	0x40010400
 8008c80:	40014000 	.word	0x40014000
 8008c84:	40014400 	.word	0x40014400
 8008c88:	40014800 	.word	0x40014800
 8008c8c:	40001800 	.word	0x40001800
 8008c90:	40001c00 	.word	0x40001c00
 8008c94:	40002000 	.word	0x40002000

08008c98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b087      	sub	sp, #28
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
 8008ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6a1b      	ldr	r3, [r3, #32]
 8008ca6:	f023 0201 	bic.w	r2, r3, #1
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6a1b      	ldr	r3, [r3, #32]
 8008cb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	699b      	ldr	r3, [r3, #24]
 8008cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	f023 0303 	bic.w	r3, r3, #3
 8008cce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	68fa      	ldr	r2, [r7, #12]
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	f023 0302 	bic.w	r3, r3, #2
 8008ce0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	689b      	ldr	r3, [r3, #8]
 8008ce6:	697a      	ldr	r2, [r7, #20]
 8008ce8:	4313      	orrs	r3, r2
 8008cea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	4a20      	ldr	r2, [pc, #128]	; (8008d70 <TIM_OC1_SetConfig+0xd8>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d003      	beq.n	8008cfc <TIM_OC1_SetConfig+0x64>
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	4a1f      	ldr	r2, [pc, #124]	; (8008d74 <TIM_OC1_SetConfig+0xdc>)
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d10c      	bne.n	8008d16 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	f023 0308 	bic.w	r3, r3, #8
 8008d02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	697a      	ldr	r2, [r7, #20]
 8008d0a:	4313      	orrs	r3, r2
 8008d0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	f023 0304 	bic.w	r3, r3, #4
 8008d14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	4a15      	ldr	r2, [pc, #84]	; (8008d70 <TIM_OC1_SetConfig+0xd8>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d003      	beq.n	8008d26 <TIM_OC1_SetConfig+0x8e>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	4a14      	ldr	r2, [pc, #80]	; (8008d74 <TIM_OC1_SetConfig+0xdc>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d111      	bne.n	8008d4a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	695b      	ldr	r3, [r3, #20]
 8008d3a:	693a      	ldr	r2, [r7, #16]
 8008d3c:	4313      	orrs	r3, r2
 8008d3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	699b      	ldr	r3, [r3, #24]
 8008d44:	693a      	ldr	r2, [r7, #16]
 8008d46:	4313      	orrs	r3, r2
 8008d48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	693a      	ldr	r2, [r7, #16]
 8008d4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	68fa      	ldr	r2, [r7, #12]
 8008d54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	685a      	ldr	r2, [r3, #4]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	697a      	ldr	r2, [r7, #20]
 8008d62:	621a      	str	r2, [r3, #32]
}
 8008d64:	bf00      	nop
 8008d66:	371c      	adds	r7, #28
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6e:	4770      	bx	lr
 8008d70:	40010000 	.word	0x40010000
 8008d74:	40010400 	.word	0x40010400

08008d78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b087      	sub	sp, #28
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
 8008d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6a1b      	ldr	r3, [r3, #32]
 8008d86:	f023 0210 	bic.w	r2, r3, #16
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6a1b      	ldr	r3, [r3, #32]
 8008d92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	699b      	ldr	r3, [r3, #24]
 8008d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008da6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008dae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	021b      	lsls	r3, r3, #8
 8008db6:	68fa      	ldr	r2, [r7, #12]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	f023 0320 	bic.w	r3, r3, #32
 8008dc2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	689b      	ldr	r3, [r3, #8]
 8008dc8:	011b      	lsls	r3, r3, #4
 8008dca:	697a      	ldr	r2, [r7, #20]
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	4a22      	ldr	r2, [pc, #136]	; (8008e5c <TIM_OC2_SetConfig+0xe4>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d003      	beq.n	8008de0 <TIM_OC2_SetConfig+0x68>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	4a21      	ldr	r2, [pc, #132]	; (8008e60 <TIM_OC2_SetConfig+0xe8>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d10d      	bne.n	8008dfc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008de6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	68db      	ldr	r3, [r3, #12]
 8008dec:	011b      	lsls	r3, r3, #4
 8008dee:	697a      	ldr	r2, [r7, #20]
 8008df0:	4313      	orrs	r3, r2
 8008df2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008dfa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a17      	ldr	r2, [pc, #92]	; (8008e5c <TIM_OC2_SetConfig+0xe4>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d003      	beq.n	8008e0c <TIM_OC2_SetConfig+0x94>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	4a16      	ldr	r2, [pc, #88]	; (8008e60 <TIM_OC2_SetConfig+0xe8>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d113      	bne.n	8008e34 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008e12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	695b      	ldr	r3, [r3, #20]
 8008e20:	009b      	lsls	r3, r3, #2
 8008e22:	693a      	ldr	r2, [r7, #16]
 8008e24:	4313      	orrs	r3, r2
 8008e26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	699b      	ldr	r3, [r3, #24]
 8008e2c:	009b      	lsls	r3, r3, #2
 8008e2e:	693a      	ldr	r2, [r7, #16]
 8008e30:	4313      	orrs	r3, r2
 8008e32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	693a      	ldr	r2, [r7, #16]
 8008e38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	68fa      	ldr	r2, [r7, #12]
 8008e3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	685a      	ldr	r2, [r3, #4]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	697a      	ldr	r2, [r7, #20]
 8008e4c:	621a      	str	r2, [r3, #32]
}
 8008e4e:	bf00      	nop
 8008e50:	371c      	adds	r7, #28
 8008e52:	46bd      	mov	sp, r7
 8008e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e58:	4770      	bx	lr
 8008e5a:	bf00      	nop
 8008e5c:	40010000 	.word	0x40010000
 8008e60:	40010400 	.word	0x40010400

08008e64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e64:	b480      	push	{r7}
 8008e66:	b087      	sub	sp, #28
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6a1b      	ldr	r3, [r3, #32]
 8008e72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6a1b      	ldr	r3, [r3, #32]
 8008e7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	69db      	ldr	r3, [r3, #28]
 8008e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f023 0303 	bic.w	r3, r3, #3
 8008e9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68fa      	ldr	r2, [r7, #12]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008eac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	689b      	ldr	r3, [r3, #8]
 8008eb2:	021b      	lsls	r3, r3, #8
 8008eb4:	697a      	ldr	r2, [r7, #20]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	4a21      	ldr	r2, [pc, #132]	; (8008f44 <TIM_OC3_SetConfig+0xe0>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d003      	beq.n	8008eca <TIM_OC3_SetConfig+0x66>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	4a20      	ldr	r2, [pc, #128]	; (8008f48 <TIM_OC3_SetConfig+0xe4>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d10d      	bne.n	8008ee6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ed0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	68db      	ldr	r3, [r3, #12]
 8008ed6:	021b      	lsls	r3, r3, #8
 8008ed8:	697a      	ldr	r2, [r7, #20]
 8008eda:	4313      	orrs	r3, r2
 8008edc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ee4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	4a16      	ldr	r2, [pc, #88]	; (8008f44 <TIM_OC3_SetConfig+0xe0>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d003      	beq.n	8008ef6 <TIM_OC3_SetConfig+0x92>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	4a15      	ldr	r2, [pc, #84]	; (8008f48 <TIM_OC3_SetConfig+0xe4>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d113      	bne.n	8008f1e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008efc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	695b      	ldr	r3, [r3, #20]
 8008f0a:	011b      	lsls	r3, r3, #4
 8008f0c:	693a      	ldr	r2, [r7, #16]
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	699b      	ldr	r3, [r3, #24]
 8008f16:	011b      	lsls	r3, r3, #4
 8008f18:	693a      	ldr	r2, [r7, #16]
 8008f1a:	4313      	orrs	r3, r2
 8008f1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	693a      	ldr	r2, [r7, #16]
 8008f22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	68fa      	ldr	r2, [r7, #12]
 8008f28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	685a      	ldr	r2, [r3, #4]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	697a      	ldr	r2, [r7, #20]
 8008f36:	621a      	str	r2, [r3, #32]
}
 8008f38:	bf00      	nop
 8008f3a:	371c      	adds	r7, #28
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f42:	4770      	bx	lr
 8008f44:	40010000 	.word	0x40010000
 8008f48:	40010400 	.word	0x40010400

08008f4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b087      	sub	sp, #28
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6a1b      	ldr	r3, [r3, #32]
 8008f5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6a1b      	ldr	r3, [r3, #32]
 8008f66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	69db      	ldr	r3, [r3, #28]
 8008f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	021b      	lsls	r3, r3, #8
 8008f8a:	68fa      	ldr	r2, [r7, #12]
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	031b      	lsls	r3, r3, #12
 8008f9e:	693a      	ldr	r2, [r7, #16]
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	4a12      	ldr	r2, [pc, #72]	; (8008ff0 <TIM_OC4_SetConfig+0xa4>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d003      	beq.n	8008fb4 <TIM_OC4_SetConfig+0x68>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	4a11      	ldr	r2, [pc, #68]	; (8008ff4 <TIM_OC4_SetConfig+0xa8>)
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d109      	bne.n	8008fc8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008fba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fbc:	683b      	ldr	r3, [r7, #0]
 8008fbe:	695b      	ldr	r3, [r3, #20]
 8008fc0:	019b      	lsls	r3, r3, #6
 8008fc2:	697a      	ldr	r2, [r7, #20]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	697a      	ldr	r2, [r7, #20]
 8008fcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	68fa      	ldr	r2, [r7, #12]
 8008fd2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	685a      	ldr	r2, [r3, #4]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	693a      	ldr	r2, [r7, #16]
 8008fe0:	621a      	str	r2, [r3, #32]
}
 8008fe2:	bf00      	nop
 8008fe4:	371c      	adds	r7, #28
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop
 8008ff0:	40010000 	.word	0x40010000
 8008ff4:	40010400 	.word	0x40010400

08008ff8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	b087      	sub	sp, #28
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	60b9      	str	r1, [r7, #8]
 8009002:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	6a1b      	ldr	r3, [r3, #32]
 8009008:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	6a1b      	ldr	r3, [r3, #32]
 800900e:	f023 0201 	bic.w	r2, r3, #1
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	699b      	ldr	r3, [r3, #24]
 800901a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800901c:	693b      	ldr	r3, [r7, #16]
 800901e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009022:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	011b      	lsls	r3, r3, #4
 8009028:	693a      	ldr	r2, [r7, #16]
 800902a:	4313      	orrs	r3, r2
 800902c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	f023 030a 	bic.w	r3, r3, #10
 8009034:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009036:	697a      	ldr	r2, [r7, #20]
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	4313      	orrs	r3, r2
 800903c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	693a      	ldr	r2, [r7, #16]
 8009042:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	697a      	ldr	r2, [r7, #20]
 8009048:	621a      	str	r2, [r3, #32]
}
 800904a:	bf00      	nop
 800904c:	371c      	adds	r7, #28
 800904e:	46bd      	mov	sp, r7
 8009050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009054:	4770      	bx	lr

08009056 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009056:	b480      	push	{r7}
 8009058:	b087      	sub	sp, #28
 800905a:	af00      	add	r7, sp, #0
 800905c:	60f8      	str	r0, [r7, #12]
 800905e:	60b9      	str	r1, [r7, #8]
 8009060:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	6a1b      	ldr	r3, [r3, #32]
 8009066:	f023 0210 	bic.w	r2, r3, #16
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	699b      	ldr	r3, [r3, #24]
 8009072:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	6a1b      	ldr	r3, [r3, #32]
 8009078:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009080:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	031b      	lsls	r3, r3, #12
 8009086:	697a      	ldr	r2, [r7, #20]
 8009088:	4313      	orrs	r3, r2
 800908a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009092:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	011b      	lsls	r3, r3, #4
 8009098:	693a      	ldr	r2, [r7, #16]
 800909a:	4313      	orrs	r3, r2
 800909c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	697a      	ldr	r2, [r7, #20]
 80090a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	693a      	ldr	r2, [r7, #16]
 80090a8:	621a      	str	r2, [r3, #32]
}
 80090aa:	bf00      	nop
 80090ac:	371c      	adds	r7, #28
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr

080090b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80090b6:	b480      	push	{r7}
 80090b8:	b085      	sub	sp, #20
 80090ba:	af00      	add	r7, sp, #0
 80090bc:	6078      	str	r0, [r7, #4]
 80090be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80090ce:	683a      	ldr	r2, [r7, #0]
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	4313      	orrs	r3, r2
 80090d4:	f043 0307 	orr.w	r3, r3, #7
 80090d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	68fa      	ldr	r2, [r7, #12]
 80090de:	609a      	str	r2, [r3, #8]
}
 80090e0:	bf00      	nop
 80090e2:	3714      	adds	r7, #20
 80090e4:	46bd      	mov	sp, r7
 80090e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ea:	4770      	bx	lr

080090ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80090ec:	b480      	push	{r7}
 80090ee:	b087      	sub	sp, #28
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	60f8      	str	r0, [r7, #12]
 80090f4:	60b9      	str	r1, [r7, #8]
 80090f6:	607a      	str	r2, [r7, #4]
 80090f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009106:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	021a      	lsls	r2, r3, #8
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	431a      	orrs	r2, r3
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	4313      	orrs	r3, r2
 8009114:	697a      	ldr	r2, [r7, #20]
 8009116:	4313      	orrs	r3, r2
 8009118:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	697a      	ldr	r2, [r7, #20]
 800911e:	609a      	str	r2, [r3, #8]
}
 8009120:	bf00      	nop
 8009122:	371c      	adds	r7, #28
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr

0800912c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800912c:	b480      	push	{r7}
 800912e:	b087      	sub	sp, #28
 8009130:	af00      	add	r7, sp, #0
 8009132:	60f8      	str	r0, [r7, #12]
 8009134:	60b9      	str	r1, [r7, #8]
 8009136:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	f003 031f 	and.w	r3, r3, #31
 800913e:	2201      	movs	r2, #1
 8009140:	fa02 f303 	lsl.w	r3, r2, r3
 8009144:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	6a1a      	ldr	r2, [r3, #32]
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	43db      	mvns	r3, r3
 800914e:	401a      	ands	r2, r3
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	6a1a      	ldr	r2, [r3, #32]
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	f003 031f 	and.w	r3, r3, #31
 800915e:	6879      	ldr	r1, [r7, #4]
 8009160:	fa01 f303 	lsl.w	r3, r1, r3
 8009164:	431a      	orrs	r2, r3
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	621a      	str	r2, [r3, #32]
}
 800916a:	bf00      	nop
 800916c:	371c      	adds	r7, #28
 800916e:	46bd      	mov	sp, r7
 8009170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009174:	4770      	bx	lr
	...

08009178 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009178:	b480      	push	{r7}
 800917a:	b085      	sub	sp, #20
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009188:	2b01      	cmp	r3, #1
 800918a:	d101      	bne.n	8009190 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800918c:	2302      	movs	r3, #2
 800918e:	e05a      	b.n	8009246 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2201      	movs	r2, #1
 8009194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2202      	movs	r2, #2
 800919c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	689b      	ldr	r3, [r3, #8]
 80091ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	68fa      	ldr	r2, [r7, #12]
 80091be:	4313      	orrs	r3, r2
 80091c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	68fa      	ldr	r2, [r7, #12]
 80091c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a21      	ldr	r2, [pc, #132]	; (8009254 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d022      	beq.n	800921a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091dc:	d01d      	beq.n	800921a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a1d      	ldr	r2, [pc, #116]	; (8009258 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d018      	beq.n	800921a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4a1b      	ldr	r2, [pc, #108]	; (800925c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d013      	beq.n	800921a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	4a1a      	ldr	r2, [pc, #104]	; (8009260 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80091f8:	4293      	cmp	r3, r2
 80091fa:	d00e      	beq.n	800921a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a18      	ldr	r2, [pc, #96]	; (8009264 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d009      	beq.n	800921a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4a17      	ldr	r2, [pc, #92]	; (8009268 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d004      	beq.n	800921a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a15      	ldr	r2, [pc, #84]	; (800926c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d10c      	bne.n	8009234 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009220:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	685b      	ldr	r3, [r3, #4]
 8009226:	68ba      	ldr	r2, [r7, #8]
 8009228:	4313      	orrs	r3, r2
 800922a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	68ba      	ldr	r2, [r7, #8]
 8009232:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2201      	movs	r2, #1
 8009238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2200      	movs	r2, #0
 8009240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3714      	adds	r7, #20
 800924a:	46bd      	mov	sp, r7
 800924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009250:	4770      	bx	lr
 8009252:	bf00      	nop
 8009254:	40010000 	.word	0x40010000
 8009258:	40000400 	.word	0x40000400
 800925c:	40000800 	.word	0x40000800
 8009260:	40000c00 	.word	0x40000c00
 8009264:	40010400 	.word	0x40010400
 8009268:	40014000 	.word	0x40014000
 800926c:	40001800 	.word	0x40001800

08009270 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009270:	b480      	push	{r7}
 8009272:	b085      	sub	sp, #20
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
 8009278:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800927a:	2300      	movs	r3, #0
 800927c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009284:	2b01      	cmp	r3, #1
 8009286:	d101      	bne.n	800928c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009288:	2302      	movs	r3, #2
 800928a:	e03d      	b.n	8009308 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2201      	movs	r2, #1
 8009290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	68db      	ldr	r3, [r3, #12]
 800929e:	4313      	orrs	r3, r2
 80092a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	4313      	orrs	r3, r2
 80092ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	4313      	orrs	r3, r2
 80092bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4313      	orrs	r3, r2
 80092ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	691b      	ldr	r3, [r3, #16]
 80092d6:	4313      	orrs	r3, r2
 80092d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	695b      	ldr	r3, [r3, #20]
 80092e4:	4313      	orrs	r3, r2
 80092e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	69db      	ldr	r3, [r3, #28]
 80092f2:	4313      	orrs	r3, r2
 80092f4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	68fa      	ldr	r2, [r7, #12]
 80092fc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2200      	movs	r2, #0
 8009302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009306:	2300      	movs	r3, #0
}
 8009308:	4618      	mov	r0, r3
 800930a:	3714      	adds	r7, #20
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009314:	b480      	push	{r7}
 8009316:	b083      	sub	sp, #12
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800931c:	bf00      	nop
 800931e:	370c      	adds	r7, #12
 8009320:	46bd      	mov	sp, r7
 8009322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009326:	4770      	bx	lr

08009328 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009328:	b480      	push	{r7}
 800932a:	b083      	sub	sp, #12
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009330:	bf00      	nop
 8009332:	370c      	adds	r7, #12
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b082      	sub	sp, #8
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d101      	bne.n	800934e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800934a:	2301      	movs	r3, #1
 800934c:	e03f      	b.n	80093ce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009354:	b2db      	uxtb	r3, r3
 8009356:	2b00      	cmp	r3, #0
 8009358:	d106      	bne.n	8009368 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2200      	movs	r2, #0
 800935e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f7f9 fb72 	bl	8002a4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2224      	movs	r2, #36	; 0x24
 800936c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	68da      	ldr	r2, [r3, #12]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800937e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f000 f829 	bl	80093d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	691a      	ldr	r2, [r3, #16]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009394:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	695a      	ldr	r2, [r3, #20]
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80093a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	68da      	ldr	r2, [r3, #12]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80093b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2200      	movs	r2, #0
 80093ba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2220      	movs	r2, #32
 80093c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2220      	movs	r2, #32
 80093c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80093cc:	2300      	movs	r3, #0
}
 80093ce:	4618      	mov	r0, r3
 80093d0:	3708      	adds	r7, #8
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
	...

080093d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093dc:	b09f      	sub	sp, #124	; 0x7c
 80093de:	af00      	add	r7, sp, #0
 80093e0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	691b      	ldr	r3, [r3, #16]
 80093e8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80093ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093ee:	68d9      	ldr	r1, [r3, #12]
 80093f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093f2:	681a      	ldr	r2, [r3, #0]
 80093f4:	ea40 0301 	orr.w	r3, r0, r1
 80093f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80093fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093fc:	689a      	ldr	r2, [r3, #8]
 80093fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	431a      	orrs	r2, r3
 8009404:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009406:	695b      	ldr	r3, [r3, #20]
 8009408:	431a      	orrs	r2, r3
 800940a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800940c:	69db      	ldr	r3, [r3, #28]
 800940e:	4313      	orrs	r3, r2
 8009410:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8009412:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	68db      	ldr	r3, [r3, #12]
 8009418:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800941c:	f021 010c 	bic.w	r1, r1, #12
 8009420:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009422:	681a      	ldr	r2, [r3, #0]
 8009424:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009426:	430b      	orrs	r3, r1
 8009428:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800942a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	695b      	ldr	r3, [r3, #20]
 8009430:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009434:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009436:	6999      	ldr	r1, [r3, #24]
 8009438:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800943a:	681a      	ldr	r2, [r3, #0]
 800943c:	ea40 0301 	orr.w	r3, r0, r1
 8009440:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009442:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	4bc5      	ldr	r3, [pc, #788]	; (800975c <UART_SetConfig+0x384>)
 8009448:	429a      	cmp	r2, r3
 800944a:	d004      	beq.n	8009456 <UART_SetConfig+0x7e>
 800944c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800944e:	681a      	ldr	r2, [r3, #0]
 8009450:	4bc3      	ldr	r3, [pc, #780]	; (8009760 <UART_SetConfig+0x388>)
 8009452:	429a      	cmp	r2, r3
 8009454:	d103      	bne.n	800945e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009456:	f7fc ff1d 	bl	8006294 <HAL_RCC_GetPCLK2Freq>
 800945a:	6778      	str	r0, [r7, #116]	; 0x74
 800945c:	e002      	b.n	8009464 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800945e:	f7fc ff05 	bl	800626c <HAL_RCC_GetPCLK1Freq>
 8009462:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009464:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009466:	69db      	ldr	r3, [r3, #28]
 8009468:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800946c:	f040 80b6 	bne.w	80095dc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009470:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009472:	461c      	mov	r4, r3
 8009474:	f04f 0500 	mov.w	r5, #0
 8009478:	4622      	mov	r2, r4
 800947a:	462b      	mov	r3, r5
 800947c:	1891      	adds	r1, r2, r2
 800947e:	6439      	str	r1, [r7, #64]	; 0x40
 8009480:	415b      	adcs	r3, r3
 8009482:	647b      	str	r3, [r7, #68]	; 0x44
 8009484:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009488:	1912      	adds	r2, r2, r4
 800948a:	eb45 0303 	adc.w	r3, r5, r3
 800948e:	f04f 0000 	mov.w	r0, #0
 8009492:	f04f 0100 	mov.w	r1, #0
 8009496:	00d9      	lsls	r1, r3, #3
 8009498:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800949c:	00d0      	lsls	r0, r2, #3
 800949e:	4602      	mov	r2, r0
 80094a0:	460b      	mov	r3, r1
 80094a2:	1911      	adds	r1, r2, r4
 80094a4:	6639      	str	r1, [r7, #96]	; 0x60
 80094a6:	416b      	adcs	r3, r5
 80094a8:	667b      	str	r3, [r7, #100]	; 0x64
 80094aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	461a      	mov	r2, r3
 80094b0:	f04f 0300 	mov.w	r3, #0
 80094b4:	1891      	adds	r1, r2, r2
 80094b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80094b8:	415b      	adcs	r3, r3
 80094ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80094c0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80094c4:	f7f6 fe80 	bl	80001c8 <__aeabi_uldivmod>
 80094c8:	4602      	mov	r2, r0
 80094ca:	460b      	mov	r3, r1
 80094cc:	4ba5      	ldr	r3, [pc, #660]	; (8009764 <UART_SetConfig+0x38c>)
 80094ce:	fba3 2302 	umull	r2, r3, r3, r2
 80094d2:	095b      	lsrs	r3, r3, #5
 80094d4:	011e      	lsls	r6, r3, #4
 80094d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80094d8:	461c      	mov	r4, r3
 80094da:	f04f 0500 	mov.w	r5, #0
 80094de:	4622      	mov	r2, r4
 80094e0:	462b      	mov	r3, r5
 80094e2:	1891      	adds	r1, r2, r2
 80094e4:	6339      	str	r1, [r7, #48]	; 0x30
 80094e6:	415b      	adcs	r3, r3
 80094e8:	637b      	str	r3, [r7, #52]	; 0x34
 80094ea:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80094ee:	1912      	adds	r2, r2, r4
 80094f0:	eb45 0303 	adc.w	r3, r5, r3
 80094f4:	f04f 0000 	mov.w	r0, #0
 80094f8:	f04f 0100 	mov.w	r1, #0
 80094fc:	00d9      	lsls	r1, r3, #3
 80094fe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009502:	00d0      	lsls	r0, r2, #3
 8009504:	4602      	mov	r2, r0
 8009506:	460b      	mov	r3, r1
 8009508:	1911      	adds	r1, r2, r4
 800950a:	65b9      	str	r1, [r7, #88]	; 0x58
 800950c:	416b      	adcs	r3, r5
 800950e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009510:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	461a      	mov	r2, r3
 8009516:	f04f 0300 	mov.w	r3, #0
 800951a:	1891      	adds	r1, r2, r2
 800951c:	62b9      	str	r1, [r7, #40]	; 0x28
 800951e:	415b      	adcs	r3, r3
 8009520:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009522:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009526:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800952a:	f7f6 fe4d 	bl	80001c8 <__aeabi_uldivmod>
 800952e:	4602      	mov	r2, r0
 8009530:	460b      	mov	r3, r1
 8009532:	4b8c      	ldr	r3, [pc, #560]	; (8009764 <UART_SetConfig+0x38c>)
 8009534:	fba3 1302 	umull	r1, r3, r3, r2
 8009538:	095b      	lsrs	r3, r3, #5
 800953a:	2164      	movs	r1, #100	; 0x64
 800953c:	fb01 f303 	mul.w	r3, r1, r3
 8009540:	1ad3      	subs	r3, r2, r3
 8009542:	00db      	lsls	r3, r3, #3
 8009544:	3332      	adds	r3, #50	; 0x32
 8009546:	4a87      	ldr	r2, [pc, #540]	; (8009764 <UART_SetConfig+0x38c>)
 8009548:	fba2 2303 	umull	r2, r3, r2, r3
 800954c:	095b      	lsrs	r3, r3, #5
 800954e:	005b      	lsls	r3, r3, #1
 8009550:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009554:	441e      	add	r6, r3
 8009556:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009558:	4618      	mov	r0, r3
 800955a:	f04f 0100 	mov.w	r1, #0
 800955e:	4602      	mov	r2, r0
 8009560:	460b      	mov	r3, r1
 8009562:	1894      	adds	r4, r2, r2
 8009564:	623c      	str	r4, [r7, #32]
 8009566:	415b      	adcs	r3, r3
 8009568:	627b      	str	r3, [r7, #36]	; 0x24
 800956a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800956e:	1812      	adds	r2, r2, r0
 8009570:	eb41 0303 	adc.w	r3, r1, r3
 8009574:	f04f 0400 	mov.w	r4, #0
 8009578:	f04f 0500 	mov.w	r5, #0
 800957c:	00dd      	lsls	r5, r3, #3
 800957e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009582:	00d4      	lsls	r4, r2, #3
 8009584:	4622      	mov	r2, r4
 8009586:	462b      	mov	r3, r5
 8009588:	1814      	adds	r4, r2, r0
 800958a:	653c      	str	r4, [r7, #80]	; 0x50
 800958c:	414b      	adcs	r3, r1
 800958e:	657b      	str	r3, [r7, #84]	; 0x54
 8009590:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	461a      	mov	r2, r3
 8009596:	f04f 0300 	mov.w	r3, #0
 800959a:	1891      	adds	r1, r2, r2
 800959c:	61b9      	str	r1, [r7, #24]
 800959e:	415b      	adcs	r3, r3
 80095a0:	61fb      	str	r3, [r7, #28]
 80095a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80095a6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80095aa:	f7f6 fe0d 	bl	80001c8 <__aeabi_uldivmod>
 80095ae:	4602      	mov	r2, r0
 80095b0:	460b      	mov	r3, r1
 80095b2:	4b6c      	ldr	r3, [pc, #432]	; (8009764 <UART_SetConfig+0x38c>)
 80095b4:	fba3 1302 	umull	r1, r3, r3, r2
 80095b8:	095b      	lsrs	r3, r3, #5
 80095ba:	2164      	movs	r1, #100	; 0x64
 80095bc:	fb01 f303 	mul.w	r3, r1, r3
 80095c0:	1ad3      	subs	r3, r2, r3
 80095c2:	00db      	lsls	r3, r3, #3
 80095c4:	3332      	adds	r3, #50	; 0x32
 80095c6:	4a67      	ldr	r2, [pc, #412]	; (8009764 <UART_SetConfig+0x38c>)
 80095c8:	fba2 2303 	umull	r2, r3, r2, r3
 80095cc:	095b      	lsrs	r3, r3, #5
 80095ce:	f003 0207 	and.w	r2, r3, #7
 80095d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4432      	add	r2, r6
 80095d8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80095da:	e0b9      	b.n	8009750 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80095dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80095de:	461c      	mov	r4, r3
 80095e0:	f04f 0500 	mov.w	r5, #0
 80095e4:	4622      	mov	r2, r4
 80095e6:	462b      	mov	r3, r5
 80095e8:	1891      	adds	r1, r2, r2
 80095ea:	6139      	str	r1, [r7, #16]
 80095ec:	415b      	adcs	r3, r3
 80095ee:	617b      	str	r3, [r7, #20]
 80095f0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80095f4:	1912      	adds	r2, r2, r4
 80095f6:	eb45 0303 	adc.w	r3, r5, r3
 80095fa:	f04f 0000 	mov.w	r0, #0
 80095fe:	f04f 0100 	mov.w	r1, #0
 8009602:	00d9      	lsls	r1, r3, #3
 8009604:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009608:	00d0      	lsls	r0, r2, #3
 800960a:	4602      	mov	r2, r0
 800960c:	460b      	mov	r3, r1
 800960e:	eb12 0804 	adds.w	r8, r2, r4
 8009612:	eb43 0905 	adc.w	r9, r3, r5
 8009616:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009618:	685b      	ldr	r3, [r3, #4]
 800961a:	4618      	mov	r0, r3
 800961c:	f04f 0100 	mov.w	r1, #0
 8009620:	f04f 0200 	mov.w	r2, #0
 8009624:	f04f 0300 	mov.w	r3, #0
 8009628:	008b      	lsls	r3, r1, #2
 800962a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800962e:	0082      	lsls	r2, r0, #2
 8009630:	4640      	mov	r0, r8
 8009632:	4649      	mov	r1, r9
 8009634:	f7f6 fdc8 	bl	80001c8 <__aeabi_uldivmod>
 8009638:	4602      	mov	r2, r0
 800963a:	460b      	mov	r3, r1
 800963c:	4b49      	ldr	r3, [pc, #292]	; (8009764 <UART_SetConfig+0x38c>)
 800963e:	fba3 2302 	umull	r2, r3, r3, r2
 8009642:	095b      	lsrs	r3, r3, #5
 8009644:	011e      	lsls	r6, r3, #4
 8009646:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009648:	4618      	mov	r0, r3
 800964a:	f04f 0100 	mov.w	r1, #0
 800964e:	4602      	mov	r2, r0
 8009650:	460b      	mov	r3, r1
 8009652:	1894      	adds	r4, r2, r2
 8009654:	60bc      	str	r4, [r7, #8]
 8009656:	415b      	adcs	r3, r3
 8009658:	60fb      	str	r3, [r7, #12]
 800965a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800965e:	1812      	adds	r2, r2, r0
 8009660:	eb41 0303 	adc.w	r3, r1, r3
 8009664:	f04f 0400 	mov.w	r4, #0
 8009668:	f04f 0500 	mov.w	r5, #0
 800966c:	00dd      	lsls	r5, r3, #3
 800966e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009672:	00d4      	lsls	r4, r2, #3
 8009674:	4622      	mov	r2, r4
 8009676:	462b      	mov	r3, r5
 8009678:	1814      	adds	r4, r2, r0
 800967a:	64bc      	str	r4, [r7, #72]	; 0x48
 800967c:	414b      	adcs	r3, r1
 800967e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009680:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	4618      	mov	r0, r3
 8009686:	f04f 0100 	mov.w	r1, #0
 800968a:	f04f 0200 	mov.w	r2, #0
 800968e:	f04f 0300 	mov.w	r3, #0
 8009692:	008b      	lsls	r3, r1, #2
 8009694:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009698:	0082      	lsls	r2, r0, #2
 800969a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800969e:	f7f6 fd93 	bl	80001c8 <__aeabi_uldivmod>
 80096a2:	4602      	mov	r2, r0
 80096a4:	460b      	mov	r3, r1
 80096a6:	4b2f      	ldr	r3, [pc, #188]	; (8009764 <UART_SetConfig+0x38c>)
 80096a8:	fba3 1302 	umull	r1, r3, r3, r2
 80096ac:	095b      	lsrs	r3, r3, #5
 80096ae:	2164      	movs	r1, #100	; 0x64
 80096b0:	fb01 f303 	mul.w	r3, r1, r3
 80096b4:	1ad3      	subs	r3, r2, r3
 80096b6:	011b      	lsls	r3, r3, #4
 80096b8:	3332      	adds	r3, #50	; 0x32
 80096ba:	4a2a      	ldr	r2, [pc, #168]	; (8009764 <UART_SetConfig+0x38c>)
 80096bc:	fba2 2303 	umull	r2, r3, r2, r3
 80096c0:	095b      	lsrs	r3, r3, #5
 80096c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80096c6:	441e      	add	r6, r3
 80096c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80096ca:	4618      	mov	r0, r3
 80096cc:	f04f 0100 	mov.w	r1, #0
 80096d0:	4602      	mov	r2, r0
 80096d2:	460b      	mov	r3, r1
 80096d4:	1894      	adds	r4, r2, r2
 80096d6:	603c      	str	r4, [r7, #0]
 80096d8:	415b      	adcs	r3, r3
 80096da:	607b      	str	r3, [r7, #4]
 80096dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096e0:	1812      	adds	r2, r2, r0
 80096e2:	eb41 0303 	adc.w	r3, r1, r3
 80096e6:	f04f 0400 	mov.w	r4, #0
 80096ea:	f04f 0500 	mov.w	r5, #0
 80096ee:	00dd      	lsls	r5, r3, #3
 80096f0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80096f4:	00d4      	lsls	r4, r2, #3
 80096f6:	4622      	mov	r2, r4
 80096f8:	462b      	mov	r3, r5
 80096fa:	eb12 0a00 	adds.w	sl, r2, r0
 80096fe:	eb43 0b01 	adc.w	fp, r3, r1
 8009702:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009704:	685b      	ldr	r3, [r3, #4]
 8009706:	4618      	mov	r0, r3
 8009708:	f04f 0100 	mov.w	r1, #0
 800970c:	f04f 0200 	mov.w	r2, #0
 8009710:	f04f 0300 	mov.w	r3, #0
 8009714:	008b      	lsls	r3, r1, #2
 8009716:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800971a:	0082      	lsls	r2, r0, #2
 800971c:	4650      	mov	r0, sl
 800971e:	4659      	mov	r1, fp
 8009720:	f7f6 fd52 	bl	80001c8 <__aeabi_uldivmod>
 8009724:	4602      	mov	r2, r0
 8009726:	460b      	mov	r3, r1
 8009728:	4b0e      	ldr	r3, [pc, #56]	; (8009764 <UART_SetConfig+0x38c>)
 800972a:	fba3 1302 	umull	r1, r3, r3, r2
 800972e:	095b      	lsrs	r3, r3, #5
 8009730:	2164      	movs	r1, #100	; 0x64
 8009732:	fb01 f303 	mul.w	r3, r1, r3
 8009736:	1ad3      	subs	r3, r2, r3
 8009738:	011b      	lsls	r3, r3, #4
 800973a:	3332      	adds	r3, #50	; 0x32
 800973c:	4a09      	ldr	r2, [pc, #36]	; (8009764 <UART_SetConfig+0x38c>)
 800973e:	fba2 2303 	umull	r2, r3, r2, r3
 8009742:	095b      	lsrs	r3, r3, #5
 8009744:	f003 020f 	and.w	r2, r3, #15
 8009748:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	4432      	add	r2, r6
 800974e:	609a      	str	r2, [r3, #8]
}
 8009750:	bf00      	nop
 8009752:	377c      	adds	r7, #124	; 0x7c
 8009754:	46bd      	mov	sp, r7
 8009756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800975a:	bf00      	nop
 800975c:	40011000 	.word	0x40011000
 8009760:	40011400 	.word	0x40011400
 8009764:	51eb851f 	.word	0x51eb851f

08009768 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009768:	b084      	sub	sp, #16
 800976a:	b580      	push	{r7, lr}
 800976c:	b084      	sub	sp, #16
 800976e:	af00      	add	r7, sp, #0
 8009770:	6078      	str	r0, [r7, #4]
 8009772:	f107 001c 	add.w	r0, r7, #28
 8009776:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800977a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800977c:	2b01      	cmp	r3, #1
 800977e:	d122      	bne.n	80097c6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009784:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	68db      	ldr	r3, [r3, #12]
 8009790:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009794:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009798:	687a      	ldr	r2, [r7, #4]
 800979a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	68db      	ldr	r3, [r3, #12]
 80097a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80097a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	d105      	bne.n	80097ba <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	68db      	ldr	r3, [r3, #12]
 80097b2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f001 fac6 	bl	800ad4c <USB_CoreReset>
 80097c0:	4603      	mov	r3, r0
 80097c2:	73fb      	strb	r3, [r7, #15]
 80097c4:	e01a      	b.n	80097fc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	68db      	ldr	r3, [r3, #12]
 80097ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f001 faba 	bl	800ad4c <USB_CoreReset>
 80097d8:	4603      	mov	r3, r0
 80097da:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80097dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d106      	bne.n	80097f0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097e6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	639a      	str	r2, [r3, #56]	; 0x38
 80097ee:	e005      	b.n	80097fc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80097fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097fe:	2b01      	cmp	r3, #1
 8009800:	d10b      	bne.n	800981a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	689b      	ldr	r3, [r3, #8]
 8009806:	f043 0206 	orr.w	r2, r3, #6
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	689b      	ldr	r3, [r3, #8]
 8009812:	f043 0220 	orr.w	r2, r3, #32
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800981a:	7bfb      	ldrb	r3, [r7, #15]
}
 800981c:	4618      	mov	r0, r3
 800981e:	3710      	adds	r7, #16
 8009820:	46bd      	mov	sp, r7
 8009822:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009826:	b004      	add	sp, #16
 8009828:	4770      	bx	lr
	...

0800982c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800982c:	b480      	push	{r7}
 800982e:	b087      	sub	sp, #28
 8009830:	af00      	add	r7, sp, #0
 8009832:	60f8      	str	r0, [r7, #12]
 8009834:	60b9      	str	r1, [r7, #8]
 8009836:	4613      	mov	r3, r2
 8009838:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800983a:	79fb      	ldrb	r3, [r7, #7]
 800983c:	2b02      	cmp	r3, #2
 800983e:	d165      	bne.n	800990c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	4a41      	ldr	r2, [pc, #260]	; (8009948 <USB_SetTurnaroundTime+0x11c>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d906      	bls.n	8009856 <USB_SetTurnaroundTime+0x2a>
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	4a40      	ldr	r2, [pc, #256]	; (800994c <USB_SetTurnaroundTime+0x120>)
 800984c:	4293      	cmp	r3, r2
 800984e:	d202      	bcs.n	8009856 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009850:	230f      	movs	r3, #15
 8009852:	617b      	str	r3, [r7, #20]
 8009854:	e062      	b.n	800991c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	4a3c      	ldr	r2, [pc, #240]	; (800994c <USB_SetTurnaroundTime+0x120>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d306      	bcc.n	800986c <USB_SetTurnaroundTime+0x40>
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	4a3b      	ldr	r2, [pc, #236]	; (8009950 <USB_SetTurnaroundTime+0x124>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d202      	bcs.n	800986c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009866:	230e      	movs	r3, #14
 8009868:	617b      	str	r3, [r7, #20]
 800986a:	e057      	b.n	800991c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	4a38      	ldr	r2, [pc, #224]	; (8009950 <USB_SetTurnaroundTime+0x124>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d306      	bcc.n	8009882 <USB_SetTurnaroundTime+0x56>
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	4a37      	ldr	r2, [pc, #220]	; (8009954 <USB_SetTurnaroundTime+0x128>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d202      	bcs.n	8009882 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800987c:	230d      	movs	r3, #13
 800987e:	617b      	str	r3, [r7, #20]
 8009880:	e04c      	b.n	800991c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	4a33      	ldr	r2, [pc, #204]	; (8009954 <USB_SetTurnaroundTime+0x128>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d306      	bcc.n	8009898 <USB_SetTurnaroundTime+0x6c>
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	4a32      	ldr	r2, [pc, #200]	; (8009958 <USB_SetTurnaroundTime+0x12c>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d802      	bhi.n	8009898 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009892:	230c      	movs	r3, #12
 8009894:	617b      	str	r3, [r7, #20]
 8009896:	e041      	b.n	800991c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	4a2f      	ldr	r2, [pc, #188]	; (8009958 <USB_SetTurnaroundTime+0x12c>)
 800989c:	4293      	cmp	r3, r2
 800989e:	d906      	bls.n	80098ae <USB_SetTurnaroundTime+0x82>
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	4a2e      	ldr	r2, [pc, #184]	; (800995c <USB_SetTurnaroundTime+0x130>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d802      	bhi.n	80098ae <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80098a8:	230b      	movs	r3, #11
 80098aa:	617b      	str	r3, [r7, #20]
 80098ac:	e036      	b.n	800991c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	4a2a      	ldr	r2, [pc, #168]	; (800995c <USB_SetTurnaroundTime+0x130>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d906      	bls.n	80098c4 <USB_SetTurnaroundTime+0x98>
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	4a29      	ldr	r2, [pc, #164]	; (8009960 <USB_SetTurnaroundTime+0x134>)
 80098ba:	4293      	cmp	r3, r2
 80098bc:	d802      	bhi.n	80098c4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80098be:	230a      	movs	r3, #10
 80098c0:	617b      	str	r3, [r7, #20]
 80098c2:	e02b      	b.n	800991c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	4a26      	ldr	r2, [pc, #152]	; (8009960 <USB_SetTurnaroundTime+0x134>)
 80098c8:	4293      	cmp	r3, r2
 80098ca:	d906      	bls.n	80098da <USB_SetTurnaroundTime+0xae>
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	4a25      	ldr	r2, [pc, #148]	; (8009964 <USB_SetTurnaroundTime+0x138>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d202      	bcs.n	80098da <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80098d4:	2309      	movs	r3, #9
 80098d6:	617b      	str	r3, [r7, #20]
 80098d8:	e020      	b.n	800991c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	4a21      	ldr	r2, [pc, #132]	; (8009964 <USB_SetTurnaroundTime+0x138>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d306      	bcc.n	80098f0 <USB_SetTurnaroundTime+0xc4>
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	4a20      	ldr	r2, [pc, #128]	; (8009968 <USB_SetTurnaroundTime+0x13c>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d802      	bhi.n	80098f0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80098ea:	2308      	movs	r3, #8
 80098ec:	617b      	str	r3, [r7, #20]
 80098ee:	e015      	b.n	800991c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	4a1d      	ldr	r2, [pc, #116]	; (8009968 <USB_SetTurnaroundTime+0x13c>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d906      	bls.n	8009906 <USB_SetTurnaroundTime+0xda>
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	4a1c      	ldr	r2, [pc, #112]	; (800996c <USB_SetTurnaroundTime+0x140>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d202      	bcs.n	8009906 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009900:	2307      	movs	r3, #7
 8009902:	617b      	str	r3, [r7, #20]
 8009904:	e00a      	b.n	800991c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009906:	2306      	movs	r3, #6
 8009908:	617b      	str	r3, [r7, #20]
 800990a:	e007      	b.n	800991c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800990c:	79fb      	ldrb	r3, [r7, #7]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d102      	bne.n	8009918 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009912:	2309      	movs	r3, #9
 8009914:	617b      	str	r3, [r7, #20]
 8009916:	e001      	b.n	800991c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009918:	2309      	movs	r3, #9
 800991a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	68db      	ldr	r3, [r3, #12]
 8009920:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	68da      	ldr	r2, [r3, #12]
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	029b      	lsls	r3, r3, #10
 8009930:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8009934:	431a      	orrs	r2, r3
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800993a:	2300      	movs	r3, #0
}
 800993c:	4618      	mov	r0, r3
 800993e:	371c      	adds	r7, #28
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr
 8009948:	00d8acbf 	.word	0x00d8acbf
 800994c:	00e4e1c0 	.word	0x00e4e1c0
 8009950:	00f42400 	.word	0x00f42400
 8009954:	01067380 	.word	0x01067380
 8009958:	011a499f 	.word	0x011a499f
 800995c:	01312cff 	.word	0x01312cff
 8009960:	014ca43f 	.word	0x014ca43f
 8009964:	016e3600 	.word	0x016e3600
 8009968:	01a6ab1f 	.word	0x01a6ab1f
 800996c:	01e84800 	.word	0x01e84800

08009970 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009970:	b480      	push	{r7}
 8009972:	b083      	sub	sp, #12
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	689b      	ldr	r3, [r3, #8]
 800997c:	f043 0201 	orr.w	r2, r3, #1
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009984:	2300      	movs	r3, #0
}
 8009986:	4618      	mov	r0, r3
 8009988:	370c      	adds	r7, #12
 800998a:	46bd      	mov	sp, r7
 800998c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009990:	4770      	bx	lr

08009992 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009992:	b480      	push	{r7}
 8009994:	b083      	sub	sp, #12
 8009996:	af00      	add	r7, sp, #0
 8009998:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	f023 0201 	bic.w	r2, r3, #1
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80099a6:	2300      	movs	r3, #0
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	370c      	adds	r7, #12
 80099ac:	46bd      	mov	sp, r7
 80099ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b2:	4770      	bx	lr

080099b4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b082      	sub	sp, #8
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
 80099bc:	460b      	mov	r3, r1
 80099be:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	68db      	ldr	r3, [r3, #12]
 80099c4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80099cc:	78fb      	ldrb	r3, [r7, #3]
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d106      	bne.n	80099e0 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	68db      	ldr	r3, [r3, #12]
 80099d6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	60da      	str	r2, [r3, #12]
 80099de:	e00b      	b.n	80099f8 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80099e0:	78fb      	ldrb	r3, [r7, #3]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d106      	bne.n	80099f4 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	68db      	ldr	r3, [r3, #12]
 80099ea:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	60da      	str	r2, [r3, #12]
 80099f2:	e001      	b.n	80099f8 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80099f4:	2301      	movs	r3, #1
 80099f6:	e003      	b.n	8009a00 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80099f8:	2032      	movs	r0, #50	; 0x32
 80099fa:	f7f9 f9fb 	bl	8002df4 <HAL_Delay>

  return HAL_OK;
 80099fe:	2300      	movs	r3, #0
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3708      	adds	r7, #8
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009a08:	b084      	sub	sp, #16
 8009a0a:	b580      	push	{r7, lr}
 8009a0c:	b086      	sub	sp, #24
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
 8009a12:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009a16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009a22:	2300      	movs	r3, #0
 8009a24:	613b      	str	r3, [r7, #16]
 8009a26:	e009      	b.n	8009a3c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	3340      	adds	r3, #64	; 0x40
 8009a2e:	009b      	lsls	r3, r3, #2
 8009a30:	4413      	add	r3, r2
 8009a32:	2200      	movs	r2, #0
 8009a34:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	3301      	adds	r3, #1
 8009a3a:	613b      	str	r3, [r7, #16]
 8009a3c:	693b      	ldr	r3, [r7, #16]
 8009a3e:	2b0e      	cmp	r3, #14
 8009a40:	d9f2      	bls.n	8009a28 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009a42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d11c      	bne.n	8009a82 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a4e:	685b      	ldr	r3, [r3, #4]
 8009a50:	68fa      	ldr	r2, [r7, #12]
 8009a52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a56:	f043 0302 	orr.w	r3, r3, #2
 8009a5a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a60:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a6c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a78:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	639a      	str	r2, [r3, #56]	; 0x38
 8009a80:	e00b      	b.n	8009a9a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a86:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a92:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009aa0:	461a      	mov	r2, r3
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009aac:	4619      	mov	r1, r3
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	680b      	ldr	r3, [r1, #0]
 8009ab8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d10c      	bne.n	8009ada <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d104      	bne.n	8009ad0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009ac6:	2100      	movs	r1, #0
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	f000 f949 	bl	8009d60 <USB_SetDevSpeed>
 8009ace:	e008      	b.n	8009ae2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009ad0:	2101      	movs	r1, #1
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 f944 	bl	8009d60 <USB_SetDevSpeed>
 8009ad8:	e003      	b.n	8009ae2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009ada:	2103      	movs	r1, #3
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f000 f93f 	bl	8009d60 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009ae2:	2110      	movs	r1, #16
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f000 f8f3 	bl	8009cd0 <USB_FlushTxFifo>
 8009aea:	4603      	mov	r3, r0
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d001      	beq.n	8009af4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8009af0:	2301      	movs	r3, #1
 8009af2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f000 f911 	bl	8009d1c <USB_FlushRxFifo>
 8009afa:	4603      	mov	r3, r0
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d001      	beq.n	8009b04 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8009b00:	2301      	movs	r3, #1
 8009b02:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b0a:	461a      	mov	r2, r3
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b16:	461a      	mov	r2, r3
 8009b18:	2300      	movs	r3, #0
 8009b1a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b22:	461a      	mov	r2, r3
 8009b24:	2300      	movs	r3, #0
 8009b26:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009b28:	2300      	movs	r3, #0
 8009b2a:	613b      	str	r3, [r7, #16]
 8009b2c:	e043      	b.n	8009bb6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	015a      	lsls	r2, r3, #5
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	4413      	add	r3, r2
 8009b36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009b40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009b44:	d118      	bne.n	8009b78 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8009b46:	693b      	ldr	r3, [r7, #16]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d10a      	bne.n	8009b62 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009b4c:	693b      	ldr	r3, [r7, #16]
 8009b4e:	015a      	lsls	r2, r3, #5
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	4413      	add	r3, r2
 8009b54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b58:	461a      	mov	r2, r3
 8009b5a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009b5e:	6013      	str	r3, [r2, #0]
 8009b60:	e013      	b.n	8009b8a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009b62:	693b      	ldr	r3, [r7, #16]
 8009b64:	015a      	lsls	r2, r3, #5
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	4413      	add	r3, r2
 8009b6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b6e:	461a      	mov	r2, r3
 8009b70:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009b74:	6013      	str	r3, [r2, #0]
 8009b76:	e008      	b.n	8009b8a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	015a      	lsls	r2, r3, #5
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	4413      	add	r3, r2
 8009b80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b84:	461a      	mov	r2, r3
 8009b86:	2300      	movs	r3, #0
 8009b88:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	015a      	lsls	r2, r3, #5
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	4413      	add	r3, r2
 8009b92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b96:	461a      	mov	r2, r3
 8009b98:	2300      	movs	r3, #0
 8009b9a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009b9c:	693b      	ldr	r3, [r7, #16]
 8009b9e:	015a      	lsls	r2, r3, #5
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	4413      	add	r3, r2
 8009ba4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ba8:	461a      	mov	r2, r3
 8009baa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009bae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	3301      	adds	r3, #1
 8009bb4:	613b      	str	r3, [r7, #16]
 8009bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb8:	693a      	ldr	r2, [r7, #16]
 8009bba:	429a      	cmp	r2, r3
 8009bbc:	d3b7      	bcc.n	8009b2e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	613b      	str	r3, [r7, #16]
 8009bc2:	e043      	b.n	8009c4c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	015a      	lsls	r2, r3, #5
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	4413      	add	r3, r2
 8009bcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009bd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009bda:	d118      	bne.n	8009c0e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d10a      	bne.n	8009bf8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009be2:	693b      	ldr	r3, [r7, #16]
 8009be4:	015a      	lsls	r2, r3, #5
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	4413      	add	r3, r2
 8009bea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bee:	461a      	mov	r2, r3
 8009bf0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009bf4:	6013      	str	r3, [r2, #0]
 8009bf6:	e013      	b.n	8009c20 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009bf8:	693b      	ldr	r3, [r7, #16]
 8009bfa:	015a      	lsls	r2, r3, #5
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	4413      	add	r3, r2
 8009c00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c04:	461a      	mov	r2, r3
 8009c06:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009c0a:	6013      	str	r3, [r2, #0]
 8009c0c:	e008      	b.n	8009c20 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	015a      	lsls	r2, r3, #5
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	4413      	add	r3, r2
 8009c16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c1a:	461a      	mov	r2, r3
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009c20:	693b      	ldr	r3, [r7, #16]
 8009c22:	015a      	lsls	r2, r3, #5
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	4413      	add	r3, r2
 8009c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	2300      	movs	r3, #0
 8009c30:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009c32:	693b      	ldr	r3, [r7, #16]
 8009c34:	015a      	lsls	r2, r3, #5
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	4413      	add	r3, r2
 8009c3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c3e:	461a      	mov	r2, r3
 8009c40:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009c44:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009c46:	693b      	ldr	r3, [r7, #16]
 8009c48:	3301      	adds	r3, #1
 8009c4a:	613b      	str	r3, [r7, #16]
 8009c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c4e:	693a      	ldr	r2, [r7, #16]
 8009c50:	429a      	cmp	r2, r3
 8009c52:	d3b7      	bcc.n	8009bc4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c5a:	691b      	ldr	r3, [r3, #16]
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c66:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009c74:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d105      	bne.n	8009c88 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	699b      	ldr	r3, [r3, #24]
 8009c80:	f043 0210 	orr.w	r2, r3, #16
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	699a      	ldr	r2, [r3, #24]
 8009c8c:	4b0f      	ldr	r3, [pc, #60]	; (8009ccc <USB_DevInit+0x2c4>)
 8009c8e:	4313      	orrs	r3, r2
 8009c90:	687a      	ldr	r2, [r7, #4]
 8009c92:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009c94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d005      	beq.n	8009ca6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	699b      	ldr	r3, [r3, #24]
 8009c9e:	f043 0208 	orr.w	r2, r3, #8
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009ca6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	d107      	bne.n	8009cbc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	699b      	ldr	r3, [r3, #24]
 8009cb0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009cb4:	f043 0304 	orr.w	r3, r3, #4
 8009cb8:	687a      	ldr	r2, [r7, #4]
 8009cba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009cbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3718      	adds	r7, #24
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009cc8:	b004      	add	sp, #16
 8009cca:	4770      	bx	lr
 8009ccc:	803c3800 	.word	0x803c3800

08009cd0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b085      	sub	sp, #20
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
 8009cd8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009cda:	2300      	movs	r3, #0
 8009cdc:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	019b      	lsls	r3, r3, #6
 8009ce2:	f043 0220 	orr.w	r2, r3, #32
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	3301      	adds	r3, #1
 8009cee:	60fb      	str	r3, [r7, #12]
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	4a09      	ldr	r2, [pc, #36]	; (8009d18 <USB_FlushTxFifo+0x48>)
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d901      	bls.n	8009cfc <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009cf8:	2303      	movs	r3, #3
 8009cfa:	e006      	b.n	8009d0a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	691b      	ldr	r3, [r3, #16]
 8009d00:	f003 0320 	and.w	r3, r3, #32
 8009d04:	2b20      	cmp	r3, #32
 8009d06:	d0f0      	beq.n	8009cea <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009d08:	2300      	movs	r3, #0
}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	3714      	adds	r7, #20
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d14:	4770      	bx	lr
 8009d16:	bf00      	nop
 8009d18:	00030d40 	.word	0x00030d40

08009d1c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b085      	sub	sp, #20
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009d24:	2300      	movs	r3, #0
 8009d26:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2210      	movs	r2, #16
 8009d2c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	3301      	adds	r3, #1
 8009d32:	60fb      	str	r3, [r7, #12]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	4a09      	ldr	r2, [pc, #36]	; (8009d5c <USB_FlushRxFifo+0x40>)
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	d901      	bls.n	8009d40 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009d3c:	2303      	movs	r3, #3
 8009d3e:	e006      	b.n	8009d4e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	691b      	ldr	r3, [r3, #16]
 8009d44:	f003 0310 	and.w	r3, r3, #16
 8009d48:	2b10      	cmp	r3, #16
 8009d4a:	d0f0      	beq.n	8009d2e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009d4c:	2300      	movs	r3, #0
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3714      	adds	r7, #20
 8009d52:	46bd      	mov	sp, r7
 8009d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d58:	4770      	bx	lr
 8009d5a:	bf00      	nop
 8009d5c:	00030d40 	.word	0x00030d40

08009d60 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009d60:	b480      	push	{r7}
 8009d62:	b085      	sub	sp, #20
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
 8009d68:	460b      	mov	r3, r1
 8009d6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d76:	681a      	ldr	r2, [r3, #0]
 8009d78:	78fb      	ldrb	r3, [r7, #3]
 8009d7a:	68f9      	ldr	r1, [r7, #12]
 8009d7c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009d80:	4313      	orrs	r3, r2
 8009d82:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009d84:	2300      	movs	r3, #0
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3714      	adds	r7, #20
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d90:	4770      	bx	lr

08009d92 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009d92:	b480      	push	{r7}
 8009d94:	b087      	sub	sp, #28
 8009d96:	af00      	add	r7, sp, #0
 8009d98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009d9e:	693b      	ldr	r3, [r7, #16]
 8009da0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009da4:	689b      	ldr	r3, [r3, #8]
 8009da6:	f003 0306 	and.w	r3, r3, #6
 8009daa:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d102      	bne.n	8009db8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009db2:	2300      	movs	r3, #0
 8009db4:	75fb      	strb	r3, [r7, #23]
 8009db6:	e00a      	b.n	8009dce <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	2b02      	cmp	r3, #2
 8009dbc:	d002      	beq.n	8009dc4 <USB_GetDevSpeed+0x32>
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2b06      	cmp	r3, #6
 8009dc2:	d102      	bne.n	8009dca <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009dc4:	2302      	movs	r3, #2
 8009dc6:	75fb      	strb	r3, [r7, #23]
 8009dc8:	e001      	b.n	8009dce <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009dca:	230f      	movs	r3, #15
 8009dcc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	371c      	adds	r7, #28
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dda:	4770      	bx	lr

08009ddc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b085      	sub	sp, #20
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	785b      	ldrb	r3, [r3, #1]
 8009df4:	2b01      	cmp	r3, #1
 8009df6:	d13a      	bne.n	8009e6e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dfe:	69da      	ldr	r2, [r3, #28]
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	781b      	ldrb	r3, [r3, #0]
 8009e04:	f003 030f 	and.w	r3, r3, #15
 8009e08:	2101      	movs	r1, #1
 8009e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8009e0e:	b29b      	uxth	r3, r3
 8009e10:	68f9      	ldr	r1, [r7, #12]
 8009e12:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009e16:	4313      	orrs	r3, r2
 8009e18:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	015a      	lsls	r2, r3, #5
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	4413      	add	r3, r2
 8009e22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d155      	bne.n	8009edc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	015a      	lsls	r2, r3, #5
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	4413      	add	r3, r2
 8009e38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e3c:	681a      	ldr	r2, [r3, #0]
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	689b      	ldr	r3, [r3, #8]
 8009e42:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	78db      	ldrb	r3, [r3, #3]
 8009e4a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009e4c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	059b      	lsls	r3, r3, #22
 8009e52:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009e54:	4313      	orrs	r3, r2
 8009e56:	68ba      	ldr	r2, [r7, #8]
 8009e58:	0151      	lsls	r1, r2, #5
 8009e5a:	68fa      	ldr	r2, [r7, #12]
 8009e5c:	440a      	add	r2, r1
 8009e5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e6a:	6013      	str	r3, [r2, #0]
 8009e6c:	e036      	b.n	8009edc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e74:	69da      	ldr	r2, [r3, #28]
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	781b      	ldrb	r3, [r3, #0]
 8009e7a:	f003 030f 	and.w	r3, r3, #15
 8009e7e:	2101      	movs	r1, #1
 8009e80:	fa01 f303 	lsl.w	r3, r1, r3
 8009e84:	041b      	lsls	r3, r3, #16
 8009e86:	68f9      	ldr	r1, [r7, #12]
 8009e88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009e8c:	4313      	orrs	r3, r2
 8009e8e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	015a      	lsls	r2, r3, #5
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	4413      	add	r3, r2
 8009e98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d11a      	bne.n	8009edc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	015a      	lsls	r2, r3, #5
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	4413      	add	r3, r2
 8009eae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009eb2:	681a      	ldr	r2, [r3, #0]
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	689b      	ldr	r3, [r3, #8]
 8009eb8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	78db      	ldrb	r3, [r3, #3]
 8009ec0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009ec2:	430b      	orrs	r3, r1
 8009ec4:	4313      	orrs	r3, r2
 8009ec6:	68ba      	ldr	r2, [r7, #8]
 8009ec8:	0151      	lsls	r1, r2, #5
 8009eca:	68fa      	ldr	r2, [r7, #12]
 8009ecc:	440a      	add	r2, r1
 8009ece:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ed2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009ed6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009eda:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009edc:	2300      	movs	r3, #0
}
 8009ede:	4618      	mov	r0, r3
 8009ee0:	3714      	adds	r7, #20
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee8:	4770      	bx	lr
	...

08009eec <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009eec:	b480      	push	{r7}
 8009eee:	b085      	sub	sp, #20
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
 8009ef4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	781b      	ldrb	r3, [r3, #0]
 8009efe:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009f00:	683b      	ldr	r3, [r7, #0]
 8009f02:	785b      	ldrb	r3, [r3, #1]
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d161      	bne.n	8009fcc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	015a      	lsls	r2, r3, #5
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	4413      	add	r3, r2
 8009f10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009f1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009f1e:	d11f      	bne.n	8009f60 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	015a      	lsls	r2, r3, #5
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	4413      	add	r3, r2
 8009f28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	68ba      	ldr	r2, [r7, #8]
 8009f30:	0151      	lsls	r1, r2, #5
 8009f32:	68fa      	ldr	r2, [r7, #12]
 8009f34:	440a      	add	r2, r1
 8009f36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f3a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009f3e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	015a      	lsls	r2, r3, #5
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	4413      	add	r3, r2
 8009f48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	68ba      	ldr	r2, [r7, #8]
 8009f50:	0151      	lsls	r1, r2, #5
 8009f52:	68fa      	ldr	r2, [r7, #12]
 8009f54:	440a      	add	r2, r1
 8009f56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f5a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009f5e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	781b      	ldrb	r3, [r3, #0]
 8009f6c:	f003 030f 	and.w	r3, r3, #15
 8009f70:	2101      	movs	r1, #1
 8009f72:	fa01 f303 	lsl.w	r3, r1, r3
 8009f76:	b29b      	uxth	r3, r3
 8009f78:	43db      	mvns	r3, r3
 8009f7a:	68f9      	ldr	r1, [r7, #12]
 8009f7c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009f80:	4013      	ands	r3, r2
 8009f82:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f8a:	69da      	ldr	r2, [r3, #28]
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	781b      	ldrb	r3, [r3, #0]
 8009f90:	f003 030f 	and.w	r3, r3, #15
 8009f94:	2101      	movs	r1, #1
 8009f96:	fa01 f303 	lsl.w	r3, r1, r3
 8009f9a:	b29b      	uxth	r3, r3
 8009f9c:	43db      	mvns	r3, r3
 8009f9e:	68f9      	ldr	r1, [r7, #12]
 8009fa0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009fa4:	4013      	ands	r3, r2
 8009fa6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	015a      	lsls	r2, r3, #5
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	4413      	add	r3, r2
 8009fb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fb4:	681a      	ldr	r2, [r3, #0]
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	0159      	lsls	r1, r3, #5
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	440b      	add	r3, r1
 8009fbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	4b35      	ldr	r3, [pc, #212]	; (800a09c <USB_DeactivateEndpoint+0x1b0>)
 8009fc6:	4013      	ands	r3, r2
 8009fc8:	600b      	str	r3, [r1, #0]
 8009fca:	e060      	b.n	800a08e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009fcc:	68bb      	ldr	r3, [r7, #8]
 8009fce:	015a      	lsls	r2, r3, #5
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	4413      	add	r3, r2
 8009fd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009fde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009fe2:	d11f      	bne.n	800a024 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	015a      	lsls	r2, r3, #5
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	4413      	add	r3, r2
 8009fec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	68ba      	ldr	r2, [r7, #8]
 8009ff4:	0151      	lsls	r1, r2, #5
 8009ff6:	68fa      	ldr	r2, [r7, #12]
 8009ff8:	440a      	add	r2, r1
 8009ffa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ffe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a002:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	015a      	lsls	r2, r3, #5
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	4413      	add	r3, r2
 800a00c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68ba      	ldr	r2, [r7, #8]
 800a014:	0151      	lsls	r1, r2, #5
 800a016:	68fa      	ldr	r2, [r7, #12]
 800a018:	440a      	add	r2, r1
 800a01a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a01e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a022:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a02a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	781b      	ldrb	r3, [r3, #0]
 800a030:	f003 030f 	and.w	r3, r3, #15
 800a034:	2101      	movs	r1, #1
 800a036:	fa01 f303 	lsl.w	r3, r1, r3
 800a03a:	041b      	lsls	r3, r3, #16
 800a03c:	43db      	mvns	r3, r3
 800a03e:	68f9      	ldr	r1, [r7, #12]
 800a040:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a044:	4013      	ands	r3, r2
 800a046:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a04e:	69da      	ldr	r2, [r3, #28]
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	781b      	ldrb	r3, [r3, #0]
 800a054:	f003 030f 	and.w	r3, r3, #15
 800a058:	2101      	movs	r1, #1
 800a05a:	fa01 f303 	lsl.w	r3, r1, r3
 800a05e:	041b      	lsls	r3, r3, #16
 800a060:	43db      	mvns	r3, r3
 800a062:	68f9      	ldr	r1, [r7, #12]
 800a064:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a068:	4013      	ands	r3, r2
 800a06a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	015a      	lsls	r2, r3, #5
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	4413      	add	r3, r2
 800a074:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a078:	681a      	ldr	r2, [r3, #0]
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	0159      	lsls	r1, r3, #5
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	440b      	add	r3, r1
 800a082:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a086:	4619      	mov	r1, r3
 800a088:	4b05      	ldr	r3, [pc, #20]	; (800a0a0 <USB_DeactivateEndpoint+0x1b4>)
 800a08a:	4013      	ands	r3, r2
 800a08c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a08e:	2300      	movs	r3, #0
}
 800a090:	4618      	mov	r0, r3
 800a092:	3714      	adds	r7, #20
 800a094:	46bd      	mov	sp, r7
 800a096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09a:	4770      	bx	lr
 800a09c:	ec337800 	.word	0xec337800
 800a0a0:	eff37800 	.word	0xeff37800

0800a0a4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b08a      	sub	sp, #40	; 0x28
 800a0a8:	af02      	add	r7, sp, #8
 800a0aa:	60f8      	str	r0, [r7, #12]
 800a0ac:	60b9      	str	r1, [r7, #8]
 800a0ae:	4613      	mov	r3, r2
 800a0b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a0b6:	68bb      	ldr	r3, [r7, #8]
 800a0b8:	781b      	ldrb	r3, [r3, #0]
 800a0ba:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	785b      	ldrb	r3, [r3, #1]
 800a0c0:	2b01      	cmp	r3, #1
 800a0c2:	f040 815c 	bne.w	800a37e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	695b      	ldr	r3, [r3, #20]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d132      	bne.n	800a134 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a0ce:	69bb      	ldr	r3, [r7, #24]
 800a0d0:	015a      	lsls	r2, r3, #5
 800a0d2:	69fb      	ldr	r3, [r7, #28]
 800a0d4:	4413      	add	r3, r2
 800a0d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0da:	691b      	ldr	r3, [r3, #16]
 800a0dc:	69ba      	ldr	r2, [r7, #24]
 800a0de:	0151      	lsls	r1, r2, #5
 800a0e0:	69fa      	ldr	r2, [r7, #28]
 800a0e2:	440a      	add	r2, r1
 800a0e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0e8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a0ec:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a0f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a0f2:	69bb      	ldr	r3, [r7, #24]
 800a0f4:	015a      	lsls	r2, r3, #5
 800a0f6:	69fb      	ldr	r3, [r7, #28]
 800a0f8:	4413      	add	r3, r2
 800a0fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0fe:	691b      	ldr	r3, [r3, #16]
 800a100:	69ba      	ldr	r2, [r7, #24]
 800a102:	0151      	lsls	r1, r2, #5
 800a104:	69fa      	ldr	r2, [r7, #28]
 800a106:	440a      	add	r2, r1
 800a108:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a10c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a110:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a112:	69bb      	ldr	r3, [r7, #24]
 800a114:	015a      	lsls	r2, r3, #5
 800a116:	69fb      	ldr	r3, [r7, #28]
 800a118:	4413      	add	r3, r2
 800a11a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a11e:	691b      	ldr	r3, [r3, #16]
 800a120:	69ba      	ldr	r2, [r7, #24]
 800a122:	0151      	lsls	r1, r2, #5
 800a124:	69fa      	ldr	r2, [r7, #28]
 800a126:	440a      	add	r2, r1
 800a128:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a12c:	0cdb      	lsrs	r3, r3, #19
 800a12e:	04db      	lsls	r3, r3, #19
 800a130:	6113      	str	r3, [r2, #16]
 800a132:	e074      	b.n	800a21e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a134:	69bb      	ldr	r3, [r7, #24]
 800a136:	015a      	lsls	r2, r3, #5
 800a138:	69fb      	ldr	r3, [r7, #28]
 800a13a:	4413      	add	r3, r2
 800a13c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a140:	691b      	ldr	r3, [r3, #16]
 800a142:	69ba      	ldr	r2, [r7, #24]
 800a144:	0151      	lsls	r1, r2, #5
 800a146:	69fa      	ldr	r2, [r7, #28]
 800a148:	440a      	add	r2, r1
 800a14a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a14e:	0cdb      	lsrs	r3, r3, #19
 800a150:	04db      	lsls	r3, r3, #19
 800a152:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a154:	69bb      	ldr	r3, [r7, #24]
 800a156:	015a      	lsls	r2, r3, #5
 800a158:	69fb      	ldr	r3, [r7, #28]
 800a15a:	4413      	add	r3, r2
 800a15c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a160:	691b      	ldr	r3, [r3, #16]
 800a162:	69ba      	ldr	r2, [r7, #24]
 800a164:	0151      	lsls	r1, r2, #5
 800a166:	69fa      	ldr	r2, [r7, #28]
 800a168:	440a      	add	r2, r1
 800a16a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a16e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a172:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a176:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a178:	69bb      	ldr	r3, [r7, #24]
 800a17a:	015a      	lsls	r2, r3, #5
 800a17c:	69fb      	ldr	r3, [r7, #28]
 800a17e:	4413      	add	r3, r2
 800a180:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a184:	691a      	ldr	r2, [r3, #16]
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	6959      	ldr	r1, [r3, #20]
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	689b      	ldr	r3, [r3, #8]
 800a18e:	440b      	add	r3, r1
 800a190:	1e59      	subs	r1, r3, #1
 800a192:	68bb      	ldr	r3, [r7, #8]
 800a194:	689b      	ldr	r3, [r3, #8]
 800a196:	fbb1 f3f3 	udiv	r3, r1, r3
 800a19a:	04d9      	lsls	r1, r3, #19
 800a19c:	4b9d      	ldr	r3, [pc, #628]	; (800a414 <USB_EPStartXfer+0x370>)
 800a19e:	400b      	ands	r3, r1
 800a1a0:	69b9      	ldr	r1, [r7, #24]
 800a1a2:	0148      	lsls	r0, r1, #5
 800a1a4:	69f9      	ldr	r1, [r7, #28]
 800a1a6:	4401      	add	r1, r0
 800a1a8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a1ac:	4313      	orrs	r3, r2
 800a1ae:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a1b0:	69bb      	ldr	r3, [r7, #24]
 800a1b2:	015a      	lsls	r2, r3, #5
 800a1b4:	69fb      	ldr	r3, [r7, #28]
 800a1b6:	4413      	add	r3, r2
 800a1b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1bc:	691a      	ldr	r2, [r3, #16]
 800a1be:	68bb      	ldr	r3, [r7, #8]
 800a1c0:	695b      	ldr	r3, [r3, #20]
 800a1c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a1c6:	69b9      	ldr	r1, [r7, #24]
 800a1c8:	0148      	lsls	r0, r1, #5
 800a1ca:	69f9      	ldr	r1, [r7, #28]
 800a1cc:	4401      	add	r1, r0
 800a1ce:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a1d2:	4313      	orrs	r3, r2
 800a1d4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a1d6:	68bb      	ldr	r3, [r7, #8]
 800a1d8:	78db      	ldrb	r3, [r3, #3]
 800a1da:	2b01      	cmp	r3, #1
 800a1dc:	d11f      	bne.n	800a21e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a1de:	69bb      	ldr	r3, [r7, #24]
 800a1e0:	015a      	lsls	r2, r3, #5
 800a1e2:	69fb      	ldr	r3, [r7, #28]
 800a1e4:	4413      	add	r3, r2
 800a1e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1ea:	691b      	ldr	r3, [r3, #16]
 800a1ec:	69ba      	ldr	r2, [r7, #24]
 800a1ee:	0151      	lsls	r1, r2, #5
 800a1f0:	69fa      	ldr	r2, [r7, #28]
 800a1f2:	440a      	add	r2, r1
 800a1f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1f8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800a1fc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a1fe:	69bb      	ldr	r3, [r7, #24]
 800a200:	015a      	lsls	r2, r3, #5
 800a202:	69fb      	ldr	r3, [r7, #28]
 800a204:	4413      	add	r3, r2
 800a206:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a20a:	691b      	ldr	r3, [r3, #16]
 800a20c:	69ba      	ldr	r2, [r7, #24]
 800a20e:	0151      	lsls	r1, r2, #5
 800a210:	69fa      	ldr	r2, [r7, #28]
 800a212:	440a      	add	r2, r1
 800a214:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a218:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a21c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800a21e:	79fb      	ldrb	r3, [r7, #7]
 800a220:	2b01      	cmp	r3, #1
 800a222:	d14b      	bne.n	800a2bc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	691b      	ldr	r3, [r3, #16]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d009      	beq.n	800a240 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a22c:	69bb      	ldr	r3, [r7, #24]
 800a22e:	015a      	lsls	r2, r3, #5
 800a230:	69fb      	ldr	r3, [r7, #28]
 800a232:	4413      	add	r3, r2
 800a234:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a238:	461a      	mov	r2, r3
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	691b      	ldr	r3, [r3, #16]
 800a23e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a240:	68bb      	ldr	r3, [r7, #8]
 800a242:	78db      	ldrb	r3, [r3, #3]
 800a244:	2b01      	cmp	r3, #1
 800a246:	d128      	bne.n	800a29a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a248:	69fb      	ldr	r3, [r7, #28]
 800a24a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a24e:	689b      	ldr	r3, [r3, #8]
 800a250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a254:	2b00      	cmp	r3, #0
 800a256:	d110      	bne.n	800a27a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a258:	69bb      	ldr	r3, [r7, #24]
 800a25a:	015a      	lsls	r2, r3, #5
 800a25c:	69fb      	ldr	r3, [r7, #28]
 800a25e:	4413      	add	r3, r2
 800a260:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	69ba      	ldr	r2, [r7, #24]
 800a268:	0151      	lsls	r1, r2, #5
 800a26a:	69fa      	ldr	r2, [r7, #28]
 800a26c:	440a      	add	r2, r1
 800a26e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a272:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a276:	6013      	str	r3, [r2, #0]
 800a278:	e00f      	b.n	800a29a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a27a:	69bb      	ldr	r3, [r7, #24]
 800a27c:	015a      	lsls	r2, r3, #5
 800a27e:	69fb      	ldr	r3, [r7, #28]
 800a280:	4413      	add	r3, r2
 800a282:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	69ba      	ldr	r2, [r7, #24]
 800a28a:	0151      	lsls	r1, r2, #5
 800a28c:	69fa      	ldr	r2, [r7, #28]
 800a28e:	440a      	add	r2, r1
 800a290:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a294:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a298:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a29a:	69bb      	ldr	r3, [r7, #24]
 800a29c:	015a      	lsls	r2, r3, #5
 800a29e:	69fb      	ldr	r3, [r7, #28]
 800a2a0:	4413      	add	r3, r2
 800a2a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	69ba      	ldr	r2, [r7, #24]
 800a2aa:	0151      	lsls	r1, r2, #5
 800a2ac:	69fa      	ldr	r2, [r7, #28]
 800a2ae:	440a      	add	r2, r1
 800a2b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a2b4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a2b8:	6013      	str	r3, [r2, #0]
 800a2ba:	e12f      	b.n	800a51c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a2bc:	69bb      	ldr	r3, [r7, #24]
 800a2be:	015a      	lsls	r2, r3, #5
 800a2c0:	69fb      	ldr	r3, [r7, #28]
 800a2c2:	4413      	add	r3, r2
 800a2c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	69ba      	ldr	r2, [r7, #24]
 800a2cc:	0151      	lsls	r1, r2, #5
 800a2ce:	69fa      	ldr	r2, [r7, #28]
 800a2d0:	440a      	add	r2, r1
 800a2d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a2d6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a2da:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	78db      	ldrb	r3, [r3, #3]
 800a2e0:	2b01      	cmp	r3, #1
 800a2e2:	d015      	beq.n	800a310 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	695b      	ldr	r3, [r3, #20]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	f000 8117 	beq.w	800a51c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a2ee:	69fb      	ldr	r3, [r7, #28]
 800a2f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	781b      	ldrb	r3, [r3, #0]
 800a2fa:	f003 030f 	and.w	r3, r3, #15
 800a2fe:	2101      	movs	r1, #1
 800a300:	fa01 f303 	lsl.w	r3, r1, r3
 800a304:	69f9      	ldr	r1, [r7, #28]
 800a306:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a30a:	4313      	orrs	r3, r2
 800a30c:	634b      	str	r3, [r1, #52]	; 0x34
 800a30e:	e105      	b.n	800a51c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a310:	69fb      	ldr	r3, [r7, #28]
 800a312:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a316:	689b      	ldr	r3, [r3, #8]
 800a318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d110      	bne.n	800a342 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a320:	69bb      	ldr	r3, [r7, #24]
 800a322:	015a      	lsls	r2, r3, #5
 800a324:	69fb      	ldr	r3, [r7, #28]
 800a326:	4413      	add	r3, r2
 800a328:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	69ba      	ldr	r2, [r7, #24]
 800a330:	0151      	lsls	r1, r2, #5
 800a332:	69fa      	ldr	r2, [r7, #28]
 800a334:	440a      	add	r2, r1
 800a336:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a33a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a33e:	6013      	str	r3, [r2, #0]
 800a340:	e00f      	b.n	800a362 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a342:	69bb      	ldr	r3, [r7, #24]
 800a344:	015a      	lsls	r2, r3, #5
 800a346:	69fb      	ldr	r3, [r7, #28]
 800a348:	4413      	add	r3, r2
 800a34a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	69ba      	ldr	r2, [r7, #24]
 800a352:	0151      	lsls	r1, r2, #5
 800a354:	69fa      	ldr	r2, [r7, #28]
 800a356:	440a      	add	r2, r1
 800a358:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a35c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a360:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	68d9      	ldr	r1, [r3, #12]
 800a366:	68bb      	ldr	r3, [r7, #8]
 800a368:	781a      	ldrb	r2, [r3, #0]
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	695b      	ldr	r3, [r3, #20]
 800a36e:	b298      	uxth	r0, r3
 800a370:	79fb      	ldrb	r3, [r7, #7]
 800a372:	9300      	str	r3, [sp, #0]
 800a374:	4603      	mov	r3, r0
 800a376:	68f8      	ldr	r0, [r7, #12]
 800a378:	f000 fa2b 	bl	800a7d2 <USB_WritePacket>
 800a37c:	e0ce      	b.n	800a51c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a37e:	69bb      	ldr	r3, [r7, #24]
 800a380:	015a      	lsls	r2, r3, #5
 800a382:	69fb      	ldr	r3, [r7, #28]
 800a384:	4413      	add	r3, r2
 800a386:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a38a:	691b      	ldr	r3, [r3, #16]
 800a38c:	69ba      	ldr	r2, [r7, #24]
 800a38e:	0151      	lsls	r1, r2, #5
 800a390:	69fa      	ldr	r2, [r7, #28]
 800a392:	440a      	add	r2, r1
 800a394:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a398:	0cdb      	lsrs	r3, r3, #19
 800a39a:	04db      	lsls	r3, r3, #19
 800a39c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a39e:	69bb      	ldr	r3, [r7, #24]
 800a3a0:	015a      	lsls	r2, r3, #5
 800a3a2:	69fb      	ldr	r3, [r7, #28]
 800a3a4:	4413      	add	r3, r2
 800a3a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3aa:	691b      	ldr	r3, [r3, #16]
 800a3ac:	69ba      	ldr	r2, [r7, #24]
 800a3ae:	0151      	lsls	r1, r2, #5
 800a3b0:	69fa      	ldr	r2, [r7, #28]
 800a3b2:	440a      	add	r2, r1
 800a3b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a3b8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a3bc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a3c0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	695b      	ldr	r3, [r3, #20]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d126      	bne.n	800a418 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a3ca:	69bb      	ldr	r3, [r7, #24]
 800a3cc:	015a      	lsls	r2, r3, #5
 800a3ce:	69fb      	ldr	r3, [r7, #28]
 800a3d0:	4413      	add	r3, r2
 800a3d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3d6:	691a      	ldr	r2, [r3, #16]
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	689b      	ldr	r3, [r3, #8]
 800a3dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a3e0:	69b9      	ldr	r1, [r7, #24]
 800a3e2:	0148      	lsls	r0, r1, #5
 800a3e4:	69f9      	ldr	r1, [r7, #28]
 800a3e6:	4401      	add	r1, r0
 800a3e8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	015a      	lsls	r2, r3, #5
 800a3f4:	69fb      	ldr	r3, [r7, #28]
 800a3f6:	4413      	add	r3, r2
 800a3f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3fc:	691b      	ldr	r3, [r3, #16]
 800a3fe:	69ba      	ldr	r2, [r7, #24]
 800a400:	0151      	lsls	r1, r2, #5
 800a402:	69fa      	ldr	r2, [r7, #28]
 800a404:	440a      	add	r2, r1
 800a406:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a40a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a40e:	6113      	str	r3, [r2, #16]
 800a410:	e036      	b.n	800a480 <USB_EPStartXfer+0x3dc>
 800a412:	bf00      	nop
 800a414:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	695a      	ldr	r2, [r3, #20]
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	689b      	ldr	r3, [r3, #8]
 800a420:	4413      	add	r3, r2
 800a422:	1e5a      	subs	r2, r3, #1
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	689b      	ldr	r3, [r3, #8]
 800a428:	fbb2 f3f3 	udiv	r3, r2, r3
 800a42c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a42e:	69bb      	ldr	r3, [r7, #24]
 800a430:	015a      	lsls	r2, r3, #5
 800a432:	69fb      	ldr	r3, [r7, #28]
 800a434:	4413      	add	r3, r2
 800a436:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a43a:	691a      	ldr	r2, [r3, #16]
 800a43c:	8afb      	ldrh	r3, [r7, #22]
 800a43e:	04d9      	lsls	r1, r3, #19
 800a440:	4b39      	ldr	r3, [pc, #228]	; (800a528 <USB_EPStartXfer+0x484>)
 800a442:	400b      	ands	r3, r1
 800a444:	69b9      	ldr	r1, [r7, #24]
 800a446:	0148      	lsls	r0, r1, #5
 800a448:	69f9      	ldr	r1, [r7, #28]
 800a44a:	4401      	add	r1, r0
 800a44c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a450:	4313      	orrs	r3, r2
 800a452:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800a454:	69bb      	ldr	r3, [r7, #24]
 800a456:	015a      	lsls	r2, r3, #5
 800a458:	69fb      	ldr	r3, [r7, #28]
 800a45a:	4413      	add	r3, r2
 800a45c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a460:	691a      	ldr	r2, [r3, #16]
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	689b      	ldr	r3, [r3, #8]
 800a466:	8af9      	ldrh	r1, [r7, #22]
 800a468:	fb01 f303 	mul.w	r3, r1, r3
 800a46c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a470:	69b9      	ldr	r1, [r7, #24]
 800a472:	0148      	lsls	r0, r1, #5
 800a474:	69f9      	ldr	r1, [r7, #28]
 800a476:	4401      	add	r1, r0
 800a478:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a47c:	4313      	orrs	r3, r2
 800a47e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a480:	79fb      	ldrb	r3, [r7, #7]
 800a482:	2b01      	cmp	r3, #1
 800a484:	d10d      	bne.n	800a4a2 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	68db      	ldr	r3, [r3, #12]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d009      	beq.n	800a4a2 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a48e:	68bb      	ldr	r3, [r7, #8]
 800a490:	68d9      	ldr	r1, [r3, #12]
 800a492:	69bb      	ldr	r3, [r7, #24]
 800a494:	015a      	lsls	r2, r3, #5
 800a496:	69fb      	ldr	r3, [r7, #28]
 800a498:	4413      	add	r3, r2
 800a49a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a49e:	460a      	mov	r2, r1
 800a4a0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	78db      	ldrb	r3, [r3, #3]
 800a4a6:	2b01      	cmp	r3, #1
 800a4a8:	d128      	bne.n	800a4fc <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a4aa:	69fb      	ldr	r3, [r7, #28]
 800a4ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4b0:	689b      	ldr	r3, [r3, #8]
 800a4b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d110      	bne.n	800a4dc <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a4ba:	69bb      	ldr	r3, [r7, #24]
 800a4bc:	015a      	lsls	r2, r3, #5
 800a4be:	69fb      	ldr	r3, [r7, #28]
 800a4c0:	4413      	add	r3, r2
 800a4c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	69ba      	ldr	r2, [r7, #24]
 800a4ca:	0151      	lsls	r1, r2, #5
 800a4cc:	69fa      	ldr	r2, [r7, #28]
 800a4ce:	440a      	add	r2, r1
 800a4d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a4d8:	6013      	str	r3, [r2, #0]
 800a4da:	e00f      	b.n	800a4fc <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a4dc:	69bb      	ldr	r3, [r7, #24]
 800a4de:	015a      	lsls	r2, r3, #5
 800a4e0:	69fb      	ldr	r3, [r7, #28]
 800a4e2:	4413      	add	r3, r2
 800a4e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	69ba      	ldr	r2, [r7, #24]
 800a4ec:	0151      	lsls	r1, r2, #5
 800a4ee:	69fa      	ldr	r2, [r7, #28]
 800a4f0:	440a      	add	r2, r1
 800a4f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a4fa:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a4fc:	69bb      	ldr	r3, [r7, #24]
 800a4fe:	015a      	lsls	r2, r3, #5
 800a500:	69fb      	ldr	r3, [r7, #28]
 800a502:	4413      	add	r3, r2
 800a504:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	69ba      	ldr	r2, [r7, #24]
 800a50c:	0151      	lsls	r1, r2, #5
 800a50e:	69fa      	ldr	r2, [r7, #28]
 800a510:	440a      	add	r2, r1
 800a512:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a516:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a51a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a51c:	2300      	movs	r3, #0
}
 800a51e:	4618      	mov	r0, r3
 800a520:	3720      	adds	r7, #32
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}
 800a526:	bf00      	nop
 800a528:	1ff80000 	.word	0x1ff80000

0800a52c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a52c:	b480      	push	{r7}
 800a52e:	b087      	sub	sp, #28
 800a530:	af00      	add	r7, sp, #0
 800a532:	60f8      	str	r0, [r7, #12]
 800a534:	60b9      	str	r1, [r7, #8]
 800a536:	4613      	mov	r3, r2
 800a538:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a53e:	68bb      	ldr	r3, [r7, #8]
 800a540:	781b      	ldrb	r3, [r3, #0]
 800a542:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	785b      	ldrb	r3, [r3, #1]
 800a548:	2b01      	cmp	r3, #1
 800a54a:	f040 80cd 	bne.w	800a6e8 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a54e:	68bb      	ldr	r3, [r7, #8]
 800a550:	695b      	ldr	r3, [r3, #20]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d132      	bne.n	800a5bc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a556:	693b      	ldr	r3, [r7, #16]
 800a558:	015a      	lsls	r2, r3, #5
 800a55a:	697b      	ldr	r3, [r7, #20]
 800a55c:	4413      	add	r3, r2
 800a55e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a562:	691b      	ldr	r3, [r3, #16]
 800a564:	693a      	ldr	r2, [r7, #16]
 800a566:	0151      	lsls	r1, r2, #5
 800a568:	697a      	ldr	r2, [r7, #20]
 800a56a:	440a      	add	r2, r1
 800a56c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a570:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a574:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a578:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	015a      	lsls	r2, r3, #5
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	4413      	add	r3, r2
 800a582:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a586:	691b      	ldr	r3, [r3, #16]
 800a588:	693a      	ldr	r2, [r7, #16]
 800a58a:	0151      	lsls	r1, r2, #5
 800a58c:	697a      	ldr	r2, [r7, #20]
 800a58e:	440a      	add	r2, r1
 800a590:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a594:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a598:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	015a      	lsls	r2, r3, #5
 800a59e:	697b      	ldr	r3, [r7, #20]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5a6:	691b      	ldr	r3, [r3, #16]
 800a5a8:	693a      	ldr	r2, [r7, #16]
 800a5aa:	0151      	lsls	r1, r2, #5
 800a5ac:	697a      	ldr	r2, [r7, #20]
 800a5ae:	440a      	add	r2, r1
 800a5b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a5b4:	0cdb      	lsrs	r3, r3, #19
 800a5b6:	04db      	lsls	r3, r3, #19
 800a5b8:	6113      	str	r3, [r2, #16]
 800a5ba:	e04e      	b.n	800a65a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	015a      	lsls	r2, r3, #5
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	4413      	add	r3, r2
 800a5c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5c8:	691b      	ldr	r3, [r3, #16]
 800a5ca:	693a      	ldr	r2, [r7, #16]
 800a5cc:	0151      	lsls	r1, r2, #5
 800a5ce:	697a      	ldr	r2, [r7, #20]
 800a5d0:	440a      	add	r2, r1
 800a5d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a5d6:	0cdb      	lsrs	r3, r3, #19
 800a5d8:	04db      	lsls	r3, r3, #19
 800a5da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	015a      	lsls	r2, r3, #5
 800a5e0:	697b      	ldr	r3, [r7, #20]
 800a5e2:	4413      	add	r3, r2
 800a5e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5e8:	691b      	ldr	r3, [r3, #16]
 800a5ea:	693a      	ldr	r2, [r7, #16]
 800a5ec:	0151      	lsls	r1, r2, #5
 800a5ee:	697a      	ldr	r2, [r7, #20]
 800a5f0:	440a      	add	r2, r1
 800a5f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a5f6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a5fa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a5fe:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	695a      	ldr	r2, [r3, #20]
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	429a      	cmp	r2, r3
 800a60a:	d903      	bls.n	800a614 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	689a      	ldr	r2, [r3, #8]
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a614:	693b      	ldr	r3, [r7, #16]
 800a616:	015a      	lsls	r2, r3, #5
 800a618:	697b      	ldr	r3, [r7, #20]
 800a61a:	4413      	add	r3, r2
 800a61c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a620:	691b      	ldr	r3, [r3, #16]
 800a622:	693a      	ldr	r2, [r7, #16]
 800a624:	0151      	lsls	r1, r2, #5
 800a626:	697a      	ldr	r2, [r7, #20]
 800a628:	440a      	add	r2, r1
 800a62a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a62e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a632:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a634:	693b      	ldr	r3, [r7, #16]
 800a636:	015a      	lsls	r2, r3, #5
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	4413      	add	r3, r2
 800a63c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a640:	691a      	ldr	r2, [r3, #16]
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	695b      	ldr	r3, [r3, #20]
 800a646:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a64a:	6939      	ldr	r1, [r7, #16]
 800a64c:	0148      	lsls	r0, r1, #5
 800a64e:	6979      	ldr	r1, [r7, #20]
 800a650:	4401      	add	r1, r0
 800a652:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a656:	4313      	orrs	r3, r2
 800a658:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a65a:	79fb      	ldrb	r3, [r7, #7]
 800a65c:	2b01      	cmp	r3, #1
 800a65e:	d11e      	bne.n	800a69e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	691b      	ldr	r3, [r3, #16]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d009      	beq.n	800a67c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	015a      	lsls	r2, r3, #5
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	4413      	add	r3, r2
 800a670:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a674:	461a      	mov	r2, r3
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	691b      	ldr	r3, [r3, #16]
 800a67a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a67c:	693b      	ldr	r3, [r7, #16]
 800a67e:	015a      	lsls	r2, r3, #5
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	4413      	add	r3, r2
 800a684:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	693a      	ldr	r2, [r7, #16]
 800a68c:	0151      	lsls	r1, r2, #5
 800a68e:	697a      	ldr	r2, [r7, #20]
 800a690:	440a      	add	r2, r1
 800a692:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a696:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a69a:	6013      	str	r3, [r2, #0]
 800a69c:	e092      	b.n	800a7c4 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a69e:	693b      	ldr	r3, [r7, #16]
 800a6a0:	015a      	lsls	r2, r3, #5
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	4413      	add	r3, r2
 800a6a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	693a      	ldr	r2, [r7, #16]
 800a6ae:	0151      	lsls	r1, r2, #5
 800a6b0:	697a      	ldr	r2, [r7, #20]
 800a6b2:	440a      	add	r2, r1
 800a6b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a6b8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a6bc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	695b      	ldr	r3, [r3, #20]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d07e      	beq.n	800a7c4 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	f003 030f 	and.w	r3, r3, #15
 800a6d6:	2101      	movs	r1, #1
 800a6d8:	fa01 f303 	lsl.w	r3, r1, r3
 800a6dc:	6979      	ldr	r1, [r7, #20]
 800a6de:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a6e2:	4313      	orrs	r3, r2
 800a6e4:	634b      	str	r3, [r1, #52]	; 0x34
 800a6e6:	e06d      	b.n	800a7c4 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	015a      	lsls	r2, r3, #5
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	4413      	add	r3, r2
 800a6f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6f4:	691b      	ldr	r3, [r3, #16]
 800a6f6:	693a      	ldr	r2, [r7, #16]
 800a6f8:	0151      	lsls	r1, r2, #5
 800a6fa:	697a      	ldr	r2, [r7, #20]
 800a6fc:	440a      	add	r2, r1
 800a6fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a702:	0cdb      	lsrs	r3, r3, #19
 800a704:	04db      	lsls	r3, r3, #19
 800a706:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a708:	693b      	ldr	r3, [r7, #16]
 800a70a:	015a      	lsls	r2, r3, #5
 800a70c:	697b      	ldr	r3, [r7, #20]
 800a70e:	4413      	add	r3, r2
 800a710:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a714:	691b      	ldr	r3, [r3, #16]
 800a716:	693a      	ldr	r2, [r7, #16]
 800a718:	0151      	lsls	r1, r2, #5
 800a71a:	697a      	ldr	r2, [r7, #20]
 800a71c:	440a      	add	r2, r1
 800a71e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a722:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a726:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a72a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	695b      	ldr	r3, [r3, #20]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d003      	beq.n	800a73c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	689a      	ldr	r2, [r3, #8]
 800a738:	68bb      	ldr	r3, [r7, #8]
 800a73a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a73c:	693b      	ldr	r3, [r7, #16]
 800a73e:	015a      	lsls	r2, r3, #5
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	4413      	add	r3, r2
 800a744:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a748:	691b      	ldr	r3, [r3, #16]
 800a74a:	693a      	ldr	r2, [r7, #16]
 800a74c:	0151      	lsls	r1, r2, #5
 800a74e:	697a      	ldr	r2, [r7, #20]
 800a750:	440a      	add	r2, r1
 800a752:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a756:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a75a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800a75c:	693b      	ldr	r3, [r7, #16]
 800a75e:	015a      	lsls	r2, r3, #5
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	4413      	add	r3, r2
 800a764:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a768:	691a      	ldr	r2, [r3, #16]
 800a76a:	68bb      	ldr	r3, [r7, #8]
 800a76c:	689b      	ldr	r3, [r3, #8]
 800a76e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a772:	6939      	ldr	r1, [r7, #16]
 800a774:	0148      	lsls	r0, r1, #5
 800a776:	6979      	ldr	r1, [r7, #20]
 800a778:	4401      	add	r1, r0
 800a77a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a77e:	4313      	orrs	r3, r2
 800a780:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800a782:	79fb      	ldrb	r3, [r7, #7]
 800a784:	2b01      	cmp	r3, #1
 800a786:	d10d      	bne.n	800a7a4 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	68db      	ldr	r3, [r3, #12]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d009      	beq.n	800a7a4 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	68d9      	ldr	r1, [r3, #12]
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	015a      	lsls	r2, r3, #5
 800a798:	697b      	ldr	r3, [r7, #20]
 800a79a:	4413      	add	r3, r2
 800a79c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7a0:	460a      	mov	r2, r1
 800a7a2:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a7a4:	693b      	ldr	r3, [r7, #16]
 800a7a6:	015a      	lsls	r2, r3, #5
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	4413      	add	r3, r2
 800a7ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	693a      	ldr	r2, [r7, #16]
 800a7b4:	0151      	lsls	r1, r2, #5
 800a7b6:	697a      	ldr	r2, [r7, #20]
 800a7b8:	440a      	add	r2, r1
 800a7ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a7be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a7c2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a7c4:	2300      	movs	r3, #0
}
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	371c      	adds	r7, #28
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d0:	4770      	bx	lr

0800a7d2 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a7d2:	b480      	push	{r7}
 800a7d4:	b089      	sub	sp, #36	; 0x24
 800a7d6:	af00      	add	r7, sp, #0
 800a7d8:	60f8      	str	r0, [r7, #12]
 800a7da:	60b9      	str	r1, [r7, #8]
 800a7dc:	4611      	mov	r1, r2
 800a7de:	461a      	mov	r2, r3
 800a7e0:	460b      	mov	r3, r1
 800a7e2:	71fb      	strb	r3, [r7, #7]
 800a7e4:	4613      	mov	r3, r2
 800a7e6:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a7ec:	68bb      	ldr	r3, [r7, #8]
 800a7ee:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800a7f0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d11a      	bne.n	800a82e <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a7f8:	88bb      	ldrh	r3, [r7, #4]
 800a7fa:	3303      	adds	r3, #3
 800a7fc:	089b      	lsrs	r3, r3, #2
 800a7fe:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a800:	2300      	movs	r3, #0
 800a802:	61bb      	str	r3, [r7, #24]
 800a804:	e00f      	b.n	800a826 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a806:	79fb      	ldrb	r3, [r7, #7]
 800a808:	031a      	lsls	r2, r3, #12
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	4413      	add	r3, r2
 800a80e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a812:	461a      	mov	r2, r3
 800a814:	69fb      	ldr	r3, [r7, #28]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a81a:	69fb      	ldr	r3, [r7, #28]
 800a81c:	3304      	adds	r3, #4
 800a81e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a820:	69bb      	ldr	r3, [r7, #24]
 800a822:	3301      	adds	r3, #1
 800a824:	61bb      	str	r3, [r7, #24]
 800a826:	69ba      	ldr	r2, [r7, #24]
 800a828:	693b      	ldr	r3, [r7, #16]
 800a82a:	429a      	cmp	r2, r3
 800a82c:	d3eb      	bcc.n	800a806 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a82e:	2300      	movs	r3, #0
}
 800a830:	4618      	mov	r0, r3
 800a832:	3724      	adds	r7, #36	; 0x24
 800a834:	46bd      	mov	sp, r7
 800a836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83a:	4770      	bx	lr

0800a83c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b089      	sub	sp, #36	; 0x24
 800a840:	af00      	add	r7, sp, #0
 800a842:	60f8      	str	r0, [r7, #12]
 800a844:	60b9      	str	r1, [r7, #8]
 800a846:	4613      	mov	r3, r2
 800a848:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a84e:	68bb      	ldr	r3, [r7, #8]
 800a850:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a852:	88fb      	ldrh	r3, [r7, #6]
 800a854:	3303      	adds	r3, #3
 800a856:	089b      	lsrs	r3, r3, #2
 800a858:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a85a:	2300      	movs	r3, #0
 800a85c:	61bb      	str	r3, [r7, #24]
 800a85e:	e00b      	b.n	800a878 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a860:	697b      	ldr	r3, [r7, #20]
 800a862:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a866:	681a      	ldr	r2, [r3, #0]
 800a868:	69fb      	ldr	r3, [r7, #28]
 800a86a:	601a      	str	r2, [r3, #0]
    pDest++;
 800a86c:	69fb      	ldr	r3, [r7, #28]
 800a86e:	3304      	adds	r3, #4
 800a870:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a872:	69bb      	ldr	r3, [r7, #24]
 800a874:	3301      	adds	r3, #1
 800a876:	61bb      	str	r3, [r7, #24]
 800a878:	69ba      	ldr	r2, [r7, #24]
 800a87a:	693b      	ldr	r3, [r7, #16]
 800a87c:	429a      	cmp	r2, r3
 800a87e:	d3ef      	bcc.n	800a860 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a880:	69fb      	ldr	r3, [r7, #28]
}
 800a882:	4618      	mov	r0, r3
 800a884:	3724      	adds	r7, #36	; 0x24
 800a886:	46bd      	mov	sp, r7
 800a888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88c:	4770      	bx	lr

0800a88e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a88e:	b480      	push	{r7}
 800a890:	b085      	sub	sp, #20
 800a892:	af00      	add	r7, sp, #0
 800a894:	6078      	str	r0, [r7, #4]
 800a896:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	781b      	ldrb	r3, [r3, #0]
 800a8a0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	785b      	ldrb	r3, [r3, #1]
 800a8a6:	2b01      	cmp	r3, #1
 800a8a8:	d12c      	bne.n	800a904 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	015a      	lsls	r2, r3, #5
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	4413      	add	r3, r2
 800a8b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	db12      	blt.n	800a8e2 <USB_EPSetStall+0x54>
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d00f      	beq.n	800a8e2 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	015a      	lsls	r2, r3, #5
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	4413      	add	r3, r2
 800a8ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	68ba      	ldr	r2, [r7, #8]
 800a8d2:	0151      	lsls	r1, r2, #5
 800a8d4:	68fa      	ldr	r2, [r7, #12]
 800a8d6:	440a      	add	r2, r1
 800a8d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8dc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a8e0:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	015a      	lsls	r2, r3, #5
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	4413      	add	r3, r2
 800a8ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	68ba      	ldr	r2, [r7, #8]
 800a8f2:	0151      	lsls	r1, r2, #5
 800a8f4:	68fa      	ldr	r2, [r7, #12]
 800a8f6:	440a      	add	r2, r1
 800a8f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a900:	6013      	str	r3, [r2, #0]
 800a902:	e02b      	b.n	800a95c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	015a      	lsls	r2, r3, #5
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	4413      	add	r3, r2
 800a90c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	db12      	blt.n	800a93c <USB_EPSetStall+0xae>
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d00f      	beq.n	800a93c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	015a      	lsls	r2, r3, #5
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	4413      	add	r3, r2
 800a924:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	68ba      	ldr	r2, [r7, #8]
 800a92c:	0151      	lsls	r1, r2, #5
 800a92e:	68fa      	ldr	r2, [r7, #12]
 800a930:	440a      	add	r2, r1
 800a932:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a936:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a93a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	015a      	lsls	r2, r3, #5
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	4413      	add	r3, r2
 800a944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	68ba      	ldr	r2, [r7, #8]
 800a94c:	0151      	lsls	r1, r2, #5
 800a94e:	68fa      	ldr	r2, [r7, #12]
 800a950:	440a      	add	r2, r1
 800a952:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a956:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a95a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a95c:	2300      	movs	r3, #0
}
 800a95e:	4618      	mov	r0, r3
 800a960:	3714      	adds	r7, #20
 800a962:	46bd      	mov	sp, r7
 800a964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a968:	4770      	bx	lr

0800a96a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a96a:	b480      	push	{r7}
 800a96c:	b085      	sub	sp, #20
 800a96e:	af00      	add	r7, sp, #0
 800a970:	6078      	str	r0, [r7, #4]
 800a972:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	781b      	ldrb	r3, [r3, #0]
 800a97c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	785b      	ldrb	r3, [r3, #1]
 800a982:	2b01      	cmp	r3, #1
 800a984:	d128      	bne.n	800a9d8 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	015a      	lsls	r2, r3, #5
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	4413      	add	r3, r2
 800a98e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	68ba      	ldr	r2, [r7, #8]
 800a996:	0151      	lsls	r1, r2, #5
 800a998:	68fa      	ldr	r2, [r7, #12]
 800a99a:	440a      	add	r2, r1
 800a99c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a9a0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a9a4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	78db      	ldrb	r3, [r3, #3]
 800a9aa:	2b03      	cmp	r3, #3
 800a9ac:	d003      	beq.n	800a9b6 <USB_EPClearStall+0x4c>
 800a9ae:	683b      	ldr	r3, [r7, #0]
 800a9b0:	78db      	ldrb	r3, [r3, #3]
 800a9b2:	2b02      	cmp	r3, #2
 800a9b4:	d138      	bne.n	800aa28 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	015a      	lsls	r2, r3, #5
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	4413      	add	r3, r2
 800a9be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	68ba      	ldr	r2, [r7, #8]
 800a9c6:	0151      	lsls	r1, r2, #5
 800a9c8:	68fa      	ldr	r2, [r7, #12]
 800a9ca:	440a      	add	r2, r1
 800a9cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a9d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a9d4:	6013      	str	r3, [r2, #0]
 800a9d6:	e027      	b.n	800aa28 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	015a      	lsls	r2, r3, #5
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	4413      	add	r3, r2
 800a9e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	68ba      	ldr	r2, [r7, #8]
 800a9e8:	0151      	lsls	r1, r2, #5
 800a9ea:	68fa      	ldr	r2, [r7, #12]
 800a9ec:	440a      	add	r2, r1
 800a9ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a9f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a9f6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	78db      	ldrb	r3, [r3, #3]
 800a9fc:	2b03      	cmp	r3, #3
 800a9fe:	d003      	beq.n	800aa08 <USB_EPClearStall+0x9e>
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	78db      	ldrb	r3, [r3, #3]
 800aa04:	2b02      	cmp	r3, #2
 800aa06:	d10f      	bne.n	800aa28 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	015a      	lsls	r2, r3, #5
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	4413      	add	r3, r2
 800aa10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	68ba      	ldr	r2, [r7, #8]
 800aa18:	0151      	lsls	r1, r2, #5
 800aa1a:	68fa      	ldr	r2, [r7, #12]
 800aa1c:	440a      	add	r2, r1
 800aa1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aa22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa26:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800aa28:	2300      	movs	r3, #0
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3714      	adds	r7, #20
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa34:	4770      	bx	lr

0800aa36 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800aa36:	b480      	push	{r7}
 800aa38:	b085      	sub	sp, #20
 800aa3a:	af00      	add	r7, sp, #0
 800aa3c:	6078      	str	r0, [r7, #4]
 800aa3e:	460b      	mov	r3, r1
 800aa40:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	68fa      	ldr	r2, [r7, #12]
 800aa50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800aa54:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800aa58:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa60:	681a      	ldr	r2, [r3, #0]
 800aa62:	78fb      	ldrb	r3, [r7, #3]
 800aa64:	011b      	lsls	r3, r3, #4
 800aa66:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800aa6a:	68f9      	ldr	r1, [r7, #12]
 800aa6c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aa70:	4313      	orrs	r3, r2
 800aa72:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800aa74:	2300      	movs	r3, #0
}
 800aa76:	4618      	mov	r0, r3
 800aa78:	3714      	adds	r7, #20
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa80:	4770      	bx	lr

0800aa82 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800aa82:	b480      	push	{r7}
 800aa84:	b085      	sub	sp, #20
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	68fa      	ldr	r2, [r7, #12]
 800aa98:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800aa9c:	f023 0303 	bic.w	r3, r3, #3
 800aaa0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aaa8:	685b      	ldr	r3, [r3, #4]
 800aaaa:	68fa      	ldr	r2, [r7, #12]
 800aaac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800aab0:	f023 0302 	bic.w	r3, r3, #2
 800aab4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800aab6:	2300      	movs	r3, #0
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3714      	adds	r7, #20
 800aabc:	46bd      	mov	sp, r7
 800aabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac2:	4770      	bx	lr

0800aac4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800aac4:	b480      	push	{r7}
 800aac6:	b085      	sub	sp, #20
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	68fa      	ldr	r2, [r7, #12]
 800aada:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800aade:	f023 0303 	bic.w	r3, r3, #3
 800aae2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aaea:	685b      	ldr	r3, [r3, #4]
 800aaec:	68fa      	ldr	r2, [r7, #12]
 800aaee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800aaf2:	f043 0302 	orr.w	r3, r3, #2
 800aaf6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800aaf8:	2300      	movs	r3, #0
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3714      	adds	r7, #20
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr

0800ab06 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800ab06:	b480      	push	{r7}
 800ab08:	b085      	sub	sp, #20
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	695b      	ldr	r3, [r3, #20]
 800ab12:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	699b      	ldr	r3, [r3, #24]
 800ab18:	68fa      	ldr	r2, [r7, #12]
 800ab1a:	4013      	ands	r3, r2
 800ab1c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
}
 800ab20:	4618      	mov	r0, r3
 800ab22:	3714      	adds	r7, #20
 800ab24:	46bd      	mov	sp, r7
 800ab26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2a:	4770      	bx	lr

0800ab2c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ab2c:	b480      	push	{r7}
 800ab2e:	b085      	sub	sp, #20
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab3e:	699b      	ldr	r3, [r3, #24]
 800ab40:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab48:	69db      	ldr	r3, [r3, #28]
 800ab4a:	68ba      	ldr	r2, [r7, #8]
 800ab4c:	4013      	ands	r3, r2
 800ab4e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	0c1b      	lsrs	r3, r3, #16
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	3714      	adds	r7, #20
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5e:	4770      	bx	lr

0800ab60 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b085      	sub	sp, #20
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab72:	699b      	ldr	r3, [r3, #24]
 800ab74:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab7c:	69db      	ldr	r3, [r3, #28]
 800ab7e:	68ba      	ldr	r2, [r7, #8]
 800ab80:	4013      	ands	r3, r2
 800ab82:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	b29b      	uxth	r3, r3
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	3714      	adds	r7, #20
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr

0800ab94 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b085      	sub	sp, #20
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
 800ab9c:	460b      	mov	r3, r1
 800ab9e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800aba4:	78fb      	ldrb	r3, [r7, #3]
 800aba6:	015a      	lsls	r2, r3, #5
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	4413      	add	r3, r2
 800abac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abb0:	689b      	ldr	r3, [r3, #8]
 800abb2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800abba:	695b      	ldr	r3, [r3, #20]
 800abbc:	68ba      	ldr	r2, [r7, #8]
 800abbe:	4013      	ands	r3, r2
 800abc0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800abc2:	68bb      	ldr	r3, [r7, #8]
}
 800abc4:	4618      	mov	r0, r3
 800abc6:	3714      	adds	r7, #20
 800abc8:	46bd      	mov	sp, r7
 800abca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abce:	4770      	bx	lr

0800abd0 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800abd0:	b480      	push	{r7}
 800abd2:	b087      	sub	sp, #28
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
 800abd8:	460b      	mov	r3, r1
 800abda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800abe0:	697b      	ldr	r3, [r7, #20]
 800abe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800abe6:	691b      	ldr	r3, [r3, #16]
 800abe8:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800abf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abf2:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800abf4:	78fb      	ldrb	r3, [r7, #3]
 800abf6:	f003 030f 	and.w	r3, r3, #15
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	fa22 f303 	lsr.w	r3, r2, r3
 800ac00:	01db      	lsls	r3, r3, #7
 800ac02:	b2db      	uxtb	r3, r3
 800ac04:	693a      	ldr	r2, [r7, #16]
 800ac06:	4313      	orrs	r3, r2
 800ac08:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ac0a:	78fb      	ldrb	r3, [r7, #3]
 800ac0c:	015a      	lsls	r2, r3, #5
 800ac0e:	697b      	ldr	r3, [r7, #20]
 800ac10:	4413      	add	r3, r2
 800ac12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac16:	689b      	ldr	r3, [r3, #8]
 800ac18:	693a      	ldr	r2, [r7, #16]
 800ac1a:	4013      	ands	r3, r2
 800ac1c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ac1e:	68bb      	ldr	r3, [r7, #8]
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	371c      	adds	r7, #28
 800ac24:	46bd      	mov	sp, r7
 800ac26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2a:	4770      	bx	lr

0800ac2c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b083      	sub	sp, #12
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	695b      	ldr	r3, [r3, #20]
 800ac38:	f003 0301 	and.w	r3, r3, #1
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	370c      	adds	r7, #12
 800ac40:	46bd      	mov	sp, r7
 800ac42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac46:	4770      	bx	lr

0800ac48 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800ac48:	b480      	push	{r7}
 800ac4a:	b085      	sub	sp, #20
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	68fa      	ldr	r2, [r7, #12]
 800ac5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac62:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800ac66:	f023 0307 	bic.w	r3, r3, #7
 800ac6a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac72:	685b      	ldr	r3, [r3, #4]
 800ac74:	68fa      	ldr	r2, [r7, #12]
 800ac76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ac7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac7e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ac80:	2300      	movs	r3, #0
}
 800ac82:	4618      	mov	r0, r3
 800ac84:	3714      	adds	r7, #20
 800ac86:	46bd      	mov	sp, r7
 800ac88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8c:	4770      	bx	lr
	...

0800ac90 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b087      	sub	sp, #28
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	60f8      	str	r0, [r7, #12]
 800ac98:	460b      	mov	r3, r1
 800ac9a:	607a      	str	r2, [r7, #4]
 800ac9c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	333c      	adds	r3, #60	; 0x3c
 800aca6:	3304      	adds	r3, #4
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800acac:	693b      	ldr	r3, [r7, #16]
 800acae:	4a26      	ldr	r2, [pc, #152]	; (800ad48 <USB_EP0_OutStart+0xb8>)
 800acb0:	4293      	cmp	r3, r2
 800acb2:	d90a      	bls.n	800acca <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800acb4:	697b      	ldr	r3, [r7, #20]
 800acb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800acc0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800acc4:	d101      	bne.n	800acca <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800acc6:	2300      	movs	r3, #0
 800acc8:	e037      	b.n	800ad3a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800acca:	697b      	ldr	r3, [r7, #20]
 800accc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acd0:	461a      	mov	r2, r3
 800acd2:	2300      	movs	r3, #0
 800acd4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800acd6:	697b      	ldr	r3, [r7, #20]
 800acd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acdc:	691b      	ldr	r3, [r3, #16]
 800acde:	697a      	ldr	r2, [r7, #20]
 800ace0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ace4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ace8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acf0:	691b      	ldr	r3, [r3, #16]
 800acf2:	697a      	ldr	r2, [r7, #20]
 800acf4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800acf8:	f043 0318 	orr.w	r3, r3, #24
 800acfc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad04:	691b      	ldr	r3, [r3, #16]
 800ad06:	697a      	ldr	r2, [r7, #20]
 800ad08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad0c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800ad10:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800ad12:	7afb      	ldrb	r3, [r7, #11]
 800ad14:	2b01      	cmp	r3, #1
 800ad16:	d10f      	bne.n	800ad38 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ad18:	697b      	ldr	r3, [r7, #20]
 800ad1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad1e:	461a      	mov	r2, r3
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ad24:	697b      	ldr	r3, [r7, #20]
 800ad26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	697a      	ldr	r2, [r7, #20]
 800ad2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad32:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800ad36:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ad38:	2300      	movs	r3, #0
}
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	371c      	adds	r7, #28
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad44:	4770      	bx	lr
 800ad46:	bf00      	nop
 800ad48:	4f54300a 	.word	0x4f54300a

0800ad4c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ad4c:	b480      	push	{r7}
 800ad4e:	b085      	sub	sp, #20
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800ad54:	2300      	movs	r3, #0
 800ad56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	3301      	adds	r3, #1
 800ad5c:	60fb      	str	r3, [r7, #12]
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	4a13      	ldr	r2, [pc, #76]	; (800adb0 <USB_CoreReset+0x64>)
 800ad62:	4293      	cmp	r3, r2
 800ad64:	d901      	bls.n	800ad6a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ad66:	2303      	movs	r3, #3
 800ad68:	e01b      	b.n	800ada2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	691b      	ldr	r3, [r3, #16]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	daf2      	bge.n	800ad58 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ad72:	2300      	movs	r3, #0
 800ad74:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	691b      	ldr	r3, [r3, #16]
 800ad7a:	f043 0201 	orr.w	r2, r3, #1
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	3301      	adds	r3, #1
 800ad86:	60fb      	str	r3, [r7, #12]
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	4a09      	ldr	r2, [pc, #36]	; (800adb0 <USB_CoreReset+0x64>)
 800ad8c:	4293      	cmp	r3, r2
 800ad8e:	d901      	bls.n	800ad94 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ad90:	2303      	movs	r3, #3
 800ad92:	e006      	b.n	800ada2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	691b      	ldr	r3, [r3, #16]
 800ad98:	f003 0301 	and.w	r3, r3, #1
 800ad9c:	2b01      	cmp	r3, #1
 800ad9e:	d0f0      	beq.n	800ad82 <USB_CoreReset+0x36>

  return HAL_OK;
 800ada0:	2300      	movs	r3, #0
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3714      	adds	r7, #20
 800ada6:	46bd      	mov	sp, r7
 800ada8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adac:	4770      	bx	lr
 800adae:	bf00      	nop
 800adb0:	00030d40 	.word	0x00030d40

0800adb4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b084      	sub	sp, #16
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
 800adbc:	460b      	mov	r3, r1
 800adbe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800adc0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800adc4:	f002 f9fc 	bl	800d1c0 <USBD_static_malloc>
 800adc8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d105      	bne.n	800addc <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2200      	movs	r2, #0
 800add4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800add8:	2302      	movs	r3, #2
 800adda:	e066      	b.n	800aeaa <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	68fa      	ldr	r2, [r7, #12]
 800ade0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	7c1b      	ldrb	r3, [r3, #16]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d119      	bne.n	800ae20 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800adec:	f44f 7300 	mov.w	r3, #512	; 0x200
 800adf0:	2202      	movs	r2, #2
 800adf2:	2181      	movs	r1, #129	; 0x81
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f002 f8c0 	bl	800cf7a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2201      	movs	r2, #1
 800adfe:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ae00:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae04:	2202      	movs	r2, #2
 800ae06:	2101      	movs	r1, #1
 800ae08:	6878      	ldr	r0, [r7, #4]
 800ae0a:	f002 f8b6 	bl	800cf7a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	2201      	movs	r2, #1
 800ae12:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2210      	movs	r2, #16
 800ae1a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800ae1e:	e016      	b.n	800ae4e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ae20:	2340      	movs	r3, #64	; 0x40
 800ae22:	2202      	movs	r2, #2
 800ae24:	2181      	movs	r1, #129	; 0x81
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f002 f8a7 	bl	800cf7a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2201      	movs	r2, #1
 800ae30:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ae32:	2340      	movs	r3, #64	; 0x40
 800ae34:	2202      	movs	r2, #2
 800ae36:	2101      	movs	r1, #1
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f002 f89e 	bl	800cf7a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2201      	movs	r2, #1
 800ae42:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	2210      	movs	r2, #16
 800ae4a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ae4e:	2308      	movs	r3, #8
 800ae50:	2203      	movs	r2, #3
 800ae52:	2182      	movs	r1, #130	; 0x82
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f002 f890 	bl	800cf7a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2201      	movs	r2, #1
 800ae5e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	2200      	movs	r2, #0
 800ae70:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	2200      	movs	r2, #0
 800ae78:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	7c1b      	ldrb	r3, [r3, #16]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d109      	bne.n	800ae98 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ae8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae8e:	2101      	movs	r1, #1
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	f002 f961 	bl	800d158 <USBD_LL_PrepareReceive>
 800ae96:	e007      	b.n	800aea8 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ae9e:	2340      	movs	r3, #64	; 0x40
 800aea0:	2101      	movs	r1, #1
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f002 f958 	bl	800d158 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800aea8:	2300      	movs	r3, #0
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	3710      	adds	r7, #16
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}

0800aeb2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aeb2:	b580      	push	{r7, lr}
 800aeb4:	b082      	sub	sp, #8
 800aeb6:	af00      	add	r7, sp, #0
 800aeb8:	6078      	str	r0, [r7, #4]
 800aeba:	460b      	mov	r3, r1
 800aebc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800aebe:	2181      	movs	r1, #129	; 0x81
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f002 f880 	bl	800cfc6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2200      	movs	r2, #0
 800aeca:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800aecc:	2101      	movs	r1, #1
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f002 f879 	bl	800cfc6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2200      	movs	r2, #0
 800aed8:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800aedc:	2182      	movs	r1, #130	; 0x82
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	f002 f871 	bl	800cfc6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	2200      	movs	r2, #0
 800aee8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	2200      	movs	r2, #0
 800aef0:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d00e      	beq.n	800af1c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af04:	685b      	ldr	r3, [r3, #4]
 800af06:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800af0e:	4618      	mov	r0, r3
 800af10:	f002 f964 	bl	800d1dc <USBD_static_free>
    pdev->pClassData = NULL;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	2200      	movs	r2, #0
 800af18:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800af1c:	2300      	movs	r3, #0
}
 800af1e:	4618      	mov	r0, r3
 800af20:	3708      	adds	r7, #8
 800af22:	46bd      	mov	sp, r7
 800af24:	bd80      	pop	{r7, pc}
	...

0800af28 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b086      	sub	sp, #24
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800af38:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800af3a:	2300      	movs	r3, #0
 800af3c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800af3e:	2300      	movs	r3, #0
 800af40:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800af42:	2300      	movs	r3, #0
 800af44:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800af46:	693b      	ldr	r3, [r7, #16]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d101      	bne.n	800af50 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800af4c:	2303      	movs	r3, #3
 800af4e:	e0af      	b.n	800b0b0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	781b      	ldrb	r3, [r3, #0]
 800af54:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d03f      	beq.n	800afdc <USBD_CDC_Setup+0xb4>
 800af5c:	2b20      	cmp	r3, #32
 800af5e:	f040 809f 	bne.w	800b0a0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	88db      	ldrh	r3, [r3, #6]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d02e      	beq.n	800afc8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	781b      	ldrb	r3, [r3, #0]
 800af6e:	b25b      	sxtb	r3, r3
 800af70:	2b00      	cmp	r3, #0
 800af72:	da16      	bge.n	800afa2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	683a      	ldr	r2, [r7, #0]
 800af7e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800af80:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800af82:	683a      	ldr	r2, [r7, #0]
 800af84:	88d2      	ldrh	r2, [r2, #6]
 800af86:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	88db      	ldrh	r3, [r3, #6]
 800af8c:	2b07      	cmp	r3, #7
 800af8e:	bf28      	it	cs
 800af90:	2307      	movcs	r3, #7
 800af92:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800af94:	693b      	ldr	r3, [r7, #16]
 800af96:	89fa      	ldrh	r2, [r7, #14]
 800af98:	4619      	mov	r1, r3
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f001 fb19 	bl	800c5d2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800afa0:	e085      	b.n	800b0ae <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	785a      	ldrb	r2, [r3, #1]
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	88db      	ldrh	r3, [r3, #6]
 800afb0:	b2da      	uxtb	r2, r3
 800afb2:	693b      	ldr	r3, [r7, #16]
 800afb4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800afb8:	6939      	ldr	r1, [r7, #16]
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	88db      	ldrh	r3, [r3, #6]
 800afbe:	461a      	mov	r2, r3
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f001 fb32 	bl	800c62a <USBD_CtlPrepareRx>
      break;
 800afc6:	e072      	b.n	800b0ae <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800afce:	689b      	ldr	r3, [r3, #8]
 800afd0:	683a      	ldr	r2, [r7, #0]
 800afd2:	7850      	ldrb	r0, [r2, #1]
 800afd4:	2200      	movs	r2, #0
 800afd6:	6839      	ldr	r1, [r7, #0]
 800afd8:	4798      	blx	r3
      break;
 800afda:	e068      	b.n	800b0ae <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	785b      	ldrb	r3, [r3, #1]
 800afe0:	2b0b      	cmp	r3, #11
 800afe2:	d852      	bhi.n	800b08a <USBD_CDC_Setup+0x162>
 800afe4:	a201      	add	r2, pc, #4	; (adr r2, 800afec <USBD_CDC_Setup+0xc4>)
 800afe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afea:	bf00      	nop
 800afec:	0800b01d 	.word	0x0800b01d
 800aff0:	0800b099 	.word	0x0800b099
 800aff4:	0800b08b 	.word	0x0800b08b
 800aff8:	0800b08b 	.word	0x0800b08b
 800affc:	0800b08b 	.word	0x0800b08b
 800b000:	0800b08b 	.word	0x0800b08b
 800b004:	0800b08b 	.word	0x0800b08b
 800b008:	0800b08b 	.word	0x0800b08b
 800b00c:	0800b08b 	.word	0x0800b08b
 800b010:	0800b08b 	.word	0x0800b08b
 800b014:	0800b047 	.word	0x0800b047
 800b018:	0800b071 	.word	0x0800b071
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b022:	b2db      	uxtb	r3, r3
 800b024:	2b03      	cmp	r3, #3
 800b026:	d107      	bne.n	800b038 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b028:	f107 030a 	add.w	r3, r7, #10
 800b02c:	2202      	movs	r2, #2
 800b02e:	4619      	mov	r1, r3
 800b030:	6878      	ldr	r0, [r7, #4]
 800b032:	f001 face 	bl	800c5d2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b036:	e032      	b.n	800b09e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800b038:	6839      	ldr	r1, [r7, #0]
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f001 fa58 	bl	800c4f0 <USBD_CtlError>
            ret = USBD_FAIL;
 800b040:	2303      	movs	r3, #3
 800b042:	75fb      	strb	r3, [r7, #23]
          break;
 800b044:	e02b      	b.n	800b09e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b04c:	b2db      	uxtb	r3, r3
 800b04e:	2b03      	cmp	r3, #3
 800b050:	d107      	bne.n	800b062 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b052:	f107 030d 	add.w	r3, r7, #13
 800b056:	2201      	movs	r2, #1
 800b058:	4619      	mov	r1, r3
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	f001 fab9 	bl	800c5d2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b060:	e01d      	b.n	800b09e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800b062:	6839      	ldr	r1, [r7, #0]
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f001 fa43 	bl	800c4f0 <USBD_CtlError>
            ret = USBD_FAIL;
 800b06a:	2303      	movs	r3, #3
 800b06c:	75fb      	strb	r3, [r7, #23]
          break;
 800b06e:	e016      	b.n	800b09e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b076:	b2db      	uxtb	r3, r3
 800b078:	2b03      	cmp	r3, #3
 800b07a:	d00f      	beq.n	800b09c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800b07c:	6839      	ldr	r1, [r7, #0]
 800b07e:	6878      	ldr	r0, [r7, #4]
 800b080:	f001 fa36 	bl	800c4f0 <USBD_CtlError>
            ret = USBD_FAIL;
 800b084:	2303      	movs	r3, #3
 800b086:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b088:	e008      	b.n	800b09c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b08a:	6839      	ldr	r1, [r7, #0]
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f001 fa2f 	bl	800c4f0 <USBD_CtlError>
          ret = USBD_FAIL;
 800b092:	2303      	movs	r3, #3
 800b094:	75fb      	strb	r3, [r7, #23]
          break;
 800b096:	e002      	b.n	800b09e <USBD_CDC_Setup+0x176>
          break;
 800b098:	bf00      	nop
 800b09a:	e008      	b.n	800b0ae <USBD_CDC_Setup+0x186>
          break;
 800b09c:	bf00      	nop
      }
      break;
 800b09e:	e006      	b.n	800b0ae <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800b0a0:	6839      	ldr	r1, [r7, #0]
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f001 fa24 	bl	800c4f0 <USBD_CtlError>
      ret = USBD_FAIL;
 800b0a8:	2303      	movs	r3, #3
 800b0aa:	75fb      	strb	r3, [r7, #23]
      break;
 800b0ac:	bf00      	nop
  }

  return (uint8_t)ret;
 800b0ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	3718      	adds	r7, #24
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bd80      	pop	{r7, pc}

0800b0b8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b084      	sub	sp, #16
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
 800b0c0:	460b      	mov	r3, r1
 800b0c2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b0ca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d101      	bne.n	800b0da <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b0d6:	2303      	movs	r3, #3
 800b0d8:	e04f      	b.n	800b17a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b0e0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b0e2:	78fa      	ldrb	r2, [r7, #3]
 800b0e4:	6879      	ldr	r1, [r7, #4]
 800b0e6:	4613      	mov	r3, r2
 800b0e8:	009b      	lsls	r3, r3, #2
 800b0ea:	4413      	add	r3, r2
 800b0ec:	009b      	lsls	r3, r3, #2
 800b0ee:	440b      	add	r3, r1
 800b0f0:	3318      	adds	r3, #24
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d029      	beq.n	800b14c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b0f8:	78fa      	ldrb	r2, [r7, #3]
 800b0fa:	6879      	ldr	r1, [r7, #4]
 800b0fc:	4613      	mov	r3, r2
 800b0fe:	009b      	lsls	r3, r3, #2
 800b100:	4413      	add	r3, r2
 800b102:	009b      	lsls	r3, r3, #2
 800b104:	440b      	add	r3, r1
 800b106:	3318      	adds	r3, #24
 800b108:	681a      	ldr	r2, [r3, #0]
 800b10a:	78f9      	ldrb	r1, [r7, #3]
 800b10c:	68f8      	ldr	r0, [r7, #12]
 800b10e:	460b      	mov	r3, r1
 800b110:	00db      	lsls	r3, r3, #3
 800b112:	1a5b      	subs	r3, r3, r1
 800b114:	009b      	lsls	r3, r3, #2
 800b116:	4403      	add	r3, r0
 800b118:	3344      	adds	r3, #68	; 0x44
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	fbb2 f1f3 	udiv	r1, r2, r3
 800b120:	fb03 f301 	mul.w	r3, r3, r1
 800b124:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b126:	2b00      	cmp	r3, #0
 800b128:	d110      	bne.n	800b14c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800b12a:	78fa      	ldrb	r2, [r7, #3]
 800b12c:	6879      	ldr	r1, [r7, #4]
 800b12e:	4613      	mov	r3, r2
 800b130:	009b      	lsls	r3, r3, #2
 800b132:	4413      	add	r3, r2
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	440b      	add	r3, r1
 800b138:	3318      	adds	r3, #24
 800b13a:	2200      	movs	r2, #0
 800b13c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b13e:	78f9      	ldrb	r1, [r7, #3]
 800b140:	2300      	movs	r3, #0
 800b142:	2200      	movs	r2, #0
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f001 ffe6 	bl	800d116 <USBD_LL_Transmit>
 800b14a:	e015      	b.n	800b178 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	2200      	movs	r2, #0
 800b150:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b15a:	691b      	ldr	r3, [r3, #16]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d00b      	beq.n	800b178 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b166:	691b      	ldr	r3, [r3, #16]
 800b168:	68ba      	ldr	r2, [r7, #8]
 800b16a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800b16e:	68ba      	ldr	r2, [r7, #8]
 800b170:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800b174:	78fa      	ldrb	r2, [r7, #3]
 800b176:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b178:	2300      	movs	r3, #0
}
 800b17a:	4618      	mov	r0, r3
 800b17c:	3710      	adds	r7, #16
 800b17e:	46bd      	mov	sp, r7
 800b180:	bd80      	pop	{r7, pc}

0800b182 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b182:	b580      	push	{r7, lr}
 800b184:	b084      	sub	sp, #16
 800b186:	af00      	add	r7, sp, #0
 800b188:	6078      	str	r0, [r7, #4]
 800b18a:	460b      	mov	r3, r1
 800b18c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b194:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d101      	bne.n	800b1a4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b1a0:	2303      	movs	r3, #3
 800b1a2:	e015      	b.n	800b1d0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b1a4:	78fb      	ldrb	r3, [r7, #3]
 800b1a6:	4619      	mov	r1, r3
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f001 fff6 	bl	800d19a <USBD_LL_GetRxDataSize>
 800b1ae:	4602      	mov	r2, r0
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b1bc:	68db      	ldr	r3, [r3, #12]
 800b1be:	68fa      	ldr	r2, [r7, #12]
 800b1c0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b1c4:	68fa      	ldr	r2, [r7, #12]
 800b1c6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b1ca:	4611      	mov	r1, r2
 800b1cc:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b1ce:	2300      	movs	r3, #0
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	3710      	adds	r7, #16
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	bd80      	pop	{r7, pc}

0800b1d8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b084      	sub	sp, #16
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1e6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d101      	bne.n	800b1f2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800b1ee:	2303      	movs	r3, #3
 800b1f0:	e01b      	b.n	800b22a <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d015      	beq.n	800b228 <USBD_CDC_EP0_RxReady+0x50>
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b202:	2bff      	cmp	r3, #255	; 0xff
 800b204:	d010      	beq.n	800b228 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b20c:	689b      	ldr	r3, [r3, #8]
 800b20e:	68fa      	ldr	r2, [r7, #12]
 800b210:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800b214:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800b216:	68fa      	ldr	r2, [r7, #12]
 800b218:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b21c:	b292      	uxth	r2, r2
 800b21e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	22ff      	movs	r2, #255	; 0xff
 800b224:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800b228:	2300      	movs	r3, #0
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3710      	adds	r7, #16
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}
	...

0800b234 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b234:	b480      	push	{r7}
 800b236:	b083      	sub	sp, #12
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2243      	movs	r2, #67	; 0x43
 800b240:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800b242:	4b03      	ldr	r3, [pc, #12]	; (800b250 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800b244:	4618      	mov	r0, r3
 800b246:	370c      	adds	r7, #12
 800b248:	46bd      	mov	sp, r7
 800b24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24e:	4770      	bx	lr
 800b250:	200000bc 	.word	0x200000bc

0800b254 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b254:	b480      	push	{r7}
 800b256:	b083      	sub	sp, #12
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2243      	movs	r2, #67	; 0x43
 800b260:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800b262:	4b03      	ldr	r3, [pc, #12]	; (800b270 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800b264:	4618      	mov	r0, r3
 800b266:	370c      	adds	r7, #12
 800b268:	46bd      	mov	sp, r7
 800b26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26e:	4770      	bx	lr
 800b270:	20000078 	.word	0x20000078

0800b274 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b274:	b480      	push	{r7}
 800b276:	b083      	sub	sp, #12
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2243      	movs	r2, #67	; 0x43
 800b280:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800b282:	4b03      	ldr	r3, [pc, #12]	; (800b290 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800b284:	4618      	mov	r0, r3
 800b286:	370c      	adds	r7, #12
 800b288:	46bd      	mov	sp, r7
 800b28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28e:	4770      	bx	lr
 800b290:	20000100 	.word	0x20000100

0800b294 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b294:	b480      	push	{r7}
 800b296:	b083      	sub	sp, #12
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	220a      	movs	r2, #10
 800b2a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b2a2:	4b03      	ldr	r3, [pc, #12]	; (800b2b0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	370c      	adds	r7, #12
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr
 800b2b0:	20000034 	.word	0x20000034

0800b2b4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b2b4:	b480      	push	{r7}
 800b2b6:	b083      	sub	sp, #12
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
 800b2bc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d101      	bne.n	800b2c8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b2c4:	2303      	movs	r3, #3
 800b2c6:	e004      	b.n	800b2d2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	683a      	ldr	r2, [r7, #0]
 800b2cc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800b2d0:	2300      	movs	r3, #0
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	370c      	adds	r7, #12
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2dc:	4770      	bx	lr

0800b2de <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b2de:	b480      	push	{r7}
 800b2e0:	b087      	sub	sp, #28
 800b2e2:	af00      	add	r7, sp, #0
 800b2e4:	60f8      	str	r0, [r7, #12]
 800b2e6:	60b9      	str	r1, [r7, #8]
 800b2e8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b2f0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d101      	bne.n	800b2fc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800b2f8:	2303      	movs	r3, #3
 800b2fa:	e008      	b.n	800b30e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800b2fc:	697b      	ldr	r3, [r7, #20]
 800b2fe:	68ba      	ldr	r2, [r7, #8]
 800b300:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b304:	697b      	ldr	r3, [r7, #20]
 800b306:	687a      	ldr	r2, [r7, #4]
 800b308:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800b30c:	2300      	movs	r3, #0
}
 800b30e:	4618      	mov	r0, r3
 800b310:	371c      	adds	r7, #28
 800b312:	46bd      	mov	sp, r7
 800b314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b318:	4770      	bx	lr

0800b31a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b31a:	b480      	push	{r7}
 800b31c:	b085      	sub	sp, #20
 800b31e:	af00      	add	r7, sp, #0
 800b320:	6078      	str	r0, [r7, #4]
 800b322:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b32a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d101      	bne.n	800b336 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800b332:	2303      	movs	r3, #3
 800b334:	e004      	b.n	800b340 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	683a      	ldr	r2, [r7, #0]
 800b33a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800b33e:	2300      	movs	r3, #0
}
 800b340:	4618      	mov	r0, r3
 800b342:	3714      	adds	r7, #20
 800b344:	46bd      	mov	sp, r7
 800b346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34a:	4770      	bx	lr

0800b34c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b084      	sub	sp, #16
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b35a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800b35c:	2301      	movs	r3, #1
 800b35e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b366:	2b00      	cmp	r3, #0
 800b368:	d101      	bne.n	800b36e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b36a:	2303      	movs	r3, #3
 800b36c:	e01a      	b.n	800b3a4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800b36e:	68bb      	ldr	r3, [r7, #8]
 800b370:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b374:	2b00      	cmp	r3, #0
 800b376:	d114      	bne.n	800b3a2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	2201      	movs	r2, #1
 800b37c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b380:	68bb      	ldr	r3, [r7, #8]
 800b382:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b396:	2181      	movs	r1, #129	; 0x81
 800b398:	6878      	ldr	r0, [r7, #4]
 800b39a:	f001 febc 	bl	800d116 <USBD_LL_Transmit>

    ret = USBD_OK;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b3a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	3710      	adds	r7, #16
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}

0800b3ac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b084      	sub	sp, #16
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b3ba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d101      	bne.n	800b3ca <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800b3c6:	2303      	movs	r3, #3
 800b3c8:	e016      	b.n	800b3f8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	7c1b      	ldrb	r3, [r3, #16]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d109      	bne.n	800b3e6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b3d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b3dc:	2101      	movs	r1, #1
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f001 feba 	bl	800d158 <USBD_LL_PrepareReceive>
 800b3e4:	e007      	b.n	800b3f6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b3ec:	2340      	movs	r3, #64	; 0x40
 800b3ee:	2101      	movs	r1, #1
 800b3f0:	6878      	ldr	r0, [r7, #4]
 800b3f2:	f001 feb1 	bl	800d158 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b3f6:	2300      	movs	r3, #0
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3710      	adds	r7, #16
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bd80      	pop	{r7, pc}

0800b400 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b086      	sub	sp, #24
 800b404:	af00      	add	r7, sp, #0
 800b406:	60f8      	str	r0, [r7, #12]
 800b408:	60b9      	str	r1, [r7, #8]
 800b40a:	4613      	mov	r3, r2
 800b40c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d101      	bne.n	800b418 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b414:	2303      	movs	r3, #3
 800b416:	e01f      	b.n	800b458 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	2200      	movs	r2, #0
 800b41c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	2200      	movs	r2, #0
 800b424:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	2200      	movs	r2, #0
 800b42c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b430:	68bb      	ldr	r3, [r7, #8]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d003      	beq.n	800b43e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	68ba      	ldr	r2, [r7, #8]
 800b43a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	2201      	movs	r2, #1
 800b442:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	79fa      	ldrb	r2, [r7, #7]
 800b44a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b44c:	68f8      	ldr	r0, [r7, #12]
 800b44e:	f001 fd2d 	bl	800ceac <USBD_LL_Init>
 800b452:	4603      	mov	r3, r0
 800b454:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b456:	7dfb      	ldrb	r3, [r7, #23]
}
 800b458:	4618      	mov	r0, r3
 800b45a:	3718      	adds	r7, #24
 800b45c:	46bd      	mov	sp, r7
 800b45e:	bd80      	pop	{r7, pc}

0800b460 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b084      	sub	sp, #16
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
 800b468:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b46a:	2300      	movs	r3, #0
 800b46c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d101      	bne.n	800b478 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800b474:	2303      	movs	r3, #3
 800b476:	e016      	b.n	800b4a6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	683a      	ldr	r2, [r7, #0]
 800b47c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d00b      	beq.n	800b4a4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b494:	f107 020e 	add.w	r2, r7, #14
 800b498:	4610      	mov	r0, r2
 800b49a:	4798      	blx	r3
 800b49c:	4602      	mov	r2, r0
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800b4a4:	2300      	movs	r3, #0
}
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	3710      	adds	r7, #16
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}

0800b4ae <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b4ae:	b580      	push	{r7, lr}
 800b4b0:	b082      	sub	sp, #8
 800b4b2:	af00      	add	r7, sp, #0
 800b4b4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b4b6:	6878      	ldr	r0, [r7, #4]
 800b4b8:	f001 fd44 	bl	800cf44 <USBD_LL_Start>
 800b4bc:	4603      	mov	r3, r0
}
 800b4be:	4618      	mov	r0, r3
 800b4c0:	3708      	adds	r7, #8
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	bd80      	pop	{r7, pc}

0800b4c6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b4c6:	b480      	push	{r7}
 800b4c8:	b083      	sub	sp, #12
 800b4ca:	af00      	add	r7, sp, #0
 800b4cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b4ce:	2300      	movs	r3, #0
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	370c      	adds	r7, #12
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4da:	4770      	bx	lr

0800b4dc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b084      	sub	sp, #16
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
 800b4e4:	460b      	mov	r3, r1
 800b4e6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b4e8:	2303      	movs	r3, #3
 800b4ea:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d009      	beq.n	800b50a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	78fa      	ldrb	r2, [r7, #3]
 800b500:	4611      	mov	r1, r2
 800b502:	6878      	ldr	r0, [r7, #4]
 800b504:	4798      	blx	r3
 800b506:	4603      	mov	r3, r0
 800b508:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b50a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3710      	adds	r7, #16
 800b510:	46bd      	mov	sp, r7
 800b512:	bd80      	pop	{r7, pc}

0800b514 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b082      	sub	sp, #8
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
 800b51c:	460b      	mov	r3, r1
 800b51e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b526:	2b00      	cmp	r3, #0
 800b528:	d007      	beq.n	800b53a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b530:	685b      	ldr	r3, [r3, #4]
 800b532:	78fa      	ldrb	r2, [r7, #3]
 800b534:	4611      	mov	r1, r2
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	4798      	blx	r3
  }

  return USBD_OK;
 800b53a:	2300      	movs	r3, #0
}
 800b53c:	4618      	mov	r0, r3
 800b53e:	3708      	adds	r7, #8
 800b540:	46bd      	mov	sp, r7
 800b542:	bd80      	pop	{r7, pc}

0800b544 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b084      	sub	sp, #16
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b554:	6839      	ldr	r1, [r7, #0]
 800b556:	4618      	mov	r0, r3
 800b558:	f000 ff90 	bl	800c47c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2201      	movs	r2, #1
 800b560:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b56a:	461a      	mov	r2, r3
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b578:	f003 031f 	and.w	r3, r3, #31
 800b57c:	2b02      	cmp	r3, #2
 800b57e:	d01a      	beq.n	800b5b6 <USBD_LL_SetupStage+0x72>
 800b580:	2b02      	cmp	r3, #2
 800b582:	d822      	bhi.n	800b5ca <USBD_LL_SetupStage+0x86>
 800b584:	2b00      	cmp	r3, #0
 800b586:	d002      	beq.n	800b58e <USBD_LL_SetupStage+0x4a>
 800b588:	2b01      	cmp	r3, #1
 800b58a:	d00a      	beq.n	800b5a2 <USBD_LL_SetupStage+0x5e>
 800b58c:	e01d      	b.n	800b5ca <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b594:	4619      	mov	r1, r3
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 fa62 	bl	800ba60 <USBD_StdDevReq>
 800b59c:	4603      	mov	r3, r0
 800b59e:	73fb      	strb	r3, [r7, #15]
      break;
 800b5a0:	e020      	b.n	800b5e4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b5a8:	4619      	mov	r1, r3
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f000 fac6 	bl	800bb3c <USBD_StdItfReq>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	73fb      	strb	r3, [r7, #15]
      break;
 800b5b4:	e016      	b.n	800b5e4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b5bc:	4619      	mov	r1, r3
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f000 fb05 	bl	800bbce <USBD_StdEPReq>
 800b5c4:	4603      	mov	r3, r0
 800b5c6:	73fb      	strb	r3, [r7, #15]
      break;
 800b5c8:	e00c      	b.n	800b5e4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b5d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b5d4:	b2db      	uxtb	r3, r3
 800b5d6:	4619      	mov	r1, r3
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f001 fd13 	bl	800d004 <USBD_LL_StallEP>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	73fb      	strb	r3, [r7, #15]
      break;
 800b5e2:	bf00      	nop
  }

  return ret;
 800b5e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	3710      	adds	r7, #16
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}

0800b5ee <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b5ee:	b580      	push	{r7, lr}
 800b5f0:	b086      	sub	sp, #24
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	60f8      	str	r0, [r7, #12]
 800b5f6:	460b      	mov	r3, r1
 800b5f8:	607a      	str	r2, [r7, #4]
 800b5fa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b5fc:	7afb      	ldrb	r3, [r7, #11]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d138      	bne.n	800b674 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b608:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b610:	2b03      	cmp	r3, #3
 800b612:	d14a      	bne.n	800b6aa <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800b614:	693b      	ldr	r3, [r7, #16]
 800b616:	689a      	ldr	r2, [r3, #8]
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	68db      	ldr	r3, [r3, #12]
 800b61c:	429a      	cmp	r2, r3
 800b61e:	d913      	bls.n	800b648 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b620:	693b      	ldr	r3, [r7, #16]
 800b622:	689a      	ldr	r2, [r3, #8]
 800b624:	693b      	ldr	r3, [r7, #16]
 800b626:	68db      	ldr	r3, [r3, #12]
 800b628:	1ad2      	subs	r2, r2, r3
 800b62a:	693b      	ldr	r3, [r7, #16]
 800b62c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b62e:	693b      	ldr	r3, [r7, #16]
 800b630:	68da      	ldr	r2, [r3, #12]
 800b632:	693b      	ldr	r3, [r7, #16]
 800b634:	689b      	ldr	r3, [r3, #8]
 800b636:	4293      	cmp	r3, r2
 800b638:	bf28      	it	cs
 800b63a:	4613      	movcs	r3, r2
 800b63c:	461a      	mov	r2, r3
 800b63e:	6879      	ldr	r1, [r7, #4]
 800b640:	68f8      	ldr	r0, [r7, #12]
 800b642:	f001 f80f 	bl	800c664 <USBD_CtlContinueRx>
 800b646:	e030      	b.n	800b6aa <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b64e:	b2db      	uxtb	r3, r3
 800b650:	2b03      	cmp	r3, #3
 800b652:	d10b      	bne.n	800b66c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b65a:	691b      	ldr	r3, [r3, #16]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d005      	beq.n	800b66c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b666:	691b      	ldr	r3, [r3, #16]
 800b668:	68f8      	ldr	r0, [r7, #12]
 800b66a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b66c:	68f8      	ldr	r0, [r7, #12]
 800b66e:	f001 f80a 	bl	800c686 <USBD_CtlSendStatus>
 800b672:	e01a      	b.n	800b6aa <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b67a:	b2db      	uxtb	r3, r3
 800b67c:	2b03      	cmp	r3, #3
 800b67e:	d114      	bne.n	800b6aa <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b686:	699b      	ldr	r3, [r3, #24]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d00e      	beq.n	800b6aa <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b692:	699b      	ldr	r3, [r3, #24]
 800b694:	7afa      	ldrb	r2, [r7, #11]
 800b696:	4611      	mov	r1, r2
 800b698:	68f8      	ldr	r0, [r7, #12]
 800b69a:	4798      	blx	r3
 800b69c:	4603      	mov	r3, r0
 800b69e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800b6a0:	7dfb      	ldrb	r3, [r7, #23]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d001      	beq.n	800b6aa <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800b6a6:	7dfb      	ldrb	r3, [r7, #23]
 800b6a8:	e000      	b.n	800b6ac <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800b6aa:	2300      	movs	r3, #0
}
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	3718      	adds	r7, #24
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	bd80      	pop	{r7, pc}

0800b6b4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b086      	sub	sp, #24
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	60f8      	str	r0, [r7, #12]
 800b6bc:	460b      	mov	r3, r1
 800b6be:	607a      	str	r2, [r7, #4]
 800b6c0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b6c2:	7afb      	ldrb	r3, [r7, #11]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d16b      	bne.n	800b7a0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	3314      	adds	r3, #20
 800b6cc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b6d4:	2b02      	cmp	r3, #2
 800b6d6:	d156      	bne.n	800b786 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800b6d8:	693b      	ldr	r3, [r7, #16]
 800b6da:	689a      	ldr	r2, [r3, #8]
 800b6dc:	693b      	ldr	r3, [r7, #16]
 800b6de:	68db      	ldr	r3, [r3, #12]
 800b6e0:	429a      	cmp	r2, r3
 800b6e2:	d914      	bls.n	800b70e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	689a      	ldr	r2, [r3, #8]
 800b6e8:	693b      	ldr	r3, [r7, #16]
 800b6ea:	68db      	ldr	r3, [r3, #12]
 800b6ec:	1ad2      	subs	r2, r2, r3
 800b6ee:	693b      	ldr	r3, [r7, #16]
 800b6f0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b6f2:	693b      	ldr	r3, [r7, #16]
 800b6f4:	689b      	ldr	r3, [r3, #8]
 800b6f6:	461a      	mov	r2, r3
 800b6f8:	6879      	ldr	r1, [r7, #4]
 800b6fa:	68f8      	ldr	r0, [r7, #12]
 800b6fc:	f000 ff84 	bl	800c608 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b700:	2300      	movs	r3, #0
 800b702:	2200      	movs	r2, #0
 800b704:	2100      	movs	r1, #0
 800b706:	68f8      	ldr	r0, [r7, #12]
 800b708:	f001 fd26 	bl	800d158 <USBD_LL_PrepareReceive>
 800b70c:	e03b      	b.n	800b786 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b70e:	693b      	ldr	r3, [r7, #16]
 800b710:	68da      	ldr	r2, [r3, #12]
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	689b      	ldr	r3, [r3, #8]
 800b716:	429a      	cmp	r2, r3
 800b718:	d11c      	bne.n	800b754 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b71a:	693b      	ldr	r3, [r7, #16]
 800b71c:	685a      	ldr	r2, [r3, #4]
 800b71e:	693b      	ldr	r3, [r7, #16]
 800b720:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b722:	429a      	cmp	r2, r3
 800b724:	d316      	bcc.n	800b754 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b726:	693b      	ldr	r3, [r7, #16]
 800b728:	685a      	ldr	r2, [r3, #4]
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b730:	429a      	cmp	r2, r3
 800b732:	d20f      	bcs.n	800b754 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b734:	2200      	movs	r2, #0
 800b736:	2100      	movs	r1, #0
 800b738:	68f8      	ldr	r0, [r7, #12]
 800b73a:	f000 ff65 	bl	800c608 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	2200      	movs	r2, #0
 800b742:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b746:	2300      	movs	r3, #0
 800b748:	2200      	movs	r2, #0
 800b74a:	2100      	movs	r1, #0
 800b74c:	68f8      	ldr	r0, [r7, #12]
 800b74e:	f001 fd03 	bl	800d158 <USBD_LL_PrepareReceive>
 800b752:	e018      	b.n	800b786 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b75a:	b2db      	uxtb	r3, r3
 800b75c:	2b03      	cmp	r3, #3
 800b75e:	d10b      	bne.n	800b778 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b766:	68db      	ldr	r3, [r3, #12]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d005      	beq.n	800b778 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b772:	68db      	ldr	r3, [r3, #12]
 800b774:	68f8      	ldr	r0, [r7, #12]
 800b776:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b778:	2180      	movs	r1, #128	; 0x80
 800b77a:	68f8      	ldr	r0, [r7, #12]
 800b77c:	f001 fc42 	bl	800d004 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b780:	68f8      	ldr	r0, [r7, #12]
 800b782:	f000 ff93 	bl	800c6ac <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b78c:	2b01      	cmp	r3, #1
 800b78e:	d122      	bne.n	800b7d6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800b790:	68f8      	ldr	r0, [r7, #12]
 800b792:	f7ff fe98 	bl	800b4c6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2200      	movs	r2, #0
 800b79a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b79e:	e01a      	b.n	800b7d6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b7a6:	b2db      	uxtb	r3, r3
 800b7a8:	2b03      	cmp	r3, #3
 800b7aa:	d114      	bne.n	800b7d6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7b2:	695b      	ldr	r3, [r3, #20]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d00e      	beq.n	800b7d6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7be:	695b      	ldr	r3, [r3, #20]
 800b7c0:	7afa      	ldrb	r2, [r7, #11]
 800b7c2:	4611      	mov	r1, r2
 800b7c4:	68f8      	ldr	r0, [r7, #12]
 800b7c6:	4798      	blx	r3
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800b7cc:	7dfb      	ldrb	r3, [r7, #23]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d001      	beq.n	800b7d6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800b7d2:	7dfb      	ldrb	r3, [r7, #23]
 800b7d4:	e000      	b.n	800b7d8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800b7d6:	2300      	movs	r3, #0
}
 800b7d8:	4618      	mov	r0, r3
 800b7da:	3718      	adds	r7, #24
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}

0800b7e0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b082      	sub	sp, #8
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2200      	movs	r2, #0
 800b802:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d101      	bne.n	800b814 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800b810:	2303      	movs	r3, #3
 800b812:	e02f      	b.n	800b874 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d00f      	beq.n	800b83e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b824:	685b      	ldr	r3, [r3, #4]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d009      	beq.n	800b83e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b830:	685b      	ldr	r3, [r3, #4]
 800b832:	687a      	ldr	r2, [r7, #4]
 800b834:	6852      	ldr	r2, [r2, #4]
 800b836:	b2d2      	uxtb	r2, r2
 800b838:	4611      	mov	r1, r2
 800b83a:	6878      	ldr	r0, [r7, #4]
 800b83c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b83e:	2340      	movs	r3, #64	; 0x40
 800b840:	2200      	movs	r2, #0
 800b842:	2100      	movs	r1, #0
 800b844:	6878      	ldr	r0, [r7, #4]
 800b846:	f001 fb98 	bl	800cf7a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	2201      	movs	r2, #1
 800b84e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	2240      	movs	r2, #64	; 0x40
 800b856:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b85a:	2340      	movs	r3, #64	; 0x40
 800b85c:	2200      	movs	r2, #0
 800b85e:	2180      	movs	r1, #128	; 0x80
 800b860:	6878      	ldr	r0, [r7, #4]
 800b862:	f001 fb8a 	bl	800cf7a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	2201      	movs	r2, #1
 800b86a:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2240      	movs	r2, #64	; 0x40
 800b870:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800b872:	2300      	movs	r3, #0
}
 800b874:	4618      	mov	r0, r3
 800b876:	3708      	adds	r7, #8
 800b878:	46bd      	mov	sp, r7
 800b87a:	bd80      	pop	{r7, pc}

0800b87c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b87c:	b480      	push	{r7}
 800b87e:	b083      	sub	sp, #12
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
 800b884:	460b      	mov	r3, r1
 800b886:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	78fa      	ldrb	r2, [r7, #3]
 800b88c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b88e:	2300      	movs	r3, #0
}
 800b890:	4618      	mov	r0, r3
 800b892:	370c      	adds	r7, #12
 800b894:	46bd      	mov	sp, r7
 800b896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89a:	4770      	bx	lr

0800b89c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b89c:	b480      	push	{r7}
 800b89e:	b083      	sub	sp, #12
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8aa:	b2da      	uxtb	r2, r3
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	2204      	movs	r2, #4
 800b8b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b8ba:	2300      	movs	r3, #0
}
 800b8bc:	4618      	mov	r0, r3
 800b8be:	370c      	adds	r7, #12
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c6:	4770      	bx	lr

0800b8c8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b083      	sub	sp, #12
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8d6:	b2db      	uxtb	r3, r3
 800b8d8:	2b04      	cmp	r3, #4
 800b8da:	d106      	bne.n	800b8ea <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800b8e2:	b2da      	uxtb	r2, r3
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b8ea:	2300      	movs	r3, #0
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	370c      	adds	r7, #12
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f6:	4770      	bx	lr

0800b8f8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b082      	sub	sp, #8
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b906:	2b00      	cmp	r3, #0
 800b908:	d101      	bne.n	800b90e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800b90a:	2303      	movs	r3, #3
 800b90c:	e012      	b.n	800b934 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b914:	b2db      	uxtb	r3, r3
 800b916:	2b03      	cmp	r3, #3
 800b918:	d10b      	bne.n	800b932 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b920:	69db      	ldr	r3, [r3, #28]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d005      	beq.n	800b932 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b92c:	69db      	ldr	r3, [r3, #28]
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b932:	2300      	movs	r3, #0
}
 800b934:	4618      	mov	r0, r3
 800b936:	3708      	adds	r7, #8
 800b938:	46bd      	mov	sp, r7
 800b93a:	bd80      	pop	{r7, pc}

0800b93c <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b082      	sub	sp, #8
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
 800b944:	460b      	mov	r3, r1
 800b946:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d101      	bne.n	800b956 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800b952:	2303      	movs	r3, #3
 800b954:	e014      	b.n	800b980 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b95c:	b2db      	uxtb	r3, r3
 800b95e:	2b03      	cmp	r3, #3
 800b960:	d10d      	bne.n	800b97e <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b968:	6a1b      	ldr	r3, [r3, #32]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d007      	beq.n	800b97e <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b974:	6a1b      	ldr	r3, [r3, #32]
 800b976:	78fa      	ldrb	r2, [r7, #3]
 800b978:	4611      	mov	r1, r2
 800b97a:	6878      	ldr	r0, [r7, #4]
 800b97c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b97e:	2300      	movs	r3, #0
}
 800b980:	4618      	mov	r0, r3
 800b982:	3708      	adds	r7, #8
 800b984:	46bd      	mov	sp, r7
 800b986:	bd80      	pop	{r7, pc}

0800b988 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b082      	sub	sp, #8
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
 800b990:	460b      	mov	r3, r1
 800b992:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d101      	bne.n	800b9a2 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800b99e:	2303      	movs	r3, #3
 800b9a0:	e014      	b.n	800b9cc <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b9a8:	b2db      	uxtb	r3, r3
 800b9aa:	2b03      	cmp	r3, #3
 800b9ac:	d10d      	bne.n	800b9ca <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d007      	beq.n	800b9ca <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b9c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9c2:	78fa      	ldrb	r2, [r7, #3]
 800b9c4:	4611      	mov	r1, r2
 800b9c6:	6878      	ldr	r0, [r7, #4]
 800b9c8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b9ca:	2300      	movs	r3, #0
}
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	3708      	adds	r7, #8
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bd80      	pop	{r7, pc}

0800b9d4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	b083      	sub	sp, #12
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b9dc:	2300      	movs	r3, #0
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	370c      	adds	r7, #12
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e8:	4770      	bx	lr

0800b9ea <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b9ea:	b580      	push	{r7, lr}
 800b9ec:	b082      	sub	sp, #8
 800b9ee:	af00      	add	r7, sp, #0
 800b9f0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2201      	movs	r2, #1
 800b9f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d009      	beq.n	800ba18 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba0a:	685b      	ldr	r3, [r3, #4]
 800ba0c:	687a      	ldr	r2, [r7, #4]
 800ba0e:	6852      	ldr	r2, [r2, #4]
 800ba10:	b2d2      	uxtb	r2, r2
 800ba12:	4611      	mov	r1, r2
 800ba14:	6878      	ldr	r0, [r7, #4]
 800ba16:	4798      	blx	r3
  }

  return USBD_OK;
 800ba18:	2300      	movs	r3, #0
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3708      	adds	r7, #8
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}

0800ba22 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ba22:	b480      	push	{r7}
 800ba24:	b087      	sub	sp, #28
 800ba26:	af00      	add	r7, sp, #0
 800ba28:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	781b      	ldrb	r3, [r3, #0]
 800ba32:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ba34:	697b      	ldr	r3, [r7, #20]
 800ba36:	3301      	adds	r3, #1
 800ba38:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ba3a:	697b      	ldr	r3, [r7, #20]
 800ba3c:	781b      	ldrb	r3, [r3, #0]
 800ba3e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ba40:	8a3b      	ldrh	r3, [r7, #16]
 800ba42:	021b      	lsls	r3, r3, #8
 800ba44:	b21a      	sxth	r2, r3
 800ba46:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ba4a:	4313      	orrs	r3, r2
 800ba4c:	b21b      	sxth	r3, r3
 800ba4e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ba50:	89fb      	ldrh	r3, [r7, #14]
}
 800ba52:	4618      	mov	r0, r3
 800ba54:	371c      	adds	r7, #28
 800ba56:	46bd      	mov	sp, r7
 800ba58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5c:	4770      	bx	lr
	...

0800ba60 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b084      	sub	sp, #16
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	6078      	str	r0, [r7, #4]
 800ba68:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ba76:	2b40      	cmp	r3, #64	; 0x40
 800ba78:	d005      	beq.n	800ba86 <USBD_StdDevReq+0x26>
 800ba7a:	2b40      	cmp	r3, #64	; 0x40
 800ba7c:	d853      	bhi.n	800bb26 <USBD_StdDevReq+0xc6>
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d00b      	beq.n	800ba9a <USBD_StdDevReq+0x3a>
 800ba82:	2b20      	cmp	r3, #32
 800ba84:	d14f      	bne.n	800bb26 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba8c:	689b      	ldr	r3, [r3, #8]
 800ba8e:	6839      	ldr	r1, [r7, #0]
 800ba90:	6878      	ldr	r0, [r7, #4]
 800ba92:	4798      	blx	r3
 800ba94:	4603      	mov	r3, r0
 800ba96:	73fb      	strb	r3, [r7, #15]
      break;
 800ba98:	e04a      	b.n	800bb30 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	785b      	ldrb	r3, [r3, #1]
 800ba9e:	2b09      	cmp	r3, #9
 800baa0:	d83b      	bhi.n	800bb1a <USBD_StdDevReq+0xba>
 800baa2:	a201      	add	r2, pc, #4	; (adr r2, 800baa8 <USBD_StdDevReq+0x48>)
 800baa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baa8:	0800bafd 	.word	0x0800bafd
 800baac:	0800bb11 	.word	0x0800bb11
 800bab0:	0800bb1b 	.word	0x0800bb1b
 800bab4:	0800bb07 	.word	0x0800bb07
 800bab8:	0800bb1b 	.word	0x0800bb1b
 800babc:	0800badb 	.word	0x0800badb
 800bac0:	0800bad1 	.word	0x0800bad1
 800bac4:	0800bb1b 	.word	0x0800bb1b
 800bac8:	0800baf3 	.word	0x0800baf3
 800bacc:	0800bae5 	.word	0x0800bae5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bad0:	6839      	ldr	r1, [r7, #0]
 800bad2:	6878      	ldr	r0, [r7, #4]
 800bad4:	f000 f9de 	bl	800be94 <USBD_GetDescriptor>
          break;
 800bad8:	e024      	b.n	800bb24 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bada:	6839      	ldr	r1, [r7, #0]
 800badc:	6878      	ldr	r0, [r7, #4]
 800bade:	f000 fb43 	bl	800c168 <USBD_SetAddress>
          break;
 800bae2:	e01f      	b.n	800bb24 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800bae4:	6839      	ldr	r1, [r7, #0]
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f000 fb82 	bl	800c1f0 <USBD_SetConfig>
 800baec:	4603      	mov	r3, r0
 800baee:	73fb      	strb	r3, [r7, #15]
          break;
 800baf0:	e018      	b.n	800bb24 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800baf2:	6839      	ldr	r1, [r7, #0]
 800baf4:	6878      	ldr	r0, [r7, #4]
 800baf6:	f000 fc21 	bl	800c33c <USBD_GetConfig>
          break;
 800bafa:	e013      	b.n	800bb24 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bafc:	6839      	ldr	r1, [r7, #0]
 800bafe:	6878      	ldr	r0, [r7, #4]
 800bb00:	f000 fc52 	bl	800c3a8 <USBD_GetStatus>
          break;
 800bb04:	e00e      	b.n	800bb24 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bb06:	6839      	ldr	r1, [r7, #0]
 800bb08:	6878      	ldr	r0, [r7, #4]
 800bb0a:	f000 fc81 	bl	800c410 <USBD_SetFeature>
          break;
 800bb0e:	e009      	b.n	800bb24 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bb10:	6839      	ldr	r1, [r7, #0]
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	f000 fc90 	bl	800c438 <USBD_ClrFeature>
          break;
 800bb18:	e004      	b.n	800bb24 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800bb1a:	6839      	ldr	r1, [r7, #0]
 800bb1c:	6878      	ldr	r0, [r7, #4]
 800bb1e:	f000 fce7 	bl	800c4f0 <USBD_CtlError>
          break;
 800bb22:	bf00      	nop
      }
      break;
 800bb24:	e004      	b.n	800bb30 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800bb26:	6839      	ldr	r1, [r7, #0]
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	f000 fce1 	bl	800c4f0 <USBD_CtlError>
      break;
 800bb2e:	bf00      	nop
  }

  return ret;
 800bb30:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	3710      	adds	r7, #16
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bd80      	pop	{r7, pc}
 800bb3a:	bf00      	nop

0800bb3c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b084      	sub	sp, #16
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
 800bb44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb46:	2300      	movs	r3, #0
 800bb48:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	781b      	ldrb	r3, [r3, #0]
 800bb4e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bb52:	2b40      	cmp	r3, #64	; 0x40
 800bb54:	d005      	beq.n	800bb62 <USBD_StdItfReq+0x26>
 800bb56:	2b40      	cmp	r3, #64	; 0x40
 800bb58:	d82f      	bhi.n	800bbba <USBD_StdItfReq+0x7e>
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d001      	beq.n	800bb62 <USBD_StdItfReq+0x26>
 800bb5e:	2b20      	cmp	r3, #32
 800bb60:	d12b      	bne.n	800bbba <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb68:	b2db      	uxtb	r3, r3
 800bb6a:	3b01      	subs	r3, #1
 800bb6c:	2b02      	cmp	r3, #2
 800bb6e:	d81d      	bhi.n	800bbac <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bb70:	683b      	ldr	r3, [r7, #0]
 800bb72:	889b      	ldrh	r3, [r3, #4]
 800bb74:	b2db      	uxtb	r3, r3
 800bb76:	2b01      	cmp	r3, #1
 800bb78:	d813      	bhi.n	800bba2 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb80:	689b      	ldr	r3, [r3, #8]
 800bb82:	6839      	ldr	r1, [r7, #0]
 800bb84:	6878      	ldr	r0, [r7, #4]
 800bb86:	4798      	blx	r3
 800bb88:	4603      	mov	r3, r0
 800bb8a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bb8c:	683b      	ldr	r3, [r7, #0]
 800bb8e:	88db      	ldrh	r3, [r3, #6]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d110      	bne.n	800bbb6 <USBD_StdItfReq+0x7a>
 800bb94:	7bfb      	ldrb	r3, [r7, #15]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d10d      	bne.n	800bbb6 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800bb9a:	6878      	ldr	r0, [r7, #4]
 800bb9c:	f000 fd73 	bl	800c686 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800bba0:	e009      	b.n	800bbb6 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800bba2:	6839      	ldr	r1, [r7, #0]
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	f000 fca3 	bl	800c4f0 <USBD_CtlError>
          break;
 800bbaa:	e004      	b.n	800bbb6 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800bbac:	6839      	ldr	r1, [r7, #0]
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f000 fc9e 	bl	800c4f0 <USBD_CtlError>
          break;
 800bbb4:	e000      	b.n	800bbb8 <USBD_StdItfReq+0x7c>
          break;
 800bbb6:	bf00      	nop
      }
      break;
 800bbb8:	e004      	b.n	800bbc4 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800bbba:	6839      	ldr	r1, [r7, #0]
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f000 fc97 	bl	800c4f0 <USBD_CtlError>
      break;
 800bbc2:	bf00      	nop
  }

  return ret;
 800bbc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	3710      	adds	r7, #16
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	bd80      	pop	{r7, pc}

0800bbce <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bbce:	b580      	push	{r7, lr}
 800bbd0:	b084      	sub	sp, #16
 800bbd2:	af00      	add	r7, sp, #0
 800bbd4:	6078      	str	r0, [r7, #4]
 800bbd6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800bbd8:	2300      	movs	r3, #0
 800bbda:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800bbdc:	683b      	ldr	r3, [r7, #0]
 800bbde:	889b      	ldrh	r3, [r3, #4]
 800bbe0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bbe2:	683b      	ldr	r3, [r7, #0]
 800bbe4:	781b      	ldrb	r3, [r3, #0]
 800bbe6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bbea:	2b40      	cmp	r3, #64	; 0x40
 800bbec:	d007      	beq.n	800bbfe <USBD_StdEPReq+0x30>
 800bbee:	2b40      	cmp	r3, #64	; 0x40
 800bbf0:	f200 8145 	bhi.w	800be7e <USBD_StdEPReq+0x2b0>
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d00c      	beq.n	800bc12 <USBD_StdEPReq+0x44>
 800bbf8:	2b20      	cmp	r3, #32
 800bbfa:	f040 8140 	bne.w	800be7e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc04:	689b      	ldr	r3, [r3, #8]
 800bc06:	6839      	ldr	r1, [r7, #0]
 800bc08:	6878      	ldr	r0, [r7, #4]
 800bc0a:	4798      	blx	r3
 800bc0c:	4603      	mov	r3, r0
 800bc0e:	73fb      	strb	r3, [r7, #15]
      break;
 800bc10:	e13a      	b.n	800be88 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	785b      	ldrb	r3, [r3, #1]
 800bc16:	2b03      	cmp	r3, #3
 800bc18:	d007      	beq.n	800bc2a <USBD_StdEPReq+0x5c>
 800bc1a:	2b03      	cmp	r3, #3
 800bc1c:	f300 8129 	bgt.w	800be72 <USBD_StdEPReq+0x2a4>
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d07f      	beq.n	800bd24 <USBD_StdEPReq+0x156>
 800bc24:	2b01      	cmp	r3, #1
 800bc26:	d03c      	beq.n	800bca2 <USBD_StdEPReq+0xd4>
 800bc28:	e123      	b.n	800be72 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc30:	b2db      	uxtb	r3, r3
 800bc32:	2b02      	cmp	r3, #2
 800bc34:	d002      	beq.n	800bc3c <USBD_StdEPReq+0x6e>
 800bc36:	2b03      	cmp	r3, #3
 800bc38:	d016      	beq.n	800bc68 <USBD_StdEPReq+0x9a>
 800bc3a:	e02c      	b.n	800bc96 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bc3c:	7bbb      	ldrb	r3, [r7, #14]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d00d      	beq.n	800bc5e <USBD_StdEPReq+0x90>
 800bc42:	7bbb      	ldrb	r3, [r7, #14]
 800bc44:	2b80      	cmp	r3, #128	; 0x80
 800bc46:	d00a      	beq.n	800bc5e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bc48:	7bbb      	ldrb	r3, [r7, #14]
 800bc4a:	4619      	mov	r1, r3
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f001 f9d9 	bl	800d004 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bc52:	2180      	movs	r1, #128	; 0x80
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	f001 f9d5 	bl	800d004 <USBD_LL_StallEP>
 800bc5a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bc5c:	e020      	b.n	800bca0 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800bc5e:	6839      	ldr	r1, [r7, #0]
 800bc60:	6878      	ldr	r0, [r7, #4]
 800bc62:	f000 fc45 	bl	800c4f0 <USBD_CtlError>
              break;
 800bc66:	e01b      	b.n	800bca0 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	885b      	ldrh	r3, [r3, #2]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d10e      	bne.n	800bc8e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bc70:	7bbb      	ldrb	r3, [r7, #14]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d00b      	beq.n	800bc8e <USBD_StdEPReq+0xc0>
 800bc76:	7bbb      	ldrb	r3, [r7, #14]
 800bc78:	2b80      	cmp	r3, #128	; 0x80
 800bc7a:	d008      	beq.n	800bc8e <USBD_StdEPReq+0xc0>
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	88db      	ldrh	r3, [r3, #6]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d104      	bne.n	800bc8e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bc84:	7bbb      	ldrb	r3, [r7, #14]
 800bc86:	4619      	mov	r1, r3
 800bc88:	6878      	ldr	r0, [r7, #4]
 800bc8a:	f001 f9bb 	bl	800d004 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800bc8e:	6878      	ldr	r0, [r7, #4]
 800bc90:	f000 fcf9 	bl	800c686 <USBD_CtlSendStatus>

              break;
 800bc94:	e004      	b.n	800bca0 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800bc96:	6839      	ldr	r1, [r7, #0]
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f000 fc29 	bl	800c4f0 <USBD_CtlError>
              break;
 800bc9e:	bf00      	nop
          }
          break;
 800bca0:	e0ec      	b.n	800be7c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bca8:	b2db      	uxtb	r3, r3
 800bcaa:	2b02      	cmp	r3, #2
 800bcac:	d002      	beq.n	800bcb4 <USBD_StdEPReq+0xe6>
 800bcae:	2b03      	cmp	r3, #3
 800bcb0:	d016      	beq.n	800bce0 <USBD_StdEPReq+0x112>
 800bcb2:	e030      	b.n	800bd16 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bcb4:	7bbb      	ldrb	r3, [r7, #14]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d00d      	beq.n	800bcd6 <USBD_StdEPReq+0x108>
 800bcba:	7bbb      	ldrb	r3, [r7, #14]
 800bcbc:	2b80      	cmp	r3, #128	; 0x80
 800bcbe:	d00a      	beq.n	800bcd6 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bcc0:	7bbb      	ldrb	r3, [r7, #14]
 800bcc2:	4619      	mov	r1, r3
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f001 f99d 	bl	800d004 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bcca:	2180      	movs	r1, #128	; 0x80
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	f001 f999 	bl	800d004 <USBD_LL_StallEP>
 800bcd2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bcd4:	e025      	b.n	800bd22 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800bcd6:	6839      	ldr	r1, [r7, #0]
 800bcd8:	6878      	ldr	r0, [r7, #4]
 800bcda:	f000 fc09 	bl	800c4f0 <USBD_CtlError>
              break;
 800bcde:	e020      	b.n	800bd22 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	885b      	ldrh	r3, [r3, #2]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d11b      	bne.n	800bd20 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bce8:	7bbb      	ldrb	r3, [r7, #14]
 800bcea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d004      	beq.n	800bcfc <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bcf2:	7bbb      	ldrb	r3, [r7, #14]
 800bcf4:	4619      	mov	r1, r3
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f001 f9a3 	bl	800d042 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	f000 fcc2 	bl	800c686 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd08:	689b      	ldr	r3, [r3, #8]
 800bd0a:	6839      	ldr	r1, [r7, #0]
 800bd0c:	6878      	ldr	r0, [r7, #4]
 800bd0e:	4798      	blx	r3
 800bd10:	4603      	mov	r3, r0
 800bd12:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800bd14:	e004      	b.n	800bd20 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800bd16:	6839      	ldr	r1, [r7, #0]
 800bd18:	6878      	ldr	r0, [r7, #4]
 800bd1a:	f000 fbe9 	bl	800c4f0 <USBD_CtlError>
              break;
 800bd1e:	e000      	b.n	800bd22 <USBD_StdEPReq+0x154>
              break;
 800bd20:	bf00      	nop
          }
          break;
 800bd22:	e0ab      	b.n	800be7c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd2a:	b2db      	uxtb	r3, r3
 800bd2c:	2b02      	cmp	r3, #2
 800bd2e:	d002      	beq.n	800bd36 <USBD_StdEPReq+0x168>
 800bd30:	2b03      	cmp	r3, #3
 800bd32:	d032      	beq.n	800bd9a <USBD_StdEPReq+0x1cc>
 800bd34:	e097      	b.n	800be66 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bd36:	7bbb      	ldrb	r3, [r7, #14]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d007      	beq.n	800bd4c <USBD_StdEPReq+0x17e>
 800bd3c:	7bbb      	ldrb	r3, [r7, #14]
 800bd3e:	2b80      	cmp	r3, #128	; 0x80
 800bd40:	d004      	beq.n	800bd4c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800bd42:	6839      	ldr	r1, [r7, #0]
 800bd44:	6878      	ldr	r0, [r7, #4]
 800bd46:	f000 fbd3 	bl	800c4f0 <USBD_CtlError>
                break;
 800bd4a:	e091      	b.n	800be70 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	da0b      	bge.n	800bd6c <USBD_StdEPReq+0x19e>
 800bd54:	7bbb      	ldrb	r3, [r7, #14]
 800bd56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bd5a:	4613      	mov	r3, r2
 800bd5c:	009b      	lsls	r3, r3, #2
 800bd5e:	4413      	add	r3, r2
 800bd60:	009b      	lsls	r3, r3, #2
 800bd62:	3310      	adds	r3, #16
 800bd64:	687a      	ldr	r2, [r7, #4]
 800bd66:	4413      	add	r3, r2
 800bd68:	3304      	adds	r3, #4
 800bd6a:	e00b      	b.n	800bd84 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bd6c:	7bbb      	ldrb	r3, [r7, #14]
 800bd6e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd72:	4613      	mov	r3, r2
 800bd74:	009b      	lsls	r3, r3, #2
 800bd76:	4413      	add	r3, r2
 800bd78:	009b      	lsls	r3, r3, #2
 800bd7a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bd7e:	687a      	ldr	r2, [r7, #4]
 800bd80:	4413      	add	r3, r2
 800bd82:	3304      	adds	r3, #4
 800bd84:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bd86:	68bb      	ldr	r3, [r7, #8]
 800bd88:	2200      	movs	r2, #0
 800bd8a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	2202      	movs	r2, #2
 800bd90:	4619      	mov	r1, r3
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f000 fc1d 	bl	800c5d2 <USBD_CtlSendData>
              break;
 800bd98:	e06a      	b.n	800be70 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bd9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	da11      	bge.n	800bdc6 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bda2:	7bbb      	ldrb	r3, [r7, #14]
 800bda4:	f003 020f 	and.w	r2, r3, #15
 800bda8:	6879      	ldr	r1, [r7, #4]
 800bdaa:	4613      	mov	r3, r2
 800bdac:	009b      	lsls	r3, r3, #2
 800bdae:	4413      	add	r3, r2
 800bdb0:	009b      	lsls	r3, r3, #2
 800bdb2:	440b      	add	r3, r1
 800bdb4:	3324      	adds	r3, #36	; 0x24
 800bdb6:	881b      	ldrh	r3, [r3, #0]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d117      	bne.n	800bdec <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800bdbc:	6839      	ldr	r1, [r7, #0]
 800bdbe:	6878      	ldr	r0, [r7, #4]
 800bdc0:	f000 fb96 	bl	800c4f0 <USBD_CtlError>
                  break;
 800bdc4:	e054      	b.n	800be70 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bdc6:	7bbb      	ldrb	r3, [r7, #14]
 800bdc8:	f003 020f 	and.w	r2, r3, #15
 800bdcc:	6879      	ldr	r1, [r7, #4]
 800bdce:	4613      	mov	r3, r2
 800bdd0:	009b      	lsls	r3, r3, #2
 800bdd2:	4413      	add	r3, r2
 800bdd4:	009b      	lsls	r3, r3, #2
 800bdd6:	440b      	add	r3, r1
 800bdd8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800bddc:	881b      	ldrh	r3, [r3, #0]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d104      	bne.n	800bdec <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800bde2:	6839      	ldr	r1, [r7, #0]
 800bde4:	6878      	ldr	r0, [r7, #4]
 800bde6:	f000 fb83 	bl	800c4f0 <USBD_CtlError>
                  break;
 800bdea:	e041      	b.n	800be70 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bdec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	da0b      	bge.n	800be0c <USBD_StdEPReq+0x23e>
 800bdf4:	7bbb      	ldrb	r3, [r7, #14]
 800bdf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bdfa:	4613      	mov	r3, r2
 800bdfc:	009b      	lsls	r3, r3, #2
 800bdfe:	4413      	add	r3, r2
 800be00:	009b      	lsls	r3, r3, #2
 800be02:	3310      	adds	r3, #16
 800be04:	687a      	ldr	r2, [r7, #4]
 800be06:	4413      	add	r3, r2
 800be08:	3304      	adds	r3, #4
 800be0a:	e00b      	b.n	800be24 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800be0c:	7bbb      	ldrb	r3, [r7, #14]
 800be0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800be12:	4613      	mov	r3, r2
 800be14:	009b      	lsls	r3, r3, #2
 800be16:	4413      	add	r3, r2
 800be18:	009b      	lsls	r3, r3, #2
 800be1a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800be1e:	687a      	ldr	r2, [r7, #4]
 800be20:	4413      	add	r3, r2
 800be22:	3304      	adds	r3, #4
 800be24:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800be26:	7bbb      	ldrb	r3, [r7, #14]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d002      	beq.n	800be32 <USBD_StdEPReq+0x264>
 800be2c:	7bbb      	ldrb	r3, [r7, #14]
 800be2e:	2b80      	cmp	r3, #128	; 0x80
 800be30:	d103      	bne.n	800be3a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800be32:	68bb      	ldr	r3, [r7, #8]
 800be34:	2200      	movs	r2, #0
 800be36:	601a      	str	r2, [r3, #0]
 800be38:	e00e      	b.n	800be58 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800be3a:	7bbb      	ldrb	r3, [r7, #14]
 800be3c:	4619      	mov	r1, r3
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	f001 f91e 	bl	800d080 <USBD_LL_IsStallEP>
 800be44:	4603      	mov	r3, r0
 800be46:	2b00      	cmp	r3, #0
 800be48:	d003      	beq.n	800be52 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800be4a:	68bb      	ldr	r3, [r7, #8]
 800be4c:	2201      	movs	r2, #1
 800be4e:	601a      	str	r2, [r3, #0]
 800be50:	e002      	b.n	800be58 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800be52:	68bb      	ldr	r3, [r7, #8]
 800be54:	2200      	movs	r2, #0
 800be56:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800be58:	68bb      	ldr	r3, [r7, #8]
 800be5a:	2202      	movs	r2, #2
 800be5c:	4619      	mov	r1, r3
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	f000 fbb7 	bl	800c5d2 <USBD_CtlSendData>
              break;
 800be64:	e004      	b.n	800be70 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800be66:	6839      	ldr	r1, [r7, #0]
 800be68:	6878      	ldr	r0, [r7, #4]
 800be6a:	f000 fb41 	bl	800c4f0 <USBD_CtlError>
              break;
 800be6e:	bf00      	nop
          }
          break;
 800be70:	e004      	b.n	800be7c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800be72:	6839      	ldr	r1, [r7, #0]
 800be74:	6878      	ldr	r0, [r7, #4]
 800be76:	f000 fb3b 	bl	800c4f0 <USBD_CtlError>
          break;
 800be7a:	bf00      	nop
      }
      break;
 800be7c:	e004      	b.n	800be88 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800be7e:	6839      	ldr	r1, [r7, #0]
 800be80:	6878      	ldr	r0, [r7, #4]
 800be82:	f000 fb35 	bl	800c4f0 <USBD_CtlError>
      break;
 800be86:	bf00      	nop
  }

  return ret;
 800be88:	7bfb      	ldrb	r3, [r7, #15]
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	3710      	adds	r7, #16
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}
	...

0800be94 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be94:	b580      	push	{r7, lr}
 800be96:	b084      	sub	sp, #16
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
 800be9c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800be9e:	2300      	movs	r3, #0
 800bea0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800bea2:	2300      	movs	r3, #0
 800bea4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800bea6:	2300      	movs	r3, #0
 800bea8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	885b      	ldrh	r3, [r3, #2]
 800beae:	0a1b      	lsrs	r3, r3, #8
 800beb0:	b29b      	uxth	r3, r3
 800beb2:	3b01      	subs	r3, #1
 800beb4:	2b06      	cmp	r3, #6
 800beb6:	f200 8128 	bhi.w	800c10a <USBD_GetDescriptor+0x276>
 800beba:	a201      	add	r2, pc, #4	; (adr r2, 800bec0 <USBD_GetDescriptor+0x2c>)
 800bebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bec0:	0800bedd 	.word	0x0800bedd
 800bec4:	0800bef5 	.word	0x0800bef5
 800bec8:	0800bf35 	.word	0x0800bf35
 800becc:	0800c10b 	.word	0x0800c10b
 800bed0:	0800c10b 	.word	0x0800c10b
 800bed4:	0800c0ab 	.word	0x0800c0ab
 800bed8:	0800c0d7 	.word	0x0800c0d7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	687a      	ldr	r2, [r7, #4]
 800bee6:	7c12      	ldrb	r2, [r2, #16]
 800bee8:	f107 0108 	add.w	r1, r7, #8
 800beec:	4610      	mov	r0, r2
 800beee:	4798      	blx	r3
 800bef0:	60f8      	str	r0, [r7, #12]
      break;
 800bef2:	e112      	b.n	800c11a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	7c1b      	ldrb	r3, [r3, #16]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d10d      	bne.n	800bf18 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf04:	f107 0208 	add.w	r2, r7, #8
 800bf08:	4610      	mov	r0, r2
 800bf0a:	4798      	blx	r3
 800bf0c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	3301      	adds	r3, #1
 800bf12:	2202      	movs	r2, #2
 800bf14:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bf16:	e100      	b.n	800c11a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf20:	f107 0208 	add.w	r2, r7, #8
 800bf24:	4610      	mov	r0, r2
 800bf26:	4798      	blx	r3
 800bf28:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	3301      	adds	r3, #1
 800bf2e:	2202      	movs	r2, #2
 800bf30:	701a      	strb	r2, [r3, #0]
      break;
 800bf32:	e0f2      	b.n	800c11a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	885b      	ldrh	r3, [r3, #2]
 800bf38:	b2db      	uxtb	r3, r3
 800bf3a:	2b05      	cmp	r3, #5
 800bf3c:	f200 80ac 	bhi.w	800c098 <USBD_GetDescriptor+0x204>
 800bf40:	a201      	add	r2, pc, #4	; (adr r2, 800bf48 <USBD_GetDescriptor+0xb4>)
 800bf42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf46:	bf00      	nop
 800bf48:	0800bf61 	.word	0x0800bf61
 800bf4c:	0800bf95 	.word	0x0800bf95
 800bf50:	0800bfc9 	.word	0x0800bfc9
 800bf54:	0800bffd 	.word	0x0800bffd
 800bf58:	0800c031 	.word	0x0800c031
 800bf5c:	0800c065 	.word	0x0800c065
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf66:	685b      	ldr	r3, [r3, #4]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d00b      	beq.n	800bf84 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf72:	685b      	ldr	r3, [r3, #4]
 800bf74:	687a      	ldr	r2, [r7, #4]
 800bf76:	7c12      	ldrb	r2, [r2, #16]
 800bf78:	f107 0108 	add.w	r1, r7, #8
 800bf7c:	4610      	mov	r0, r2
 800bf7e:	4798      	blx	r3
 800bf80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf82:	e091      	b.n	800c0a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf84:	6839      	ldr	r1, [r7, #0]
 800bf86:	6878      	ldr	r0, [r7, #4]
 800bf88:	f000 fab2 	bl	800c4f0 <USBD_CtlError>
            err++;
 800bf8c:	7afb      	ldrb	r3, [r7, #11]
 800bf8e:	3301      	adds	r3, #1
 800bf90:	72fb      	strb	r3, [r7, #11]
          break;
 800bf92:	e089      	b.n	800c0a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf9a:	689b      	ldr	r3, [r3, #8]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d00b      	beq.n	800bfb8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bfa6:	689b      	ldr	r3, [r3, #8]
 800bfa8:	687a      	ldr	r2, [r7, #4]
 800bfaa:	7c12      	ldrb	r2, [r2, #16]
 800bfac:	f107 0108 	add.w	r1, r7, #8
 800bfb0:	4610      	mov	r0, r2
 800bfb2:	4798      	blx	r3
 800bfb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bfb6:	e077      	b.n	800c0a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bfb8:	6839      	ldr	r1, [r7, #0]
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f000 fa98 	bl	800c4f0 <USBD_CtlError>
            err++;
 800bfc0:	7afb      	ldrb	r3, [r7, #11]
 800bfc2:	3301      	adds	r3, #1
 800bfc4:	72fb      	strb	r3, [r7, #11]
          break;
 800bfc6:	e06f      	b.n	800c0a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bfce:	68db      	ldr	r3, [r3, #12]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d00b      	beq.n	800bfec <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bfda:	68db      	ldr	r3, [r3, #12]
 800bfdc:	687a      	ldr	r2, [r7, #4]
 800bfde:	7c12      	ldrb	r2, [r2, #16]
 800bfe0:	f107 0108 	add.w	r1, r7, #8
 800bfe4:	4610      	mov	r0, r2
 800bfe6:	4798      	blx	r3
 800bfe8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bfea:	e05d      	b.n	800c0a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bfec:	6839      	ldr	r1, [r7, #0]
 800bfee:	6878      	ldr	r0, [r7, #4]
 800bff0:	f000 fa7e 	bl	800c4f0 <USBD_CtlError>
            err++;
 800bff4:	7afb      	ldrb	r3, [r7, #11]
 800bff6:	3301      	adds	r3, #1
 800bff8:	72fb      	strb	r3, [r7, #11]
          break;
 800bffa:	e055      	b.n	800c0a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c002:	691b      	ldr	r3, [r3, #16]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d00b      	beq.n	800c020 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c00e:	691b      	ldr	r3, [r3, #16]
 800c010:	687a      	ldr	r2, [r7, #4]
 800c012:	7c12      	ldrb	r2, [r2, #16]
 800c014:	f107 0108 	add.w	r1, r7, #8
 800c018:	4610      	mov	r0, r2
 800c01a:	4798      	blx	r3
 800c01c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c01e:	e043      	b.n	800c0a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c020:	6839      	ldr	r1, [r7, #0]
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	f000 fa64 	bl	800c4f0 <USBD_CtlError>
            err++;
 800c028:	7afb      	ldrb	r3, [r7, #11]
 800c02a:	3301      	adds	r3, #1
 800c02c:	72fb      	strb	r3, [r7, #11]
          break;
 800c02e:	e03b      	b.n	800c0a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c036:	695b      	ldr	r3, [r3, #20]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d00b      	beq.n	800c054 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c042:	695b      	ldr	r3, [r3, #20]
 800c044:	687a      	ldr	r2, [r7, #4]
 800c046:	7c12      	ldrb	r2, [r2, #16]
 800c048:	f107 0108 	add.w	r1, r7, #8
 800c04c:	4610      	mov	r0, r2
 800c04e:	4798      	blx	r3
 800c050:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c052:	e029      	b.n	800c0a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c054:	6839      	ldr	r1, [r7, #0]
 800c056:	6878      	ldr	r0, [r7, #4]
 800c058:	f000 fa4a 	bl	800c4f0 <USBD_CtlError>
            err++;
 800c05c:	7afb      	ldrb	r3, [r7, #11]
 800c05e:	3301      	adds	r3, #1
 800c060:	72fb      	strb	r3, [r7, #11]
          break;
 800c062:	e021      	b.n	800c0a8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c06a:	699b      	ldr	r3, [r3, #24]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d00b      	beq.n	800c088 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c076:	699b      	ldr	r3, [r3, #24]
 800c078:	687a      	ldr	r2, [r7, #4]
 800c07a:	7c12      	ldrb	r2, [r2, #16]
 800c07c:	f107 0108 	add.w	r1, r7, #8
 800c080:	4610      	mov	r0, r2
 800c082:	4798      	blx	r3
 800c084:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c086:	e00f      	b.n	800c0a8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c088:	6839      	ldr	r1, [r7, #0]
 800c08a:	6878      	ldr	r0, [r7, #4]
 800c08c:	f000 fa30 	bl	800c4f0 <USBD_CtlError>
            err++;
 800c090:	7afb      	ldrb	r3, [r7, #11]
 800c092:	3301      	adds	r3, #1
 800c094:	72fb      	strb	r3, [r7, #11]
          break;
 800c096:	e007      	b.n	800c0a8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c098:	6839      	ldr	r1, [r7, #0]
 800c09a:	6878      	ldr	r0, [r7, #4]
 800c09c:	f000 fa28 	bl	800c4f0 <USBD_CtlError>
          err++;
 800c0a0:	7afb      	ldrb	r3, [r7, #11]
 800c0a2:	3301      	adds	r3, #1
 800c0a4:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800c0a6:	bf00      	nop
      }
      break;
 800c0a8:	e037      	b.n	800c11a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	7c1b      	ldrb	r3, [r3, #16]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d109      	bne.n	800c0c6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c0ba:	f107 0208 	add.w	r2, r7, #8
 800c0be:	4610      	mov	r0, r2
 800c0c0:	4798      	blx	r3
 800c0c2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c0c4:	e029      	b.n	800c11a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c0c6:	6839      	ldr	r1, [r7, #0]
 800c0c8:	6878      	ldr	r0, [r7, #4]
 800c0ca:	f000 fa11 	bl	800c4f0 <USBD_CtlError>
        err++;
 800c0ce:	7afb      	ldrb	r3, [r7, #11]
 800c0d0:	3301      	adds	r3, #1
 800c0d2:	72fb      	strb	r3, [r7, #11]
      break;
 800c0d4:	e021      	b.n	800c11a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	7c1b      	ldrb	r3, [r3, #16]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d10d      	bne.n	800c0fa <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c0e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0e6:	f107 0208 	add.w	r2, r7, #8
 800c0ea:	4610      	mov	r0, r2
 800c0ec:	4798      	blx	r3
 800c0ee:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	3301      	adds	r3, #1
 800c0f4:	2207      	movs	r2, #7
 800c0f6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c0f8:	e00f      	b.n	800c11a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c0fa:	6839      	ldr	r1, [r7, #0]
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f000 f9f7 	bl	800c4f0 <USBD_CtlError>
        err++;
 800c102:	7afb      	ldrb	r3, [r7, #11]
 800c104:	3301      	adds	r3, #1
 800c106:	72fb      	strb	r3, [r7, #11]
      break;
 800c108:	e007      	b.n	800c11a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c10a:	6839      	ldr	r1, [r7, #0]
 800c10c:	6878      	ldr	r0, [r7, #4]
 800c10e:	f000 f9ef 	bl	800c4f0 <USBD_CtlError>
      err++;
 800c112:	7afb      	ldrb	r3, [r7, #11]
 800c114:	3301      	adds	r3, #1
 800c116:	72fb      	strb	r3, [r7, #11]
      break;
 800c118:	bf00      	nop
  }

  if (err != 0U)
 800c11a:	7afb      	ldrb	r3, [r7, #11]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d11e      	bne.n	800c15e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	88db      	ldrh	r3, [r3, #6]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d016      	beq.n	800c156 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c128:	893b      	ldrh	r3, [r7, #8]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d00e      	beq.n	800c14c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c12e:	683b      	ldr	r3, [r7, #0]
 800c130:	88da      	ldrh	r2, [r3, #6]
 800c132:	893b      	ldrh	r3, [r7, #8]
 800c134:	4293      	cmp	r3, r2
 800c136:	bf28      	it	cs
 800c138:	4613      	movcs	r3, r2
 800c13a:	b29b      	uxth	r3, r3
 800c13c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c13e:	893b      	ldrh	r3, [r7, #8]
 800c140:	461a      	mov	r2, r3
 800c142:	68f9      	ldr	r1, [r7, #12]
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	f000 fa44 	bl	800c5d2 <USBD_CtlSendData>
 800c14a:	e009      	b.n	800c160 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c14c:	6839      	ldr	r1, [r7, #0]
 800c14e:	6878      	ldr	r0, [r7, #4]
 800c150:	f000 f9ce 	bl	800c4f0 <USBD_CtlError>
 800c154:	e004      	b.n	800c160 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f000 fa95 	bl	800c686 <USBD_CtlSendStatus>
 800c15c:	e000      	b.n	800c160 <USBD_GetDescriptor+0x2cc>
    return;
 800c15e:	bf00      	nop
  }
}
 800c160:	3710      	adds	r7, #16
 800c162:	46bd      	mov	sp, r7
 800c164:	bd80      	pop	{r7, pc}
 800c166:	bf00      	nop

0800c168 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b084      	sub	sp, #16
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
 800c170:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c172:	683b      	ldr	r3, [r7, #0]
 800c174:	889b      	ldrh	r3, [r3, #4]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d131      	bne.n	800c1de <USBD_SetAddress+0x76>
 800c17a:	683b      	ldr	r3, [r7, #0]
 800c17c:	88db      	ldrh	r3, [r3, #6]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d12d      	bne.n	800c1de <USBD_SetAddress+0x76>
 800c182:	683b      	ldr	r3, [r7, #0]
 800c184:	885b      	ldrh	r3, [r3, #2]
 800c186:	2b7f      	cmp	r3, #127	; 0x7f
 800c188:	d829      	bhi.n	800c1de <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	885b      	ldrh	r3, [r3, #2]
 800c18e:	b2db      	uxtb	r3, r3
 800c190:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c194:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c19c:	b2db      	uxtb	r3, r3
 800c19e:	2b03      	cmp	r3, #3
 800c1a0:	d104      	bne.n	800c1ac <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c1a2:	6839      	ldr	r1, [r7, #0]
 800c1a4:	6878      	ldr	r0, [r7, #4]
 800c1a6:	f000 f9a3 	bl	800c4f0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c1aa:	e01d      	b.n	800c1e8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	7bfa      	ldrb	r2, [r7, #15]
 800c1b0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c1b4:	7bfb      	ldrb	r3, [r7, #15]
 800c1b6:	4619      	mov	r1, r3
 800c1b8:	6878      	ldr	r0, [r7, #4]
 800c1ba:	f000 ff8d 	bl	800d0d8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f000 fa61 	bl	800c686 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c1c4:	7bfb      	ldrb	r3, [r7, #15]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d004      	beq.n	800c1d4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2202      	movs	r2, #2
 800c1ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c1d2:	e009      	b.n	800c1e8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2201      	movs	r2, #1
 800c1d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c1dc:	e004      	b.n	800c1e8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c1de:	6839      	ldr	r1, [r7, #0]
 800c1e0:	6878      	ldr	r0, [r7, #4]
 800c1e2:	f000 f985 	bl	800c4f0 <USBD_CtlError>
  }
}
 800c1e6:	bf00      	nop
 800c1e8:	bf00      	nop
 800c1ea:	3710      	adds	r7, #16
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}

0800c1f0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b084      	sub	sp, #16
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
 800c1f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	885b      	ldrh	r3, [r3, #2]
 800c202:	b2da      	uxtb	r2, r3
 800c204:	4b4c      	ldr	r3, [pc, #304]	; (800c338 <USBD_SetConfig+0x148>)
 800c206:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c208:	4b4b      	ldr	r3, [pc, #300]	; (800c338 <USBD_SetConfig+0x148>)
 800c20a:	781b      	ldrb	r3, [r3, #0]
 800c20c:	2b01      	cmp	r3, #1
 800c20e:	d905      	bls.n	800c21c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c210:	6839      	ldr	r1, [r7, #0]
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	f000 f96c 	bl	800c4f0 <USBD_CtlError>
    return USBD_FAIL;
 800c218:	2303      	movs	r3, #3
 800c21a:	e088      	b.n	800c32e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c222:	b2db      	uxtb	r3, r3
 800c224:	2b02      	cmp	r3, #2
 800c226:	d002      	beq.n	800c22e <USBD_SetConfig+0x3e>
 800c228:	2b03      	cmp	r3, #3
 800c22a:	d025      	beq.n	800c278 <USBD_SetConfig+0x88>
 800c22c:	e071      	b.n	800c312 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c22e:	4b42      	ldr	r3, [pc, #264]	; (800c338 <USBD_SetConfig+0x148>)
 800c230:	781b      	ldrb	r3, [r3, #0]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d01c      	beq.n	800c270 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800c236:	4b40      	ldr	r3, [pc, #256]	; (800c338 <USBD_SetConfig+0x148>)
 800c238:	781b      	ldrb	r3, [r3, #0]
 800c23a:	461a      	mov	r2, r3
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c240:	4b3d      	ldr	r3, [pc, #244]	; (800c338 <USBD_SetConfig+0x148>)
 800c242:	781b      	ldrb	r3, [r3, #0]
 800c244:	4619      	mov	r1, r3
 800c246:	6878      	ldr	r0, [r7, #4]
 800c248:	f7ff f948 	bl	800b4dc <USBD_SetClassConfig>
 800c24c:	4603      	mov	r3, r0
 800c24e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c250:	7bfb      	ldrb	r3, [r7, #15]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d004      	beq.n	800c260 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800c256:	6839      	ldr	r1, [r7, #0]
 800c258:	6878      	ldr	r0, [r7, #4]
 800c25a:	f000 f949 	bl	800c4f0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c25e:	e065      	b.n	800c32c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f000 fa10 	bl	800c686 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	2203      	movs	r2, #3
 800c26a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c26e:	e05d      	b.n	800c32c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800c270:	6878      	ldr	r0, [r7, #4]
 800c272:	f000 fa08 	bl	800c686 <USBD_CtlSendStatus>
      break;
 800c276:	e059      	b.n	800c32c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c278:	4b2f      	ldr	r3, [pc, #188]	; (800c338 <USBD_SetConfig+0x148>)
 800c27a:	781b      	ldrb	r3, [r3, #0]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d112      	bne.n	800c2a6 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2202      	movs	r2, #2
 800c284:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800c288:	4b2b      	ldr	r3, [pc, #172]	; (800c338 <USBD_SetConfig+0x148>)
 800c28a:	781b      	ldrb	r3, [r3, #0]
 800c28c:	461a      	mov	r2, r3
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c292:	4b29      	ldr	r3, [pc, #164]	; (800c338 <USBD_SetConfig+0x148>)
 800c294:	781b      	ldrb	r3, [r3, #0]
 800c296:	4619      	mov	r1, r3
 800c298:	6878      	ldr	r0, [r7, #4]
 800c29a:	f7ff f93b 	bl	800b514 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	f000 f9f1 	bl	800c686 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c2a4:	e042      	b.n	800c32c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800c2a6:	4b24      	ldr	r3, [pc, #144]	; (800c338 <USBD_SetConfig+0x148>)
 800c2a8:	781b      	ldrb	r3, [r3, #0]
 800c2aa:	461a      	mov	r2, r3
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	685b      	ldr	r3, [r3, #4]
 800c2b0:	429a      	cmp	r2, r3
 800c2b2:	d02a      	beq.n	800c30a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	685b      	ldr	r3, [r3, #4]
 800c2b8:	b2db      	uxtb	r3, r3
 800c2ba:	4619      	mov	r1, r3
 800c2bc:	6878      	ldr	r0, [r7, #4]
 800c2be:	f7ff f929 	bl	800b514 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c2c2:	4b1d      	ldr	r3, [pc, #116]	; (800c338 <USBD_SetConfig+0x148>)
 800c2c4:	781b      	ldrb	r3, [r3, #0]
 800c2c6:	461a      	mov	r2, r3
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c2cc:	4b1a      	ldr	r3, [pc, #104]	; (800c338 <USBD_SetConfig+0x148>)
 800c2ce:	781b      	ldrb	r3, [r3, #0]
 800c2d0:	4619      	mov	r1, r3
 800c2d2:	6878      	ldr	r0, [r7, #4]
 800c2d4:	f7ff f902 	bl	800b4dc <USBD_SetClassConfig>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c2dc:	7bfb      	ldrb	r3, [r7, #15]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d00f      	beq.n	800c302 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800c2e2:	6839      	ldr	r1, [r7, #0]
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f000 f903 	bl	800c4f0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	685b      	ldr	r3, [r3, #4]
 800c2ee:	b2db      	uxtb	r3, r3
 800c2f0:	4619      	mov	r1, r3
 800c2f2:	6878      	ldr	r0, [r7, #4]
 800c2f4:	f7ff f90e 	bl	800b514 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2202      	movs	r2, #2
 800c2fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c300:	e014      	b.n	800c32c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f000 f9bf 	bl	800c686 <USBD_CtlSendStatus>
      break;
 800c308:	e010      	b.n	800c32c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f000 f9bb 	bl	800c686 <USBD_CtlSendStatus>
      break;
 800c310:	e00c      	b.n	800c32c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800c312:	6839      	ldr	r1, [r7, #0]
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	f000 f8eb 	bl	800c4f0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c31a:	4b07      	ldr	r3, [pc, #28]	; (800c338 <USBD_SetConfig+0x148>)
 800c31c:	781b      	ldrb	r3, [r3, #0]
 800c31e:	4619      	mov	r1, r3
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	f7ff f8f7 	bl	800b514 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c326:	2303      	movs	r3, #3
 800c328:	73fb      	strb	r3, [r7, #15]
      break;
 800c32a:	bf00      	nop
  }

  return ret;
 800c32c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c32e:	4618      	mov	r0, r3
 800c330:	3710      	adds	r7, #16
 800c332:	46bd      	mov	sp, r7
 800c334:	bd80      	pop	{r7, pc}
 800c336:	bf00      	nop
 800c338:	200005d8 	.word	0x200005d8

0800c33c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b082      	sub	sp, #8
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	88db      	ldrh	r3, [r3, #6]
 800c34a:	2b01      	cmp	r3, #1
 800c34c:	d004      	beq.n	800c358 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c34e:	6839      	ldr	r1, [r7, #0]
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f000 f8cd 	bl	800c4f0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c356:	e023      	b.n	800c3a0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c35e:	b2db      	uxtb	r3, r3
 800c360:	2b02      	cmp	r3, #2
 800c362:	dc02      	bgt.n	800c36a <USBD_GetConfig+0x2e>
 800c364:	2b00      	cmp	r3, #0
 800c366:	dc03      	bgt.n	800c370 <USBD_GetConfig+0x34>
 800c368:	e015      	b.n	800c396 <USBD_GetConfig+0x5a>
 800c36a:	2b03      	cmp	r3, #3
 800c36c:	d00b      	beq.n	800c386 <USBD_GetConfig+0x4a>
 800c36e:	e012      	b.n	800c396 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	2200      	movs	r2, #0
 800c374:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	3308      	adds	r3, #8
 800c37a:	2201      	movs	r2, #1
 800c37c:	4619      	mov	r1, r3
 800c37e:	6878      	ldr	r0, [r7, #4]
 800c380:	f000 f927 	bl	800c5d2 <USBD_CtlSendData>
        break;
 800c384:	e00c      	b.n	800c3a0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	3304      	adds	r3, #4
 800c38a:	2201      	movs	r2, #1
 800c38c:	4619      	mov	r1, r3
 800c38e:	6878      	ldr	r0, [r7, #4]
 800c390:	f000 f91f 	bl	800c5d2 <USBD_CtlSendData>
        break;
 800c394:	e004      	b.n	800c3a0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c396:	6839      	ldr	r1, [r7, #0]
 800c398:	6878      	ldr	r0, [r7, #4]
 800c39a:	f000 f8a9 	bl	800c4f0 <USBD_CtlError>
        break;
 800c39e:	bf00      	nop
}
 800c3a0:	bf00      	nop
 800c3a2:	3708      	adds	r7, #8
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	bd80      	pop	{r7, pc}

0800c3a8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b082      	sub	sp, #8
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
 800c3b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c3b8:	b2db      	uxtb	r3, r3
 800c3ba:	3b01      	subs	r3, #1
 800c3bc:	2b02      	cmp	r3, #2
 800c3be:	d81e      	bhi.n	800c3fe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c3c0:	683b      	ldr	r3, [r7, #0]
 800c3c2:	88db      	ldrh	r3, [r3, #6]
 800c3c4:	2b02      	cmp	r3, #2
 800c3c6:	d004      	beq.n	800c3d2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c3c8:	6839      	ldr	r1, [r7, #0]
 800c3ca:	6878      	ldr	r0, [r7, #4]
 800c3cc:	f000 f890 	bl	800c4f0 <USBD_CtlError>
        break;
 800c3d0:	e01a      	b.n	800c408 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2201      	movs	r2, #1
 800c3d6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d005      	beq.n	800c3ee <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	68db      	ldr	r3, [r3, #12]
 800c3e6:	f043 0202 	orr.w	r2, r3, #2
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	330c      	adds	r3, #12
 800c3f2:	2202      	movs	r2, #2
 800c3f4:	4619      	mov	r1, r3
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	f000 f8eb 	bl	800c5d2 <USBD_CtlSendData>
      break;
 800c3fc:	e004      	b.n	800c408 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c3fe:	6839      	ldr	r1, [r7, #0]
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	f000 f875 	bl	800c4f0 <USBD_CtlError>
      break;
 800c406:	bf00      	nop
  }
}
 800c408:	bf00      	nop
 800c40a:	3708      	adds	r7, #8
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}

0800c410 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b082      	sub	sp, #8
 800c414:	af00      	add	r7, sp, #0
 800c416:	6078      	str	r0, [r7, #4]
 800c418:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c41a:	683b      	ldr	r3, [r7, #0]
 800c41c:	885b      	ldrh	r3, [r3, #2]
 800c41e:	2b01      	cmp	r3, #1
 800c420:	d106      	bne.n	800c430 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	2201      	movs	r2, #1
 800c426:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c42a:	6878      	ldr	r0, [r7, #4]
 800c42c:	f000 f92b 	bl	800c686 <USBD_CtlSendStatus>
  }
}
 800c430:	bf00      	nop
 800c432:	3708      	adds	r7, #8
 800c434:	46bd      	mov	sp, r7
 800c436:	bd80      	pop	{r7, pc}

0800c438 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b082      	sub	sp, #8
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
 800c440:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c448:	b2db      	uxtb	r3, r3
 800c44a:	3b01      	subs	r3, #1
 800c44c:	2b02      	cmp	r3, #2
 800c44e:	d80b      	bhi.n	800c468 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	885b      	ldrh	r3, [r3, #2]
 800c454:	2b01      	cmp	r3, #1
 800c456:	d10c      	bne.n	800c472 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2200      	movs	r2, #0
 800c45c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c460:	6878      	ldr	r0, [r7, #4]
 800c462:	f000 f910 	bl	800c686 <USBD_CtlSendStatus>
      }
      break;
 800c466:	e004      	b.n	800c472 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c468:	6839      	ldr	r1, [r7, #0]
 800c46a:	6878      	ldr	r0, [r7, #4]
 800c46c:	f000 f840 	bl	800c4f0 <USBD_CtlError>
      break;
 800c470:	e000      	b.n	800c474 <USBD_ClrFeature+0x3c>
      break;
 800c472:	bf00      	nop
  }
}
 800c474:	bf00      	nop
 800c476:	3708      	adds	r7, #8
 800c478:	46bd      	mov	sp, r7
 800c47a:	bd80      	pop	{r7, pc}

0800c47c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b084      	sub	sp, #16
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
 800c484:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c486:	683b      	ldr	r3, [r7, #0]
 800c488:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	781a      	ldrb	r2, [r3, #0]
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	3301      	adds	r3, #1
 800c496:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	781a      	ldrb	r2, [r3, #0]
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	3301      	adds	r3, #1
 800c4a4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c4a6:	68f8      	ldr	r0, [r7, #12]
 800c4a8:	f7ff fabb 	bl	800ba22 <SWAPBYTE>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	461a      	mov	r2, r3
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	3301      	adds	r3, #1
 800c4b8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	3301      	adds	r3, #1
 800c4be:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c4c0:	68f8      	ldr	r0, [r7, #12]
 800c4c2:	f7ff faae 	bl	800ba22 <SWAPBYTE>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	461a      	mov	r2, r3
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	3301      	adds	r3, #1
 800c4d2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	3301      	adds	r3, #1
 800c4d8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c4da:	68f8      	ldr	r0, [r7, #12]
 800c4dc:	f7ff faa1 	bl	800ba22 <SWAPBYTE>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	461a      	mov	r2, r3
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	80da      	strh	r2, [r3, #6]
}
 800c4e8:	bf00      	nop
 800c4ea:	3710      	adds	r7, #16
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	bd80      	pop	{r7, pc}

0800c4f0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b082      	sub	sp, #8
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
 800c4f8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c4fa:	2180      	movs	r1, #128	; 0x80
 800c4fc:	6878      	ldr	r0, [r7, #4]
 800c4fe:	f000 fd81 	bl	800d004 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c502:	2100      	movs	r1, #0
 800c504:	6878      	ldr	r0, [r7, #4]
 800c506:	f000 fd7d 	bl	800d004 <USBD_LL_StallEP>
}
 800c50a:	bf00      	nop
 800c50c:	3708      	adds	r7, #8
 800c50e:	46bd      	mov	sp, r7
 800c510:	bd80      	pop	{r7, pc}

0800c512 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c512:	b580      	push	{r7, lr}
 800c514:	b086      	sub	sp, #24
 800c516:	af00      	add	r7, sp, #0
 800c518:	60f8      	str	r0, [r7, #12]
 800c51a:	60b9      	str	r1, [r7, #8]
 800c51c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c51e:	2300      	movs	r3, #0
 800c520:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d036      	beq.n	800c596 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c52c:	6938      	ldr	r0, [r7, #16]
 800c52e:	f000 f836 	bl	800c59e <USBD_GetLen>
 800c532:	4603      	mov	r3, r0
 800c534:	3301      	adds	r3, #1
 800c536:	b29b      	uxth	r3, r3
 800c538:	005b      	lsls	r3, r3, #1
 800c53a:	b29a      	uxth	r2, r3
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c540:	7dfb      	ldrb	r3, [r7, #23]
 800c542:	68ba      	ldr	r2, [r7, #8]
 800c544:	4413      	add	r3, r2
 800c546:	687a      	ldr	r2, [r7, #4]
 800c548:	7812      	ldrb	r2, [r2, #0]
 800c54a:	701a      	strb	r2, [r3, #0]
  idx++;
 800c54c:	7dfb      	ldrb	r3, [r7, #23]
 800c54e:	3301      	adds	r3, #1
 800c550:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c552:	7dfb      	ldrb	r3, [r7, #23]
 800c554:	68ba      	ldr	r2, [r7, #8]
 800c556:	4413      	add	r3, r2
 800c558:	2203      	movs	r2, #3
 800c55a:	701a      	strb	r2, [r3, #0]
  idx++;
 800c55c:	7dfb      	ldrb	r3, [r7, #23]
 800c55e:	3301      	adds	r3, #1
 800c560:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c562:	e013      	b.n	800c58c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c564:	7dfb      	ldrb	r3, [r7, #23]
 800c566:	68ba      	ldr	r2, [r7, #8]
 800c568:	4413      	add	r3, r2
 800c56a:	693a      	ldr	r2, [r7, #16]
 800c56c:	7812      	ldrb	r2, [r2, #0]
 800c56e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c570:	693b      	ldr	r3, [r7, #16]
 800c572:	3301      	adds	r3, #1
 800c574:	613b      	str	r3, [r7, #16]
    idx++;
 800c576:	7dfb      	ldrb	r3, [r7, #23]
 800c578:	3301      	adds	r3, #1
 800c57a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c57c:	7dfb      	ldrb	r3, [r7, #23]
 800c57e:	68ba      	ldr	r2, [r7, #8]
 800c580:	4413      	add	r3, r2
 800c582:	2200      	movs	r2, #0
 800c584:	701a      	strb	r2, [r3, #0]
    idx++;
 800c586:	7dfb      	ldrb	r3, [r7, #23]
 800c588:	3301      	adds	r3, #1
 800c58a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c58c:	693b      	ldr	r3, [r7, #16]
 800c58e:	781b      	ldrb	r3, [r3, #0]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d1e7      	bne.n	800c564 <USBD_GetString+0x52>
 800c594:	e000      	b.n	800c598 <USBD_GetString+0x86>
    return;
 800c596:	bf00      	nop
  }
}
 800c598:	3718      	adds	r7, #24
 800c59a:	46bd      	mov	sp, r7
 800c59c:	bd80      	pop	{r7, pc}

0800c59e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c59e:	b480      	push	{r7}
 800c5a0:	b085      	sub	sp, #20
 800c5a2:	af00      	add	r7, sp, #0
 800c5a4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c5ae:	e005      	b.n	800c5bc <USBD_GetLen+0x1e>
  {
    len++;
 800c5b0:	7bfb      	ldrb	r3, [r7, #15]
 800c5b2:	3301      	adds	r3, #1
 800c5b4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	3301      	adds	r3, #1
 800c5ba:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c5bc:	68bb      	ldr	r3, [r7, #8]
 800c5be:	781b      	ldrb	r3, [r3, #0]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d1f5      	bne.n	800c5b0 <USBD_GetLen+0x12>
  }

  return len;
 800c5c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3714      	adds	r7, #20
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d0:	4770      	bx	lr

0800c5d2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c5d2:	b580      	push	{r7, lr}
 800c5d4:	b084      	sub	sp, #16
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	60f8      	str	r0, [r7, #12]
 800c5da:	60b9      	str	r1, [r7, #8]
 800c5dc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	2202      	movs	r2, #2
 800c5e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	687a      	ldr	r2, [r7, #4]
 800c5ea:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	687a      	ldr	r2, [r7, #4]
 800c5f0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	68ba      	ldr	r2, [r7, #8]
 800c5f6:	2100      	movs	r1, #0
 800c5f8:	68f8      	ldr	r0, [r7, #12]
 800c5fa:	f000 fd8c 	bl	800d116 <USBD_LL_Transmit>

  return USBD_OK;
 800c5fe:	2300      	movs	r3, #0
}
 800c600:	4618      	mov	r0, r3
 800c602:	3710      	adds	r7, #16
 800c604:	46bd      	mov	sp, r7
 800c606:	bd80      	pop	{r7, pc}

0800c608 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b084      	sub	sp, #16
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	60f8      	str	r0, [r7, #12]
 800c610:	60b9      	str	r1, [r7, #8]
 800c612:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	68ba      	ldr	r2, [r7, #8]
 800c618:	2100      	movs	r1, #0
 800c61a:	68f8      	ldr	r0, [r7, #12]
 800c61c:	f000 fd7b 	bl	800d116 <USBD_LL_Transmit>

  return USBD_OK;
 800c620:	2300      	movs	r3, #0
}
 800c622:	4618      	mov	r0, r3
 800c624:	3710      	adds	r7, #16
 800c626:	46bd      	mov	sp, r7
 800c628:	bd80      	pop	{r7, pc}

0800c62a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c62a:	b580      	push	{r7, lr}
 800c62c:	b084      	sub	sp, #16
 800c62e:	af00      	add	r7, sp, #0
 800c630:	60f8      	str	r0, [r7, #12]
 800c632:	60b9      	str	r1, [r7, #8]
 800c634:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	2203      	movs	r2, #3
 800c63a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	687a      	ldr	r2, [r7, #4]
 800c642:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	687a      	ldr	r2, [r7, #4]
 800c64a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	68ba      	ldr	r2, [r7, #8]
 800c652:	2100      	movs	r1, #0
 800c654:	68f8      	ldr	r0, [r7, #12]
 800c656:	f000 fd7f 	bl	800d158 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c65a:	2300      	movs	r3, #0
}
 800c65c:	4618      	mov	r0, r3
 800c65e:	3710      	adds	r7, #16
 800c660:	46bd      	mov	sp, r7
 800c662:	bd80      	pop	{r7, pc}

0800c664 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b084      	sub	sp, #16
 800c668:	af00      	add	r7, sp, #0
 800c66a:	60f8      	str	r0, [r7, #12]
 800c66c:	60b9      	str	r1, [r7, #8]
 800c66e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	68ba      	ldr	r2, [r7, #8]
 800c674:	2100      	movs	r1, #0
 800c676:	68f8      	ldr	r0, [r7, #12]
 800c678:	f000 fd6e 	bl	800d158 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c67c:	2300      	movs	r3, #0
}
 800c67e:	4618      	mov	r0, r3
 800c680:	3710      	adds	r7, #16
 800c682:	46bd      	mov	sp, r7
 800c684:	bd80      	pop	{r7, pc}

0800c686 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c686:	b580      	push	{r7, lr}
 800c688:	b082      	sub	sp, #8
 800c68a:	af00      	add	r7, sp, #0
 800c68c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2204      	movs	r2, #4
 800c692:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c696:	2300      	movs	r3, #0
 800c698:	2200      	movs	r2, #0
 800c69a:	2100      	movs	r1, #0
 800c69c:	6878      	ldr	r0, [r7, #4]
 800c69e:	f000 fd3a 	bl	800d116 <USBD_LL_Transmit>

  return USBD_OK;
 800c6a2:	2300      	movs	r3, #0
}
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	3708      	adds	r7, #8
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	bd80      	pop	{r7, pc}

0800c6ac <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b082      	sub	sp, #8
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2205      	movs	r2, #5
 800c6b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c6bc:	2300      	movs	r3, #0
 800c6be:	2200      	movs	r2, #0
 800c6c0:	2100      	movs	r1, #0
 800c6c2:	6878      	ldr	r0, [r7, #4]
 800c6c4:	f000 fd48 	bl	800d158 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c6c8:	2300      	movs	r3, #0
}
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	3708      	adds	r7, #8
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	bd80      	pop	{r7, pc}
	...

0800c6d4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c6d8:	2200      	movs	r2, #0
 800c6da:	4912      	ldr	r1, [pc, #72]	; (800c724 <MX_USB_DEVICE_Init+0x50>)
 800c6dc:	4812      	ldr	r0, [pc, #72]	; (800c728 <MX_USB_DEVICE_Init+0x54>)
 800c6de:	f7fe fe8f 	bl	800b400 <USBD_Init>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d001      	beq.n	800c6ec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c6e8:	f7f5 fc3e 	bl	8001f68 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c6ec:	490f      	ldr	r1, [pc, #60]	; (800c72c <MX_USB_DEVICE_Init+0x58>)
 800c6ee:	480e      	ldr	r0, [pc, #56]	; (800c728 <MX_USB_DEVICE_Init+0x54>)
 800c6f0:	f7fe feb6 	bl	800b460 <USBD_RegisterClass>
 800c6f4:	4603      	mov	r3, r0
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d001      	beq.n	800c6fe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c6fa:	f7f5 fc35 	bl	8001f68 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c6fe:	490c      	ldr	r1, [pc, #48]	; (800c730 <MX_USB_DEVICE_Init+0x5c>)
 800c700:	4809      	ldr	r0, [pc, #36]	; (800c728 <MX_USB_DEVICE_Init+0x54>)
 800c702:	f7fe fdd7 	bl	800b2b4 <USBD_CDC_RegisterInterface>
 800c706:	4603      	mov	r3, r0
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d001      	beq.n	800c710 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c70c:	f7f5 fc2c 	bl	8001f68 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c710:	4805      	ldr	r0, [pc, #20]	; (800c728 <MX_USB_DEVICE_Init+0x54>)
 800c712:	f7fe fecc 	bl	800b4ae <USBD_Start>
 800c716:	4603      	mov	r3, r0
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d001      	beq.n	800c720 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c71c:	f7f5 fc24 	bl	8001f68 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c720:	bf00      	nop
 800c722:	bd80      	pop	{r7, pc}
 800c724:	20000158 	.word	0x20000158
 800c728:	20000e64 	.word	0x20000e64
 800c72c:	20000040 	.word	0x20000040
 800c730:	20000144 	.word	0x20000144

0800c734 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800c734:	b480      	push	{r7}
 800c736:	b083      	sub	sp, #12
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800c73c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800c740:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800c744:	f003 0301 	and.w	r3, r3, #1
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d013      	beq.n	800c774 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800c74c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800c750:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800c754:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d00b      	beq.n	800c774 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800c75c:	e000      	b.n	800c760 <ITM_SendChar+0x2c>
    {
      __NOP();
 800c75e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800c760:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d0f9      	beq.n	800c75e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800c76a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800c76e:	687a      	ldr	r2, [r7, #4]
 800c770:	b2d2      	uxtb	r2, r2
 800c772:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800c774:	687b      	ldr	r3, [r7, #4]
}
 800c776:	4618      	mov	r0, r3
 800c778:	370c      	adds	r7, #12
 800c77a:	46bd      	mov	sp, r7
 800c77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c780:	4770      	bx	lr

0800c782 <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 800c782:	b580      	push	{r7, lr}
 800c784:	b084      	sub	sp, #16
 800c786:	af00      	add	r7, sp, #0
 800c788:	6078      	str	r0, [r7, #4]
 800c78a:	460b      	mov	r3, r1
 800c78c:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 800c78e:	2300      	movs	r3, #0
 800c790:	81fb      	strh	r3, [r7, #14]
 800c792:	e007      	b.n	800c7a4 <Debug_write+0x22>
		ITM_SendChar(*ptr);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	781b      	ldrb	r3, [r3, #0]
 800c798:	4618      	mov	r0, r3
 800c79a:	f7ff ffcb 	bl	800c734 <ITM_SendChar>
	for(i=0; i<len; i++){
 800c79e:	89fb      	ldrh	r3, [r7, #14]
 800c7a0:	3301      	adds	r3, #1
 800c7a2:	81fb      	strh	r3, [r7, #14]
 800c7a4:	89fa      	ldrh	r2, [r7, #14]
 800c7a6:	887b      	ldrh	r3, [r7, #2]
 800c7a8:	429a      	cmp	r2, r3
 800c7aa:	d3f3      	bcc.n	800c794 <Debug_write+0x12>
	}
	return i;
 800c7ac:	89fb      	ldrh	r3, [r7, #14]
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3710      	adds	r7, #16
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}
	...

0800c7b8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c7bc:	2200      	movs	r2, #0
 800c7be:	4905      	ldr	r1, [pc, #20]	; (800c7d4 <CDC_Init_FS+0x1c>)
 800c7c0:	4805      	ldr	r0, [pc, #20]	; (800c7d8 <CDC_Init_FS+0x20>)
 800c7c2:	f7fe fd8c 	bl	800b2de <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c7c6:	4905      	ldr	r1, [pc, #20]	; (800c7dc <CDC_Init_FS+0x24>)
 800c7c8:	4803      	ldr	r0, [pc, #12]	; (800c7d8 <CDC_Init_FS+0x20>)
 800c7ca:	f7fe fda6 	bl	800b31a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c7ce:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	bd80      	pop	{r7, pc}
 800c7d4:	20001934 	.word	0x20001934
 800c7d8:	20000e64 	.word	0x20000e64
 800c7dc:	20001134 	.word	0x20001134

0800c7e0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c7e0:	b480      	push	{r7}
 800c7e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c7e4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c7e6:	4618      	mov	r0, r3
 800c7e8:	46bd      	mov	sp, r7
 800c7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ee:	4770      	bx	lr

0800c7f0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c7f0:	b480      	push	{r7}
 800c7f2:	b083      	sub	sp, #12
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	6039      	str	r1, [r7, #0]
 800c7fa:	71fb      	strb	r3, [r7, #7]
 800c7fc:	4613      	mov	r3, r2
 800c7fe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c800:	79fb      	ldrb	r3, [r7, #7]
 800c802:	2b23      	cmp	r3, #35	; 0x23
 800c804:	f200 808c 	bhi.w	800c920 <CDC_Control_FS+0x130>
 800c808:	a201      	add	r2, pc, #4	; (adr r2, 800c810 <CDC_Control_FS+0x20>)
 800c80a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c80e:	bf00      	nop
 800c810:	0800c921 	.word	0x0800c921
 800c814:	0800c921 	.word	0x0800c921
 800c818:	0800c921 	.word	0x0800c921
 800c81c:	0800c921 	.word	0x0800c921
 800c820:	0800c921 	.word	0x0800c921
 800c824:	0800c921 	.word	0x0800c921
 800c828:	0800c921 	.word	0x0800c921
 800c82c:	0800c921 	.word	0x0800c921
 800c830:	0800c921 	.word	0x0800c921
 800c834:	0800c921 	.word	0x0800c921
 800c838:	0800c921 	.word	0x0800c921
 800c83c:	0800c921 	.word	0x0800c921
 800c840:	0800c921 	.word	0x0800c921
 800c844:	0800c921 	.word	0x0800c921
 800c848:	0800c921 	.word	0x0800c921
 800c84c:	0800c921 	.word	0x0800c921
 800c850:	0800c921 	.word	0x0800c921
 800c854:	0800c921 	.word	0x0800c921
 800c858:	0800c921 	.word	0x0800c921
 800c85c:	0800c921 	.word	0x0800c921
 800c860:	0800c921 	.word	0x0800c921
 800c864:	0800c921 	.word	0x0800c921
 800c868:	0800c921 	.word	0x0800c921
 800c86c:	0800c921 	.word	0x0800c921
 800c870:	0800c921 	.word	0x0800c921
 800c874:	0800c921 	.word	0x0800c921
 800c878:	0800c921 	.word	0x0800c921
 800c87c:	0800c921 	.word	0x0800c921
 800c880:	0800c921 	.word	0x0800c921
 800c884:	0800c921 	.word	0x0800c921
 800c888:	0800c921 	.word	0x0800c921
 800c88c:	0800c921 	.word	0x0800c921
 800c890:	0800c8a1 	.word	0x0800c8a1
 800c894:	0800c8db 	.word	0x0800c8db
 800c898:	0800c921 	.word	0x0800c921
 800c89c:	0800c921 	.word	0x0800c921
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	781a      	ldrb	r2, [r3, #0]
 800c8a4:	4b22      	ldr	r3, [pc, #136]	; (800c930 <CDC_Control_FS+0x140>)
 800c8a6:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	785a      	ldrb	r2, [r3, #1]
 800c8ac:	4b20      	ldr	r3, [pc, #128]	; (800c930 <CDC_Control_FS+0x140>)
 800c8ae:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 800c8b0:	683b      	ldr	r3, [r7, #0]
 800c8b2:	789a      	ldrb	r2, [r3, #2]
 800c8b4:	4b1e      	ldr	r3, [pc, #120]	; (800c930 <CDC_Control_FS+0x140>)
 800c8b6:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	78da      	ldrb	r2, [r3, #3]
 800c8bc:	4b1c      	ldr	r3, [pc, #112]	; (800c930 <CDC_Control_FS+0x140>)
 800c8be:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	791a      	ldrb	r2, [r3, #4]
 800c8c4:	4b1a      	ldr	r3, [pc, #104]	; (800c930 <CDC_Control_FS+0x140>)
 800c8c6:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 800c8c8:	683b      	ldr	r3, [r7, #0]
 800c8ca:	795a      	ldrb	r2, [r3, #5]
 800c8cc:	4b18      	ldr	r3, [pc, #96]	; (800c930 <CDC_Control_FS+0x140>)
 800c8ce:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 800c8d0:	683b      	ldr	r3, [r7, #0]
 800c8d2:	799a      	ldrb	r2, [r3, #6]
 800c8d4:	4b16      	ldr	r3, [pc, #88]	; (800c930 <CDC_Control_FS+0x140>)
 800c8d6:	719a      	strb	r2, [r3, #6]
    break;
 800c8d8:	e023      	b.n	800c922 <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 800c8da:	4b15      	ldr	r3, [pc, #84]	; (800c930 <CDC_Control_FS+0x140>)
 800c8dc:	781a      	ldrb	r2, [r3, #0]
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	3301      	adds	r3, #1
 800c8e6:	4a12      	ldr	r2, [pc, #72]	; (800c930 <CDC_Control_FS+0x140>)
 800c8e8:	7852      	ldrb	r2, [r2, #1]
 800c8ea:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 800c8ec:	683b      	ldr	r3, [r7, #0]
 800c8ee:	3302      	adds	r3, #2
 800c8f0:	4a0f      	ldr	r2, [pc, #60]	; (800c930 <CDC_Control_FS+0x140>)
 800c8f2:	7892      	ldrb	r2, [r2, #2]
 800c8f4:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	3303      	adds	r3, #3
 800c8fa:	4a0d      	ldr	r2, [pc, #52]	; (800c930 <CDC_Control_FS+0x140>)
 800c8fc:	78d2      	ldrb	r2, [r2, #3]
 800c8fe:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	3304      	adds	r3, #4
 800c904:	4a0a      	ldr	r2, [pc, #40]	; (800c930 <CDC_Control_FS+0x140>)
 800c906:	7912      	ldrb	r2, [r2, #4]
 800c908:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	3305      	adds	r3, #5
 800c90e:	4a08      	ldr	r2, [pc, #32]	; (800c930 <CDC_Control_FS+0x140>)
 800c910:	7952      	ldrb	r2, [r2, #5]
 800c912:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 800c914:	683b      	ldr	r3, [r7, #0]
 800c916:	3306      	adds	r3, #6
 800c918:	4a05      	ldr	r2, [pc, #20]	; (800c930 <CDC_Control_FS+0x140>)
 800c91a:	7992      	ldrb	r2, [r2, #6]
 800c91c:	701a      	strb	r2, [r3, #0]
    break;
 800c91e:	e000      	b.n	800c922 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c920:	bf00      	nop
  }

  return (USBD_OK);
 800c922:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c924:	4618      	mov	r0, r3
 800c926:	370c      	adds	r7, #12
 800c928:	46bd      	mov	sp, r7
 800c92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92e:	4770      	bx	lr
 800c930:	20002134 	.word	0x20002134

0800c934 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b082      	sub	sp, #8
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
 800c93c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c93e:	6879      	ldr	r1, [r7, #4]
 800c940:	480a      	ldr	r0, [pc, #40]	; (800c96c <CDC_Receive_FS+0x38>)
 800c942:	f7fe fcea 	bl	800b31a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c946:	4809      	ldr	r0, [pc, #36]	; (800c96c <CDC_Receive_FS+0x38>)
 800c948:	f7fe fd30 	bl	800b3ac <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 800c94c:	683b      	ldr	r3, [r7, #0]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	b29b      	uxth	r3, r3
 800c952:	4619      	mov	r1, r3
 800c954:	6878      	ldr	r0, [r7, #4]
 800c956:	f000 f80d 	bl	800c974 <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 800c95a:	2107      	movs	r1, #7
 800c95c:	4804      	ldr	r0, [pc, #16]	; (800c970 <CDC_Receive_FS+0x3c>)
 800c95e:	f7ff ff10 	bl	800c782 <Debug_write>
  return (USBD_OK);
 800c962:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c964:	4618      	mov	r0, r3
 800c966:	3708      	adds	r7, #8
 800c968:	46bd      	mov	sp, r7
 800c96a:	bd80      	pop	{r7, pc}
 800c96c:	20000e64 	.word	0x20000e64
 800c970:	0800d2d8 	.word	0x0800d2d8

0800c974 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b084      	sub	sp, #16
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
 800c97c:	460b      	mov	r3, r1
 800c97e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c980:	2300      	movs	r3, #0
 800c982:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c984:	4b0d      	ldr	r3, [pc, #52]	; (800c9bc <CDC_Transmit_FS+0x48>)
 800c986:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800c98a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c992:	2b00      	cmp	r3, #0
 800c994:	d001      	beq.n	800c99a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c996:	2301      	movs	r3, #1
 800c998:	e00b      	b.n	800c9b2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c99a:	887b      	ldrh	r3, [r7, #2]
 800c99c:	461a      	mov	r2, r3
 800c99e:	6879      	ldr	r1, [r7, #4]
 800c9a0:	4806      	ldr	r0, [pc, #24]	; (800c9bc <CDC_Transmit_FS+0x48>)
 800c9a2:	f7fe fc9c 	bl	800b2de <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c9a6:	4805      	ldr	r0, [pc, #20]	; (800c9bc <CDC_Transmit_FS+0x48>)
 800c9a8:	f7fe fcd0 	bl	800b34c <USBD_CDC_TransmitPacket>
 800c9ac:	4603      	mov	r3, r0
 800c9ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c9b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	3710      	adds	r7, #16
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	bd80      	pop	{r7, pc}
 800c9ba:	bf00      	nop
 800c9bc:	20000e64 	.word	0x20000e64

0800c9c0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b087      	sub	sp, #28
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	60f8      	str	r0, [r7, #12]
 800c9c8:	60b9      	str	r1, [r7, #8]
 800c9ca:	4613      	mov	r3, r2
 800c9cc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c9d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	371c      	adds	r7, #28
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e0:	4770      	bx	lr
	...

0800c9e4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c9e4:	b480      	push	{r7}
 800c9e6:	b083      	sub	sp, #12
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	6039      	str	r1, [r7, #0]
 800c9ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	2212      	movs	r2, #18
 800c9f4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c9f6:	4b03      	ldr	r3, [pc, #12]	; (800ca04 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	370c      	adds	r7, #12
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca02:	4770      	bx	lr
 800ca04:	20000174 	.word	0x20000174

0800ca08 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca08:	b480      	push	{r7}
 800ca0a:	b083      	sub	sp, #12
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	4603      	mov	r3, r0
 800ca10:	6039      	str	r1, [r7, #0]
 800ca12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	2204      	movs	r2, #4
 800ca18:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ca1a:	4b03      	ldr	r3, [pc, #12]	; (800ca28 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	370c      	adds	r7, #12
 800ca20:	46bd      	mov	sp, r7
 800ca22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca26:	4770      	bx	lr
 800ca28:	20000188 	.word	0x20000188

0800ca2c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b082      	sub	sp, #8
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	4603      	mov	r3, r0
 800ca34:	6039      	str	r1, [r7, #0]
 800ca36:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ca38:	79fb      	ldrb	r3, [r7, #7]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d105      	bne.n	800ca4a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ca3e:	683a      	ldr	r2, [r7, #0]
 800ca40:	4907      	ldr	r1, [pc, #28]	; (800ca60 <USBD_FS_ProductStrDescriptor+0x34>)
 800ca42:	4808      	ldr	r0, [pc, #32]	; (800ca64 <USBD_FS_ProductStrDescriptor+0x38>)
 800ca44:	f7ff fd65 	bl	800c512 <USBD_GetString>
 800ca48:	e004      	b.n	800ca54 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ca4a:	683a      	ldr	r2, [r7, #0]
 800ca4c:	4904      	ldr	r1, [pc, #16]	; (800ca60 <USBD_FS_ProductStrDescriptor+0x34>)
 800ca4e:	4805      	ldr	r0, [pc, #20]	; (800ca64 <USBD_FS_ProductStrDescriptor+0x38>)
 800ca50:	f7ff fd5f 	bl	800c512 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ca54:	4b02      	ldr	r3, [pc, #8]	; (800ca60 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ca56:	4618      	mov	r0, r3
 800ca58:	3708      	adds	r7, #8
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bd80      	pop	{r7, pc}
 800ca5e:	bf00      	nop
 800ca60:	2000213c 	.word	0x2000213c
 800ca64:	0800d2e0 	.word	0x0800d2e0

0800ca68 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	b082      	sub	sp, #8
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	4603      	mov	r3, r0
 800ca70:	6039      	str	r1, [r7, #0]
 800ca72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ca74:	683a      	ldr	r2, [r7, #0]
 800ca76:	4904      	ldr	r1, [pc, #16]	; (800ca88 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ca78:	4804      	ldr	r0, [pc, #16]	; (800ca8c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ca7a:	f7ff fd4a 	bl	800c512 <USBD_GetString>
  return USBD_StrDesc;
 800ca7e:	4b02      	ldr	r3, [pc, #8]	; (800ca88 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ca80:	4618      	mov	r0, r3
 800ca82:	3708      	adds	r7, #8
 800ca84:	46bd      	mov	sp, r7
 800ca86:	bd80      	pop	{r7, pc}
 800ca88:	2000213c 	.word	0x2000213c
 800ca8c:	0800d2f8 	.word	0x0800d2f8

0800ca90 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b082      	sub	sp, #8
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	4603      	mov	r3, r0
 800ca98:	6039      	str	r1, [r7, #0]
 800ca9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	221a      	movs	r2, #26
 800caa0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800caa2:	f000 f843 	bl	800cb2c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800caa6:	4b02      	ldr	r3, [pc, #8]	; (800cab0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800caa8:	4618      	mov	r0, r3
 800caaa:	3708      	adds	r7, #8
 800caac:	46bd      	mov	sp, r7
 800caae:	bd80      	pop	{r7, pc}
 800cab0:	2000018c 	.word	0x2000018c

0800cab4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b082      	sub	sp, #8
 800cab8:	af00      	add	r7, sp, #0
 800caba:	4603      	mov	r3, r0
 800cabc:	6039      	str	r1, [r7, #0]
 800cabe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800cac0:	79fb      	ldrb	r3, [r7, #7]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d105      	bne.n	800cad2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cac6:	683a      	ldr	r2, [r7, #0]
 800cac8:	4907      	ldr	r1, [pc, #28]	; (800cae8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800caca:	4808      	ldr	r0, [pc, #32]	; (800caec <USBD_FS_ConfigStrDescriptor+0x38>)
 800cacc:	f7ff fd21 	bl	800c512 <USBD_GetString>
 800cad0:	e004      	b.n	800cadc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cad2:	683a      	ldr	r2, [r7, #0]
 800cad4:	4904      	ldr	r1, [pc, #16]	; (800cae8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800cad6:	4805      	ldr	r0, [pc, #20]	; (800caec <USBD_FS_ConfigStrDescriptor+0x38>)
 800cad8:	f7ff fd1b 	bl	800c512 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cadc:	4b02      	ldr	r3, [pc, #8]	; (800cae8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800cade:	4618      	mov	r0, r3
 800cae0:	3708      	adds	r7, #8
 800cae2:	46bd      	mov	sp, r7
 800cae4:	bd80      	pop	{r7, pc}
 800cae6:	bf00      	nop
 800cae8:	2000213c 	.word	0x2000213c
 800caec:	0800d30c 	.word	0x0800d30c

0800caf0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b082      	sub	sp, #8
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	4603      	mov	r3, r0
 800caf8:	6039      	str	r1, [r7, #0]
 800cafa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cafc:	79fb      	ldrb	r3, [r7, #7]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d105      	bne.n	800cb0e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cb02:	683a      	ldr	r2, [r7, #0]
 800cb04:	4907      	ldr	r1, [pc, #28]	; (800cb24 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cb06:	4808      	ldr	r0, [pc, #32]	; (800cb28 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cb08:	f7ff fd03 	bl	800c512 <USBD_GetString>
 800cb0c:	e004      	b.n	800cb18 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cb0e:	683a      	ldr	r2, [r7, #0]
 800cb10:	4904      	ldr	r1, [pc, #16]	; (800cb24 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cb12:	4805      	ldr	r0, [pc, #20]	; (800cb28 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cb14:	f7ff fcfd 	bl	800c512 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cb18:	4b02      	ldr	r3, [pc, #8]	; (800cb24 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	3708      	adds	r7, #8
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	bd80      	pop	{r7, pc}
 800cb22:	bf00      	nop
 800cb24:	2000213c 	.word	0x2000213c
 800cb28:	0800d318 	.word	0x0800d318

0800cb2c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b084      	sub	sp, #16
 800cb30:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800cb32:	4b0f      	ldr	r3, [pc, #60]	; (800cb70 <Get_SerialNum+0x44>)
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cb38:	4b0e      	ldr	r3, [pc, #56]	; (800cb74 <Get_SerialNum+0x48>)
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800cb3e:	4b0e      	ldr	r3, [pc, #56]	; (800cb78 <Get_SerialNum+0x4c>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800cb44:	68fa      	ldr	r2, [r7, #12]
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	4413      	add	r3, r2
 800cb4a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d009      	beq.n	800cb66 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800cb52:	2208      	movs	r2, #8
 800cb54:	4909      	ldr	r1, [pc, #36]	; (800cb7c <Get_SerialNum+0x50>)
 800cb56:	68f8      	ldr	r0, [r7, #12]
 800cb58:	f000 f814 	bl	800cb84 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cb5c:	2204      	movs	r2, #4
 800cb5e:	4908      	ldr	r1, [pc, #32]	; (800cb80 <Get_SerialNum+0x54>)
 800cb60:	68b8      	ldr	r0, [r7, #8]
 800cb62:	f000 f80f 	bl	800cb84 <IntToUnicode>
  }
}
 800cb66:	bf00      	nop
 800cb68:	3710      	adds	r7, #16
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd80      	pop	{r7, pc}
 800cb6e:	bf00      	nop
 800cb70:	1fff7a10 	.word	0x1fff7a10
 800cb74:	1fff7a14 	.word	0x1fff7a14
 800cb78:	1fff7a18 	.word	0x1fff7a18
 800cb7c:	2000018e 	.word	0x2000018e
 800cb80:	2000019e 	.word	0x2000019e

0800cb84 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cb84:	b480      	push	{r7}
 800cb86:	b087      	sub	sp, #28
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	60f8      	str	r0, [r7, #12]
 800cb8c:	60b9      	str	r1, [r7, #8]
 800cb8e:	4613      	mov	r3, r2
 800cb90:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800cb92:	2300      	movs	r3, #0
 800cb94:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800cb96:	2300      	movs	r3, #0
 800cb98:	75fb      	strb	r3, [r7, #23]
 800cb9a:	e027      	b.n	800cbec <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	0f1b      	lsrs	r3, r3, #28
 800cba0:	2b09      	cmp	r3, #9
 800cba2:	d80b      	bhi.n	800cbbc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	0f1b      	lsrs	r3, r3, #28
 800cba8:	b2da      	uxtb	r2, r3
 800cbaa:	7dfb      	ldrb	r3, [r7, #23]
 800cbac:	005b      	lsls	r3, r3, #1
 800cbae:	4619      	mov	r1, r3
 800cbb0:	68bb      	ldr	r3, [r7, #8]
 800cbb2:	440b      	add	r3, r1
 800cbb4:	3230      	adds	r2, #48	; 0x30
 800cbb6:	b2d2      	uxtb	r2, r2
 800cbb8:	701a      	strb	r2, [r3, #0]
 800cbba:	e00a      	b.n	800cbd2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	0f1b      	lsrs	r3, r3, #28
 800cbc0:	b2da      	uxtb	r2, r3
 800cbc2:	7dfb      	ldrb	r3, [r7, #23]
 800cbc4:	005b      	lsls	r3, r3, #1
 800cbc6:	4619      	mov	r1, r3
 800cbc8:	68bb      	ldr	r3, [r7, #8]
 800cbca:	440b      	add	r3, r1
 800cbcc:	3237      	adds	r2, #55	; 0x37
 800cbce:	b2d2      	uxtb	r2, r2
 800cbd0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	011b      	lsls	r3, r3, #4
 800cbd6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cbd8:	7dfb      	ldrb	r3, [r7, #23]
 800cbda:	005b      	lsls	r3, r3, #1
 800cbdc:	3301      	adds	r3, #1
 800cbde:	68ba      	ldr	r2, [r7, #8]
 800cbe0:	4413      	add	r3, r2
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cbe6:	7dfb      	ldrb	r3, [r7, #23]
 800cbe8:	3301      	adds	r3, #1
 800cbea:	75fb      	strb	r3, [r7, #23]
 800cbec:	7dfa      	ldrb	r2, [r7, #23]
 800cbee:	79fb      	ldrb	r3, [r7, #7]
 800cbf0:	429a      	cmp	r2, r3
 800cbf2:	d3d3      	bcc.n	800cb9c <IntToUnicode+0x18>
  }
}
 800cbf4:	bf00      	nop
 800cbf6:	bf00      	nop
 800cbf8:	371c      	adds	r7, #28
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc00:	4770      	bx	lr
	...

0800cc04 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b08a      	sub	sp, #40	; 0x28
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cc0c:	f107 0314 	add.w	r3, r7, #20
 800cc10:	2200      	movs	r2, #0
 800cc12:	601a      	str	r2, [r3, #0]
 800cc14:	605a      	str	r2, [r3, #4]
 800cc16:	609a      	str	r2, [r3, #8]
 800cc18:	60da      	str	r2, [r3, #12]
 800cc1a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cc24:	d147      	bne.n	800ccb6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cc26:	2300      	movs	r3, #0
 800cc28:	613b      	str	r3, [r7, #16]
 800cc2a:	4b25      	ldr	r3, [pc, #148]	; (800ccc0 <HAL_PCD_MspInit+0xbc>)
 800cc2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc2e:	4a24      	ldr	r2, [pc, #144]	; (800ccc0 <HAL_PCD_MspInit+0xbc>)
 800cc30:	f043 0301 	orr.w	r3, r3, #1
 800cc34:	6313      	str	r3, [r2, #48]	; 0x30
 800cc36:	4b22      	ldr	r3, [pc, #136]	; (800ccc0 <HAL_PCD_MspInit+0xbc>)
 800cc38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc3a:	f003 0301 	and.w	r3, r3, #1
 800cc3e:	613b      	str	r3, [r7, #16]
 800cc40:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800cc42:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cc46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cc48:	2300      	movs	r3, #0
 800cc4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc4c:	2300      	movs	r3, #0
 800cc4e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc50:	f107 0314 	add.w	r3, r7, #20
 800cc54:	4619      	mov	r1, r3
 800cc56:	481b      	ldr	r0, [pc, #108]	; (800ccc4 <HAL_PCD_MspInit+0xc0>)
 800cc58:	f7f6 ff04 	bl	8003a64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800cc5c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800cc60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cc62:	2302      	movs	r3, #2
 800cc64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cc66:	2300      	movs	r3, #0
 800cc68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cc6a:	2303      	movs	r3, #3
 800cc6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cc6e:	230a      	movs	r3, #10
 800cc70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc72:	f107 0314 	add.w	r3, r7, #20
 800cc76:	4619      	mov	r1, r3
 800cc78:	4812      	ldr	r0, [pc, #72]	; (800ccc4 <HAL_PCD_MspInit+0xc0>)
 800cc7a:	f7f6 fef3 	bl	8003a64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cc7e:	4b10      	ldr	r3, [pc, #64]	; (800ccc0 <HAL_PCD_MspInit+0xbc>)
 800cc80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc82:	4a0f      	ldr	r2, [pc, #60]	; (800ccc0 <HAL_PCD_MspInit+0xbc>)
 800cc84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cc88:	6353      	str	r3, [r2, #52]	; 0x34
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	60fb      	str	r3, [r7, #12]
 800cc8e:	4b0c      	ldr	r3, [pc, #48]	; (800ccc0 <HAL_PCD_MspInit+0xbc>)
 800cc90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cc92:	4a0b      	ldr	r2, [pc, #44]	; (800ccc0 <HAL_PCD_MspInit+0xbc>)
 800cc94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cc98:	6453      	str	r3, [r2, #68]	; 0x44
 800cc9a:	4b09      	ldr	r3, [pc, #36]	; (800ccc0 <HAL_PCD_MspInit+0xbc>)
 800cc9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cc9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cca2:	60fb      	str	r3, [r7, #12]
 800cca4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800cca6:	2200      	movs	r2, #0
 800cca8:	2100      	movs	r1, #0
 800ccaa:	2043      	movs	r0, #67	; 0x43
 800ccac:	f7f6 fd6b 	bl	8003786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ccb0:	2043      	movs	r0, #67	; 0x43
 800ccb2:	f7f6 fd84 	bl	80037be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ccb6:	bf00      	nop
 800ccb8:	3728      	adds	r7, #40	; 0x28
 800ccba:	46bd      	mov	sp, r7
 800ccbc:	bd80      	pop	{r7, pc}
 800ccbe:	bf00      	nop
 800ccc0:	40023800 	.word	0x40023800
 800ccc4:	40020000 	.word	0x40020000

0800ccc8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b082      	sub	sp, #8
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800ccdc:	4619      	mov	r1, r3
 800ccde:	4610      	mov	r0, r2
 800cce0:	f7fe fc30 	bl	800b544 <USBD_LL_SetupStage>
}
 800cce4:	bf00      	nop
 800cce6:	3708      	adds	r7, #8
 800cce8:	46bd      	mov	sp, r7
 800ccea:	bd80      	pop	{r7, pc}

0800ccec <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ccec:	b580      	push	{r7, lr}
 800ccee:	b082      	sub	sp, #8
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	6078      	str	r0, [r7, #4]
 800ccf4:	460b      	mov	r3, r1
 800ccf6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800ccfe:	78fa      	ldrb	r2, [r7, #3]
 800cd00:	6879      	ldr	r1, [r7, #4]
 800cd02:	4613      	mov	r3, r2
 800cd04:	00db      	lsls	r3, r3, #3
 800cd06:	1a9b      	subs	r3, r3, r2
 800cd08:	009b      	lsls	r3, r3, #2
 800cd0a:	440b      	add	r3, r1
 800cd0c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800cd10:	681a      	ldr	r2, [r3, #0]
 800cd12:	78fb      	ldrb	r3, [r7, #3]
 800cd14:	4619      	mov	r1, r3
 800cd16:	f7fe fc6a 	bl	800b5ee <USBD_LL_DataOutStage>
}
 800cd1a:	bf00      	nop
 800cd1c:	3708      	adds	r7, #8
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	bd80      	pop	{r7, pc}

0800cd22 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd22:	b580      	push	{r7, lr}
 800cd24:	b082      	sub	sp, #8
 800cd26:	af00      	add	r7, sp, #0
 800cd28:	6078      	str	r0, [r7, #4]
 800cd2a:	460b      	mov	r3, r1
 800cd2c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800cd34:	78fa      	ldrb	r2, [r7, #3]
 800cd36:	6879      	ldr	r1, [r7, #4]
 800cd38:	4613      	mov	r3, r2
 800cd3a:	00db      	lsls	r3, r3, #3
 800cd3c:	1a9b      	subs	r3, r3, r2
 800cd3e:	009b      	lsls	r3, r3, #2
 800cd40:	440b      	add	r3, r1
 800cd42:	3348      	adds	r3, #72	; 0x48
 800cd44:	681a      	ldr	r2, [r3, #0]
 800cd46:	78fb      	ldrb	r3, [r7, #3]
 800cd48:	4619      	mov	r1, r3
 800cd4a:	f7fe fcb3 	bl	800b6b4 <USBD_LL_DataInStage>
}
 800cd4e:	bf00      	nop
 800cd50:	3708      	adds	r7, #8
 800cd52:	46bd      	mov	sp, r7
 800cd54:	bd80      	pop	{r7, pc}

0800cd56 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd56:	b580      	push	{r7, lr}
 800cd58:	b082      	sub	sp, #8
 800cd5a:	af00      	add	r7, sp, #0
 800cd5c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cd64:	4618      	mov	r0, r3
 800cd66:	f7fe fdc7 	bl	800b8f8 <USBD_LL_SOF>
}
 800cd6a:	bf00      	nop
 800cd6c:	3708      	adds	r7, #8
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	bd80      	pop	{r7, pc}

0800cd72 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd72:	b580      	push	{r7, lr}
 800cd74:	b084      	sub	sp, #16
 800cd76:	af00      	add	r7, sp, #0
 800cd78:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	68db      	ldr	r3, [r3, #12]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d102      	bne.n	800cd8c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800cd86:	2300      	movs	r3, #0
 800cd88:	73fb      	strb	r3, [r7, #15]
 800cd8a:	e008      	b.n	800cd9e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	68db      	ldr	r3, [r3, #12]
 800cd90:	2b02      	cmp	r3, #2
 800cd92:	d102      	bne.n	800cd9a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800cd94:	2301      	movs	r3, #1
 800cd96:	73fb      	strb	r3, [r7, #15]
 800cd98:	e001      	b.n	800cd9e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800cd9a:	f7f5 f8e5 	bl	8001f68 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cda4:	7bfa      	ldrb	r2, [r7, #15]
 800cda6:	4611      	mov	r1, r2
 800cda8:	4618      	mov	r0, r3
 800cdaa:	f7fe fd67 	bl	800b87c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	f7fe fd13 	bl	800b7e0 <USBD_LL_Reset>
}
 800cdba:	bf00      	nop
 800cdbc:	3710      	adds	r7, #16
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	bd80      	pop	{r7, pc}
	...

0800cdc4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b082      	sub	sp, #8
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	f7fe fd62 	bl	800b89c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	687a      	ldr	r2, [r7, #4]
 800cde4:	6812      	ldr	r2, [r2, #0]
 800cde6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cdea:	f043 0301 	orr.w	r3, r3, #1
 800cdee:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	6a1b      	ldr	r3, [r3, #32]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d005      	beq.n	800ce04 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cdf8:	4b04      	ldr	r3, [pc, #16]	; (800ce0c <HAL_PCD_SuspendCallback+0x48>)
 800cdfa:	691b      	ldr	r3, [r3, #16]
 800cdfc:	4a03      	ldr	r2, [pc, #12]	; (800ce0c <HAL_PCD_SuspendCallback+0x48>)
 800cdfe:	f043 0306 	orr.w	r3, r3, #6
 800ce02:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ce04:	bf00      	nop
 800ce06:	3708      	adds	r7, #8
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	bd80      	pop	{r7, pc}
 800ce0c:	e000ed00 	.word	0xe000ed00

0800ce10 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b082      	sub	sp, #8
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ce1e:	4618      	mov	r0, r3
 800ce20:	f7fe fd52 	bl	800b8c8 <USBD_LL_Resume>
}
 800ce24:	bf00      	nop
 800ce26:	3708      	adds	r7, #8
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	bd80      	pop	{r7, pc}

0800ce2c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b082      	sub	sp, #8
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
 800ce34:	460b      	mov	r3, r1
 800ce36:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ce3e:	78fa      	ldrb	r2, [r7, #3]
 800ce40:	4611      	mov	r1, r2
 800ce42:	4618      	mov	r0, r3
 800ce44:	f7fe fda0 	bl	800b988 <USBD_LL_IsoOUTIncomplete>
}
 800ce48:	bf00      	nop
 800ce4a:	3708      	adds	r7, #8
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}

0800ce50 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b082      	sub	sp, #8
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
 800ce58:	460b      	mov	r3, r1
 800ce5a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ce62:	78fa      	ldrb	r2, [r7, #3]
 800ce64:	4611      	mov	r1, r2
 800ce66:	4618      	mov	r0, r3
 800ce68:	f7fe fd68 	bl	800b93c <USBD_LL_IsoINIncomplete>
}
 800ce6c:	bf00      	nop
 800ce6e:	3708      	adds	r7, #8
 800ce70:	46bd      	mov	sp, r7
 800ce72:	bd80      	pop	{r7, pc}

0800ce74 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce74:	b580      	push	{r7, lr}
 800ce76:	b082      	sub	sp, #8
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ce82:	4618      	mov	r0, r3
 800ce84:	f7fe fda6 	bl	800b9d4 <USBD_LL_DevConnected>
}
 800ce88:	bf00      	nop
 800ce8a:	3708      	adds	r7, #8
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	bd80      	pop	{r7, pc}

0800ce90 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b082      	sub	sp, #8
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ce9e:	4618      	mov	r0, r3
 800cea0:	f7fe fda3 	bl	800b9ea <USBD_LL_DevDisconnected>
}
 800cea4:	bf00      	nop
 800cea6:	3708      	adds	r7, #8
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	bd80      	pop	{r7, pc}

0800ceac <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b082      	sub	sp, #8
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	781b      	ldrb	r3, [r3, #0]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d13c      	bne.n	800cf36 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800cebc:	4a20      	ldr	r2, [pc, #128]	; (800cf40 <USBD_LL_Init+0x94>)
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	4a1e      	ldr	r2, [pc, #120]	; (800cf40 <USBD_LL_Init+0x94>)
 800cec8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cecc:	4b1c      	ldr	r3, [pc, #112]	; (800cf40 <USBD_LL_Init+0x94>)
 800cece:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ced2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ced4:	4b1a      	ldr	r3, [pc, #104]	; (800cf40 <USBD_LL_Init+0x94>)
 800ced6:	2204      	movs	r2, #4
 800ced8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ceda:	4b19      	ldr	r3, [pc, #100]	; (800cf40 <USBD_LL_Init+0x94>)
 800cedc:	2202      	movs	r2, #2
 800cede:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800cee0:	4b17      	ldr	r3, [pc, #92]	; (800cf40 <USBD_LL_Init+0x94>)
 800cee2:	2200      	movs	r2, #0
 800cee4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800cee6:	4b16      	ldr	r3, [pc, #88]	; (800cf40 <USBD_LL_Init+0x94>)
 800cee8:	2202      	movs	r2, #2
 800ceea:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ceec:	4b14      	ldr	r3, [pc, #80]	; (800cf40 <USBD_LL_Init+0x94>)
 800ceee:	2200      	movs	r2, #0
 800cef0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800cef2:	4b13      	ldr	r3, [pc, #76]	; (800cf40 <USBD_LL_Init+0x94>)
 800cef4:	2200      	movs	r2, #0
 800cef6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800cef8:	4b11      	ldr	r3, [pc, #68]	; (800cf40 <USBD_LL_Init+0x94>)
 800cefa:	2200      	movs	r2, #0
 800cefc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800cefe:	4b10      	ldr	r3, [pc, #64]	; (800cf40 <USBD_LL_Init+0x94>)
 800cf00:	2201      	movs	r2, #1
 800cf02:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800cf04:	4b0e      	ldr	r3, [pc, #56]	; (800cf40 <USBD_LL_Init+0x94>)
 800cf06:	2200      	movs	r2, #0
 800cf08:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800cf0a:	480d      	ldr	r0, [pc, #52]	; (800cf40 <USBD_LL_Init+0x94>)
 800cf0c:	f7f7 fbeb 	bl	80046e6 <HAL_PCD_Init>
 800cf10:	4603      	mov	r3, r0
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d001      	beq.n	800cf1a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800cf16:	f7f5 f827 	bl	8001f68 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800cf1a:	2180      	movs	r1, #128	; 0x80
 800cf1c:	4808      	ldr	r0, [pc, #32]	; (800cf40 <USBD_LL_Init+0x94>)
 800cf1e:	f7f8 fd48 	bl	80059b2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800cf22:	2240      	movs	r2, #64	; 0x40
 800cf24:	2100      	movs	r1, #0
 800cf26:	4806      	ldr	r0, [pc, #24]	; (800cf40 <USBD_LL_Init+0x94>)
 800cf28:	f7f8 fcfc 	bl	8005924 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800cf2c:	2280      	movs	r2, #128	; 0x80
 800cf2e:	2101      	movs	r1, #1
 800cf30:	4803      	ldr	r0, [pc, #12]	; (800cf40 <USBD_LL_Init+0x94>)
 800cf32:	f7f8 fcf7 	bl	8005924 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800cf36:	2300      	movs	r3, #0
}
 800cf38:	4618      	mov	r0, r3
 800cf3a:	3708      	adds	r7, #8
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	bd80      	pop	{r7, pc}
 800cf40:	2000233c 	.word	0x2000233c

0800cf44 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b084      	sub	sp, #16
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf50:	2300      	movs	r3, #0
 800cf52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	f7f7 fce0 	bl	8004920 <HAL_PCD_Start>
 800cf60:	4603      	mov	r3, r0
 800cf62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf64:	7bfb      	ldrb	r3, [r7, #15]
 800cf66:	4618      	mov	r0, r3
 800cf68:	f000 f942 	bl	800d1f0 <USBD_Get_USB_Status>
 800cf6c:	4603      	mov	r3, r0
 800cf6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cf70:	7bbb      	ldrb	r3, [r7, #14]
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3710      	adds	r7, #16
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}

0800cf7a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cf7a:	b580      	push	{r7, lr}
 800cf7c:	b084      	sub	sp, #16
 800cf7e:	af00      	add	r7, sp, #0
 800cf80:	6078      	str	r0, [r7, #4]
 800cf82:	4608      	mov	r0, r1
 800cf84:	4611      	mov	r1, r2
 800cf86:	461a      	mov	r2, r3
 800cf88:	4603      	mov	r3, r0
 800cf8a:	70fb      	strb	r3, [r7, #3]
 800cf8c:	460b      	mov	r3, r1
 800cf8e:	70bb      	strb	r3, [r7, #2]
 800cf90:	4613      	mov	r3, r2
 800cf92:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf94:	2300      	movs	r3, #0
 800cf96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf98:	2300      	movs	r3, #0
 800cf9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cfa2:	78bb      	ldrb	r3, [r7, #2]
 800cfa4:	883a      	ldrh	r2, [r7, #0]
 800cfa6:	78f9      	ldrb	r1, [r7, #3]
 800cfa8:	f7f8 f8c4 	bl	8005134 <HAL_PCD_EP_Open>
 800cfac:	4603      	mov	r3, r0
 800cfae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cfb0:	7bfb      	ldrb	r3, [r7, #15]
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	f000 f91c 	bl	800d1f0 <USBD_Get_USB_Status>
 800cfb8:	4603      	mov	r3, r0
 800cfba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cfbc:	7bbb      	ldrb	r3, [r7, #14]
}
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	3710      	adds	r7, #16
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	bd80      	pop	{r7, pc}

0800cfc6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cfc6:	b580      	push	{r7, lr}
 800cfc8:	b084      	sub	sp, #16
 800cfca:	af00      	add	r7, sp, #0
 800cfcc:	6078      	str	r0, [r7, #4]
 800cfce:	460b      	mov	r3, r1
 800cfd0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cfe0:	78fa      	ldrb	r2, [r7, #3]
 800cfe2:	4611      	mov	r1, r2
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	f7f8 f90d 	bl	8005204 <HAL_PCD_EP_Close>
 800cfea:	4603      	mov	r3, r0
 800cfec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800cfee:	7bfb      	ldrb	r3, [r7, #15]
 800cff0:	4618      	mov	r0, r3
 800cff2:	f000 f8fd 	bl	800d1f0 <USBD_Get_USB_Status>
 800cff6:	4603      	mov	r3, r0
 800cff8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cffa:	7bbb      	ldrb	r3, [r7, #14]
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	3710      	adds	r7, #16
 800d000:	46bd      	mov	sp, r7
 800d002:	bd80      	pop	{r7, pc}

0800d004 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d004:	b580      	push	{r7, lr}
 800d006:	b084      	sub	sp, #16
 800d008:	af00      	add	r7, sp, #0
 800d00a:	6078      	str	r0, [r7, #4]
 800d00c:	460b      	mov	r3, r1
 800d00e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d010:	2300      	movs	r3, #0
 800d012:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d014:	2300      	movs	r3, #0
 800d016:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d01e:	78fa      	ldrb	r2, [r7, #3]
 800d020:	4611      	mov	r1, r2
 800d022:	4618      	mov	r0, r3
 800d024:	f7f8 f9e5 	bl	80053f2 <HAL_PCD_EP_SetStall>
 800d028:	4603      	mov	r3, r0
 800d02a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d02c:	7bfb      	ldrb	r3, [r7, #15]
 800d02e:	4618      	mov	r0, r3
 800d030:	f000 f8de 	bl	800d1f0 <USBD_Get_USB_Status>
 800d034:	4603      	mov	r3, r0
 800d036:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d038:	7bbb      	ldrb	r3, [r7, #14]
}
 800d03a:	4618      	mov	r0, r3
 800d03c:	3710      	adds	r7, #16
 800d03e:	46bd      	mov	sp, r7
 800d040:	bd80      	pop	{r7, pc}

0800d042 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d042:	b580      	push	{r7, lr}
 800d044:	b084      	sub	sp, #16
 800d046:	af00      	add	r7, sp, #0
 800d048:	6078      	str	r0, [r7, #4]
 800d04a:	460b      	mov	r3, r1
 800d04c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d04e:	2300      	movs	r3, #0
 800d050:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d052:	2300      	movs	r3, #0
 800d054:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d05c:	78fa      	ldrb	r2, [r7, #3]
 800d05e:	4611      	mov	r1, r2
 800d060:	4618      	mov	r0, r3
 800d062:	f7f8 fa2a 	bl	80054ba <HAL_PCD_EP_ClrStall>
 800d066:	4603      	mov	r3, r0
 800d068:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d06a:	7bfb      	ldrb	r3, [r7, #15]
 800d06c:	4618      	mov	r0, r3
 800d06e:	f000 f8bf 	bl	800d1f0 <USBD_Get_USB_Status>
 800d072:	4603      	mov	r3, r0
 800d074:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d076:	7bbb      	ldrb	r3, [r7, #14]
}
 800d078:	4618      	mov	r0, r3
 800d07a:	3710      	adds	r7, #16
 800d07c:	46bd      	mov	sp, r7
 800d07e:	bd80      	pop	{r7, pc}

0800d080 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d080:	b480      	push	{r7}
 800d082:	b085      	sub	sp, #20
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
 800d088:	460b      	mov	r3, r1
 800d08a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d092:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d094:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	da0b      	bge.n	800d0b4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d09c:	78fb      	ldrb	r3, [r7, #3]
 800d09e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d0a2:	68f9      	ldr	r1, [r7, #12]
 800d0a4:	4613      	mov	r3, r2
 800d0a6:	00db      	lsls	r3, r3, #3
 800d0a8:	1a9b      	subs	r3, r3, r2
 800d0aa:	009b      	lsls	r3, r3, #2
 800d0ac:	440b      	add	r3, r1
 800d0ae:	333e      	adds	r3, #62	; 0x3e
 800d0b0:	781b      	ldrb	r3, [r3, #0]
 800d0b2:	e00b      	b.n	800d0cc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d0b4:	78fb      	ldrb	r3, [r7, #3]
 800d0b6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d0ba:	68f9      	ldr	r1, [r7, #12]
 800d0bc:	4613      	mov	r3, r2
 800d0be:	00db      	lsls	r3, r3, #3
 800d0c0:	1a9b      	subs	r3, r3, r2
 800d0c2:	009b      	lsls	r3, r3, #2
 800d0c4:	440b      	add	r3, r1
 800d0c6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d0ca:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	3714      	adds	r7, #20
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d6:	4770      	bx	lr

0800d0d8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b084      	sub	sp, #16
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
 800d0e0:	460b      	mov	r3, r1
 800d0e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d0f2:	78fa      	ldrb	r2, [r7, #3]
 800d0f4:	4611      	mov	r1, r2
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	f7f7 fff7 	bl	80050ea <HAL_PCD_SetAddress>
 800d0fc:	4603      	mov	r3, r0
 800d0fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d100:	7bfb      	ldrb	r3, [r7, #15]
 800d102:	4618      	mov	r0, r3
 800d104:	f000 f874 	bl	800d1f0 <USBD_Get_USB_Status>
 800d108:	4603      	mov	r3, r0
 800d10a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d10c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d10e:	4618      	mov	r0, r3
 800d110:	3710      	adds	r7, #16
 800d112:	46bd      	mov	sp, r7
 800d114:	bd80      	pop	{r7, pc}

0800d116 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d116:	b580      	push	{r7, lr}
 800d118:	b086      	sub	sp, #24
 800d11a:	af00      	add	r7, sp, #0
 800d11c:	60f8      	str	r0, [r7, #12]
 800d11e:	607a      	str	r2, [r7, #4]
 800d120:	603b      	str	r3, [r7, #0]
 800d122:	460b      	mov	r3, r1
 800d124:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d126:	2300      	movs	r3, #0
 800d128:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d12a:	2300      	movs	r3, #0
 800d12c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800d134:	7af9      	ldrb	r1, [r7, #11]
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	687a      	ldr	r2, [r7, #4]
 800d13a:	f7f8 f910 	bl	800535e <HAL_PCD_EP_Transmit>
 800d13e:	4603      	mov	r3, r0
 800d140:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d142:	7dfb      	ldrb	r3, [r7, #23]
 800d144:	4618      	mov	r0, r3
 800d146:	f000 f853 	bl	800d1f0 <USBD_Get_USB_Status>
 800d14a:	4603      	mov	r3, r0
 800d14c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d14e:	7dbb      	ldrb	r3, [r7, #22]
}
 800d150:	4618      	mov	r0, r3
 800d152:	3718      	adds	r7, #24
 800d154:	46bd      	mov	sp, r7
 800d156:	bd80      	pop	{r7, pc}

0800d158 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d158:	b580      	push	{r7, lr}
 800d15a:	b086      	sub	sp, #24
 800d15c:	af00      	add	r7, sp, #0
 800d15e:	60f8      	str	r0, [r7, #12]
 800d160:	607a      	str	r2, [r7, #4]
 800d162:	603b      	str	r3, [r7, #0]
 800d164:	460b      	mov	r3, r1
 800d166:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d168:	2300      	movs	r3, #0
 800d16a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d16c:	2300      	movs	r3, #0
 800d16e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800d176:	7af9      	ldrb	r1, [r7, #11]
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	687a      	ldr	r2, [r7, #4]
 800d17c:	f7f8 f88c 	bl	8005298 <HAL_PCD_EP_Receive>
 800d180:	4603      	mov	r3, r0
 800d182:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d184:	7dfb      	ldrb	r3, [r7, #23]
 800d186:	4618      	mov	r0, r3
 800d188:	f000 f832 	bl	800d1f0 <USBD_Get_USB_Status>
 800d18c:	4603      	mov	r3, r0
 800d18e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d190:	7dbb      	ldrb	r3, [r7, #22]
}
 800d192:	4618      	mov	r0, r3
 800d194:	3718      	adds	r7, #24
 800d196:	46bd      	mov	sp, r7
 800d198:	bd80      	pop	{r7, pc}

0800d19a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d19a:	b580      	push	{r7, lr}
 800d19c:	b082      	sub	sp, #8
 800d19e:	af00      	add	r7, sp, #0
 800d1a0:	6078      	str	r0, [r7, #4]
 800d1a2:	460b      	mov	r3, r1
 800d1a4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d1ac:	78fa      	ldrb	r2, [r7, #3]
 800d1ae:	4611      	mov	r1, r2
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f7f8 f8bc 	bl	800532e <HAL_PCD_EP_GetRxCount>
 800d1b6:	4603      	mov	r3, r0
}
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	3708      	adds	r7, #8
 800d1bc:	46bd      	mov	sp, r7
 800d1be:	bd80      	pop	{r7, pc}

0800d1c0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b083      	sub	sp, #12
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d1c8:	4b03      	ldr	r3, [pc, #12]	; (800d1d8 <USBD_static_malloc+0x18>)
}
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	370c      	adds	r7, #12
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d4:	4770      	bx	lr
 800d1d6:	bf00      	nop
 800d1d8:	200005dc 	.word	0x200005dc

0800d1dc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d1dc:	b480      	push	{r7}
 800d1de:	b083      	sub	sp, #12
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]

}
 800d1e4:	bf00      	nop
 800d1e6:	370c      	adds	r7, #12
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ee:	4770      	bx	lr

0800d1f0 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d1f0:	b480      	push	{r7}
 800d1f2:	b085      	sub	sp, #20
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d1fe:	79fb      	ldrb	r3, [r7, #7]
 800d200:	2b03      	cmp	r3, #3
 800d202:	d817      	bhi.n	800d234 <USBD_Get_USB_Status+0x44>
 800d204:	a201      	add	r2, pc, #4	; (adr r2, 800d20c <USBD_Get_USB_Status+0x1c>)
 800d206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d20a:	bf00      	nop
 800d20c:	0800d21d 	.word	0x0800d21d
 800d210:	0800d223 	.word	0x0800d223
 800d214:	0800d229 	.word	0x0800d229
 800d218:	0800d22f 	.word	0x0800d22f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d21c:	2300      	movs	r3, #0
 800d21e:	73fb      	strb	r3, [r7, #15]
    break;
 800d220:	e00b      	b.n	800d23a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d222:	2303      	movs	r3, #3
 800d224:	73fb      	strb	r3, [r7, #15]
    break;
 800d226:	e008      	b.n	800d23a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d228:	2301      	movs	r3, #1
 800d22a:	73fb      	strb	r3, [r7, #15]
    break;
 800d22c:	e005      	b.n	800d23a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d22e:	2303      	movs	r3, #3
 800d230:	73fb      	strb	r3, [r7, #15]
    break;
 800d232:	e002      	b.n	800d23a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d234:	2303      	movs	r3, #3
 800d236:	73fb      	strb	r3, [r7, #15]
    break;
 800d238:	bf00      	nop
  }
  return usb_status;
 800d23a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d23c:	4618      	mov	r0, r3
 800d23e:	3714      	adds	r7, #20
 800d240:	46bd      	mov	sp, r7
 800d242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d246:	4770      	bx	lr

0800d248 <__libc_init_array>:
 800d248:	b570      	push	{r4, r5, r6, lr}
 800d24a:	4d0d      	ldr	r5, [pc, #52]	; (800d280 <__libc_init_array+0x38>)
 800d24c:	4c0d      	ldr	r4, [pc, #52]	; (800d284 <__libc_init_array+0x3c>)
 800d24e:	1b64      	subs	r4, r4, r5
 800d250:	10a4      	asrs	r4, r4, #2
 800d252:	2600      	movs	r6, #0
 800d254:	42a6      	cmp	r6, r4
 800d256:	d109      	bne.n	800d26c <__libc_init_array+0x24>
 800d258:	4d0b      	ldr	r5, [pc, #44]	; (800d288 <__libc_init_array+0x40>)
 800d25a:	4c0c      	ldr	r4, [pc, #48]	; (800d28c <__libc_init_array+0x44>)
 800d25c:	f000 f820 	bl	800d2a0 <_init>
 800d260:	1b64      	subs	r4, r4, r5
 800d262:	10a4      	asrs	r4, r4, #2
 800d264:	2600      	movs	r6, #0
 800d266:	42a6      	cmp	r6, r4
 800d268:	d105      	bne.n	800d276 <__libc_init_array+0x2e>
 800d26a:	bd70      	pop	{r4, r5, r6, pc}
 800d26c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d270:	4798      	blx	r3
 800d272:	3601      	adds	r6, #1
 800d274:	e7ee      	b.n	800d254 <__libc_init_array+0xc>
 800d276:	f855 3b04 	ldr.w	r3, [r5], #4
 800d27a:	4798      	blx	r3
 800d27c:	3601      	adds	r6, #1
 800d27e:	e7f2      	b.n	800d266 <__libc_init_array+0x1e>
 800d280:	0800dac4 	.word	0x0800dac4
 800d284:	0800dac4 	.word	0x0800dac4
 800d288:	0800dac4 	.word	0x0800dac4
 800d28c:	0800dac8 	.word	0x0800dac8

0800d290 <memset>:
 800d290:	4402      	add	r2, r0
 800d292:	4603      	mov	r3, r0
 800d294:	4293      	cmp	r3, r2
 800d296:	d100      	bne.n	800d29a <memset+0xa>
 800d298:	4770      	bx	lr
 800d29a:	f803 1b01 	strb.w	r1, [r3], #1
 800d29e:	e7f9      	b.n	800d294 <memset+0x4>

0800d2a0 <_init>:
 800d2a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2a2:	bf00      	nop
 800d2a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2a6:	bc08      	pop	{r3}
 800d2a8:	469e      	mov	lr, r3
 800d2aa:	4770      	bx	lr

0800d2ac <_fini>:
 800d2ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2ae:	bf00      	nop
 800d2b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2b2:	bc08      	pop	{r3}
 800d2b4:	469e      	mov	lr, r3
 800d2b6:	4770      	bx	lr
