//ptable setting

include "\include\ptable_dwsetting.cfg"

define ulFWSavePageCnt 46

define ulSubSysNum 1

define ulSubSysCeNum 8
define ulLunNum 8

define ulSubSysPlnNum 2

define ulSubSysBlkNum 398

define ulSubSysRsvdBlkNum 26

//TSB
//define ulSubSysFWPageNum 384
//INTEL & MICRON GEN1
//define ulSubSysFWPageNum 1536
//INTEL & MICRON GEN2
define ulSubSysFWPageNum 2304

define ulFlashPageSize 16384

define ulSysMaxLBACnt 0x1BF244B0

//Disk Name
define aFWDiskName_0 0x41205649
define aFWDiskName_1 0x36375654
define aFWDiskName_2 0x20203335
define aFWDiskName_3 0x20202020
define aFWDiskName_4 0x20202020
define aFWDiskName_5 0x20202020
define aFWDiskName_6 0x20202020
define aFWDiskName_7 0x20202020
define aFWDiskName_8 0x20202020
define aFWDiskName_9 0x20202020

//Serial Number
define aFWSerialNum_0 0x30373030
define aFWSerialNum_1 0x30303434
define aFWSerialNum_2 0x20203031
define aFWSerialNum_3 0x20202020
define aFWSerialNum_4 0x20202020

//World Wide Name
define ulWorldWideName_0 0xcca3
define ulWorldWideName_1 0x05cf150a

//L85
//define ulFlashPECycle 0xBB8
//define aFlashChipId_0 0x3c64842c
//define aFlashChipId_1 0xa5

//L95 M.2_CRB(VT6707A1) EVB(VT6704B)
//define ulFlashPECycle 0xBB8
//define aFlashChipId_0 0x5464842c
//define aFlashChipId_1 0xa9

//L95
//define ulFlashPECycle 0xBB8
//define aFlashChipId_0 0x54e5a42c
//define aFlashChipId_1 0xa9

//TSB
//define ulFlashPECycle 0xBB8
//define aFlashChipId_0 0x93953a98
//define aFlashChipId_1 0x0408577a

//TSB_FOURPLN
//define ulFlashPECycle 0xBB8
//define aFlashChipId_0 0x93a43a98
//define aFlashChipId_1 0x0408d07a

//TSB_FOURPLN_A19_MULTI_LUN
//define ulFlashPECycle 0xBB8
//define aFlashChipId_0 0x93a53c98
//define aFlashChipId_1 0x0408d07e

//Intel_3D_TLC
//define ulFlashPECycle 0xBB8
//define aFlashChipId_0 0x3264a489
//define aFlashChipId_1 0x000001aa

//INTEL_3D_TLC GEN2 B16A
define ulFlashPECycle 0xBB8
define aFlashChipId_0 0x3208a489
define aFlashChipId_1 0x000000a1

//INTEL_3D_TLC_B16A_1L2P
define aFlashName_0 0x45544E49
define aFlashName_1 0x44335F4C
define aFlashName_2 0x434C545F
define aFlashName_3 0x3631425F
define aFlashName_4 0x4C315F41
define aFlashName_5 0x00005032
define aFlashName_6 0x00000000

//set Initial value for CEMap is for normal boot without rom case
//the value should be match FW'S requirement.
define ulSubSysCEMap_0 0x0
define ulSubSysCEMap_1 0x0

//modify ptable flags
//StaticFlag======================================================
//BootSel:0:normal; 1:llf;  2:mpt; 3:invalid
define bsBootMethodSel 1
//LocalTest
define bsLocalTest 0
//Roll Back Ect
define bsRollBackECT 0
//Rebuild Gb
define bsRebuildGB 1

//Use Default
define bsUseDefault 1
//OptionRomEn in BootLoader
define bsOptionRomEn 0
//Uart MP mode
define bsUartMpMode 0
//LLF MethodSel 0:normal-llf; 1:read-idb-llf; 2:Format-GBBT-llf; 3:Format-BBT-llf; 4:ReDetect-IDB; default:normal-llf
define bsLLFMethodSel 2
//SPI Flash valid
define bsExternalSpiFlashEn 0
//RDT Test Enable
define bsRdtTestEnable 0
//Uart Print Enable
define bsUartPrintEn 1
//Inherit EraseCnt Flag
define bsInheritEraseCntEn 1
//PBN binding table enable option
define bsPbnBindingTableEn 1
//ramdisk debug mode enable
define bsRamDiskEn 0
//Print log to DRAM enable, 1:print to DRAM, 0: not print to DRAM
define bsPrinttoDRAMEn 0
//Print trace log to DRAM enable, 1: print tracelog to DRAM, 0 not print tracelog to DRAM
define bsTraceLogEn 0
// Data transfer method, 00: no data transfer, 01: SATA, 10: UART polling mode, 11: UART INT mode
define bsDataPacketMethod 0

//StaticFlag End==================================================

//McuFlag==========================================================
define bsEnableMCU0 1
define bsEnableMCU1 1
define bsEnableMCU2 1
//McuFlag End======================================================

//Hw Init Flag=====================================================
define bsGlobalInitDone 0
define bsDDRInitDone 1
define bsNFCInitDone 0
define bsPCIeInitDone 0
define bsFlash1STDone 1
define bsFlash2NDDone 1
define bsClockGatingInitDone 1
//Hw Init End======================================================

//SATA L0 Param Init Flag===============================================
//0: HIPM; 1: DIPM; 2: HPA
//3: Security; 4: SSP;  5: PMU; 6: Power Down DRAM in Device Sleep; 7 - 31: Rsvd;
define bsSATAL0HIPMEnable 0
define bsSATAL0DIPMEnable 1
define bsSATAL0HPAEnable 1
define bsSATAL0SecurityEnable 1
define bsSATAL0SSPEnable 1
define bsSATAL0PMUEnable 1
define bsSATAPowerDownDRAMinDevSlp 0
define ulSATAL0FeatureDW_0 0
define ulSATAL0FeatureDW_1 0
define ulSATAL0FeatureDW_2 0
define ulSATAL0FeatureDW_3 0
define ulSATAL0FeatureDW_4 0
define ulSATAL0FeatureDW_5 0
define ulSATAL0FeatureDW_6 0

//AHCI L0 Param Init Flag===============================================
//0: HIPM; 1: DIPM; 2: HPA
//3: Security; 4: SSP;  5: PMU; 6 - 31: Rsvd;
define bsAHCIL0HIPMEnable 0
define bsAHCIL0DIPMEnable 1
define bsAHCIL0HPAEnable 1
define bsAHCIL0SecurityEnable 1
define bsAHCIL0SSPEnable 1
define bsAHCIL0PMUEnable 0
define ulAHCIL0FeatureDW_0 0
define ulAHCIL0FeatureDW_1 0
define ulAHCIL0FeatureDW_2 0
define ulAHCIL0FeatureDW_3 0
define ulAHCIL0FeatureDW_4 0
define ulAHCIL0FeatureDW_5 0
define ulAHCIL0FeatureDW_6 0

//NVME L0 Param Init Flag===============================================
//0~1: MSI/MSIX/INTA select,0:INTA,1:MSIX,2:MSI; 
//2: LBA size 512B/4KB select;
//3: PMU;
//4: ForceGEN2 enable
//5: ASPM L1 allowed
//6 - 31: Rsvd;
define bsNVMeL0MSIXEnable 1
define bsNVMeL0LBA4KBEnable 0
define bsNVMeL0PMUEnable 0
define bsNVMeL0ForceGen2 0
define bsNVMeL0ASPML1 1
define ulNVMeL0FeatureDW_0 0
define ulNVMeL0FeatureDW_1 0
define ulNVMeL0FeatureDW_2 0
define ulNVMeL0FeatureDW_3 0
define ulNVMeL0FeatureDW_4 0
define ulNVMeL0FeatureDW_5 0
define ulNVMeL0FeatureDW_6 0
//FW L0 Param Init End================================================

//FW L1 Param Init Flag===============================================
//0: LBA Hashing Enable;
//1 - 31: Rsvd;
define bsL1LBAHashingEnable 0
define ulL1FeatureDW_0 0
define ulL1FeatureDW_1 0
define ulL1FeatureDW_2 0
define ulL1FeatureDW_3 0
define ulL1FeatureDW_4 0
define ulL1FeatureDW_5 0
define ulL1FeatureDW_6 0
//FW L1 Param Init End================================================

//FW L2 Param Init Flag===============================================
define ulL2TempFeature 0
define ulL2FeatureDW_0 0xC64
define ulL2FeatureDW_1 5
define ulL2FeatureDW_2 20
define ulL2FeatureDW_3 512
define ulL2FeatureDW_4 0
define ulL2FeatureDW_5 0
define ulL2FeatureDW_6 0
//FW L2 Param Init End================================================

//FW L3 Param Init Flag===============================================
define ulL3TempFeature 0
define ulL3FeatureDW_0 0
define ulL3FeatureDW_1 0
define ulL3FeatureDW_2 0
define ulL3FeatureDW_3 0
define ulL3FeatureDW_4 0
define ulL3FeatureDW_5 0
define ulL3FeatureDW_6 0
//FW L3 Param Init End================================================


//FW HAL Param Init Flag===============================================
//bit0: HW Debug Trace Enable;
//bit1 - 31: Rsvd;
define bsHWDebugTraceEn 0
//DW0: DRAM total size
define ulHALFeatureDW_0 0x10000000
//SPI flash size default 1M
define ulHALFeatureDW_1 0x100000
define ulHALFeatureDW_2 0
define ulHALFeatureDW_3 0
define ulHALFeatureDW_4 0
define ulHALFeatureDW_5 0
define ulHALFeatureDW_6 0
//FW HAL Param Init End================================================

//Rdt test Param Init Flag=============================================
define ucStage        0
define ucIdbEnable    0
define ucInherit      0
define ucFailStop     0

define ulReccValue    60

define usBeginBlk     1
define usTestBlkCnt   50

define ucBeginPln     0 
define ucTestPlnCnt   4

define usLoopCnt      1
define ucPattenCnt    1
define ucSlcMode      0
define usBadBlkCnt    0
define usBadBlkThres  300
define ucPattenVal1   0x5a
define ucPattenVal2   0xa5
define ucRdtPageNum   1
//Rdt test Param Init End================================================

//I2C and TSC Temperature sensor setting==================================
//DWORD 117: TSC and I2C sensor selection
//bit[2:0]:For I2C, 0:NOSENSOR 0x01:G752KC2G; 0x02:LM73CIMK-0; 0x03:S-5851AAA-I6T1U; 0x04:TMP102; 
//bit[3]:For TSC, 0x08:TSC
//bit[4]:Enable TSC and I2C UART Log, 0x10 
//0x19:TSC and I2C with UART log, 0x01:I2C without log, 0x08:TSC without log
//Select initial internal TSC, set bsTemperatureSensorType 0x08
//Select initial external I2C, set bsTemperatureSensorType 0x01
//Select TSC&I2C with UART log, set bsTemperatureSensorType 0x19
define bsTemperatureSensorType 0x08
//I2C Clock 0:100KHz; 1:400KHz; 2:1MHz;
define bsI2CClock 1
//0x48, 0x49, 0x4a , 0x48:G752KC2G, 0x49:TMP102, 0x4A:LM73CIMK
define bsI2CAddr 0x48
//TSC Enable Register 0x1FF80004[15]:0 Disable TSC ; 0x1FF80004[15]:1 Enable TSC
define bsTSCCLKEN 1
//TSC measure time report 0xffe0d800[17:16] 0:1ms 1:10ms 2:100ms 3:1s 
define bsTSCTime 2
//TSC measure time counter to UART value from 1~255 second.   
define bsTSC2UART 10
//DWORD 120: TSC temperature profile setting
//Profile delta value SATA:18 NVMe:24
define bsDelta 18
//Profile low threshold SATA:32, NVMe:32
define bsLoThreshold 32
//Profile high threshold SATA:50, NVMe:56
define bsHiThreshold 50
//I2C and TSC Temperature sensor setting End===========================================

//Print to DRAM infor setting ==============================================
define uPrinttoDRAMStartAddr 0x60000000
define bsBootLoaderDelayEnable 0
define uPrinttoDRAMSize 0x8
//Print to DRAM infor setting End===========================================

//Trace log infor setting ==================================================
define uTraceLogStartAddr_MCU0 0x68
define uTraceLogStartAddr_MCU1 0x70
define uTraceLogStartAddr_MCU2 0x78
define uTraceLogDRAMSize 0x80
//Trace log infor setting End===============================================

//set ptable DWORD by DWORD================================================
//if not set, default is 0

//sBootStaticFlag, dword 6
ptmemset PTABLE_DW6 ((bsDataPacketMethod<<21)|(bsTraceLogEn<<20)|(bsPrinttoDRAMEn<<19)|(bsRamDiskEn<<18)|(bsPbnBindingTableEn<<17)|(bsInheritEraseCntEn<<16)|(bsUartPrintEn<<15)|(bsExternalSpiFlashEn<<13)|(bsLLFMethodSel<<10)|(bsUartMpMode<<9)|(bsOptionRomEn<<7)|(bsUseDefault<<6)|(bsRebuildGB<<5)|(bsRollBackECT<<4)|(bsLocalTest<<3)|(bsBootMethodSel))

//sBootSelFlag, dword 7
ptmemset PTABLE_DW7 ((bsEnableMCU2<<2)|(bsEnableMCU1<<1)|(bsEnableMCU0))

//sHwInitFlag, dword 8
ptmemset PTABLE_DW8 ((bsFlash2NDDone<<6)|(bsFlash1STDone<<5)|(bsClockGatingInitDone<<4)|(bsPCIeInitDone<<3)|(bsNFCInitDone<<2)|(bsDDRInitDone<<1)|(bsGlobalInitDone))

//aFWDiskName[10], dword 11~20
ptmemset PTABLE_DW11 aFWDiskName_0
ptmemset PTABLE_DW12 aFWDiskName_1
ptmemset PTABLE_DW13 aFWDiskName_2
ptmemset PTABLE_DW14 aFWDiskName_3
ptmemset PTABLE_DW15 aFWDiskName_4
ptmemset PTABLE_DW16 aFWDiskName_5
ptmemset PTABLE_DW17 aFWDiskName_6
ptmemset PTABLE_DW18 aFWDiskName_7
ptmemset PTABLE_DW19 aFWDiskName_8
ptmemset PTABLE_DW20 aFWDiskName_9

//aFWSerialNum[5], dword 21-25
ptmemset PTABLE_DW21 aFWSerialNum_0
ptmemset PTABLE_DW22 aFWSerialNum_1
ptmemset PTABLE_DW23 aFWSerialNum_2
ptmemset PTABLE_DW24 aFWSerialNum_3
ptmemset PTABLE_DW25 aFWSerialNum_4

//ulFWSavePageCnt, dword 26
ptmemset PTABLE_DW26 ulFWSavePageCnt

//ulLunNum, dword 27
ptmemset PTABLE_DW27 ulLunNum

//aFlashName[7], dword 28-34
ptmemset PTABLE_DW28 aFlashName_0
ptmemset PTABLE_DW29 aFlashName_1
ptmemset PTABLE_DW30 aFlashName_2
ptmemset PTABLE_DW31 aFlashName_3
ptmemset PTABLE_DW32 aFlashName_4
ptmemset PTABLE_DW33 aFlashName_5
ptmemset PTABLE_DW34 aFlashName_6

//ulSubSysNum, dword 35
ptmemset PTABLE_DW35 ulSubSysNum

//ulSubSysCEMap[2], dword 36 37
ptmemset PTABLE_DW36 ulSubSysCEMap_0
ptmemset PTABLE_DW37 ulSubSysCEMap_1

//ulSubSysCeNum, dword 38
ptmemset PTABLE_DW38 ulSubSysCeNum

//ulSubSysPlnNum, dword 39
ptmemset PTABLE_DW39 ulSubSysPlnNum

//ulSubSysBlkNum, dword 40
ptmemset PTABLE_DW40 ulSubSysBlkNum

//ulSubSysRsvdBlkNum, dword 41
ptmemset PTABLE_DW41 ulSubSysRsvdBlkNum

//lSubSysFWPageNum, dword 42
ptmemset PTABLE_DW42 ulSubSysFWPageNum

//ulFlashPageSize, dword 43
ptmemset PTABLE_DW43 ulFlashPageSize

//ulSysMaxLBACnt, dword 44
ptmemset PTABLE_DW44 ulSysMaxLBACnt

//ulWorldWideName[2], dword 45 46
ptmemset PTABLE_DW45 ulWorldWideName_0
ptmemset PTABLE_DW46 ulWorldWideName_1

//aFlashChipId[2], dword 47 48
ptmemset PTABLE_DW47 aFlashChipId_0
ptmemset PTABLE_DW48 aFlashChipId_1

//tSATAL0Feature, dword 49~56
ptmemset PTABLE_DW49 ((bsSATAPowerDownDRAMinDevSlp<<6)|(bsSATAL0PMUEnable<<5)|(bsSATAL0SSPEnable<<4)|(bsSATAL0SecurityEnable<<3)|(bsSATAL0HPAEnable<<2)|(bsSATAL0DIPMEnable<<1)|(bsSATAL0HIPMEnable))
ptmemset PTABLE_DW50 ulSATAL0FeatureDW_0
ptmemset PTABLE_DW51 ulSATAL0FeatureDW_1
ptmemset PTABLE_DW52 ulSATAL0FeatureDW_2
ptmemset PTABLE_DW53 ulSATAL0FeatureDW_3
ptmemset PTABLE_DW54 ulSATAL0FeatureDW_4
ptmemset PTABLE_DW55 ulSATAL0FeatureDW_5
ptmemset PTABLE_DW56 ulSATAL0FeatureDW_6

//tAHCIL0Feature, dword 57~64
ptmemset PTABLE_DW57 ((bsAHCIL0PMUEnable<<5)|(bsAHCIL0SSPEnable<<4)|(bsAHCIL0SecurityEnable<<3)|(bsAHCIL0HPAEnable<<2)|(bsAHCIL0DIPMEnable<<1)|(bsAHCIL0HIPMEnable))
ptmemset PTABLE_DW58 ulAHCIL0FeatureDW_0
ptmemset PTABLE_DW59 ulAHCIL0FeatureDW_1
ptmemset PTABLE_DW60 ulAHCIL0FeatureDW_2
ptmemset PTABLE_DW61 ulAHCIL0FeatureDW_3
ptmemset PTABLE_DW62 ulAHCIL0FeatureDW_4
ptmemset PTABLE_DW63 ulAHCIL0FeatureDW_5
ptmemset PTABLE_DW64 ulAHCIL0FeatureDW_6

//tNVMeL0Feature, dword 65~72
ptmemset PTABLE_DW65 ((bsNVMeL0ASPML1<<5)|(bsNVMeL0ForceGen2<<4)|(bsNVMeL0PMUEnable<<3)|(bsNVMeL0LBA4KBEnable<<2)|(bsNVMeL0MSIXEnable))
ptmemset PTABLE_DW66 ulNVMeL0FeatureDW_0
ptmemset PTABLE_DW67 ulNVMeL0FeatureDW_1
ptmemset PTABLE_DW68 ulNVMeL0FeatureDW_2
ptmemset PTABLE_DW69 ulNVMeL0FeatureDW_3
ptmemset PTABLE_DW70 ulNVMeL0FeatureDW_4
ptmemset PTABLE_DW71 ulNVMeL0FeatureDW_5
ptmemset PTABLE_DW72 ulNVMeL0FeatureDW_6

//tL1Feature, dword 73~80
ptmemset PTABLE_DW73 bsL1LBAHashingEnable
ptmemset PTABLE_DW74 ulL1FeatureDW_0
ptmemset PTABLE_DW75 ulL1FeatureDW_1
ptmemset PTABLE_DW76 ulL1FeatureDW_2
ptmemset PTABLE_DW77 ulL1FeatureDW_3
ptmemset PTABLE_DW78 ulL1FeatureDW_4
ptmemset PTABLE_DW79 ulL1FeatureDW_5
ptmemset PTABLE_DW80 ulL1FeatureDW_6

//tL2Feature, dword 81~88
ptmemset PTABLE_DW81 ulL2TempFeature
ptmemset PTABLE_DW82 ulL2FeatureDW_0
ptmemset PTABLE_DW83 ulL2FeatureDW_1
ptmemset PTABLE_DW84 ulL2FeatureDW_2
ptmemset PTABLE_DW85 ulL2FeatureDW_3
ptmemset PTABLE_DW86 ulL2FeatureDW_4
ptmemset PTABLE_DW87 ulL2FeatureDW_5
ptmemset PTABLE_DW88 ulL2FeatureDW_6

//tL3Feature, dword 89~96
ptmemset PTABLE_DW89 ulL3TempFeature
ptmemset PTABLE_DW90 ulL3FeatureDW_0
ptmemset PTABLE_DW91 ulL3FeatureDW_1
ptmemset PTABLE_DW92 ulL3FeatureDW_2
ptmemset PTABLE_DW93 ulL3FeatureDW_3
ptmemset PTABLE_DW94 ulL3FeatureDW_4
ptmemset PTABLE_DW95 ulL3FeatureDW_5
ptmemset PTABLE_DW96 ulL3FeatureDW_6

//tHALFeature, dword 97~104
ptmemset PTABLE_DW97 bsHWDebugTraceEn
ptmemset PTABLE_DW98  ulHALFeatureDW_0
ptmemset PTABLE_DW99  ulHALFeatureDW_1
ptmemset PTABLE_DW100 ulHALFeatureDW_2
ptmemset PTABLE_DW101 ulHALFeatureDW_3
ptmemset PTABLE_DW102 ulHALFeatureDW_4
ptmemset PTABLE_DW103 ulHALFeatureDW_5
ptmemset PTABLE_DW104 ulHALFeatureDW_6

//tRDTFeature, dword 105~116
ptmemset PTABLE_DW105    ((ucFailStop<<24)|(ucInherit<<16)|(ucIdbEnable<<8)|(ucStage))
ptmemset PTABLE_DW106    ulReccValue
ptmemset PTABLE_DW107    ((usTestBlkCnt<<16)|(usBeginBlk))
ptmemset PTABLE_DW108    ((ucTestPlnCnt<<8)|(ucBeginPln))
ptmemset PTABLE_DW109    ((ucSlcMode<<24)|(ucPattenCnt<<16)|(usLoopCnt))
ptmemset PTABLE_DW110    ((usBadBlkThres<<16)|(usBadBlkCnt))
ptmemset PTABLE_DW111    ((ucPattenVal2<<8)|(ucPattenVal1))
ptmemset PTABLE_DW112    0
ptmemset PTABLE_DW113    0
ptmemset PTABLE_DW114    0
ptmemset PTABLE_DW115    ucRdtPageNum
ptmemset PTABLE_DW116    0

////tTemperatureSensor I2C&TSC, dword 117
ptmemset PTABLE_DW117 ((bsTSC2UART<<24)|(bsTSCTime<<20)|(bsTSCCLKEN<<16)|(bsI2CAddr<<8)|(bsI2CClock<<6)|(bsTemperatureSensorType))

////set FlashPECycle Info
ptmemset PTABLE_DW118 ulFlashPECycle

//set Print to DRAM infor
ptmemset PTABLE_DW119 ((uPrinttoDRAMStartAddr)|(bsBootLoaderDelayEnable<<10)|(uPrinttoDRAMSize))

////set TSC Smart cmd value dword 120
ptmemset PTABLE_DW120 ((bsHiThreshold<<16)|(bsLoThreshold<<8)|(bsDelta))

//set Trace log DRAM info
ptmemset PTABLE_DW121 ((uTraceLogStartAddr_MCU2<<24)|(uTraceLogStartAddr_MCU1<<16)|(uTraceLogStartAddr_MCU0<<8)|(uTraceLogDRAMSize))

