yosys

read_verilog counter.v

hierarchy -check -top counter

proc; opt; fsm; opt; memory; opt

techmap; opt

abc -lut 4

write_blif example.blif




dfflibmap -liberty mycells.lib
# mapping logic to mycells.lib
abc -liberty mycells.lib
# cleanup
clean
# write synthesized design
write_verilog synth.v