
---------- Begin Simulation Statistics ----------
final_tick                               586552118000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59528                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701140                       # Number of bytes of host memory used
host_op_rate                                    59726                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10290.56                       # Real time elapsed on the host
host_tick_rate                               56999039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612574201                       # Number of instructions simulated
sim_ops                                     614611778                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.586552                       # Number of seconds simulated
sim_ticks                                586552118000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.255389                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               80216667                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91933195                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8757034                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        126149696                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10394864                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10721299                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          326435                       # Number of indirect misses.
system.cpu0.branchPred.lookups              160549415                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064173                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018201                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5802270                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143209214                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14842891                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058453                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51959471                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580309711                       # Number of instructions committed
system.cpu0.commit.committedOps             581329187                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1083235148                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.536660                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.276644                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    796715900     73.55%     73.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168866058     15.59%     89.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     45304073      4.18%     93.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     40754615      3.76%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9579945      0.88%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2850180      0.26%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1973072      0.18%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2348414      0.22%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14842891      1.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1083235148                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887550                       # Number of function calls committed.
system.cpu0.commit.int_insts                561308727                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179956467                       # Number of loads committed
system.cpu0.commit.membars                    2037567                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037573      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322239389     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180974660     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70923920     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581329187                       # Class of committed instruction
system.cpu0.commit.refs                     251898608                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580309711                       # Number of Instructions Simulated
system.cpu0.committedOps                    581329187                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.004916                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.004916                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            174047741                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2967848                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79221515                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             649793055                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               471646846                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                438127213                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5809173                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8435977                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3487018                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  160549415                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                116899260                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    625351926                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2342016                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     670275196                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          107                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17527908                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137992                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         459001911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90611531                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.576099                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1093117991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.615711                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.920023                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               627988385     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               340983490     31.19%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                65043096      5.95%     94.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44938745      4.11%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8065763      0.74%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3743000      0.34%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  310878      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2041080      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3554      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1093117991                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       70354206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5877085                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               148862657                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.523619                       # Inst execution rate
system.cpu0.iew.exec_refs                   265661334                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74408780                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              140346524                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            198405049                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2028099                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2875097                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77247298                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          633268771                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            191252554                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5066889                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            609216668                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1127883                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4615627                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5809173                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6821163                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       157671                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8189036                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29415                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7423                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2379367                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18448582                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5305157                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7423                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       868301                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5008784                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                256694340                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603528394                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.877324                       # average fanout of values written-back
system.cpu0.iew.wb_producers                225204015                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.518730                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603588782                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744417435                       # number of integer regfile reads
system.cpu0.int_regfile_writes              384822824                       # number of integer regfile writes
system.cpu0.ipc                              0.498774                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.498774                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038437      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339120252     55.21%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140748      0.67%     56.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018045      0.17%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           194376670     31.64%     88.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73589356     11.98%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614283558                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1569065                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002554                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 294772     18.79%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1109057     70.68%     89.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               165234     10.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             613814134                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2323370763                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603528344                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        685214910                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 627188782                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614283558                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6079989                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       51939580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           116694                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3021536                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30572963                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1093117991                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.561955                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800491                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          644323322     58.94%     58.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          320025600     29.28%     88.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101328370      9.27%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20733388      1.90%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5282107      0.48%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             663961      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             469668      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             197787      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              93788      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1093117991                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.527974                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16884185                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2916093                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           198405049                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77247298                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    879                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1163472197                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9632765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              153845631                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370580693                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7035613                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               478929284                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5702765                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6003                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            783394602                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             641984011                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          412169926                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433124351                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8539189                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5809173                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             21326491                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41589228                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       783394558                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         83061                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2831                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14546536                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2787                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1701670008                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1276475811                       # The number of ROB writes
system.cpu0.timesIdled                       15075488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  846                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.163453                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4635577                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6250487                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           823313                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7969986                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            278521                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         409968                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          131447                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8966347                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3244                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017929                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           487726                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095618                       # Number of branches committed
system.cpu1.commit.bw_lim_events               868497                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054439                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5373584                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264490                       # Number of instructions committed
system.cpu1.commit.committedOps              33282591                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    198057729                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.168045                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.820510                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    184387823     93.10%     93.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6843489      3.46%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2329099      1.18%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1960466      0.99%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       488505      0.25%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       157429      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       946582      0.48%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        75839      0.04%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       868497      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    198057729                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320864                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049350                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248735                       # Number of loads committed
system.cpu1.commit.membars                    2035981                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035981      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083529     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266664     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896279      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282591                       # Class of committed instruction
system.cpu1.commit.refs                      12162955                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264490                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282591                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.172718                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.172718                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177975028                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               339099                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4470554                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40515152                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5903365                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12247945                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                487902                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               615963                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2381555                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8966347                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5230520                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    192500475                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                59568                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      41418985                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1646978                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045021                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5671830                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4914098                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.207969                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198995795                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.213258                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.658824                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               174008577     87.44%     87.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14254173      7.16%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5876632      2.95%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3456377      1.74%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  943144      0.47%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  453437      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3195      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     125      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198995795                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         163798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              524659                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7754069                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184706                       # Inst execution rate
system.cpu1.iew.exec_refs                    13183721                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2947966                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              153296420                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10400806                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018542                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           245572                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2988108                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38648680                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10235755                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           650166                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36785896                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1013526                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3027685                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                487902                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5157953                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        40887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          163003                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4743                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          492                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1152071                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        73888                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           125                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        94638                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        430021                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21821749                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36388835                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.857824                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18719212                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182712                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36399352                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                45172807                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24878925                       # number of integer regfile writes
system.cpu1.ipc                              0.162003                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162003                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036079      5.44%      5.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             22122129     59.09%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.53% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11339137     30.29%     94.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1938576      5.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37436062                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1191247                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031821                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 260568     21.87%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                821433     68.96%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               109244      9.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36591216                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         275164027                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36388823                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         44014849                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35594062                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37436062                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054618                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5366088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           104887                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           179                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2319086                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198995795                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188125                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.654618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          176505557     88.70%     88.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14560859      7.32%     96.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4310301      2.17%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1488166      0.75%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1463761      0.74%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             237062      0.12%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             306844      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              77275      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              45970      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198995795                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187970                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6169622                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          535822                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10400806                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2988108                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       199159593                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   973937585                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              165192167                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413829                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6690138                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7168601                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1141462                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1508                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48683633                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39480292                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27236570                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12885418                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5210923                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                487902                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13239007                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4822741                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48683621                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22700                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               573                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13302168                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           569                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   235845186                       # The number of ROB reads
system.cpu1.rob.rob_writes                   78253111                       # The number of ROB writes
system.cpu1.timesIdled                           2301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2406503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4777571                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        75082                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        32086                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33022946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2029203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66020498                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2061289                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             857362                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1619675                       # Transaction distribution
system.membus.trans_dist::CleanEvict           751290                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              343                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            240                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1548597                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1548595                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        857362                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            64                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7183528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7183528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    257640448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               257640448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              511                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2406606                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2406606    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2406606                       # Request fanout histogram
system.membus.respLayer1.occupancy        12958635000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12016915500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   586552118000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   586552118000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    602048312.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1097545833.254745                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3068035500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   581735731500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4816386500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     99133189                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        99133189                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     99133189                       # number of overall hits
system.cpu0.icache.overall_hits::total       99133189                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17766071                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17766071                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17766071                       # number of overall misses
system.cpu0.icache.overall_misses::total     17766071                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231765616498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231765616498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231765616498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231765616498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    116899260                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    116899260                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    116899260                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    116899260                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151978                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151978                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151978                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151978                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13045.406410                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13045.406410                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13045.406410                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13045.406410                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1829                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.483333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16751955                       # number of writebacks
system.cpu0.icache.writebacks::total         16751955                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1014082                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1014082                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1014082                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1014082                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16751989                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16751989                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16751989                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16751989                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205563187999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205563187999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205563187999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205563187999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143303                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143303                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143303                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143303                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12270.972002                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12270.972002                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12270.972002                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12270.972002                       # average overall mshr miss latency
system.cpu0.icache.replacements              16751955                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     99133189                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       99133189                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17766071                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17766071                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231765616498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231765616498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    116899260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    116899260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151978                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151978                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13045.406410                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13045.406410                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1014082                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1014082                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16751989                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16751989                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205563187999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205563187999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143303                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143303                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12270.972002                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12270.972002                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999903                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          115884931                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16751955                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.917696                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999903                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        250550507                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       250550507                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227480237                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227480237                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227480237                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227480237                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23268608                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23268608                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23268608                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23268608                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 662295120710                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 662295120710                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 662295120710                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 662295120710                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    250748845                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250748845                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    250748845                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250748845                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.092796                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.092796                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.092796                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.092796                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28463.031425                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28463.031425                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28463.031425                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28463.031425                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7822620                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       289389                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           161136                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4317                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.546693                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.034746                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15170784                       # number of writebacks
system.cpu0.dcache.writebacks::total         15170784                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8491413                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8491413                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8491413                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8491413                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14777195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14777195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14777195                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14777195                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 275291944500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 275291944500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 275291944500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 275291944500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058932                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058932                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058932                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058932                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18629.512874                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18629.512874                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18629.512874                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18629.512874                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15170784                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160976272                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160976272                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18850466                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18850466                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 437418027500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 437418027500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    179826738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    179826738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.104826                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.104826                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23204.626745                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23204.626745                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5760135                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5760135                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13090331                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13090331                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 209728967500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 209728967500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072794                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072794                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16021.670308                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16021.670308                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66503965                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66503965                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4418142                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4418142                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 224877093210                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 224877093210                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70922107                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70922107                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.062296                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.062296                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50898.566232                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50898.566232                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2731278                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2731278                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1686864                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1686864                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  65562977000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  65562977000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023785                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023785                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38866.782977                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38866.782977                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1179                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1179                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          739                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          739                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6410500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6410500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.385297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.385297                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8674.560217                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8674.560217                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          719                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          719                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1313000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010428                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010428                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        65650                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65650                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1688                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1688                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       668500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       668500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1831                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1831                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.078099                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.078099                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4674.825175                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4674.825175                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       526500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       526500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.078099                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.078099                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3681.818182                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3681.818182                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611507                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611507                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406694                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406694                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34403359500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34403359500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018201                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018201                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399424                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399424                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84592.739259                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84592.739259                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406694                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406694                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33996665500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33996665500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399424                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399424                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83592.739259                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83592.739259                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970728                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243274578                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15183652                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.022139                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970728                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999085                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999085                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518725274                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518725274                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16716947                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13750759                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              121106                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30590169                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16716947                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13750759                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1357                       # number of overall hits
system.l2.overall_hits::.cpu1.data             121106                       # number of overall hits
system.l2.overall_hits::total                30590169                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35041                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1419429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1555                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            950146                       # number of demand (read+write) misses
system.l2.demand_misses::total                2406171                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35041                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1419429                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1555                       # number of overall misses
system.l2.overall_misses::.cpu1.data           950146                       # number of overall misses
system.l2.overall_misses::total               2406171                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3008368000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 133133521500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    138931500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93897606000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     230178427000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3008368000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 133133521500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    138931500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93897606000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    230178427000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16751988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15170188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1071252                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32996340                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16751988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15170188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1071252                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32996340                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.093567                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.533997                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.886949                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072922                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.093567                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.533997                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.886949                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072922                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85852.801005                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93793.716699                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89345.016077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98824.397514                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95661.707751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85852.801005                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93793.716699                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89345.016077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98824.397514                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95661.707751                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1619675                       # number of writebacks
system.l2.writebacks::total                   1619675                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            109                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 207                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           109                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                207                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        35032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1419369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       950037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2405964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1419369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       950037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2405964                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2657458001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 118935935000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    122324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84390834500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 206106552001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2657458001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 118935935000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    122324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84390834500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 206106552001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.093563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.524038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.886847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072916                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.093563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.524038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.886847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072916                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75858.015557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83794.936341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80160.222805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88828.997713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85664.852841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75858.015557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83794.936341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80160.222805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88828.997713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85664.852841                       # average overall mshr miss latency
system.l2.replacements                        4431494                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3707817                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3707817                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3707817                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3707817                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29215433                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29215433                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29215433                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29215433                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.931818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.576923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7317.073171                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       821500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       295000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1116500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.931818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.576923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20036.585366                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19937.500000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.545455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        41500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       206000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       247500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.545455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20625                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1218087                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            61992                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1280079                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         864981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         683620                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1548601                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  82885706500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67486767000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  150372473500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2083068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2828680                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.415244                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.916858                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.547464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95823.730810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98719.708317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97102.141546                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       864981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       683620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1548601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  74235896500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  60650567000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 134886463500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.415244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.916858                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.547464                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85823.730810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88719.708317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87102.141546                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16716947                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16718304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35041                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            36596                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3008368000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    138931500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3147299500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16751988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16754900                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.533997                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85852.801005                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89345.016077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86001.188654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35032                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36558                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2657458001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    122324500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2779782501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.524038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75858.015557                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80160.222805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76037.597817                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12532672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        59114                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12591786                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       554448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       266526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          820974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50247815000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26410839000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  76658654000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13087120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       325640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13412760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.042366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.818468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90626.740470                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99092.917764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93375.251835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           60                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          109                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          169                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       554388                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       266417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       820805                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  44700038500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23740267500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68440306000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.042361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.818134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80629.520300                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89109.431831                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83381.931153                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           63                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              64                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            67                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.954545                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.955224                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           64                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1237500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1257000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.954545                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.955224                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19642.857143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19640.625000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999841                       # Cycle average of tags in use
system.l2.tags.total_refs                    65919271                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4431497                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.875170                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.978462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.845566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.815275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.351345                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.452788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.091337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.403364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.052365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 531789561                       # Number of tag accesses
system.l2.tags.data_accesses                531789561                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2241984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      90839232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         97664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      60802368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          153981248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2241984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        97664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2339648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103659200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103659200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1419363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         950037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2405957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1619675                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1619675                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3822310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        154869839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           166505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        103660640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             262519294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3822310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       166505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3988815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176726325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176726325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176726325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3822310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       154869839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          166505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       103660640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            439245619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1604172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1389463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    935788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004874452750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97967                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97967                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5751144                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1509447                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2405957                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1619675                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2405957                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1619675                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  44149                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15503                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            108161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            105567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            106307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            116255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            181059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            196482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            187237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            164907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            211933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            210229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           144651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           121075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            129684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            143276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            125774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            176312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            148006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           117104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74089                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  62203212000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11809040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106487112000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26337.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45087.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1203709                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1012856                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2405957                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1619675                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1406297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  651683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  166598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   84091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   36851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  44185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  98532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 106607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 101710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 100054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  99130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1749381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.091376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.752441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.553820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1136161     64.95%     64.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       393125     22.47%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        79613      4.55%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37395      2.14%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21549      1.23%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14145      0.81%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9385      0.54%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7178      0.41%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        50830      2.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1749381                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.107659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.112904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97962     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97967                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.374422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.352989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.869122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80919     82.60%     82.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2381      2.43%     85.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10511     10.73%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3450      3.52%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              613      0.63%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               85      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97967                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              151155712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2825536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               102665792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               153981248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103659200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       257.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    262.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  586552023000                       # Total gap between requests
system.mem_ctrls.avgGap                     145704.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2241984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     88925632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        97664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59890432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    102665792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3822309.955413033254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 151607383.676688045263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 166505.237988075940                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 102105900.161458462477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175032684.819322407246                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35031                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1419363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       950037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1619675                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1204544500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  60234785500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     58527750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  44989254250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14038768510750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34385.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42437.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38353.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47355.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8667645.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6587021280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3501058275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8538247620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4526632620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46301445840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     122414533230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     122150090880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       314019029745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.364241                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 316099556750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19586060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 250866501250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5903666160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3137842620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8325061500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3847046040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46301445840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     210692840910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47810463360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       326018366430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.821651                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 121999361750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19586060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 444966696250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6007847234.567902                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28216536870.782013                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220910633500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99916492000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 486635626000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5226609                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5226609                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5226609                       # number of overall hits
system.cpu1.icache.overall_hits::total        5226609                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3911                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3911                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3911                       # number of overall misses
system.cpu1.icache.overall_misses::total         3911                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    212100000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    212100000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    212100000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    212100000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5230520                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5230520                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5230520                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5230520                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000748                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000748                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000748                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000748                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54231.654308                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54231.654308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54231.654308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54231.654308                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2880                       # number of writebacks
system.cpu1.icache.writebacks::total             2880                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          999                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          999                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          999                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          999                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2912                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2912                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2912                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2912                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    158412500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    158412500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    158412500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    158412500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000557                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000557                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000557                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000557                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54399.896978                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54399.896978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54399.896978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54399.896978                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2880                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5226609                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5226609                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3911                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3911                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    212100000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    212100000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5230520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5230520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000748                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000748                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54231.654308                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54231.654308                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          999                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          999                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2912                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2912                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    158412500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    158412500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000557                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000557                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54399.896978                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54399.896978                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.211650                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5163761                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2880                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1792.972569                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336750000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.211650                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975364                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975364                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10463952                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10463952                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9041824                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9041824                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9041824                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9041824                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2748093                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2748093                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2748093                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2748093                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 254422841205                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 254422841205                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 254422841205                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 254422841205                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11789917                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11789917                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11789917                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11789917                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.233088                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.233088                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.233088                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.233088                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92581.597932                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92581.597932                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92581.597932                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92581.597932                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2139898                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       226910                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            40253                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3434                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.161205                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.077461                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1071152                       # number of writebacks
system.cpu1.dcache.writebacks::total          1071152                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2089962                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2089962                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2089962                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2089962                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       658131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       658131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       658131                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       658131                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61383744334                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61383744334                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61383744334                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61383744334                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055822                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055822                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055822                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055822                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93269.796338                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93269.796338                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93269.796338                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93269.796338                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1071152                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8210821                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8210821                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1683236                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1683236                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 127634068500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 127634068500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9894057                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9894057                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.170126                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.170126                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75826.603340                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75826.603340                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1356978                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1356978                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       326258                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       326258                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  27829965500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27829965500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032975                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032975                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85300.484586                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85300.484586                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       831003                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        831003                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1064857                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1064857                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 126788772705                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 126788772705                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895860                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895860                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.561675                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.561675                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 119066.478133                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 119066.478133                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       732984                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       732984                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331873                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331873                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33553778834                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33553778834                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.175051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.175051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101104.274328                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101104.274328                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6698000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6698000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.336303                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.336303                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44357.615894                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44357.615894                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3092000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3092000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095768                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095768                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71906.976744                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71906.976744                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          322                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          322                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       787000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       787000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.251163                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.251163                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7287.037037                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7287.037037                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       679000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       679000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.251163                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.251163                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6287.037037                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6287.037037                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591413                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591413                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426516                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426516                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36518940500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36518940500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017929                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017929                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419004                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419004                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85621.501890                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85621.501890                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426515                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426515                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  36092424500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  36092424500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419003                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419003                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84621.700292                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84621.700292                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.837734                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10717232                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1084540                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.881823                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336761500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.837734                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901179                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901179                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26702017                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26702017                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 586552118000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30168789                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5327492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29288929                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2811819                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             351                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            601                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2854293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2854293                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16754900                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13413890                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           67                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           67                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50255930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45525130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3227232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99016996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2144252288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1941821568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       370688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    137112896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4223557440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4458747                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105370816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37455246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.058592                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238480                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35292746     94.23%     94.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2130413      5.69%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32086      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37455246                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66006997994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22778475831                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25129069318                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1627219492                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4383469                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               706378682000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257538                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713608                       # Number of bytes of host memory used
host_op_rate                                   259033                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2990.88                       # Real time elapsed on the host
host_tick_rate                               40063968                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770265531                       # Number of instructions simulated
sim_ops                                     774737629                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.119827                       # Number of seconds simulated
sim_ticks                                119826564000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.421203                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15688788                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17743242                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1098422                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22227923                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1557853                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1589733                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           31880                       # Number of indirect misses.
system.cpu0.branchPred.lookups               30404228                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8214                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8913                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1035362                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21201351                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4370149                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       27123126                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84622792                       # Number of instructions committed
system.cpu0.commit.committedOps              85940106                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    228409347                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.376255                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.301702                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    197340529     86.40%     86.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13706388      6.00%     92.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6909875      3.03%     95.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3207753      1.40%     96.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1562991      0.68%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       513683      0.22%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       576715      0.25%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       221264      0.10%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4370149      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    228409347                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363720                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80716782                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19329214                       # Number of loads committed
system.cpu0.commit.membars                    1977971                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978630      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62335492     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337735     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193201      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85940106                       # Class of committed instruction
system.cpu0.commit.refs                      21531394                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84622792                       # Number of Instructions Simulated
system.cpu0.committedOps                     85940106                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.818357                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.818357                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            161154454                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                63692                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14551565                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             117055908                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18207305                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 49847381                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1036096                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               105369                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2176892                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   30404228                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 19247176                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    206476063                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               234687                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     123550204                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2198324                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127483                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          24846792                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17246641                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.518036                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         232422128                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.538559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.914230                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               152017138     65.41%     65.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                47717636     20.53%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26230947     11.29%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4205188      1.81%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  482449      0.21%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  956574      0.41%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   28464      0.01%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  775323      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8409      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           232422128                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1803                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1244                       # number of floating regfile writes
system.cpu0.idleCycles                        6075114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1110596                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25413493                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.442176                       # Inst execution rate
system.cpu0.iew.exec_refs                    26887195                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2494970                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               10894647                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25798101                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            785028                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           365938                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2799166                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          112936188                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24392225                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           970055                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            105457847                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                155575                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             16996739                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1036096                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17266520                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       171372                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           65516                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          285                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          571                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4156                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6468887                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       596986                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           571                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       597334                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        513262                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 80126081                       # num instructions consuming a value
system.cpu0.iew.wb_count                    103838597                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.745712                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 59751001                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.435387                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     104076406                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               136292872                       # number of integer regfile reads
system.cpu0.int_regfile_writes               76457139                       # number of integer regfile writes
system.cpu0.ipc                              0.354817                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.354817                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1978977      1.86%      1.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             77117314     72.46%     74.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29818      0.03%     74.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67388      0.06%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 76      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                717      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                48      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24733238     23.24%     97.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2499107      2.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            602      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             106427901                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2174                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4233                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1957                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2661                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     511681                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004808                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 408315     79.80%     79.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.01%     79.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     63      0.01%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     79.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 90546     17.70%     97.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                12594      2.46%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               99      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             104958431                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         445855362                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    103836640                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        139930117                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 109993755                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                106427901                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2942433                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       26996085                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69983                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        290058                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11817265                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    232422128                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.457908                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.001714                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          172656318     74.29%     74.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34063746     14.66%     88.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16101151      6.93%     95.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3621545      1.56%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3095053      1.33%     98.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1083354      0.47%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1318620      0.57%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             270212      0.12%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             212129      0.09%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      232422128                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.446244                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1140939                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          224831                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25798101                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2799166                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2577                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       238497242                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1156011                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31199076                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62418122                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                651284                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19521161                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11534154                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                79474                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            150391757                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             115157943                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           84717463                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 50288920                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1735442                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1036096                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15176368                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                22299346                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2083                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       150389674                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     115200507                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            776561                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6066824                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        776513                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   337098465                       # The number of ROB reads
system.cpu0.rob.rob_writes                  230222646                       # The number of ROB writes
system.cpu0.timesIdled                         214759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  338                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.637161                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15330522                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16548998                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           980118                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20864904                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1023405                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1030851                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7446                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27798616                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2255                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1076                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           979125                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620749                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3721868                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236295                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       26983062                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73068538                       # Number of instructions committed
system.cpu1.commit.committedOps              74185745                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    173865538                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.426685                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.366502                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    146320432     84.16%     84.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12587010      7.24%     91.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5926944      3.41%     94.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3098143      1.78%     96.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1201295      0.69%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       409668      0.24%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       379292      0.22%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       220886      0.13%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3721868      2.14%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    173865538                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468680                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69376916                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302362                       # Number of loads committed
system.cpu1.commit.membars                    1675968                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1675968      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54821124     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303438     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1385039      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74185745                       # Class of committed instruction
system.cpu1.commit.refs                      17688477                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73068538                       # Number of Instructions Simulated
system.cpu1.committedOps                     74185745                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.438735                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.438735                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            115717145                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1180                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            14133294                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             105072312                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12596131                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 46674777                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                979394                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1896                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1824852                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27798616                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16905952                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    159439643                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               167658                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     111515495                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1960774                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.156001                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17372269                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16353927                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.625807                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         177792299                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.635492                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.964106                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               105484704     59.33%     59.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                42442592     23.87%     83.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24239194     13.63%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3592936      2.02%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  347745      0.20%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  950597      0.53%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     321      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  733734      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     476      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           177792299                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         402494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1059764                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22649794                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.521111                       # Inst execution rate
system.cpu1.iew.exec_refs                    22523703                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1469951                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10408450                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22782080                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            702115                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           323384                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1746920                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          101089892                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21053752                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           877579                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             92859251                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                251275                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7906864                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                979394                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8270785                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        26737                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             663                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6479718                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       360805                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            29                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       561784                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        497980                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 72099475                       # num instructions consuming a value
system.cpu1.iew.wb_count                     91782105                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.736971                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 53135203                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.515066                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      92023095                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               120950997                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67827648                       # number of integer regfile writes
system.cpu1.ipc                              0.410049                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.410049                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676222      1.79%      1.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             69236001     73.86%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  97      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21351630     22.78%     98.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1472784      1.57%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              93736830                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     591264                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006308                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 563444     95.29%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 27767      4.70%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   53      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              92651872                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         365956616                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     91782105                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        127994060                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  98428198                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 93736830                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2661694                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       26904147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            99393                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        425399                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12232589                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    177792299                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.527227                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.077176                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          126768043     71.30%     71.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27541281     15.49%     86.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           14818875      8.33%     95.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3403145      1.91%     97.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2344007      1.32%     98.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1136102      0.64%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1356306      0.76%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             242330      0.14%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             182210      0.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      177792299                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.526036                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1037348                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          184282                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22782080                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1746920                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    254                       # number of misc regfile reads
system.cpu1.numCycles                       178194793                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    61320371                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24122744                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53797614                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                662026                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13585638                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5071211                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35471                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            136019571                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             103243209                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75964774                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 47096365                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1694497                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                979394                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8492180                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22167160                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       136019571                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      83515978                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            708918                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4288815                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        708961                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   271311918                       # The number of ROB reads
system.cpu1.rob.rob_writes                  206359440                       # The number of ROB writes
system.cpu1.timesIdled                           4757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2538143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5028104                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       111422                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        46499                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3125614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1918711                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6251185                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1965210                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2448422                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       350156                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2140065                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              990                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            712                       # Transaction distribution
system.membus.trans_dist::ReadExReq             87740                       # Transaction distribution
system.membus.trans_dist::ReadExResp            87740                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2448423                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            18                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7564266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7564266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    184724352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               184724352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1436                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2537883                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2537883    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2537883                       # Request fanout histogram
system.membus.respLayer1.occupancy        13590292500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7098244500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   119826564000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   119826564000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 64                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18063171.875000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17556499.825039                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       577500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     38141000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             32                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   119248542500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    578021500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18969527                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18969527                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18969527                       # number of overall hits
system.cpu0.icache.overall_hits::total       18969527                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       277649                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        277649                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       277649                       # number of overall misses
system.cpu0.icache.overall_misses::total       277649                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7026692998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7026692998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7026692998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7026692998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     19247176                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     19247176                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     19247176                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     19247176                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014425                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014425                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014425                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014425                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25307.827502                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25307.827502                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25307.827502                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25307.827502                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3378                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.417910                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       254880                       # number of writebacks
system.cpu0.icache.writebacks::total           254880                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        22760                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        22760                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        22760                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        22760                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       254889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       254889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       254889                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       254889                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6219112498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6219112498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6219112498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6219112498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013243                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013243                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013243                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013243                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24399.297333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24399.297333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24399.297333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24399.297333                       # average overall mshr miss latency
system.cpu0.icache.replacements                254880                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18969527                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18969527                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       277649                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       277649                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7026692998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7026692998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     19247176                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     19247176                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014425                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014425                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25307.827502                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25307.827502                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        22760                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        22760                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       254889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       254889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6219112498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6219112498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013243                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013243                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24399.297333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24399.297333                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999953                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           19224661                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           254921                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            75.414191                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999953                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38749241                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38749241                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     19712221                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19712221                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     19712221                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19712221                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4894991                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4894991                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4894991                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4894991                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 323027357144                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 323027357144                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 323027357144                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 323027357144                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24607212                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24607212                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24607212                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24607212                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.198925                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.198925                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.198925                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.198925                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65991.409820                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65991.409820                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65991.409820                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65991.409820                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11576644                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         9293                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           197696                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             94                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.557806                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.861702                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1780554                       # number of writebacks
system.cpu0.dcache.writebacks::total          1780554                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3120702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3120702                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3120702                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3120702                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1774289                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1774289                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1774289                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1774289                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 140769783979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 140769783979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 140769783979                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 140769783979                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072104                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79338.700730                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79338.700730                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79338.700730                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79338.700730                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1780554                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     18850617                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       18850617                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4227822                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4227822                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 272970000000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 272970000000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     23078439                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     23078439                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.183194                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.183194                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64565.159082                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64565.159082                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2515727                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2515727                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1712095                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1712095                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 135738269000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 135738269000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074186                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074186                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 79281.972671                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79281.972671                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       861604                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        861604                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       667169                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       667169                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  50057357144                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  50057357144                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528773                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528773                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.436408                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.436408                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75029.500987                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75029.500987                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       604975                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       604975                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62194                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62194                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5031514979                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5031514979                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040682                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040682                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80900.327668                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80900.327668                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       671914                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       671914                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7417                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7417                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    171511500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    171511500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010918                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010918                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23124.106782                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23124.106782                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          419                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          419                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6998                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6998                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    156901500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    156901500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010301                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010301                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22420.905973                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22420.905973                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       663946                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       663946                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          547                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          547                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5471500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5471500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664493                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664493                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10002.742230                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10002.742230                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          541                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          541                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      4931500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4931500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000814                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000814                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9115.526802                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9115.526802                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7984                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          929                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          929                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     34436500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     34436500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8913                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8913                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.104230                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.104230                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37068.353068                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37068.353068                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          929                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          929                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     33507500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     33507500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.104230                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.104230                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36068.353068                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36068.353068                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994604                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           22843769                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1781532                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.822542                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994604                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999831                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999831                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53701398                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53701398                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              217069                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              249177                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1656                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              118182                       # number of demand (read+write) hits
system.l2.demand_hits::total                   586084                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             217069                       # number of overall hits
system.l2.overall_hits::.cpu0.data             249177                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1656                       # number of overall hits
system.l2.overall_hits::.cpu1.data             118182                       # number of overall hits
system.l2.overall_hits::total                  586084                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37818                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1530491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            965073                       # number of demand (read+write) misses
system.l2.demand_misses::total                2536713                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37818                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1530491                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3331                       # number of overall misses
system.l2.overall_misses::.cpu1.data           965073                       # number of overall misses
system.l2.overall_misses::total               2536713                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3099963000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 134636539000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    291019000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  86443493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     224471014000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3099963000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 134636539000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    291019000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  86443493000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    224471014000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          254887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1779668                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4987                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1083255                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3122797                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         254887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1779668                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4987                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1083255                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3122797                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.148372                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.859987                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.667937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.890901                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.812321                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.148372                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.859987                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.667937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.890901                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.812321                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81970.569570                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87969.507171                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87366.856800                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89571.973312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88488.927995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81970.569570                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87969.507171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87366.856800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89571.973312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88488.927995                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              350156                       # number of writebacks
system.l2.writebacks::total                    350156                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            219                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 545                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           236                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           219                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                545                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1530255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       964854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2536168                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1530255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       964854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2536168                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2718979000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 119320585500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    256689500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  76783432500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 199079686500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2718979000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 119320585500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    256689500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  76783432500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 199079686500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.148152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.859854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.661119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.890699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.812146                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.148152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.859854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.661119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.890699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.812146                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72003.045390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77974.315065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77855.474674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79580.363972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78496.253600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72003.045390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77974.315065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77855.474674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79580.363972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78496.253600                       # average overall mshr miss latency
system.l2.replacements                        4451804                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       419413                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           419413                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       419413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       419413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2598948                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2598948                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2598948                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2598948                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              87                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              99                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  186                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           114                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                149                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2515500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       516500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3032000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          201                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          134                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              335                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.567164                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.261194                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.444776                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 22065.789474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14757.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20348.993289                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          111                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2302000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       714500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3016500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.552239                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.261194                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.435821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20738.738739                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20414.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20660.958904                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           117                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                141                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           75                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1521500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1521500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          192                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.390625                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.612903                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.444882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 20286.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13464.601770                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           75                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          113                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1502500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       775000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2277500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.390625                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.612903                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.444882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20033.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20394.736842                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20154.867257                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            13186                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              305                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13491                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          48905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38839                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87744                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4786004000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4026501000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8812505000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101235                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.787634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.992208                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.866736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97863.285963                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103671.592986                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100434.274708                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        48905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        38839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          87744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4296954000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3638111000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7935065000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.787634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.992208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.866736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87863.285963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93671.592986                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90434.274708                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        217069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1656                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             218725                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41149                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3099963000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    291019000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3390982000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       254887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         259874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.148372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.667937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.158342                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81970.569570                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87366.856800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82407.397507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            90                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37762                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41059                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2718979000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    256689500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2975668500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.148152                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.661119                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.157996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72003.045390                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77855.474674                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72472.990087                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       235991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       117877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            353868                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1481586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       926234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2407820                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 129850535000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  82416992000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 212267527000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1717577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1044111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2761688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.862602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.887103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87642.927916                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88980.745686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88157.556213                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          236                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          219                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          455                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1481350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       926015                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2407365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 115023631500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  73145321500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 188168953000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.862465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.886893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.871701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77647.842509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78989.348445                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78163.865056                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          320                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               320                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              18                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          338                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           338                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.053254                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.053254                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       350000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       350000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.053254                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.053254                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19444.444444                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19444.444444                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998044                       # Cycle average of tags in use
system.l2.tags.total_refs                     6141553                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4452188                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.379446                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.508048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.114445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.019011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.040019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       12.316521                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.398563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.390922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.192446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999969                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  53588804                       # Number of tag accesses
system.l2.tags.data_accesses                 53588804                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2416704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      97936000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        211008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      61750656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          162314368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2416704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       211008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2627712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22409984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22409984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1530250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         964854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2536162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       350156                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             350156                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20168349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        817314598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1760945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        515333612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1354577504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20168349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1760945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21929294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187020167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187020167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187020167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20168349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       817314598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1760945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       515333612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1541597671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    345760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1516761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    961612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000469627750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21019                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21019                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5080939                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             325673                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2536163                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     350156                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2536163                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   350156                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16731                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4396                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            117019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            119758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            120899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            266393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            259115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            230647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            181328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            200865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           149042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           154661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           121906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           114311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           119483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           118124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17744                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47211934000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12597160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             94451284000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18739.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37489.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1659467                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  317451                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2536163                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               350156                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1250360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  716662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  325565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  145621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   56777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   20338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       888281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.435072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.611206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.740732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       490647     55.24%     55.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       201235     22.65%     77.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56590      6.37%     84.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30904      3.48%     87.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19865      2.24%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14094      1.59%     91.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10801      1.22%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8743      0.98%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        55402      6.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       888281                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.866121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    153.071406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8730     41.53%     41.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5308     25.25%     66.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4971     23.65%     90.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          524      2.49%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          108      0.51%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          138      0.66%     94.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          136      0.65%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          200      0.95%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          227      1.08%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          170      0.81%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          122      0.58%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           85      0.40%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           76      0.36%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           72      0.34%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           55      0.26%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           41      0.20%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           32      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            8      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            7      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21019                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.449831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.426567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.902251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16448     78.25%     78.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              579      2.75%     81.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3247     15.45%     96.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              623      2.96%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              102      0.49%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21019                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              161243648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1070784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22128576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               162314432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22409984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1345.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1354.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  119826635500                       # Total gap between requests
system.mem_ctrls.avgGap                      41515.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2416768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     97072704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       211008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     61543168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22128576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20168883.420541040599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 810110052.058239817619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1760945.093944277614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 513602042.365163743496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184671706.016705960035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1530250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       964854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       350156                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1159020250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  56228671750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    119424000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36944168000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2924113412000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30692.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36744.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36222.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38289.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8350887.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2829589140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1503977475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8280400800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          816032160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9459309600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53138700870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1265020800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        77293030845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.040868                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2817211000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4001400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 113007953000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3512672940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1867048920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9708336540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          988829820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9459309600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      53339456580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1095963360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79971617760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        667.394734                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2376609250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4001400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 113448554750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                422                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          212                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    144949400.943396                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   260093779.600546                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          212    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        99000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    850398500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            212                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    89097291000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  30729273000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16900756                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16900756                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16900756                       # number of overall hits
system.cpu1.icache.overall_hits::total       16900756                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5196                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5196                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5196                       # number of overall misses
system.cpu1.icache.overall_misses::total         5196                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    332774500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    332774500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    332774500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    332774500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16905952                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16905952                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16905952                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16905952                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000307                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000307                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000307                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000307                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64044.361047                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64044.361047                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64044.361047                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64044.361047                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4987                       # number of writebacks
system.cpu1.icache.writebacks::total             4987                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          209                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          209                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4987                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4987                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4987                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4987                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    317072500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    317072500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    317072500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    317072500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000295                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000295                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000295                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000295                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63579.807499                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63579.807499                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63579.807499                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63579.807499                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4987                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16900756                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16900756                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5196                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5196                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    332774500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    332774500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16905952                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16905952                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000307                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000307                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64044.361047                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64044.361047                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          209                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4987                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4987                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    317072500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    317072500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000295                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000295                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63579.807499                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63579.807499                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16971503                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5019                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3381.451086                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33816891                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33816891                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16946947                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16946947                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16946947                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16946947                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4277161                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4277161                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4277161                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4277161                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 291850435997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 291850435997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 291850435997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 291850435997                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21224108                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21224108                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21224108                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21224108                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.201524                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.201524                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.201524                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.201524                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68234.615437                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68234.615437                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68234.615437                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68234.615437                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2252315                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        14555                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            30795                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            216                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.138984                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.384259                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1082870                       # number of writebacks
system.cpu1.dcache.writebacks::total          1082870                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3199019                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3199019                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3199019                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3199019                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1078142                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1078142                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1078142                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1078142                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  89927349999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  89927349999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  89927349999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  89927349999                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050798                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050798                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050798                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050798                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83409.560150                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83409.560150                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83409.560150                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83409.560150                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1082870                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16710258                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16710258                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3687808                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3687808                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 245125101500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 245125101500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20398066                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20398066                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.180792                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.180792                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66469.051941                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66469.051941                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2648720                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2648720                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1039088                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1039088                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  85856497500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  85856497500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.050941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050941                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82626.781851                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82626.781851                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       236689                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        236689                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       589353                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       589353                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  46725334497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46725334497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       826042                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       826042                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.713466                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.713466                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79282.424111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79282.424111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       550299                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       550299                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39054                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39054                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4070852499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4070852499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047278                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047278                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104236.505838                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104236.505838                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552800                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552800                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6353                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6353                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    161889000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    161889000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011362                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011362                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25482.291831                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25482.291831                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6236                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6236                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    146057000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    146057000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011153                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011153                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23421.584349                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23421.584349                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558676                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558676                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          313                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          313                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2594500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2594500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       558989                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       558989                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000560                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000560                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8289.137380                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8289.137380                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          313                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          313                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2281500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2281500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000560                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000560                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7289.137380                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7289.137380                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          522                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            522                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          554                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          554                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     22324500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     22324500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1076                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1076                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.514870                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.514870                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 40296.931408                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 40296.931408                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          554                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          554                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     21770500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     21770500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.514870                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.514870                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 39296.931408                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 39296.931408                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.652800                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19145876                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1084519                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.653795                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.652800                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989150                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989150                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45771144                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45771144                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 119826564000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3023933                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       769569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2703878                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4101648                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1172                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           853                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2025                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101596                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101596                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        259877                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2764057                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          338                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          338                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       764656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5343710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3251581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9374908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     32625024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    227854208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       638336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138632000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              399749568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4455974                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22584960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7579698                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.280344                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.462624                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5501275     72.58%     72.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2031924     26.81%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46499      0.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7579698                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6248884997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2673430717                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         382473220                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1627604533                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7502955                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
