/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [5:0] _07_;
  wire [29:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[31] | in_data[95]) & (in_data[84] | in_data[68]));
  assign celloutsig_0_20z = ~((celloutsig_0_6z | celloutsig_0_14z) & (celloutsig_0_6z | celloutsig_0_10z));
  assign celloutsig_0_21z = ~((celloutsig_0_11z | celloutsig_0_1z) & (celloutsig_0_13z | celloutsig_0_12z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_0_22z = ~((celloutsig_0_15z | in_data[2]) & (celloutsig_0_16z | celloutsig_0_13z));
  assign celloutsig_0_23z = ~((celloutsig_0_9z | celloutsig_0_22z) & (celloutsig_0_19z | celloutsig_0_12z));
  assign celloutsig_0_24z = ~((celloutsig_0_4z | in_data[94]) & (celloutsig_0_2z | celloutsig_0_8z));
  assign celloutsig_0_27z = ~((celloutsig_0_3z | celloutsig_0_20z) & (celloutsig_0_1z | celloutsig_0_18z));
  assign celloutsig_0_29z = ~((celloutsig_0_2z | celloutsig_0_21z) & (celloutsig_0_11z | _00_));
  assign celloutsig_0_30z = ~((celloutsig_0_6z | celloutsig_0_24z) & (celloutsig_0_4z | celloutsig_0_18z));
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_0z | celloutsig_0_2z));
  assign celloutsig_0_32z = ~((celloutsig_0_29z | celloutsig_0_22z) & (celloutsig_0_6z | celloutsig_0_16z));
  assign celloutsig_0_33z = ~((celloutsig_0_5z | celloutsig_0_20z) & (celloutsig_0_10z | celloutsig_0_5z));
  assign celloutsig_0_35z = ~((celloutsig_0_24z | celloutsig_0_27z) & (celloutsig_0_18z | _02_));
  assign celloutsig_0_36z = ~((celloutsig_0_19z | celloutsig_0_32z) & (celloutsig_0_22z | celloutsig_0_29z));
  assign celloutsig_0_39z = ~((celloutsig_0_8z | celloutsig_0_33z) & (celloutsig_0_33z | celloutsig_0_23z));
  assign celloutsig_0_4z = ~((in_data[77] | celloutsig_0_0z) & (celloutsig_0_3z | in_data[37]));
  assign celloutsig_0_42z = ~((celloutsig_0_13z | celloutsig_0_4z) & (celloutsig_0_15z | celloutsig_0_21z));
  assign celloutsig_0_48z = ~((celloutsig_0_9z | in_data[64]) & (celloutsig_0_17z | celloutsig_0_22z));
  assign celloutsig_0_5z = ~((celloutsig_0_4z | in_data[7]) & (celloutsig_0_4z | celloutsig_0_2z));
  assign celloutsig_0_55z = ~((celloutsig_0_7z | celloutsig_0_39z) & (celloutsig_0_48z | celloutsig_0_15z));
  assign celloutsig_0_57z = ~((celloutsig_0_23z | celloutsig_0_32z) & (celloutsig_0_2z | celloutsig_0_23z));
  assign celloutsig_0_61z = ~((celloutsig_0_11z | celloutsig_0_13z) & (celloutsig_0_8z | _00_));
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_5z) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_0_62z = ~((celloutsig_0_61z | celloutsig_0_20z) & (celloutsig_0_36z | _02_));
  assign celloutsig_0_7z = ~((celloutsig_0_3z | celloutsig_0_4z) & (celloutsig_0_2z | celloutsig_0_1z));
  assign celloutsig_0_75z = ~((celloutsig_0_35z | celloutsig_0_57z) & (celloutsig_0_21z | celloutsig_0_55z));
  assign celloutsig_0_76z = ~((celloutsig_0_0z | celloutsig_0_30z) & (celloutsig_0_42z | celloutsig_0_62z));
  assign celloutsig_1_0z = ~((in_data[168] | in_data[139]) & (in_data[112] | in_data[106]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[130]) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z) & (in_data[103] | celloutsig_1_1z));
  assign celloutsig_1_4z = ~((_03_ | celloutsig_1_1z) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_0_8z = ~((celloutsig_0_2z | celloutsig_0_3z) & (in_data[42] | celloutsig_0_1z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z | celloutsig_1_2z) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_1_6z = ~((celloutsig_1_2z | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_2z) & (in_data[137] | celloutsig_1_5z));
  assign celloutsig_1_9z = ~((celloutsig_1_1z | celloutsig_1_4z) & (celloutsig_1_6z | celloutsig_1_2z));
  assign celloutsig_1_10z = ~((_05_ | celloutsig_1_2z) & (celloutsig_1_4z | _06_));
  assign celloutsig_1_13z = ~((celloutsig_1_7z | celloutsig_1_6z) & (celloutsig_1_4z | celloutsig_1_2z));
  assign celloutsig_0_9z = ~((celloutsig_0_3z | in_data[78]) & (celloutsig_0_2z | celloutsig_0_5z));
  assign celloutsig_1_16z = ~((celloutsig_1_9z | in_data[134]) & (celloutsig_1_13z | celloutsig_1_1z));
  assign celloutsig_1_17z = ~((celloutsig_1_16z | celloutsig_1_5z) & (celloutsig_1_0z | celloutsig_1_10z));
  assign celloutsig_1_18z = ~((celloutsig_1_5z | celloutsig_1_17z) & (celloutsig_1_7z | celloutsig_1_4z));
  assign celloutsig_1_19z = ~((celloutsig_1_4z | celloutsig_1_7z) & (celloutsig_1_0z | celloutsig_1_6z));
  assign celloutsig_0_10z = ~((celloutsig_0_2z | celloutsig_0_1z) & (celloutsig_0_9z | in_data[24]));
  assign celloutsig_0_11z = ~((celloutsig_0_5z | celloutsig_0_5z) & (celloutsig_0_0z | celloutsig_0_5z));
  assign celloutsig_0_1z = ~((in_data[93] | celloutsig_0_0z) & (celloutsig_0_0z | in_data[79]));
  assign celloutsig_0_12z = ~((celloutsig_0_5z | celloutsig_0_9z) & (celloutsig_0_11z | in_data[57]));
  assign celloutsig_0_13z = ~((celloutsig_0_10z | celloutsig_0_4z) & (celloutsig_0_3z | celloutsig_0_12z));
  assign celloutsig_0_14z = ~((celloutsig_0_5z | celloutsig_0_1z) & (celloutsig_0_8z | celloutsig_0_10z));
  assign celloutsig_0_15z = ~((celloutsig_0_10z | in_data[17]) & (celloutsig_0_8z | in_data[47]));
  assign celloutsig_0_16z = ~((celloutsig_0_8z | celloutsig_0_1z) & (celloutsig_0_6z | celloutsig_0_1z));
  assign celloutsig_0_17z = ~((celloutsig_0_13z | celloutsig_0_13z) & (celloutsig_0_1z | celloutsig_0_11z));
  assign celloutsig_0_18z = ~((celloutsig_0_8z | celloutsig_0_16z) & (celloutsig_0_11z | celloutsig_0_12z));
  assign celloutsig_0_19z = ~((celloutsig_0_6z | celloutsig_0_14z) & (in_data[42] | celloutsig_0_12z));
  reg [5:0] _64_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _64_ <= 6'h00;
    else _64_ <= { celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_2z };
  assign { _07_[5:4], _02_, _07_[2], _00_, _01_ } = _64_;
  reg [29:0] _65_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _65_ <= 30'h00000000;
    else _65_ <= { in_data[188:160], celloutsig_1_1z };
  assign { _08_[29:28], _05_, _06_, _08_[25:23], _03_, _08_[21:16], _04_, _08_[14:0] } = _65_;
  assign { _07_[3], _07_[1:0] } = { _02_, _00_, _01_ };
  assign { _08_[27:26], _08_[22], _08_[15] } = { _05_, _06_, _03_, _04_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
