

================================================================
== Vivado HLS Report for 'black_scholes2'
================================================================
* Date:           Sat Nov 29 02:32:38 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.62|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   43|   43|   32|   32| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
* FSM state operations: 

 <State 1>: 2.03ns
ST_1: sigma_read [1/1] 0.00ns
._crit_edge:2  %sigma_read = call double @_ssdm_op_Read.ap_auto.double(double %sigma) nounwind

ST_1: p_channel42 [1/1] 0.00ns
._crit_edge:6  %p_channel42 = alloca double, align 8

ST_1: p_channel41 [1/1] 0.00ns
._crit_edge:7  %p_channel41 = alloca double, align 8

ST_1: p_channel40 [1/1] 0.00ns
._crit_edge:8  %p_channel40 = alloca double, align 8

ST_1: p_channel39 [1/1] 0.00ns
._crit_edge:9  %p_channel39 = alloca double, align 8

ST_1: T_channel31_channel [1/1] 0.00ns
._crit_edge:10  %T_channel31_channel = alloca double, align 8

ST_1: p_channel38 [1/1] 0.00ns
._crit_edge:11  %p_channel38 = alloca double, align 8

ST_1: p_channel37 [1/1] 0.00ns
._crit_edge:12  %p_channel37 = alloca double, align 8

ST_1: T_channel_channel [1/1] 0.00ns
._crit_edge:13  %T_channel_channel = alloca double, align 8

ST_1: p_channel36 [1/1] 0.00ns
._crit_edge:14  %p_channel36 = alloca double, align 8

ST_1: r_channel_channel [1/1] 0.00ns
._crit_edge:15  %r_channel_channel = alloca double, align 8

ST_1: tmp_1_channel [1/1] 0.00ns
._crit_edge:16  %tmp_1_channel = alloca double, align 8

ST_1: sigma_channel_channel [1/1] 0.00ns
._crit_edge:17  %sigma_channel_channel = alloca double, align 8

ST_1: p_channel35 [1/1] 0.00ns
._crit_edge:18  %p_channel35 = alloca double, align 8

ST_1: p_channel32 [1/1] 0.00ns
._crit_edge:19  %p_channel32 = alloca double, align 8

ST_1: p_channel [1/1] 0.00ns
._crit_edge:20  %p_channel = alloca double, align 8

ST_1: stg_36 [2/2] 2.03ns
._crit_edge:30  call fastcc void @black_scholes2_mult2_11(double* %p_channel35, double %sigma_read, double %sigma_read, double* %sigma_channel_channel) nounwind


 <State 2>: 7.79ns
ST_2: stg_37 [1/2] 7.79ns
._crit_edge:30  call fastcc void @black_scholes2_mult2_11(double* %p_channel35, double %sigma_read, double %sigma_read, double* %sigma_channel_channel) nounwind


 <State 3>: 0.00ns
ST_3: gaussian_random_number_read [1/1] 0.00ns
._crit_edge:0  %gaussian_random_number_read = call double @_ssdm_op_Read.ap_auto.double(double %gaussian_random_number) nounwind

ST_3: stg_39 [2/2] 0.00ns
._crit_edge:31  call fastcc void @black_scholes2_div_1(double* %tmp_1_channel, double* %p_channel35) nounwind

ST_3: stg_40 [2/2] 0.00ns
._crit_edge:36  call fastcc void @black_scholes2_mult2_11.1(double* %p_channel37, double* %sigma_channel_channel, double %gaussian_random_number_read) nounwind


 <State 4>: 7.79ns
ST_4: stg_41 [1/2] 7.79ns
._crit_edge:31  call fastcc void @black_scholes2_div_1(double* %tmp_1_channel, double* %p_channel35) nounwind

ST_4: stg_42 [1/2] 7.79ns
._crit_edge:36  call fastcc void @black_scholes2_mult2_11.1(double* %p_channel37, double* %sigma_channel_channel, double %gaussian_random_number_read) nounwind


 <State 5>: 2.03ns
ST_5: r_read [1/1] 0.00ns
._crit_edge:3  %r_read = call double @_ssdm_op_Read.ap_auto.double(double %r) nounwind

ST_5: tmp_2_loc_channel [2/2] 2.03ns
._crit_edge:32  %tmp_2_loc_channel = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge14_proc(double %r_read, double* %tmp_1_channel, double* %r_channel_channel) nounwind


 <State 6>: 8.23ns
ST_6: tmp_2_loc_channel [1/2] 8.23ns
._crit_edge:32  %tmp_2_loc_channel = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge14_proc(double %r_read, double* %tmp_1_channel, double* %r_channel_channel) nounwind


 <State 7>: 2.03ns
ST_7: T_read [1/1] 0.00ns
._crit_edge:1  %T_read = call double @_ssdm_op_Read.ap_auto.double(double %T) nounwind

ST_7: stg_47 [2/2] 2.03ns
._crit_edge:33  call fastcc void @black_scholes2_mult2_12(double* %p_channel36, double %tmp_2_loc_channel, double %T_read, double* %T_channel_channel) nounwind


 <State 8>: 7.79ns
ST_8: stg_48 [1/2] 7.79ns
._crit_edge:33  call fastcc void @black_scholes2_mult2_12(double* %p_channel36, double %tmp_2_loc_channel, double %T_read, double* %T_channel_channel) nounwind


 <State 9>: 0.00ns
ST_9: stg_49 [2/2] 0.00ns
._crit_edge:39  call fastcc void @black_scholes2_sqrt1(double* %p_channel38, double* %T_channel_channel, double* %T_channel31_channel) nounwind


 <State 10>: 8.62ns
ST_10: stg_50 [1/2] 8.62ns
._crit_edge:39  call fastcc void @black_scholes2_sqrt1(double* %p_channel38, double* %T_channel_channel, double* %T_channel31_channel) nounwind


 <State 11>: 2.03ns
ST_11: stg_51 [2/2] 2.03ns
._crit_edge:40  call fastcc void @black_scholes2_mult2_11.2(double* %p_channel39, double* %p_channel37, double* %p_channel38, double* %p_channel) nounwind

ST_11: call_ret [2/2] 0.00ns
._crit_edge:48  %call_ret = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge115_proc(double* %r_channel_channel, double* %T_channel31_channel) nounwind


 <State 12>: 7.79ns
ST_12: stg_53 [1/2] 7.79ns
._crit_edge:40  call fastcc void @black_scholes2_mult2_11.2(double* %p_channel39, double* %p_channel37, double* %p_channel38, double* %p_channel) nounwind

ST_12: call_ret [1/2] 7.79ns
._crit_edge:48  %call_ret = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge115_proc(double* %r_channel_channel, double* %T_channel31_channel) nounwind


 <State 13>: 0.00ns
ST_13: tmp3_loc_channel [2/2] 0.00ns
._crit_edge:41  %tmp3_loc_channel = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge111_proc(double* %p_channel36, double* %p_channel39) nounwind

ST_13: stg_56 [2/2] 0.00ns
._crit_edge:49  call fastcc void @black_scholes2_expo12(double* %p_channel42, double %call_ret) nounwind


 <State 14>: 8.23ns
ST_14: tmp3_loc_channel [1/2] 8.23ns
._crit_edge:41  %tmp3_loc_channel = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge111_proc(double* %p_channel36, double* %p_channel39) nounwind

ST_14: stg_58 [2/2] 0.00ns
._crit_edge:42  call fastcc void @black_scholes2_expo11(double* %p_channel40, double %tmp3_loc_channel) nounwind

ST_14: stg_59 [1/2] 7.32ns
._crit_edge:49  call fastcc void @black_scholes2_expo12(double* %p_channel42, double %call_ret) nounwind


 <State 15>: 7.32ns
ST_15: stg_60 [1/2] 7.32ns
._crit_edge:42  call fastcc void @black_scholes2_expo11(double* %p_channel40, double %tmp3_loc_channel) nounwind


 <State 16>: 2.03ns
ST_16: S_read [1/1] 0.00ns
._crit_edge:5  %S_read = call double @_ssdm_op_Read.ap_auto.double(double %S) nounwind

ST_16: stg_62 [2/2] 2.03ns
._crit_edge:43  call fastcc void @black_scholes2_mult2_11.3(double* %p_channel41, double* %p_channel40, double %S_read, double* %p_channel32) nounwind


 <State 17>: 7.79ns
ST_17: stg_63 [1/2] 7.79ns
._crit_edge:43  call fastcc void @black_scholes2_mult2_11.3(double* %p_channel41, double* %p_channel40, double %S_read, double* %p_channel32) nounwind


 <State 18>: 0.00ns
ST_18: E_read [1/1] 0.00ns
._crit_edge:4  %E_read = call double @_ssdm_op_Read.ap_auto.double(double %E) nounwind

ST_18: tmp4_1_loc_channel [2/2] 0.00ns
._crit_edge:50  %tmp4_1_loc_channel = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge117_proc(double* %p_channel41, double %E_read, double* %p_channel42) nounwind


 <State 19>: 7.79ns
ST_19: stg_66 [1/1] 0.00ns
._crit_edge:21  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_19: stg_67 [1/1] 0.00ns
._crit_edge:22  call void (...)* @_ssdm_op_SpecBitsMap(double %S) nounwind, !map !12

ST_19: stg_68 [1/1] 0.00ns
._crit_edge:23  call void (...)* @_ssdm_op_SpecBitsMap(double %E) nounwind, !map !18

ST_19: stg_69 [1/1] 0.00ns
._crit_edge:24  call void (...)* @_ssdm_op_SpecBitsMap(double %r) nounwind, !map !22

ST_19: stg_70 [1/1] 0.00ns
._crit_edge:25  call void (...)* @_ssdm_op_SpecBitsMap(double %sigma) nounwind, !map !26

ST_19: stg_71 [1/1] 0.00ns
._crit_edge:26  call void (...)* @_ssdm_op_SpecBitsMap(double %T) nounwind, !map !30

ST_19: stg_72 [1/1] 0.00ns
._crit_edge:27  call void (...)* @_ssdm_op_SpecBitsMap(double %gaussian_random_number) nounwind, !map !34

ST_19: stg_73 [1/1] 0.00ns
._crit_edge:28  call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !38

ST_19: stg_74 [1/1] 0.00ns
._crit_edge:29  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @str) nounwind

ST_19: empty [1/1] 0.00ns
._crit_edge:34  %empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str231, i32 1, [1 x i8]* @str232, [1 x i8]* @str232, i32 0, i32 0, double* %sigma_channel_channel, double* %sigma_channel_channel) nounwind

ST_19: empty_3 [1/1] 0.00ns
._crit_edge:35  %empty_3 = call i32 (...)* @_ssdm_op_SpecInterface(double* %sigma_channel_channel, [8 x i8]* @str233, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str233, [8 x i8]* @str233, [8 x i8]* @str233) nounwind

ST_19: empty_4 [1/1] 0.00ns
._crit_edge:37  %empty_4 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @str237, i32 1, [1 x i8]* @str238, [1 x i8]* @str238, i32 0, i32 0, double* %T_channel_channel, double* %T_channel_channel) nounwind

ST_19: empty_5 [1/1] 0.00ns
._crit_edge:38  %empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(double* %T_channel_channel, [8 x i8]* @str239, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str239, [8 x i8]* @str239, [8 x i8]* @str239) nounwind

ST_19: empty_6 [1/1] 0.00ns
._crit_edge:44  %empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @str234, i32 1, [1 x i8]* @str235, [1 x i8]* @str235, i32 0, i32 0, double* %r_channel_channel, double* %r_channel_channel) nounwind

ST_19: empty_7 [1/1] 0.00ns
._crit_edge:45  %empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(double* %r_channel_channel, [8 x i8]* @str236, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str236, [8 x i8]* @str236, [8 x i8]* @str236) nounwind

ST_19: empty_8 [1/1] 0.00ns
._crit_edge:46  %empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @str240, i32 1, [1 x i8]* @str241, [1 x i8]* @str241, i32 0, i32 0, double* %T_channel31_channel, double* %T_channel31_channel) nounwind

ST_19: empty_9 [1/1] 0.00ns
._crit_edge:47  %empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(double* %T_channel31_channel, [8 x i8]* @str242, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str242, [8 x i8]* @str242, [8 x i8]* @str242) nounwind

ST_19: tmp4_1_loc_channel [1/2] 7.79ns
._crit_edge:50  %tmp4_1_loc_channel = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge117_proc(double* %p_channel41, double %E_read, double* %p_channel42) nounwind

ST_19: tmp [1/1] 0.00ns
._crit_edge:51  %tmp = call fastcc double @black_scholes2_black_scholes2_Block_._crit_edge_proc(double %tmp4_1_loc_channel) nounwind

ST_19: stg_85 [1/1] 0.00ns
._crit_edge:52  ret double %tmp



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
