`timescale 1ns / 1ps
module CacheDataMux(
    input ValidHit0_H,
    input ValidHit1_H,
    input ValidHit2_H,
    input ValidHit3_H,
    input [15:0] Block0_In,
    input [15:0] Block1_In,
    input [15:0] Block2_In,
    input [15:0] Block3_In,
    output reg [15:0] DataOut
);

always @(ValidHit0_H or ValidHit1_H or ValidHit2_H or ValidHit3_H or Block0_In or Block1_In or Block2_In or Block3_In)
begin
    if (ValidHit0_H == 1'b1) begin
        DataOut = Block0_In;
    end else if (ValidHit1_H == 1'b1) begin
        DataOut = Block1_In;
    end else if (ValidHit2_H == 1'b1) begin
        DataOut = Block2_In;
    end else begin
        DataOut = Block3_In;
    end
end

endmodule
