#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x56443f0e2820 .scope module, "alu_bench" "alu_bench" 2 5;
 .timescale 0 0;
v0x56443f12e740_0 .var "M", 1 0;
v0x56443f12e820_0 .var "a", 3 0;
v0x56443f12e8e0_0 .var "b", 3 0;
v0x56443f12e980_0 .var "cin", 0 0;
v0x56443f12ea20_0 .net "cout", 0 0, v0x56443f0a1e40_0;  1 drivers
v0x56443f12eac0_0 .net "f", 3 0, L_0x56443f12f100;  1 drivers
S_0x56443f0e29b0 .scope module, "alu_test" "alu_4_bits" 2 12, 3 6 0, S_0x56443f0e2820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "f";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "M";
v0x56443f12de00_0 .net "M", 1 0, v0x56443f12e740_0;  1 drivers
v0x56443f12dee0_0 .net "a", 3 0, v0x56443f12e820_0;  1 drivers
v0x56443f12dfc0_0 .net "b", 3 0, v0x56443f12e8e0_0;  1 drivers
v0x56443f12e080_0 .net "c1", 0 0, v0x56443f128d40_0;  1 drivers
v0x56443f12e120_0 .net "c2", 0 0, v0x56443f12b970_0;  1 drivers
v0x56443f12e250_0 .net "c3", 0 0, v0x56443f126170_0;  1 drivers
v0x56443f12e2f0_0 .net "cin", 0 0, v0x56443f12e980_0;  1 drivers
v0x56443f12e3e0_0 .net "cout", 0 0, v0x56443f0a1e40_0;  alias, 1 drivers
v0x56443f12e510_0 .net "f", 3 0, L_0x56443f12f100;  alias, 1 drivers
L_0x56443f12eb60 .part v0x56443f12e820_0, 0, 1;
L_0x56443f12ec00 .part v0x56443f12e8e0_0, 0, 1;
L_0x56443f12ecf0 .part v0x56443f12e820_0, 1, 1;
L_0x56443f12ed90 .part v0x56443f12e8e0_0, 1, 1;
L_0x56443f12ee60 .part v0x56443f12e820_0, 2, 1;
L_0x56443f12ef90 .part v0x56443f12e8e0_0, 2, 1;
L_0x56443f12f100 .concat8 [ 1 1 1 1], v0x56443f1246c0_0, v0x56443f129d40_0, v0x56443f12c900_0, v0x56443f127120_0;
L_0x56443f12f290 .part v0x56443f12e820_0, 3, 1;
L_0x56443f12f380 .part v0x56443f12e8e0_0, 3, 1;
S_0x56443f0e2b40 .scope module, "first_alu" "alu_1_bit" 3 14, 4 9 0, S_0x56443f0e29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "f";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "M";
v0x56443f125260_0 .net "M", 1 0, v0x56443f12e740_0;  alias, 1 drivers
v0x56443f125350_0 .net "a", 0 0, L_0x56443f12eb60;  1 drivers
v0x56443f1253f0_0 .net "b", 0 0, L_0x56443f12ec00;  1 drivers
v0x56443f1254c0_0 .net "cin", 0 0, v0x56443f12e980_0;  alias, 1 drivers
v0x56443f125590_0 .net "cout", 0 0, v0x56443f0a1e40_0;  alias, 1 drivers
v0x56443f125630_0 .net "f", 0 0, v0x56443f1246c0_0;  1 drivers
v0x56443f125700_0 .net "fa", 0 0, v0x56443f0f6b40_0;  1 drivers
v0x56443f1257a0_0 .net "n1", 0 0, v0x56443f123fb0_0;  1 drivers
v0x56443f125890_0 .net "n2", 0 0, v0x56443f124cb0_0;  1 drivers
v0x56443f1259c0_0 .net "n3", 0 0, v0x56443f125170_0;  1 drivers
S_0x56443f0e6690 .scope module, "f_adder" "fulladder_bh" 4 18, 5 4 0, S_0x56443f0e2b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
v0x56443f0ff920_0 .net "a", 0 0, L_0x56443f12eb60;  alias, 1 drivers
v0x56443f0ff410_0 .net "b", 0 0, L_0x56443f12ec00;  alias, 1 drivers
v0x56443f0a1e40_0 .var "c", 0 0;
v0x56443f0a20a0_0 .net "cin", 0 0, v0x56443f12e980_0;  alias, 1 drivers
v0x56443f0f6b40_0 .var "s", 0 0;
E_0x56443f0e0130 .event edge, v0x56443f0ff920_0, v0x56443f0ff410_0, v0x56443f0a20a0_0;
S_0x56443f123c60 .scope module, "n_and" "and_bh" 4 19, 6 4 0, S_0x56443f0e2b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x56443f123e50_0 .net "a", 0 0, L_0x56443f12eb60;  alias, 1 drivers
v0x56443f123f10_0 .net "b", 0 0, L_0x56443f12ec00;  alias, 1 drivers
v0x56443f123fb0_0 .var "y", 0 0;
E_0x56443f0c4160 .event edge, v0x56443f0ff920_0, v0x56443f0ff410_0;
S_0x56443f124090 .scope module, "n_mux" "mux_4bits" 4 22, 7 4 0, S_0x56443f0e2b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "fa";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
    .port_info 5 /INPUT 2 "M";
v0x56443f1242f0_0 .net "M", 1 0, v0x56443f12e740_0;  alias, 1 drivers
v0x56443f1243d0_0 .net "a", 0 0, v0x56443f123fb0_0;  alias, 1 drivers
v0x56443f124490_0 .net "b", 0 0, v0x56443f124cb0_0;  alias, 1 drivers
v0x56443f124530_0 .net "c", 0 0, v0x56443f125170_0;  alias, 1 drivers
v0x56443f1245d0_0 .net "fa", 0 0, v0x56443f0f6b40_0;  alias, 1 drivers
v0x56443f1246c0_0 .var "y", 0 0;
E_0x56443f107a70/0 .event edge, v0x56443f1242f0_0, v0x56443f0f6b40_0, v0x56443f123fb0_0, v0x56443f124490_0;
E_0x56443f107a70/1 .event edge, v0x56443f124530_0;
E_0x56443f107a70 .event/or E_0x56443f107a70/0, E_0x56443f107a70/1;
S_0x56443f124840 .scope module, "n_or" "or_bh" 4 20, 8 4 0, S_0x56443f0e2b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x56443f124a90_0 .net "a", 0 0, L_0x56443f12eb60;  alias, 1 drivers
v0x56443f124ba0_0 .net "b", 0 0, L_0x56443f12ec00;  alias, 1 drivers
v0x56443f124cb0_0 .var "y", 0 0;
S_0x56443f124d70 .scope module, "n_xor" "xor_bh" 4 21, 9 4 0, S_0x56443f0e2b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x56443f124ff0_0 .net "a", 0 0, L_0x56443f12eb60;  alias, 1 drivers
v0x56443f1250b0_0 .net "b", 0 0, L_0x56443f12ec00;  alias, 1 drivers
v0x56443f125170_0 .var "y", 0 0;
S_0x56443f125ad0 .scope module, "fourth_alu" "alu_1_bit" 3 17, 4 9 0, S_0x56443f0e29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "f";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "M";
v0x56443f127cc0_0 .net "M", 1 0, v0x56443f12e740_0;  alias, 1 drivers
v0x56443f127d80_0 .net "a", 0 0, L_0x56443f12f290;  1 drivers
v0x56443f127ed0_0 .net "b", 0 0, L_0x56443f12f380;  1 drivers
v0x56443f128030_0 .net "cin", 0 0, v0x56443f12b970_0;  alias, 1 drivers
v0x56443f128100_0 .net "cout", 0 0, v0x56443f126170_0;  alias, 1 drivers
v0x56443f1281a0_0 .net "f", 0 0, v0x56443f127120_0;  1 drivers
v0x56443f128270_0 .net "fa", 0 0, v0x56443f1262d0_0;  1 drivers
v0x56443f128310_0 .net "n1", 0 0, v0x56443f1268b0_0;  1 drivers
v0x56443f128400_0 .net "n2", 0 0, v0x56443f127710_0;  1 drivers
v0x56443f128530_0 .net "n3", 0 0, v0x56443f127bd0_0;  1 drivers
S_0x56443f125d70 .scope module, "f_adder" "fulladder_bh" 4 18, 5 4 0, S_0x56443f125ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
v0x56443f125fd0_0 .net "a", 0 0, L_0x56443f12f290;  alias, 1 drivers
v0x56443f1260b0_0 .net "b", 0 0, L_0x56443f12f380;  alias, 1 drivers
v0x56443f126170_0 .var "c", 0 0;
v0x56443f126210_0 .net "cin", 0 0, v0x56443f12b970_0;  alias, 1 drivers
v0x56443f1262d0_0 .var "s", 0 0;
E_0x56443f125f50 .event edge, v0x56443f125fd0_0, v0x56443f1260b0_0, v0x56443f126210_0;
S_0x56443f126480 .scope module, "n_and" "and_bh" 4 19, 6 4 0, S_0x56443f125ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x56443f126750_0 .net "a", 0 0, L_0x56443f12f290;  alias, 1 drivers
v0x56443f126810_0 .net "b", 0 0, L_0x56443f12f380;  alias, 1 drivers
v0x56443f1268b0_0 .var "y", 0 0;
E_0x56443f1266d0 .event edge, v0x56443f125fd0_0, v0x56443f1260b0_0;
S_0x56443f126990 .scope module, "n_mux" "mux_4bits" 4 22, 7 4 0, S_0x56443f125ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "fa";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
    .port_info 5 /INPUT 2 "M";
v0x56443f126cf0_0 .net "M", 1 0, v0x56443f12e740_0;  alias, 1 drivers
v0x56443f126e00_0 .net "a", 0 0, v0x56443f1268b0_0;  alias, 1 drivers
v0x56443f126ec0_0 .net "b", 0 0, v0x56443f127710_0;  alias, 1 drivers
v0x56443f126f90_0 .net "c", 0 0, v0x56443f127bd0_0;  alias, 1 drivers
v0x56443f127030_0 .net "fa", 0 0, v0x56443f1262d0_0;  alias, 1 drivers
v0x56443f127120_0 .var "y", 0 0;
E_0x56443f126c80/0 .event edge, v0x56443f1242f0_0, v0x56443f1262d0_0, v0x56443f1268b0_0, v0x56443f126ec0_0;
E_0x56443f126c80/1 .event edge, v0x56443f126f90_0;
E_0x56443f126c80 .event/or E_0x56443f126c80/0, E_0x56443f126c80/1;
S_0x56443f1272a0 .scope module, "n_or" "or_bh" 4 20, 8 4 0, S_0x56443f125ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x56443f1274f0_0 .net "a", 0 0, L_0x56443f12f290;  alias, 1 drivers
v0x56443f127600_0 .net "b", 0 0, L_0x56443f12f380;  alias, 1 drivers
v0x56443f127710_0 .var "y", 0 0;
S_0x56443f1277d0 .scope module, "n_xor" "xor_bh" 4 21, 9 4 0, S_0x56443f125ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x56443f127a50_0 .net "a", 0 0, L_0x56443f12f290;  alias, 1 drivers
v0x56443f127b10_0 .net "b", 0 0, L_0x56443f12f380;  alias, 1 drivers
v0x56443f127bd0_0 .var "y", 0 0;
S_0x56443f128640 .scope module, "second_alu" "alu_1_bit" 3 15, 4 9 0, S_0x56443f0e29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "f";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "M";
v0x56443f12a8e0_0 .net "M", 1 0, v0x56443f12e740_0;  alias, 1 drivers
v0x56443f12a9a0_0 .net "a", 0 0, L_0x56443f12ecf0;  1 drivers
v0x56443f12aaf0_0 .net "b", 0 0, L_0x56443f12ed90;  1 drivers
v0x56443f12ac50_0 .net "cin", 0 0, v0x56443f0a1e40_0;  alias, 1 drivers
v0x56443f12acf0_0 .net "cout", 0 0, v0x56443f128d40_0;  alias, 1 drivers
v0x56443f12ad90_0 .net "f", 0 0, v0x56443f129d40_0;  1 drivers
v0x56443f12ae60_0 .net "fa", 0 0, v0x56443f128ed0_0;  1 drivers
v0x56443f12af00_0 .net "n1", 0 0, v0x56443f1294b0_0;  1 drivers
v0x56443f12aff0_0 .net "n2", 0 0, v0x56443f12a330_0;  1 drivers
v0x56443f12b120_0 .net "n3", 0 0, v0x56443f12a7f0_0;  1 drivers
S_0x56443f1288c0 .scope module, "f_adder" "fulladder_bh" 4 18, 5 4 0, S_0x56443f128640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
v0x56443f128ba0_0 .net "a", 0 0, L_0x56443f12ecf0;  alias, 1 drivers
v0x56443f128c80_0 .net "b", 0 0, L_0x56443f12ed90;  alias, 1 drivers
v0x56443f128d40_0 .var "c", 0 0;
v0x56443f128de0_0 .net "cin", 0 0, v0x56443f0a1e40_0;  alias, 1 drivers
v0x56443f128ed0_0 .var "s", 0 0;
E_0x56443f128b20 .event edge, v0x56443f128ba0_0, v0x56443f128c80_0, v0x56443f0a1e40_0;
S_0x56443f129080 .scope module, "n_and" "and_bh" 4 19, 6 4 0, S_0x56443f128640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x56443f129350_0 .net "a", 0 0, L_0x56443f12ecf0;  alias, 1 drivers
v0x56443f129410_0 .net "b", 0 0, L_0x56443f12ed90;  alias, 1 drivers
v0x56443f1294b0_0 .var "y", 0 0;
E_0x56443f1292d0 .event edge, v0x56443f128ba0_0, v0x56443f128c80_0;
S_0x56443f129590 .scope module, "n_mux" "mux_4bits" 4 22, 7 4 0, S_0x56443f128640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "fa";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
    .port_info 5 /INPUT 2 "M";
v0x56443f1298f0_0 .net "M", 1 0, v0x56443f12e740_0;  alias, 1 drivers
v0x56443f129a40_0 .net "a", 0 0, v0x56443f1294b0_0;  alias, 1 drivers
v0x56443f129b30_0 .net "b", 0 0, v0x56443f12a330_0;  alias, 1 drivers
v0x56443f129c00_0 .net "c", 0 0, v0x56443f12a7f0_0;  alias, 1 drivers
v0x56443f129ca0_0 .net "fa", 0 0, v0x56443f128ed0_0;  alias, 1 drivers
v0x56443f129d40_0 .var "y", 0 0;
E_0x56443f129880/0 .event edge, v0x56443f1242f0_0, v0x56443f128ed0_0, v0x56443f1294b0_0, v0x56443f129b30_0;
E_0x56443f129880/1 .event edge, v0x56443f129c00_0;
E_0x56443f129880 .event/or E_0x56443f129880/0, E_0x56443f129880/1;
S_0x56443f129ec0 .scope module, "n_or" "or_bh" 4 20, 8 4 0, S_0x56443f128640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x56443f12a110_0 .net "a", 0 0, L_0x56443f12ecf0;  alias, 1 drivers
v0x56443f12a220_0 .net "b", 0 0, L_0x56443f12ed90;  alias, 1 drivers
v0x56443f12a330_0 .var "y", 0 0;
S_0x56443f12a3f0 .scope module, "n_xor" "xor_bh" 4 21, 9 4 0, S_0x56443f128640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x56443f12a670_0 .net "a", 0 0, L_0x56443f12ecf0;  alias, 1 drivers
v0x56443f12a730_0 .net "b", 0 0, L_0x56443f12ed90;  alias, 1 drivers
v0x56443f12a7f0_0 .var "y", 0 0;
S_0x56443f12b250 .scope module, "third_alu" "alu_1_bit" 3 16, 4 9 0, S_0x56443f0e29b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "f";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /INPUT 2 "M";
v0x56443f12d4a0_0 .net "M", 1 0, v0x56443f12e740_0;  alias, 1 drivers
v0x56443f12d560_0 .net "a", 0 0, L_0x56443f12ee60;  1 drivers
v0x56443f12d6b0_0 .net "b", 0 0, L_0x56443f12ef90;  1 drivers
v0x56443f12d810_0 .net "cin", 0 0, v0x56443f128d40_0;  alias, 1 drivers
v0x56443f12d8b0_0 .net "cout", 0 0, v0x56443f12b970_0;  alias, 1 drivers
v0x56443f12d950_0 .net "f", 0 0, v0x56443f12c900_0;  1 drivers
v0x56443f12d9f0_0 .net "fa", 0 0, v0x56443f12bb50_0;  1 drivers
v0x56443f12da90_0 .net "n1", 0 0, v0x56443f12c110_0;  1 drivers
v0x56443f12db80_0 .net "n2", 0 0, v0x56443f12cef0_0;  1 drivers
v0x56443f12dcb0_0 .net "n3", 0 0, v0x56443f12d3b0_0;  1 drivers
S_0x56443f12b4d0 .scope module, "f_adder" "fulladder_bh" 4 18, 5 4 0, S_0x56443f12b250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
v0x56443f12b7d0_0 .net "a", 0 0, L_0x56443f12ee60;  alias, 1 drivers
v0x56443f12b8b0_0 .net "b", 0 0, L_0x56443f12ef90;  alias, 1 drivers
v0x56443f12b970_0 .var "c", 0 0;
v0x56443f12ba60_0 .net "cin", 0 0, v0x56443f128d40_0;  alias, 1 drivers
v0x56443f12bb50_0 .var "s", 0 0;
E_0x56443f12b750 .event edge, v0x56443f12b7d0_0, v0x56443f12b8b0_0, v0x56443f128d40_0;
S_0x56443f12bce0 .scope module, "n_and" "and_bh" 4 19, 6 4 0, S_0x56443f12b250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x56443f12bfb0_0 .net "a", 0 0, L_0x56443f12ee60;  alias, 1 drivers
v0x56443f12c070_0 .net "b", 0 0, L_0x56443f12ef90;  alias, 1 drivers
v0x56443f12c110_0 .var "y", 0 0;
E_0x56443f12bf30 .event edge, v0x56443f12b7d0_0, v0x56443f12b8b0_0;
S_0x56443f12c1f0 .scope module, "n_mux" "mux_4bits" 4 22, 7 4 0, S_0x56443f12b250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "fa";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
    .port_info 5 /INPUT 2 "M";
v0x56443f12c520_0 .net "M", 1 0, v0x56443f12e740_0;  alias, 1 drivers
v0x56443f12c5e0_0 .net "a", 0 0, v0x56443f12c110_0;  alias, 1 drivers
v0x56443f12c6a0_0 .net "b", 0 0, v0x56443f12cef0_0;  alias, 1 drivers
v0x56443f12c770_0 .net "c", 0 0, v0x56443f12d3b0_0;  alias, 1 drivers
v0x56443f12c810_0 .net "fa", 0 0, v0x56443f12bb50_0;  alias, 1 drivers
v0x56443f12c900_0 .var "y", 0 0;
E_0x56443f12c4b0/0 .event edge, v0x56443f1242f0_0, v0x56443f12bb50_0, v0x56443f12c110_0, v0x56443f12c6a0_0;
E_0x56443f12c4b0/1 .event edge, v0x56443f12c770_0;
E_0x56443f12c4b0 .event/or E_0x56443f12c4b0/0, E_0x56443f12c4b0/1;
S_0x56443f12ca80 .scope module, "n_or" "or_bh" 4 20, 8 4 0, S_0x56443f12b250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x56443f12ccd0_0 .net "a", 0 0, L_0x56443f12ee60;  alias, 1 drivers
v0x56443f12cde0_0 .net "b", 0 0, L_0x56443f12ef90;  alias, 1 drivers
v0x56443f12cef0_0 .var "y", 0 0;
S_0x56443f12cfb0 .scope module, "n_xor" "xor_bh" 4 21, 9 4 0, S_0x56443f12b250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x56443f12d230_0 .net "a", 0 0, L_0x56443f12ee60;  alias, 1 drivers
v0x56443f12d2f0_0 .net "b", 0 0, L_0x56443f12ef90;  alias, 1 drivers
v0x56443f12d3b0_0 .var "y", 0 0;
    .scope S_0x56443f0e6690;
T_0 ;
    %wait E_0x56443f0e0130;
    %load/vec4 v0x56443f0ff920_0;
    %load/vec4 v0x56443f0ff410_0;
    %xor;
    %load/vec4 v0x56443f0a20a0_0;
    %xor;
    %store/vec4 v0x56443f0f6b40_0, 0, 1;
    %load/vec4 v0x56443f0ff920_0;
    %load/vec4 v0x56443f0ff410_0;
    %and;
    %load/vec4 v0x56443f0ff410_0;
    %load/vec4 v0x56443f0a20a0_0;
    %and;
    %or;
    %load/vec4 v0x56443f0a20a0_0;
    %load/vec4 v0x56443f0ff920_0;
    %and;
    %or;
    %store/vec4 v0x56443f0a1e40_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56443f123c60;
T_1 ;
    %wait E_0x56443f0c4160;
    %load/vec4 v0x56443f123e50_0;
    %load/vec4 v0x56443f123f10_0;
    %and;
    %store/vec4 v0x56443f123fb0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56443f124840;
T_2 ;
    %wait E_0x56443f0c4160;
    %load/vec4 v0x56443f124a90_0;
    %load/vec4 v0x56443f124ba0_0;
    %or;
    %store/vec4 v0x56443f124cb0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56443f124d70;
T_3 ;
    %wait E_0x56443f0c4160;
    %load/vec4 v0x56443f124ff0_0;
    %load/vec4 v0x56443f1250b0_0;
    %xor;
    %store/vec4 v0x56443f125170_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56443f124090;
T_4 ;
    %wait E_0x56443f107a70;
    %load/vec4 v0x56443f1242f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %vpi_call 7 17 "$display", "error, y=%b,%b", &PV<v0x56443f1242f0_0, 0, 1>, &PV<v0x56443f1242f0_0, 1, 1> {0 0 0};
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x56443f1245d0_0;
    %store/vec4 v0x56443f1246c0_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x56443f1243d0_0;
    %store/vec4 v0x56443f1246c0_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x56443f124490_0;
    %store/vec4 v0x56443f1246c0_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x56443f124530_0;
    %store/vec4 v0x56443f1246c0_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56443f1288c0;
T_5 ;
    %wait E_0x56443f128b20;
    %load/vec4 v0x56443f128ba0_0;
    %load/vec4 v0x56443f128c80_0;
    %xor;
    %load/vec4 v0x56443f128de0_0;
    %xor;
    %store/vec4 v0x56443f128ed0_0, 0, 1;
    %load/vec4 v0x56443f128ba0_0;
    %load/vec4 v0x56443f128c80_0;
    %and;
    %load/vec4 v0x56443f128c80_0;
    %load/vec4 v0x56443f128de0_0;
    %and;
    %or;
    %load/vec4 v0x56443f128de0_0;
    %load/vec4 v0x56443f128ba0_0;
    %and;
    %or;
    %store/vec4 v0x56443f128d40_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56443f129080;
T_6 ;
    %wait E_0x56443f1292d0;
    %load/vec4 v0x56443f129350_0;
    %load/vec4 v0x56443f129410_0;
    %and;
    %store/vec4 v0x56443f1294b0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56443f129ec0;
T_7 ;
    %wait E_0x56443f1292d0;
    %load/vec4 v0x56443f12a110_0;
    %load/vec4 v0x56443f12a220_0;
    %or;
    %store/vec4 v0x56443f12a330_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56443f12a3f0;
T_8 ;
    %wait E_0x56443f1292d0;
    %load/vec4 v0x56443f12a670_0;
    %load/vec4 v0x56443f12a730_0;
    %xor;
    %store/vec4 v0x56443f12a7f0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56443f129590;
T_9 ;
    %wait E_0x56443f129880;
    %load/vec4 v0x56443f1298f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %vpi_call 7 17 "$display", "error, y=%b,%b", &PV<v0x56443f1298f0_0, 0, 1>, &PV<v0x56443f1298f0_0, 1, 1> {0 0 0};
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x56443f129ca0_0;
    %store/vec4 v0x56443f129d40_0, 0, 1;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x56443f129a40_0;
    %store/vec4 v0x56443f129d40_0, 0, 1;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x56443f129b30_0;
    %store/vec4 v0x56443f129d40_0, 0, 1;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x56443f129c00_0;
    %store/vec4 v0x56443f129d40_0, 0, 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56443f12b4d0;
T_10 ;
    %wait E_0x56443f12b750;
    %load/vec4 v0x56443f12b7d0_0;
    %load/vec4 v0x56443f12b8b0_0;
    %xor;
    %load/vec4 v0x56443f12ba60_0;
    %xor;
    %store/vec4 v0x56443f12bb50_0, 0, 1;
    %load/vec4 v0x56443f12b7d0_0;
    %load/vec4 v0x56443f12b8b0_0;
    %and;
    %load/vec4 v0x56443f12b8b0_0;
    %load/vec4 v0x56443f12ba60_0;
    %and;
    %or;
    %load/vec4 v0x56443f12ba60_0;
    %load/vec4 v0x56443f12b7d0_0;
    %and;
    %or;
    %store/vec4 v0x56443f12b970_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56443f12bce0;
T_11 ;
    %wait E_0x56443f12bf30;
    %load/vec4 v0x56443f12bfb0_0;
    %load/vec4 v0x56443f12c070_0;
    %and;
    %store/vec4 v0x56443f12c110_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56443f12ca80;
T_12 ;
    %wait E_0x56443f12bf30;
    %load/vec4 v0x56443f12ccd0_0;
    %load/vec4 v0x56443f12cde0_0;
    %or;
    %store/vec4 v0x56443f12cef0_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56443f12cfb0;
T_13 ;
    %wait E_0x56443f12bf30;
    %load/vec4 v0x56443f12d230_0;
    %load/vec4 v0x56443f12d2f0_0;
    %xor;
    %store/vec4 v0x56443f12d3b0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56443f12c1f0;
T_14 ;
    %wait E_0x56443f12c4b0;
    %load/vec4 v0x56443f12c520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %vpi_call 7 17 "$display", "error, y=%b,%b", &PV<v0x56443f12c520_0, 0, 1>, &PV<v0x56443f12c520_0, 1, 1> {0 0 0};
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x56443f12c810_0;
    %store/vec4 v0x56443f12c900_0, 0, 1;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x56443f12c5e0_0;
    %store/vec4 v0x56443f12c900_0, 0, 1;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x56443f12c6a0_0;
    %store/vec4 v0x56443f12c900_0, 0, 1;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x56443f12c770_0;
    %store/vec4 v0x56443f12c900_0, 0, 1;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56443f125d70;
T_15 ;
    %wait E_0x56443f125f50;
    %load/vec4 v0x56443f125fd0_0;
    %load/vec4 v0x56443f1260b0_0;
    %xor;
    %load/vec4 v0x56443f126210_0;
    %xor;
    %store/vec4 v0x56443f1262d0_0, 0, 1;
    %load/vec4 v0x56443f125fd0_0;
    %load/vec4 v0x56443f1260b0_0;
    %and;
    %load/vec4 v0x56443f1260b0_0;
    %load/vec4 v0x56443f126210_0;
    %and;
    %or;
    %load/vec4 v0x56443f126210_0;
    %load/vec4 v0x56443f125fd0_0;
    %and;
    %or;
    %store/vec4 v0x56443f126170_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56443f126480;
T_16 ;
    %wait E_0x56443f1266d0;
    %load/vec4 v0x56443f126750_0;
    %load/vec4 v0x56443f126810_0;
    %and;
    %store/vec4 v0x56443f1268b0_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56443f1272a0;
T_17 ;
    %wait E_0x56443f1266d0;
    %load/vec4 v0x56443f1274f0_0;
    %load/vec4 v0x56443f127600_0;
    %or;
    %store/vec4 v0x56443f127710_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x56443f1277d0;
T_18 ;
    %wait E_0x56443f1266d0;
    %load/vec4 v0x56443f127a50_0;
    %load/vec4 v0x56443f127b10_0;
    %xor;
    %store/vec4 v0x56443f127bd0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x56443f126990;
T_19 ;
    %wait E_0x56443f126c80;
    %load/vec4 v0x56443f126cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %vpi_call 7 17 "$display", "error, y=%b,%b", &PV<v0x56443f126cf0_0, 0, 1>, &PV<v0x56443f126cf0_0, 1, 1> {0 0 0};
    %jmp T_19.5;
T_19.0 ;
    %load/vec4 v0x56443f127030_0;
    %store/vec4 v0x56443f127120_0, 0, 1;
    %jmp T_19.5;
T_19.1 ;
    %load/vec4 v0x56443f126e00_0;
    %store/vec4 v0x56443f127120_0, 0, 1;
    %jmp T_19.5;
T_19.2 ;
    %load/vec4 v0x56443f126ec0_0;
    %store/vec4 v0x56443f127120_0, 0, 1;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v0x56443f126f90_0;
    %store/vec4 v0x56443f127120_0, 0, 1;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x56443f0e2820;
T_20 ;
    %vpi_call 2 14 "$monitor", "time=%d, a = %b, b = %b, cin = %b, M = %b, f = %b, cout = %b", $time, v0x56443f12e820_0, v0x56443f12e8e0_0, v0x56443f12e980_0, v0x56443f12e740_0, v0x56443f12eac0_0, v0x56443f12ea20_0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x56443f0e2820;
T_21 ;
    %vpi_call 2 17 "$dumpfile", "alu_bench.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56443f0e2820 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56443f12e820_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56443f12e8e0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56443f12e740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56443f12e980_0, 0, 1;
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "alu_testbench.v";
    "./alu_4_bits.v";
    "./alu_1_bit.v";
    "./full_adder.v";
    "./and.v";
    "./mux_4_bits.v";
    "./or.v";
    "./xor.v";
