
control_demoliiton_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a074  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  0800a204  0800a204  0000b204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a46c  0800a46c  0000c14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a46c  0800a46c  0000b46c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a474  0800a474  0000c14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a474  0800a474  0000b474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a478  0800a478  0000b478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800a47c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c14c  2**0
                  CONTENTS
 10 .bss          00001e90  2000014c  2000014c  0000c14c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001fdc  20001fdc  0000c14c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c14c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017a6c  00000000  00000000  0000c17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004276  00000000  00000000  00023be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012a8  00000000  00000000  00027e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e1c  00000000  00000000  00029108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000258ce  00000000  00000000  00029f24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a5c1  00000000  00000000  0004f7f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1ff7  00000000  00000000  00069db3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013bdaa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005070  00000000  00000000  0013bdf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000083  00000000  00000000  00140e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a1ec 	.word	0x0800a1ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	0800a1ec 	.word	0x0800a1ec

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08c      	sub	sp, #48	@ 0x30
 8000574:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	f107 031c 	add.w	r3, r7, #28
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	609a      	str	r2, [r3, #8]
 8000582:	60da      	str	r2, [r3, #12]
 8000584:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
 800058a:	4b75      	ldr	r3, [pc, #468]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058e:	4a74      	ldr	r2, [pc, #464]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000590:	f043 0310 	orr.w	r3, r3, #16
 8000594:	6313      	str	r3, [r2, #48]	@ 0x30
 8000596:	4b72      	ldr	r3, [pc, #456]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059a:	f003 0310 	and.w	r3, r3, #16
 800059e:	61bb      	str	r3, [r7, #24]
 80005a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	617b      	str	r3, [r7, #20]
 80005a6:	4b6e      	ldr	r3, [pc, #440]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	4a6d      	ldr	r2, [pc, #436]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005ac:	f043 0304 	orr.w	r3, r3, #4
 80005b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b2:	4b6b      	ldr	r3, [pc, #428]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	f003 0304 	and.w	r3, r3, #4
 80005ba:	617b      	str	r3, [r7, #20]
 80005bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	613b      	str	r3, [r7, #16]
 80005c2:	4b67      	ldr	r3, [pc, #412]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	4a66      	ldr	r2, [pc, #408]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ce:	4b64      	ldr	r3, [pc, #400]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005d6:	613b      	str	r3, [r7, #16]
 80005d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	4b60      	ldr	r3, [pc, #384]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e2:	4a5f      	ldr	r2, [pc, #380]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005e4:	f043 0301 	orr.w	r3, r3, #1
 80005e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ea:	4b5d      	ldr	r3, [pc, #372]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ee:	f003 0301 	and.w	r3, r3, #1
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	4b59      	ldr	r3, [pc, #356]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fe:	4a58      	ldr	r2, [pc, #352]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000600:	f043 0302 	orr.w	r3, r3, #2
 8000604:	6313      	str	r3, [r2, #48]	@ 0x30
 8000606:	4b56      	ldr	r3, [pc, #344]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060a:	f003 0302 	and.w	r3, r3, #2
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	4b52      	ldr	r3, [pc, #328]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	4a51      	ldr	r2, [pc, #324]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 800061c:	f043 0308 	orr.w	r3, r3, #8
 8000620:	6313      	str	r3, [r2, #48]	@ 0x30
 8000622:	4b4f      	ldr	r3, [pc, #316]	@ (8000760 <MX_GPIO_Init+0x1f0>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|Lora_M0_Pin|Lora_M1_Pin, GPIO_PIN_RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	2138      	movs	r1, #56	@ 0x38
 8000632:	484c      	ldr	r0, [pc, #304]	@ (8000764 <MX_GPIO_Init+0x1f4>)
 8000634:	f001 faec 	bl	8001c10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000638:	2201      	movs	r2, #1
 800063a:	2101      	movs	r1, #1
 800063c:	484a      	ldr	r0, [pc, #296]	@ (8000768 <MX_GPIO_Init+0x1f8>)
 800063e:	f001 fae7 	bl	8001c10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	2110      	movs	r1, #16
 8000646:	4849      	ldr	r0, [pc, #292]	@ (800076c <MX_GPIO_Init+0x1fc>)
 8000648:	f001 fae2 	bl	8001c10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000652:	4847      	ldr	r0, [pc, #284]	@ (8000770 <MX_GPIO_Init+0x200>)
 8000654:	f001 fadc 	bl	8001c10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|Lora_M0_Pin|Lora_M1_Pin;
 8000658:	2338      	movs	r3, #56	@ 0x38
 800065a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065c:	2301      	movs	r3, #1
 800065e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000660:	2300      	movs	r3, #0
 8000662:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000664:	2300      	movs	r3, #0
 8000666:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000668:	f107 031c 	add.w	r3, r7, #28
 800066c:	4619      	mov	r1, r3
 800066e:	483d      	ldr	r0, [pc, #244]	@ (8000764 <MX_GPIO_Init+0x1f4>)
 8000670:	f001 f932 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000674:	2301      	movs	r3, #1
 8000676:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000678:	2301      	movs	r3, #1
 800067a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	2300      	movs	r3, #0
 800067e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000680:	2300      	movs	r3, #0
 8000682:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000684:	f107 031c 	add.w	r3, r7, #28
 8000688:	4619      	mov	r1, r3
 800068a:	4837      	ldr	r0, [pc, #220]	@ (8000768 <MX_GPIO_Init+0x1f8>)
 800068c:	f001 f924 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000690:	2308      	movs	r3, #8
 8000692:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000694:	2302      	movs	r3, #2
 8000696:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	2300      	movs	r3, #0
 800069a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069c:	2300      	movs	r3, #0
 800069e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006a0:	2305      	movs	r3, #5
 80006a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80006a4:	f107 031c 	add.w	r3, r7, #28
 80006a8:	4619      	mov	r1, r3
 80006aa:	482f      	ldr	r0, [pc, #188]	@ (8000768 <MX_GPIO_Init+0x1f8>)
 80006ac:	f001 f914 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80006b0:	2304      	movs	r3, #4
 80006b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006b4:	2300      	movs	r3, #0
 80006b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b8:	2300      	movs	r3, #0
 80006ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80006bc:	f107 031c 	add.w	r3, r7, #28
 80006c0:	4619      	mov	r1, r3
 80006c2:	482b      	ldr	r0, [pc, #172]	@ (8000770 <MX_GPIO_Init+0x200>)
 80006c4:	f001 f908 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80006c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ce:	2302      	movs	r3, #2
 80006d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d6:	2300      	movs	r3, #0
 80006d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006da:	2305      	movs	r3, #5
 80006dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80006de:	f107 031c 	add.w	r3, r7, #28
 80006e2:	4619      	mov	r1, r3
 80006e4:	4822      	ldr	r0, [pc, #136]	@ (8000770 <MX_GPIO_Init+0x200>)
 80006e6:	f001 f8f7 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 80006ea:	2310      	movs	r3, #16
 80006ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ee:	2301      	movs	r3, #1
 80006f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f6:	2300      	movs	r3, #0
 80006f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 80006fa:	f107 031c 	add.w	r3, r7, #28
 80006fe:	4619      	mov	r1, r3
 8000700:	481a      	ldr	r0, [pc, #104]	@ (800076c <MX_GPIO_Init+0x1fc>)
 8000702:	f001 f8e9 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000706:	2320      	movs	r3, #32
 8000708:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800070a:	2300      	movs	r3, #0
 800070c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070e:	2300      	movs	r3, #0
 8000710:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000712:	f107 031c 	add.w	r3, r7, #28
 8000716:	4619      	mov	r1, r3
 8000718:	4814      	ldr	r0, [pc, #80]	@ (800076c <MX_GPIO_Init+0x1fc>)
 800071a:	f001 f8dd 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800071e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000722:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000724:	2301      	movs	r3, #1
 8000726:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000728:	2300      	movs	r3, #0
 800072a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072c:	2300      	movs	r3, #0
 800072e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000730:	f107 031c 	add.w	r3, r7, #28
 8000734:	4619      	mov	r1, r3
 8000736:	480e      	ldr	r0, [pc, #56]	@ (8000770 <MX_GPIO_Init+0x200>)
 8000738:	f001 f8ce 	bl	80018d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800073c:	2302      	movs	r3, #2
 800073e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000740:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000744:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800074a:	f107 031c 	add.w	r3, r7, #28
 800074e:	4619      	mov	r1, r3
 8000750:	4804      	ldr	r0, [pc, #16]	@ (8000764 <MX_GPIO_Init+0x1f4>)
 8000752:	f001 f8c1 	bl	80018d8 <HAL_GPIO_Init>

}
 8000756:	bf00      	nop
 8000758:	3730      	adds	r7, #48	@ 0x30
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40023800 	.word	0x40023800
 8000764:	40021000 	.word	0x40021000
 8000768:	40020800 	.word	0x40020800
 800076c:	40020c00 	.word	0x40020c00
 8000770:	40020400 	.word	0x40020400

08000774 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000778:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <MX_I2S3_Init+0x54>)
 800077a:	4a14      	ldr	r2, [pc, #80]	@ (80007cc <MX_I2S3_Init+0x58>)
 800077c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800077e:	4b12      	ldr	r3, [pc, #72]	@ (80007c8 <MX_I2S3_Init+0x54>)
 8000780:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000784:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000786:	4b10      	ldr	r3, [pc, #64]	@ (80007c8 <MX_I2S3_Init+0x54>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800078c:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <MX_I2S3_Init+0x54>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000792:	4b0d      	ldr	r3, [pc, #52]	@ (80007c8 <MX_I2S3_Init+0x54>)
 8000794:	2200      	movs	r2, #0
 8000796:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000798:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <MX_I2S3_Init+0x54>)
 800079a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800079e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80007a0:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80007a6:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80007b2:	4805      	ldr	r0, [pc, #20]	@ (80007c8 <MX_I2S3_Init+0x54>)
 80007b4:	f001 fa46 	bl	8001c44 <HAL_I2S_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80007be:	f000 fcab 	bl	8001118 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000168 	.word	0x20000168
 80007cc:	40003c00 	.word	0x40003c00

080007d0 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08e      	sub	sp, #56	@ 0x38
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
 80007e0:	605a      	str	r2, [r3, #4]
 80007e2:	609a      	str	r2, [r3, #8]
 80007e4:	60da      	str	r2, [r3, #12]
 80007e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a31      	ldr	r2, [pc, #196]	@ (80008c0 <HAL_I2S_MspInit+0xf0>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d15a      	bne.n	80008b6 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000800:	2301      	movs	r3, #1
 8000802:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000804:	23c0      	movs	r3, #192	@ 0xc0
 8000806:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000808:	2302      	movs	r3, #2
 800080a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800080c:	f107 0314 	add.w	r3, r7, #20
 8000810:	4618      	mov	r0, r3
 8000812:	f003 fda1 	bl	8004358 <HAL_RCCEx_PeriphCLKConfig>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 800081c:	f000 fc7c 	bl	8001118 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000820:	2300      	movs	r3, #0
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	4b27      	ldr	r3, [pc, #156]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000828:	4a26      	ldr	r2, [pc, #152]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 800082a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800082e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000830:	4b24      	ldr	r3, [pc, #144]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000834:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000838:	613b      	str	r3, [r7, #16]
 800083a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800083c:	2300      	movs	r3, #0
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	4b20      	ldr	r3, [pc, #128]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000844:	4a1f      	ldr	r2, [pc, #124]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000846:	f043 0301 	orr.w	r3, r3, #1
 800084a:	6313      	str	r3, [r2, #48]	@ 0x30
 800084c:	4b1d      	ldr	r3, [pc, #116]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 800084e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000850:	f003 0301 	and.w	r3, r3, #1
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000858:	2300      	movs	r3, #0
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	4b19      	ldr	r3, [pc, #100]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 800085e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000860:	4a18      	ldr	r2, [pc, #96]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 8000862:	f043 0304 	orr.w	r3, r3, #4
 8000866:	6313      	str	r3, [r2, #48]	@ 0x30
 8000868:	4b16      	ldr	r3, [pc, #88]	@ (80008c4 <HAL_I2S_MspInit+0xf4>)
 800086a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086c:	f003 0304 	and.w	r3, r3, #4
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000874:	2310      	movs	r3, #16
 8000876:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000878:	2302      	movs	r3, #2
 800087a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	2300      	movs	r3, #0
 8000882:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000884:	2306      	movs	r3, #6
 8000886:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000888:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800088c:	4619      	mov	r1, r3
 800088e:	480e      	ldr	r0, [pc, #56]	@ (80008c8 <HAL_I2S_MspInit+0xf8>)
 8000890:	f001 f822 	bl	80018d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8000894:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000898:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089a:	2302      	movs	r3, #2
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008a6:	2306      	movs	r3, #6
 80008a8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008ae:	4619      	mov	r1, r3
 80008b0:	4806      	ldr	r0, [pc, #24]	@ (80008cc <HAL_I2S_MspInit+0xfc>)
 80008b2:	f001 f811 	bl	80018d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80008b6:	bf00      	nop
 80008b8:	3738      	adds	r7, #56	@ 0x38
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40003c00 	.word	0x40003c00
 80008c4:	40023800 	.word	0x40023800
 80008c8:	40020000 	.word	0x40020000
 80008cc:	40020800 	.word	0x40020800

080008d0 <LoRa_SetMode>:
  * @brief  Set LoRa module mode
  * @param  mode: LORA_MODE_NORMAL or LORA_MODE_SLEEP
  * @retval None
  */
static void LoRa_SetMode(LoRa_Mode_t mode)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	4603      	mov	r3, r0
 80008d8:	71fb      	strb	r3, [r7, #7]
    if (M0_Port == NULL || M1_Port == NULL)
 80008da:	4b1a      	ldr	r3, [pc, #104]	@ (8000944 <LoRa_SetMode+0x74>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d02b      	beq.n	800093a <LoRa_SetMode+0x6a>
 80008e2:	4b19      	ldr	r3, [pc, #100]	@ (8000948 <LoRa_SetMode+0x78>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d027      	beq.n	800093a <LoRa_SetMode+0x6a>
    {
        return;
    }

    if (mode == LORA_MODE_SLEEP)
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d110      	bne.n	8000912 <LoRa_SetMode+0x42>
    {
        // M0=1, M1=1 - Configuration mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_SET);
 80008f0:	4b14      	ldr	r3, [pc, #80]	@ (8000944 <LoRa_SetMode+0x74>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a15      	ldr	r2, [pc, #84]	@ (800094c <LoRa_SetMode+0x7c>)
 80008f6:	8811      	ldrh	r1, [r2, #0]
 80008f8:	2201      	movs	r2, #1
 80008fa:	4618      	mov	r0, r3
 80008fc:	f001 f988 	bl	8001c10 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_SET);
 8000900:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <LoRa_SetMode+0x78>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a12      	ldr	r2, [pc, #72]	@ (8000950 <LoRa_SetMode+0x80>)
 8000906:	8811      	ldrh	r1, [r2, #0]
 8000908:	2201      	movs	r2, #1
 800090a:	4618      	mov	r0, r3
 800090c:	f001 f980 	bl	8001c10 <HAL_GPIO_WritePin>
 8000910:	e00f      	b.n	8000932 <LoRa_SetMode+0x62>
    }
    else
    {
        // M0=0, M1=0 - Normal mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_RESET);
 8000912:	4b0c      	ldr	r3, [pc, #48]	@ (8000944 <LoRa_SetMode+0x74>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	4a0d      	ldr	r2, [pc, #52]	@ (800094c <LoRa_SetMode+0x7c>)
 8000918:	8811      	ldrh	r1, [r2, #0]
 800091a:	2200      	movs	r2, #0
 800091c:	4618      	mov	r0, r3
 800091e:	f001 f977 	bl	8001c10 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_RESET);
 8000922:	4b09      	ldr	r3, [pc, #36]	@ (8000948 <LoRa_SetMode+0x78>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a0a      	ldr	r2, [pc, #40]	@ (8000950 <LoRa_SetMode+0x80>)
 8000928:	8811      	ldrh	r1, [r2, #0]
 800092a:	2200      	movs	r2, #0
 800092c:	4618      	mov	r0, r3
 800092e:	f001 f96f 	bl	8001c10 <HAL_GPIO_WritePin>
    }

    HAL_Delay(50);
 8000932:	2032      	movs	r0, #50	@ 0x32
 8000934:	f000 fe08 	bl	8001548 <HAL_Delay>
 8000938:	e000      	b.n	800093c <LoRa_SetMode+0x6c>
        return;
 800093a:	bf00      	nop
}
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	200001b4 	.word	0x200001b4
 8000948:	200001bc 	.word	0x200001bc
 800094c:	200001b8 	.word	0x200001b8
 8000950:	200001c0 	.word	0x200001c0

08000954 <LoRa_Receiver_Init>:
  * @param  m1_pin: GPIO pin for M1
  * @retval None
  */
void LoRa_Receiver_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *m0_port, uint16_t m0_pin,
                        GPIO_TypeDef *m1_port, uint16_t m1_pin)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	60f8      	str	r0, [r7, #12]
 800095c:	60b9      	str	r1, [r7, #8]
 800095e:	603b      	str	r3, [r7, #0]
 8000960:	4613      	mov	r3, r2
 8000962:	80fb      	strh	r3, [r7, #6]
    huart_lora = huart;
 8000964:	4a1a      	ldr	r2, [pc, #104]	@ (80009d0 <LoRa_Receiver_Init+0x7c>)
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	6013      	str	r3, [r2, #0]
    M0_Port = m0_port;
 800096a:	4a1a      	ldr	r2, [pc, #104]	@ (80009d4 <LoRa_Receiver_Init+0x80>)
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	6013      	str	r3, [r2, #0]
    M0_Pin = m0_pin;
 8000970:	4a19      	ldr	r2, [pc, #100]	@ (80009d8 <LoRa_Receiver_Init+0x84>)
 8000972:	88fb      	ldrh	r3, [r7, #6]
 8000974:	8013      	strh	r3, [r2, #0]
    M1_Port = m1_port;
 8000976:	4a19      	ldr	r2, [pc, #100]	@ (80009dc <LoRa_Receiver_Init+0x88>)
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	6013      	str	r3, [r2, #0]
    M1_Pin = m1_pin;
 800097c:	4a18      	ldr	r2, [pc, #96]	@ (80009e0 <LoRa_Receiver_Init+0x8c>)
 800097e:	8b3b      	ldrh	r3, [r7, #24]
 8000980:	8013      	strh	r3, [r2, #0]

    rx_state = RX_STATE_WAIT_HEADER1;
 8000982:	4b18      	ldr	r3, [pc, #96]	@ (80009e4 <LoRa_Receiver_Init+0x90>)
 8000984:	2200      	movs	r2, #0
 8000986:	701a      	strb	r2, [r3, #0]
    rx_count = 0;
 8000988:	4b17      	ldr	r3, [pc, #92]	@ (80009e8 <LoRa_Receiver_Init+0x94>)
 800098a:	2200      	movs	r2, #0
 800098c:	701a      	strb	r2, [r3, #0]
    packet_ready = false;
 800098e:	4b17      	ldr	r3, [pc, #92]	@ (80009ec <LoRa_Receiver_Init+0x98>)
 8000990:	2200      	movs	r2, #0
 8000992:	701a      	strb	r2, [r3, #0]
    memset(rx_packet, 0, PACKET_DATA_SIZE);
 8000994:	2208      	movs	r2, #8
 8000996:	2100      	movs	r1, #0
 8000998:	4815      	ldr	r0, [pc, #84]	@ (80009f0 <LoRa_Receiver_Init+0x9c>)
 800099a:	f008 ff9f 	bl	80098dc <memset>
    memset(&received_data, 0, sizeof(LoRa_ReceivedData_t));
 800099e:	221a      	movs	r2, #26
 80009a0:	2100      	movs	r1, #0
 80009a2:	4814      	ldr	r0, [pc, #80]	@ (80009f4 <LoRa_Receiver_Init+0xa0>)
 80009a4:	f008 ff9a 	bl	80098dc <memset>

    if (huart_lora != NULL && M0_Port != NULL && M1_Port != NULL)
 80009a8:	4b09      	ldr	r3, [pc, #36]	@ (80009d0 <LoRa_Receiver_Init+0x7c>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d00a      	beq.n	80009c6 <LoRa_Receiver_Init+0x72>
 80009b0:	4b08      	ldr	r3, [pc, #32]	@ (80009d4 <LoRa_Receiver_Init+0x80>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d006      	beq.n	80009c6 <LoRa_Receiver_Init+0x72>
 80009b8:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <LoRa_Receiver_Init+0x88>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d002      	beq.n	80009c6 <LoRa_Receiver_Init+0x72>
    {
        // Set to normal mode
        LoRa_SetMode(LORA_MODE_NORMAL);
 80009c0:	2000      	movs	r0, #0
 80009c2:	f7ff ff85 	bl	80008d0 <LoRa_SetMode>
    }
}
 80009c6:	bf00      	nop
 80009c8:	3710      	adds	r7, #16
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	200001b0 	.word	0x200001b0
 80009d4:	200001b4 	.word	0x200001b4
 80009d8:	200001b8 	.word	0x200001b8
 80009dc:	200001bc 	.word	0x200001bc
 80009e0:	200001c0 	.word	0x200001c0
 80009e4:	200001de 	.word	0x200001de
 80009e8:	200001e9 	.word	0x200001e9
 80009ec:	200001ea 	.word	0x200001ea
 80009f0:	200001e0 	.word	0x200001e0
 80009f4:	200001c4 	.word	0x200001c4

080009f8 <LoRa_Receiver_Configure>:
  * @note   MUST be called once during initialization
  * @note   Configuration MUST BE SAME as transmitter
  * @retval true if successful
  */
bool LoRa_Receiver_Configure(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
    if (huart_lora == NULL || M0_Port == NULL || M1_Port == NULL)
 80009fe:	4b20      	ldr	r3, [pc, #128]	@ (8000a80 <LoRa_Receiver_Configure+0x88>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d007      	beq.n	8000a16 <LoRa_Receiver_Configure+0x1e>
 8000a06:	4b1f      	ldr	r3, [pc, #124]	@ (8000a84 <LoRa_Receiver_Configure+0x8c>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d003      	beq.n	8000a16 <LoRa_Receiver_Configure+0x1e>
 8000a0e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a88 <LoRa_Receiver_Configure+0x90>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d101      	bne.n	8000a1a <LoRa_Receiver_Configure+0x22>
    {
        return false;
 8000a16:	2300      	movs	r3, #0
 8000a18:	e02e      	b.n	8000a78 <LoRa_Receiver_Configure+0x80>
    }

    // Enter configuration mode
    LoRa_SetMode(LORA_MODE_SLEEP);
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	f7ff ff58 	bl	80008d0 <LoRa_SetMode>

    uint8_t cmd_buffer[11];

    // Write configuration command
    cmd_buffer[0] = 0xC0;  // Write command
 8000a20:	23c0      	movs	r3, #192	@ 0xc0
 8000a22:	713b      	strb	r3, [r7, #4]
    cmd_buffer[1] = 0x00;  // Start address
 8000a24:	2300      	movs	r3, #0
 8000a26:	717b      	strb	r3, [r7, #5]
    cmd_buffer[2] = 0x08;  // Length
 8000a28:	2308      	movs	r3, #8
 8000a2a:	71bb      	strb	r3, [r7, #6]

    // ADDH - Address High byte
    cmd_buffer[3] = (LORA_ADDRESS >> 8) & 0xFF;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	71fb      	strb	r3, [r7, #7]

    // ADDL - Address Low byte
    cmd_buffer[4] = LORA_ADDRESS & 0xFF;
 8000a30:	2300      	movs	r3, #0
 8000a32:	723b      	strb	r3, [r7, #8]

    // REG0 - UART: 9600bps, 8N1
    cmd_buffer[5] = 0x62;
 8000a34:	2362      	movs	r3, #98	@ 0x62
 8000a36:	727b      	strb	r3, [r7, #9]

    // REG1 - Air rate and TX power
    cmd_buffer[6] = ((LORA_AIR_RATE & 0x07) << 5) | (LORA_TX_POWER & 0x03);
 8000a38:	23a0      	movs	r3, #160	@ 0xa0
 8000a3a:	72bb      	strb	r3, [r7, #10]

    // REG2 - Channel
    cmd_buffer[7] = LORA_CHANNEL & 0x7F;
 8000a3c:	2317      	movs	r3, #23
 8000a3e:	72fb      	strb	r3, [r7, #11]

    // REG3 - RSSI enabled, FEC enabled
    cmd_buffer[8] = 0x84;
 8000a40:	2384      	movs	r3, #132	@ 0x84
 8000a42:	733b      	strb	r3, [r7, #12]

    // CRYPT - No encryption
    cmd_buffer[9] = 0x00;
 8000a44:	2300      	movs	r3, #0
 8000a46:	737b      	strb	r3, [r7, #13]
    cmd_buffer[10] = 0x00;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	73bb      	strb	r3, [r7, #14]

    // Send configuration
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, cmd_buffer, 11, LORA_TIMEOUT);
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a80 <LoRa_Receiver_Configure+0x88>)
 8000a4e:	6818      	ldr	r0, [r3, #0]
 8000a50:	1d39      	adds	r1, r7, #4
 8000a52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a56:	220b      	movs	r2, #11
 8000a58:	f003 fe99 	bl	800478e <HAL_UART_Transmit>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(100);
 8000a60:	2064      	movs	r0, #100	@ 0x64
 8000a62:	f000 fd71 	bl	8001548 <HAL_Delay>

    // Return to normal mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 8000a66:	2000      	movs	r0, #0
 8000a68:	f7ff ff32 	bl	80008d0 <LoRa_SetMode>

    return (status == HAL_OK);
 8000a6c:	7bfb      	ldrb	r3, [r7, #15]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	bf0c      	ite	eq
 8000a72:	2301      	moveq	r3, #1
 8000a74:	2300      	movne	r3, #0
 8000a76:	b2db      	uxtb	r3, r3
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3710      	adds	r7, #16
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	200001b0 	.word	0x200001b0
 8000a84:	200001b4 	.word	0x200001b4
 8000a88:	200001bc 	.word	0x200001bc

08000a8c <LoRa_Receiver_StartListening>:
/**
  * @brief  Start listening for LoRa data (using interrupt)
  * @retval None
  */
void LoRa_Receiver_StartListening(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
    if (huart_lora != NULL)
 8000a90:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <LoRa_Receiver_StartListening+0x20>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d006      	beq.n	8000aa6 <LoRa_Receiver_StartListening+0x1a>
    {
        // Start receiving data in interrupt mode (one byte at a time)
        HAL_UART_Receive_IT(huart_lora, &rx_byte, 1);
 8000a98:	4b04      	ldr	r3, [pc, #16]	@ (8000aac <LoRa_Receiver_StartListening+0x20>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	4904      	ldr	r1, [pc, #16]	@ (8000ab0 <LoRa_Receiver_StartListening+0x24>)
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f003 feff 	bl	80048a4 <HAL_UART_Receive_IT>
    }
}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	200001b0 	.word	0x200001b0
 8000ab0:	200001e8 	.word	0x200001e8

08000ab4 <LoRa_Receiver_IsDataAvailable>:
/**
  * @brief  Check if data packet is available
  * @retval true if packet ready, false otherwise
  */
bool LoRa_Receiver_IsDataAvailable(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
    return packet_ready;
 8000ab8:	4b03      	ldr	r3, [pc, #12]	@ (8000ac8 <LoRa_Receiver_IsDataAvailable+0x14>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	b2db      	uxtb	r3, r3
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr
 8000ac8:	200001ea 	.word	0x200001ea

08000acc <LoRa_Receiver_GetData>:
  * @brief  Get received data packet
  * @param  data: pointer to LoRa_ReceivedData_t structure
  * @retval true if successful, false otherwise
  */
bool LoRa_Receiver_GetData(LoRa_ReceivedData_t *data)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
    if (!packet_ready || data == NULL)
 8000ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <LoRa_Receiver_GetData+0x3c>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	f083 0301 	eor.w	r3, r3, #1
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d102      	bne.n	8000aea <LoRa_Receiver_GetData+0x1e>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d101      	bne.n	8000aee <LoRa_Receiver_GetData+0x22>
    {
        return false;
 8000aea:	2300      	movs	r3, #0
 8000aec:	e008      	b.n	8000b00 <LoRa_Receiver_GetData+0x34>
    }

    // Copy data
    memcpy(data, &received_data, sizeof(LoRa_ReceivedData_t));
 8000aee:	221a      	movs	r2, #26
 8000af0:	4906      	ldr	r1, [pc, #24]	@ (8000b0c <LoRa_Receiver_GetData+0x40>)
 8000af2:	6878      	ldr	r0, [r7, #4]
 8000af4:	f008 ff20 	bl	8009938 <memcpy>

    // Reset flag
    packet_ready = false;
 8000af8:	4b03      	ldr	r3, [pc, #12]	@ (8000b08 <LoRa_Receiver_GetData+0x3c>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	701a      	strb	r2, [r3, #0]

    return true;
 8000afe:	2301      	movs	r3, #1
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3708      	adds	r7, #8
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	200001ea 	.word	0x200001ea
 8000b0c:	200001c4 	.word	0x200001c4

08000b10 <LoRa_Receiver_IRQHandler>:
  * @note   This function should be called from HAL_UART_RxCpltCallback
  * @note   Uses state machine for packet synchronization (NO CHECKSUM for speed)
  * @retval None
  */
void LoRa_Receiver_IRQHandler(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
    if (huart_lora == NULL) return;
 8000b14:	4b27      	ldr	r3, [pc, #156]	@ (8000bb4 <LoRa_Receiver_IRQHandler+0xa4>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d049      	beq.n	8000bb0 <LoRa_Receiver_IRQHandler+0xa0>

    switch (rx_state)
 8000b1c:	4b26      	ldr	r3, [pc, #152]	@ (8000bb8 <LoRa_Receiver_IRQHandler+0xa8>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b02      	cmp	r3, #2
 8000b22:	d01d      	beq.n	8000b60 <LoRa_Receiver_IRQHandler+0x50>
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	dc3b      	bgt.n	8000ba0 <LoRa_Receiver_IRQHandler+0x90>
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d002      	beq.n	8000b32 <LoRa_Receiver_IRQHandler+0x22>
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d008      	beq.n	8000b42 <LoRa_Receiver_IRQHandler+0x32>
 8000b30:	e036      	b.n	8000ba0 <LoRa_Receiver_IRQHandler+0x90>
    {
        case RX_STATE_WAIT_HEADER1:
            if (rx_byte == PACKET_HEADER1)  // Wait for 0xAA
 8000b32:	4b22      	ldr	r3, [pc, #136]	@ (8000bbc <LoRa_Receiver_IRQHandler+0xac>)
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	2baa      	cmp	r3, #170	@ 0xaa
 8000b38:	d12f      	bne.n	8000b9a <LoRa_Receiver_IRQHandler+0x8a>
            {
                rx_state = RX_STATE_WAIT_HEADER2;
 8000b3a:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb8 <LoRa_Receiver_IRQHandler+0xa8>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000b40:	e02b      	b.n	8000b9a <LoRa_Receiver_IRQHandler+0x8a>

        case RX_STATE_WAIT_HEADER2:
            if (rx_byte == PACKET_HEADER2)  // Wait for 0x55
 8000b42:	4b1e      	ldr	r3, [pc, #120]	@ (8000bbc <LoRa_Receiver_IRQHandler+0xac>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	2b55      	cmp	r3, #85	@ 0x55
 8000b48:	d106      	bne.n	8000b58 <LoRa_Receiver_IRQHandler+0x48>
            {
                rx_state = RX_STATE_RECEIVING_DATA;
 8000b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb8 <LoRa_Receiver_IRQHandler+0xa8>)
 8000b4c:	2202      	movs	r2, #2
 8000b4e:	701a      	strb	r2, [r3, #0]
                rx_count = 0;
 8000b50:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc0 <LoRa_Receiver_IRQHandler+0xb0>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	701a      	strb	r2, [r3, #0]
            else
            {
                // Wrong header, go back to waiting
                rx_state = RX_STATE_WAIT_HEADER1;
            }
            break;
 8000b56:	e023      	b.n	8000ba0 <LoRa_Receiver_IRQHandler+0x90>
                rx_state = RX_STATE_WAIT_HEADER1;
 8000b58:	4b17      	ldr	r3, [pc, #92]	@ (8000bb8 <LoRa_Receiver_IRQHandler+0xa8>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	701a      	strb	r2, [r3, #0]
            break;
 8000b5e:	e01f      	b.n	8000ba0 <LoRa_Receiver_IRQHandler+0x90>

        case RX_STATE_RECEIVING_DATA:
            // Collect 8 bytes of data
            rx_packet[rx_count++] = rx_byte;
 8000b60:	4b17      	ldr	r3, [pc, #92]	@ (8000bc0 <LoRa_Receiver_IRQHandler+0xb0>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	1c5a      	adds	r2, r3, #1
 8000b68:	b2d1      	uxtb	r1, r2
 8000b6a:	4a15      	ldr	r2, [pc, #84]	@ (8000bc0 <LoRa_Receiver_IRQHandler+0xb0>)
 8000b6c:	7011      	strb	r1, [r2, #0]
 8000b6e:	461a      	mov	r2, r3
 8000b70:	4b12      	ldr	r3, [pc, #72]	@ (8000bbc <LoRa_Receiver_IRQHandler+0xac>)
 8000b72:	7819      	ldrb	r1, [r3, #0]
 8000b74:	4b13      	ldr	r3, [pc, #76]	@ (8000bc4 <LoRa_Receiver_IRQHandler+0xb4>)
 8000b76:	5499      	strb	r1, [r3, r2]

            if (rx_count >= PACKET_DATA_SIZE)
 8000b78:	4b11      	ldr	r3, [pc, #68]	@ (8000bc0 <LoRa_Receiver_IRQHandler+0xb0>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	2b07      	cmp	r3, #7
 8000b80:	d90d      	bls.n	8000b9e <LoRa_Receiver_IRQHandler+0x8e>
            {
                // All 8 bytes received! Parse immediately (NO CHECKSUM for speed)
                LoRa_ParseBinaryPacket();
 8000b82:	f000 f823 	bl	8000bcc <LoRa_ParseBinaryPacket>
                packet_ready = true;
 8000b86:	4b10      	ldr	r3, [pc, #64]	@ (8000bc8 <LoRa_Receiver_IRQHandler+0xb8>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	701a      	strb	r2, [r3, #0]

                // Reset state machine for next packet
                rx_state = RX_STATE_WAIT_HEADER1;
 8000b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb8 <LoRa_Receiver_IRQHandler+0xa8>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	701a      	strb	r2, [r3, #0]
                rx_count = 0;
 8000b92:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc0 <LoRa_Receiver_IRQHandler+0xb0>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000b98:	e001      	b.n	8000b9e <LoRa_Receiver_IRQHandler+0x8e>
            break;
 8000b9a:	bf00      	nop
 8000b9c:	e000      	b.n	8000ba0 <LoRa_Receiver_IRQHandler+0x90>
            break;
 8000b9e:	bf00      	nop
    }

    // Continue receiving next byte
    HAL_UART_Receive_IT(huart_lora, &rx_byte, 1);
 8000ba0:	4b04      	ldr	r3, [pc, #16]	@ (8000bb4 <LoRa_Receiver_IRQHandler+0xa4>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	4905      	ldr	r1, [pc, #20]	@ (8000bbc <LoRa_Receiver_IRQHandler+0xac>)
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f003 fe7b 	bl	80048a4 <HAL_UART_Receive_IT>
 8000bae:	e000      	b.n	8000bb2 <LoRa_Receiver_IRQHandler+0xa2>
    if (huart_lora == NULL) return;
 8000bb0:	bf00      	nop
}
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	200001b0 	.word	0x200001b0
 8000bb8:	200001de 	.word	0x200001de
 8000bbc:	200001e8 	.word	0x200001e8
 8000bc0:	200001e9 	.word	0x200001e9
 8000bc4:	200001e0 	.word	0x200001e0
 8000bc8:	200001ea 	.word	0x200001ea

08000bcc <LoRa_ParseBinaryPacket>:
  *         Byte 5: r1
  *         Byte 6-7: switches (2 bytes bit-packed)
  * @retval None
  */
static void LoRa_ParseBinaryPacket(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
    // Direct copy from packet buffer
    received_data.joy_left_x = rx_packet[0];
 8000bd2:	4b50      	ldr	r3, [pc, #320]	@ (8000d14 <LoRa_ParseBinaryPacket+0x148>)
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	4b4f      	ldr	r3, [pc, #316]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000bda:	801a      	strh	r2, [r3, #0]
    received_data.joy_left_y = rx_packet[1];
 8000bdc:	4b4d      	ldr	r3, [pc, #308]	@ (8000d14 <LoRa_ParseBinaryPacket+0x148>)
 8000bde:	785b      	ldrb	r3, [r3, #1]
 8000be0:	461a      	mov	r2, r3
 8000be2:	4b4d      	ldr	r3, [pc, #308]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000be4:	805a      	strh	r2, [r3, #2]
    received_data.joy_right_x = rx_packet[2];
 8000be6:	4b4b      	ldr	r3, [pc, #300]	@ (8000d14 <LoRa_ParseBinaryPacket+0x148>)
 8000be8:	789b      	ldrb	r3, [r3, #2]
 8000bea:	461a      	mov	r2, r3
 8000bec:	4b4a      	ldr	r3, [pc, #296]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000bee:	80da      	strh	r2, [r3, #6]
    received_data.joy_right_y = rx_packet[3];
 8000bf0:	4b48      	ldr	r3, [pc, #288]	@ (8000d14 <LoRa_ParseBinaryPacket+0x148>)
 8000bf2:	78db      	ldrb	r3, [r3, #3]
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4b48      	ldr	r3, [pc, #288]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000bf8:	811a      	strh	r2, [r3, #8]
    received_data.r8 = rx_packet[4];
 8000bfa:	4b46      	ldr	r3, [pc, #280]	@ (8000d14 <LoRa_ParseBinaryPacket+0x148>)
 8000bfc:	791b      	ldrb	r3, [r3, #4]
 8000bfe:	461a      	mov	r2, r3
 8000c00:	4b45      	ldr	r3, [pc, #276]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000c02:	831a      	strh	r2, [r3, #24]
    received_data.r1 = rx_packet[5];
 8000c04:	4b43      	ldr	r3, [pc, #268]	@ (8000d14 <LoRa_ParseBinaryPacket+0x148>)
 8000c06:	795b      	ldrb	r3, [r3, #5]
 8000c08:	461a      	mov	r2, r3
 8000c0a:	4b43      	ldr	r3, [pc, #268]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000c0c:	82da      	strh	r2, [r3, #22]

    // Extract bit-packed switches from bytes 6-7
    uint16_t switches = (rx_packet[7] << 8) | rx_packet[6];
 8000c0e:	4b41      	ldr	r3, [pc, #260]	@ (8000d14 <LoRa_ParseBinaryPacket+0x148>)
 8000c10:	79db      	ldrb	r3, [r3, #7]
 8000c12:	021b      	lsls	r3, r3, #8
 8000c14:	b21a      	sxth	r2, r3
 8000c16:	4b3f      	ldr	r3, [pc, #252]	@ (8000d14 <LoRa_ParseBinaryPacket+0x148>)
 8000c18:	799b      	ldrb	r3, [r3, #6]
 8000c1a:	b21b      	sxth	r3, r3
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	b21b      	sxth	r3, r3
 8000c20:	80fb      	strh	r3, [r7, #6]
    received_data.joy_left_btn1 = (switches >> 0) & 0x01;
 8000c22:	88fb      	ldrh	r3, [r7, #6]
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	4b3a      	ldr	r3, [pc, #232]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000c2e:	711a      	strb	r2, [r3, #4]
    received_data.joy_left_btn2 = (switches >> 1) & 0x01;
 8000c30:	88fb      	ldrh	r3, [r7, #6]
 8000c32:	085b      	lsrs	r3, r3, #1
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	f003 0301 	and.w	r3, r3, #1
 8000c3c:	b2da      	uxtb	r2, r3
 8000c3e:	4b36      	ldr	r3, [pc, #216]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000c40:	715a      	strb	r2, [r3, #5]
    received_data.joy_right_btn1 = (switches >> 2) & 0x01;
 8000c42:	88fb      	ldrh	r3, [r7, #6]
 8000c44:	089b      	lsrs	r3, r3, #2
 8000c46:	b29b      	uxth	r3, r3
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	f003 0301 	and.w	r3, r3, #1
 8000c4e:	b2da      	uxtb	r2, r3
 8000c50:	4b31      	ldr	r3, [pc, #196]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000c52:	729a      	strb	r2, [r3, #10]
    received_data.joy_right_btn2 = (switches >> 3) & 0x01;
 8000c54:	88fb      	ldrh	r3, [r7, #6]
 8000c56:	08db      	lsrs	r3, r3, #3
 8000c58:	b29b      	uxth	r3, r3
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	f003 0301 	and.w	r3, r3, #1
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	4b2d      	ldr	r3, [pc, #180]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000c64:	72da      	strb	r2, [r3, #11]
    received_data.s0 = (switches >> 4) & 0x01;
 8000c66:	88fb      	ldrh	r3, [r7, #6]
 8000c68:	091b      	lsrs	r3, r3, #4
 8000c6a:	b29b      	uxth	r3, r3
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	f003 0301 	and.w	r3, r3, #1
 8000c72:	b2da      	uxtb	r2, r3
 8000c74:	4b28      	ldr	r3, [pc, #160]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000c76:	731a      	strb	r2, [r3, #12]
    received_data.s1_1 = (switches >> 5) & 0x01;
 8000c78:	88fb      	ldrh	r3, [r7, #6]
 8000c7a:	095b      	lsrs	r3, r3, #5
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	f003 0301 	and.w	r3, r3, #1
 8000c84:	b2da      	uxtb	r2, r3
 8000c86:	4b24      	ldr	r3, [pc, #144]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000c88:	735a      	strb	r2, [r3, #13]
    received_data.s1_2 = (switches >> 6) & 0x01;
 8000c8a:	88fb      	ldrh	r3, [r7, #6]
 8000c8c:	099b      	lsrs	r3, r3, #6
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	b2da      	uxtb	r2, r3
 8000c98:	4b1f      	ldr	r3, [pc, #124]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000c9a:	739a      	strb	r2, [r3, #14]
    received_data.s2_1 = (switches >> 7) & 0x01;
 8000c9c:	88fb      	ldrh	r3, [r7, #6]
 8000c9e:	09db      	lsrs	r3, r3, #7
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	f003 0301 	and.w	r3, r3, #1
 8000ca8:	b2da      	uxtb	r2, r3
 8000caa:	4b1b      	ldr	r3, [pc, #108]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000cac:	73da      	strb	r2, [r3, #15]
    received_data.s2_2 = (switches >> 8) & 0x01;
 8000cae:	88fb      	ldrh	r3, [r7, #6]
 8000cb0:	0a1b      	lsrs	r3, r3, #8
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	f003 0301 	and.w	r3, r3, #1
 8000cba:	b2da      	uxtb	r2, r3
 8000cbc:	4b16      	ldr	r3, [pc, #88]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000cbe:	741a      	strb	r2, [r3, #16]
    received_data.s4_1 = (switches >> 9) & 0x01;
 8000cc0:	88fb      	ldrh	r3, [r7, #6]
 8000cc2:	0a5b      	lsrs	r3, r3, #9
 8000cc4:	b29b      	uxth	r3, r3
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	f003 0301 	and.w	r3, r3, #1
 8000ccc:	b2da      	uxtb	r2, r3
 8000cce:	4b12      	ldr	r3, [pc, #72]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000cd0:	745a      	strb	r2, [r3, #17]
    received_data.s4_2 = (switches >> 10) & 0x01;
 8000cd2:	88fb      	ldrh	r3, [r7, #6]
 8000cd4:	0a9b      	lsrs	r3, r3, #10
 8000cd6:	b29b      	uxth	r3, r3
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	f003 0301 	and.w	r3, r3, #1
 8000cde:	b2da      	uxtb	r2, r3
 8000ce0:	4b0d      	ldr	r3, [pc, #52]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000ce2:	749a      	strb	r2, [r3, #18]
    received_data.s5_1 = (switches >> 11) & 0x01;
 8000ce4:	88fb      	ldrh	r3, [r7, #6]
 8000ce6:	0adb      	lsrs	r3, r3, #11
 8000ce8:	b29b      	uxth	r3, r3
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	f003 0301 	and.w	r3, r3, #1
 8000cf0:	b2da      	uxtb	r2, r3
 8000cf2:	4b09      	ldr	r3, [pc, #36]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000cf4:	74da      	strb	r2, [r3, #19]
    received_data.s5_2 = (switches >> 12) & 0x01;
 8000cf6:	88fb      	ldrh	r3, [r7, #6]
 8000cf8:	0b1b      	lsrs	r3, r3, #12
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	f003 0301 	and.w	r3, r3, #1
 8000d02:	b2da      	uxtb	r2, r3
 8000d04:	4b04      	ldr	r3, [pc, #16]	@ (8000d18 <LoRa_ParseBinaryPacket+0x14c>)
 8000d06:	751a      	strb	r2, [r3, #20]
}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	200001e0 	.word	0x200001e0
 8000d18:	200001c4 	.word	0x200001c4

08000d1c <HAL_UART_RxCpltCallback>:
  * @brief  UART receive complete callback
  * @param  huart: UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a04      	ldr	r2, [pc, #16]	@ (8000d3c <HAL_UART_RxCpltCallback+0x20>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d101      	bne.n	8000d32 <HAL_UART_RxCpltCallback+0x16>
    {
        LoRa_Receiver_IRQHandler();
 8000d2e:	f7ff feef 	bl	8000b10 <LoRa_Receiver_IRQHandler>
    }
}
 8000d32:	bf00      	nop
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40011000 	.word	0x40011000

08000d40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d42:	b0e1      	sub	sp, #388	@ 0x184
 8000d44:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d46:	f000 fb8d 	bl	8001464 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d4a:	f000 f97b 	bl	8001044 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d4e:	f7ff fc0f 	bl	8000570 <MX_GPIO_Init>
  MX_I2S3_Init();
 8000d52:	f7ff fd0f 	bl	8000774 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000d56:	f000 f9e5 	bl	8001124 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000d5a:	f000 fadf 	bl	800131c <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000d5e:	f008 f86f 	bl	8008e40 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // Initialize M0 and M1 pins for LoRa configuration
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d62:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	605a      	str	r2, [r3, #4]
 8000d6c:	609a      	str	r2, [r3, #8]
 8000d6e:	60da      	str	r2, [r3, #12]
 8000d70:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;  // PE4=M0, PE5=M1
 8000d72:	2330      	movs	r3, #48	@ 0x30
 8000d74:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d84:	2300      	movs	r3, #0
 8000d86:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d8a:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8000d8e:	4619      	mov	r1, r3
 8000d90:	489d      	ldr	r0, [pc, #628]	@ (8001008 <main+0x2c8>)
 8000d92:	f000 fda1 	bl	80018d8 <HAL_GPIO_Init>

  // Initialize LoRa receiver
  LoRa_Receiver_Init(&huart1, GPIOE, GPIO_PIN_4, GPIOE, GPIO_PIN_5);
 8000d96:	2320      	movs	r3, #32
 8000d98:	9300      	str	r3, [sp, #0]
 8000d9a:	4b9b      	ldr	r3, [pc, #620]	@ (8001008 <main+0x2c8>)
 8000d9c:	2210      	movs	r2, #16
 8000d9e:	499a      	ldr	r1, [pc, #616]	@ (8001008 <main+0x2c8>)
 8000da0:	489a      	ldr	r0, [pc, #616]	@ (800100c <main+0x2cc>)
 8000da2:	f7ff fdd7 	bl	8000954 <LoRa_Receiver_Init>

  // Wait for USB to be ready (reduced from 2000ms)
  HAL_Delay(1000);
 8000da6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000daa:	f000 fbcd 	bl	8001548 <HAL_Delay>

  // Send startup message to USB
  char *startup_msg = "\r\n=================================\r\n";
 8000dae:	4b98      	ldr	r3, [pc, #608]	@ (8001010 <main+0x2d0>)
 8000db0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  CDC_Transmit_FS((uint8_t*)startup_msg, strlen(startup_msg));
 8000db4:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8000db8:	f7ff fa0a 	bl	80001d0 <strlen>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	b29b      	uxth	r3, r3
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8000dc6:	f008 f8f9 	bl	8008fbc <CDC_Transmit_FS>
  HAL_Delay(20);
 8000dca:	2014      	movs	r0, #20
 8000dcc:	f000 fbbc 	bl	8001548 <HAL_Delay>

  char *title_msg = "   LoRa Receiver Started\r\n";
 8000dd0:	4b90      	ldr	r3, [pc, #576]	@ (8001014 <main+0x2d4>)
 8000dd2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  CDC_Transmit_FS((uint8_t*)title_msg, strlen(title_msg));
 8000dd6:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8000dda:	f7ff f9f9 	bl	80001d0 <strlen>
 8000dde:	4603      	mov	r3, r0
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	4619      	mov	r1, r3
 8000de4:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8000de8:	f008 f8e8 	bl	8008fbc <CDC_Transmit_FS>
  HAL_Delay(20);
 8000dec:	2014      	movs	r0, #20
 8000dee:	f000 fbab 	bl	8001548 <HAL_Delay>

  char *port_msg = "   STM32F401CCU6 - UART1\r\n";
 8000df2:	4b89      	ldr	r3, [pc, #548]	@ (8001018 <main+0x2d8>)
 8000df4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  CDC_Transmit_FS((uint8_t*)port_msg, strlen(port_msg));
 8000df8:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8000dfc:	f7ff f9e8 	bl	80001d0 <strlen>
 8000e00:	4603      	mov	r3, r0
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	4619      	mov	r1, r3
 8000e06:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8000e0a:	f008 f8d7 	bl	8008fbc <CDC_Transmit_FS>
  HAL_Delay(20);
 8000e0e:	2014      	movs	r0, #20
 8000e10:	f000 fb9a 	bl	8001548 <HAL_Delay>

  char *pin_msg = "   RX: PA10 | TX: PA9\r\n";
 8000e14:	4b81      	ldr	r3, [pc, #516]	@ (800101c <main+0x2dc>)
 8000e16:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  CDC_Transmit_FS((uint8_t*)pin_msg, strlen(pin_msg));
 8000e1a:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8000e1e:	f7ff f9d7 	bl	80001d0 <strlen>
 8000e22:	4603      	mov	r3, r0
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	4619      	mov	r1, r3
 8000e28:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8000e2c:	f008 f8c6 	bl	8008fbc <CDC_Transmit_FS>
  HAL_Delay(20);
 8000e30:	2014      	movs	r0, #20
 8000e32:	f000 fb89 	bl	8001548 <HAL_Delay>

  char *end_msg = "=================================\r\n\r\n";
 8000e36:	4b7a      	ldr	r3, [pc, #488]	@ (8001020 <main+0x2e0>)
 8000e38:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  CDC_Transmit_FS((uint8_t*)end_msg, strlen(end_msg));
 8000e3c:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000e40:	f7ff f9c6 	bl	80001d0 <strlen>
 8000e44:	4603      	mov	r3, r0
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	4619      	mov	r1, r3
 8000e4a:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000e4e:	f008 f8b5 	bl	8008fbc <CDC_Transmit_FS>
  HAL_Delay(50);
 8000e52:	2032      	movs	r0, #50	@ 0x32
 8000e54:	f000 fb78 	bl	8001548 <HAL_Delay>

  // Configure LoRa module
  char *config_msg = "Configuring LoRa...\r\n";
 8000e58:	4b72      	ldr	r3, [pc, #456]	@ (8001024 <main+0x2e4>)
 8000e5a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  CDC_Transmit_FS((uint8_t*)config_msg, strlen(config_msg));
 8000e5e:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8000e62:	f7ff f9b5 	bl	80001d0 <strlen>
 8000e66:	4603      	mov	r3, r0
 8000e68:	b29b      	uxth	r3, r3
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8000e70:	f008 f8a4 	bl	8008fbc <CDC_Transmit_FS>

  if (LoRa_Receiver_Configure())
 8000e74:	f7ff fdc0 	bl	80009f8 <LoRa_Receiver_Configure>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d00e      	beq.n	8000e9c <main+0x15c>
  {
      char *success_msg = "LoRa configured successfully!\r\n\r\n";
 8000e7e:	4b6a      	ldr	r3, [pc, #424]	@ (8001028 <main+0x2e8>)
 8000e80:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
      CDC_Transmit_FS((uint8_t*)success_msg, strlen(success_msg));
 8000e84:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8000e88:	f7ff f9a2 	bl	80001d0 <strlen>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	4619      	mov	r1, r3
 8000e92:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8000e96:	f008 f891 	bl	8008fbc <CDC_Transmit_FS>
 8000e9a:	e00d      	b.n	8000eb8 <main+0x178>
  }
  else
  {
      char *fail_msg = "LoRa configuration failed!\r\n\r\n";
 8000e9c:	4b63      	ldr	r3, [pc, #396]	@ (800102c <main+0x2ec>)
 8000e9e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
      CDC_Transmit_FS((uint8_t*)fail_msg, strlen(fail_msg));
 8000ea2:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8000ea6:	f7ff f993 	bl	80001d0 <strlen>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	4619      	mov	r1, r3
 8000eb0:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8000eb4:	f008 f882 	bl	8008fbc <CDC_Transmit_FS>
  }

  HAL_Delay(50);
 8000eb8:	2032      	movs	r0, #50	@ 0x32
 8000eba:	f000 fb45 	bl	8001548 <HAL_Delay>

  // Send startup info
  char *format_msg = "Format: JL:x,y,b1,b2 JR:x,y,b1,b2 POT:R8=x,R1=x SW:S0=x,S1=xx,S2=xx,S4=xx,S5=xx\r\n\r\n";
 8000ebe:	4b5c      	ldr	r3, [pc, #368]	@ (8001030 <main+0x2f0>)
 8000ec0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  CDC_Transmit_FS((uint8_t*)format_msg, strlen(format_msg));
 8000ec4:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000ec8:	f7ff f982 	bl	80001d0 <strlen>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	b29b      	uxth	r3, r3
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000ed6:	f008 f871 	bl	8008fbc <CDC_Transmit_FS>

  HAL_Delay(50);
 8000eda:	2032      	movs	r0, #50	@ 0x32
 8000edc:	f000 fb34 	bl	8001548 <HAL_Delay>

  char *waiting_msg = "Waiting for LoRa data...\r\n\r\n";
 8000ee0:	4b54      	ldr	r3, [pc, #336]	@ (8001034 <main+0x2f4>)
 8000ee2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  CDC_Transmit_FS((uint8_t*)waiting_msg, strlen(waiting_msg));
 8000ee6:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000eea:	f7ff f971 	bl	80001d0 <strlen>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000ef8:	f008 f860 	bl	8008fbc <CDC_Transmit_FS>
  HAL_Delay(50);
 8000efc:	2032      	movs	r0, #50	@ 0x32
 8000efe:	f000 fb23 	bl	8001548 <HAL_Delay>

  // Start listening for LoRa data
  LoRa_Receiver_StartListening();
 8000f02:	f7ff fdc3 	bl	8000a8c <LoRa_Receiver_StartListening>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Check if new data is available
    if (LoRa_Receiver_IsDataAvailable())
 8000f06:	f7ff fdd5 	bl	8000ab4 <LoRa_Receiver_IsDataAvailable>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d0fa      	beq.n	8000f06 <main+0x1c6>
    {
      // Get received data
      if (LoRa_Receiver_GetData(&lora_data))
 8000f10:	4849      	ldr	r0, [pc, #292]	@ (8001038 <main+0x2f8>)
 8000f12:	f7ff fddb 	bl	8000acc <LoRa_Receiver_GetData>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d0f4      	beq.n	8000f06 <main+0x1c6>
      {
        // Print to USB less frequently to avoid blocking
        // USB CDC_Transmit is SLOW and can cause delay if called too often
        static uint8_t usb_counter = 0;
        if (++usb_counter >= 10)  // Print USB every 10 packets (500ms) to minimize blocking
 8000f1c:	4b47      	ldr	r3, [pc, #284]	@ (800103c <main+0x2fc>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	3301      	adds	r3, #1
 8000f22:	b2da      	uxtb	r2, r3
 8000f24:	4b45      	ldr	r3, [pc, #276]	@ (800103c <main+0x2fc>)
 8000f26:	701a      	strb	r2, [r3, #0]
 8000f28:	4b44      	ldr	r3, [pc, #272]	@ (800103c <main+0x2fc>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b09      	cmp	r3, #9
 8000f2e:	d9ea      	bls.n	8000f06 <main+0x1c6>
        {
          usb_counter = 0;
 8000f30:	4b42      	ldr	r3, [pc, #264]	@ (800103c <main+0x2fc>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	701a      	strb	r2, [r3, #0]

          // Format human-readable string (matching transmitter format)
          char output_buffer[200];
          int len = snprintf(output_buffer, sizeof(output_buffer),
                             "JL:%03d,%03d,%d,%d JR:%03d,%03d,%d,%d POT:R8=%d,R1=%d SW:S0=%d,S1=%d%d,S2=%d%d,S4=%d%d,S5=%d%d\r\n",
                             lora_data.joy_left_x,
 8000f36:	4b40      	ldr	r3, [pc, #256]	@ (8001038 <main+0x2f8>)
 8000f38:	881b      	ldrh	r3, [r3, #0]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f3a:	469c      	mov	ip, r3
                             lora_data.joy_left_y,
 8000f3c:	4b3e      	ldr	r3, [pc, #248]	@ (8001038 <main+0x2f8>)
 8000f3e:	885b      	ldrh	r3, [r3, #2]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             lora_data.joy_left_btn1,
 8000f42:	4b3d      	ldr	r3, [pc, #244]	@ (8001038 <main+0x2f8>)
 8000f44:	791b      	ldrb	r3, [r3, #4]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f46:	62bb      	str	r3, [r7, #40]	@ 0x28
                             lora_data.joy_left_btn2,
 8000f48:	4b3b      	ldr	r3, [pc, #236]	@ (8001038 <main+0x2f8>)
 8000f4a:	795b      	ldrb	r3, [r3, #5]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f4c:	627b      	str	r3, [r7, #36]	@ 0x24
                             lora_data.joy_right_x,
 8000f4e:	4b3a      	ldr	r3, [pc, #232]	@ (8001038 <main+0x2f8>)
 8000f50:	88db      	ldrh	r3, [r3, #6]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f52:	623b      	str	r3, [r7, #32]
                             lora_data.joy_right_y,
 8000f54:	4b38      	ldr	r3, [pc, #224]	@ (8001038 <main+0x2f8>)
 8000f56:	891b      	ldrh	r3, [r3, #8]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f58:	61fb      	str	r3, [r7, #28]
                             lora_data.joy_right_btn1,
 8000f5a:	4b37      	ldr	r3, [pc, #220]	@ (8001038 <main+0x2f8>)
 8000f5c:	7a9b      	ldrb	r3, [r3, #10]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f5e:	61bb      	str	r3, [r7, #24]
                             lora_data.joy_right_btn2,
 8000f60:	4b35      	ldr	r3, [pc, #212]	@ (8001038 <main+0x2f8>)
 8000f62:	7adb      	ldrb	r3, [r3, #11]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f64:	617b      	str	r3, [r7, #20]
                             lora_data.r8,
 8000f66:	4b34      	ldr	r3, [pc, #208]	@ (8001038 <main+0x2f8>)
 8000f68:	8b1b      	ldrh	r3, [r3, #24]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f6a:	613b      	str	r3, [r7, #16]
                             lora_data.r1,
 8000f6c:	4b32      	ldr	r3, [pc, #200]	@ (8001038 <main+0x2f8>)
 8000f6e:	8adb      	ldrh	r3, [r3, #22]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f70:	60fb      	str	r3, [r7, #12]
                             lora_data.s0,
 8000f72:	4b31      	ldr	r3, [pc, #196]	@ (8001038 <main+0x2f8>)
 8000f74:	7b1b      	ldrb	r3, [r3, #12]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f76:	60bb      	str	r3, [r7, #8]
                             lora_data.s1_1,
 8000f78:	4b2f      	ldr	r3, [pc, #188]	@ (8001038 <main+0x2f8>)
 8000f7a:	7b5b      	ldrb	r3, [r3, #13]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f7c:	607b      	str	r3, [r7, #4]
                             lora_data.s1_2,
 8000f7e:	4b2e      	ldr	r3, [pc, #184]	@ (8001038 <main+0x2f8>)
 8000f80:	7b9b      	ldrb	r3, [r3, #14]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f82:	603b      	str	r3, [r7, #0]
                             lora_data.s2_1,
 8000f84:	4b2c      	ldr	r3, [pc, #176]	@ (8001038 <main+0x2f8>)
 8000f86:	7bdb      	ldrb	r3, [r3, #15]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f88:	461e      	mov	r6, r3
                             lora_data.s2_2,
 8000f8a:	4b2b      	ldr	r3, [pc, #172]	@ (8001038 <main+0x2f8>)
 8000f8c:	7c1b      	ldrb	r3, [r3, #16]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f8e:	461d      	mov	r5, r3
                             lora_data.s4_1,
 8000f90:	4b29      	ldr	r3, [pc, #164]	@ (8001038 <main+0x2f8>)
 8000f92:	7c5b      	ldrb	r3, [r3, #17]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f94:	461c      	mov	r4, r3
                             lora_data.s4_2,
 8000f96:	4b28      	ldr	r3, [pc, #160]	@ (8001038 <main+0x2f8>)
 8000f98:	7c9b      	ldrb	r3, [r3, #18]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000f9a:	4619      	mov	r1, r3
                             lora_data.s5_1,
 8000f9c:	4b26      	ldr	r3, [pc, #152]	@ (8001038 <main+0x2f8>)
 8000f9e:	7cdb      	ldrb	r3, [r3, #19]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000fa0:	461a      	mov	r2, r3
                             lora_data.s5_2);
 8000fa2:	4b25      	ldr	r3, [pc, #148]	@ (8001038 <main+0x2f8>)
 8000fa4:	7d1b      	ldrb	r3, [r3, #20]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8000fa6:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8000faa:	9311      	str	r3, [sp, #68]	@ 0x44
 8000fac:	9210      	str	r2, [sp, #64]	@ 0x40
 8000fae:	910f      	str	r1, [sp, #60]	@ 0x3c
 8000fb0:	940e      	str	r4, [sp, #56]	@ 0x38
 8000fb2:	950d      	str	r5, [sp, #52]	@ 0x34
 8000fb4:	960c      	str	r6, [sp, #48]	@ 0x30
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	920b      	str	r2, [sp, #44]	@ 0x2c
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	920a      	str	r2, [sp, #40]	@ 0x28
 8000fbe:	68ba      	ldr	r2, [r7, #8]
 8000fc0:	9209      	str	r2, [sp, #36]	@ 0x24
 8000fc2:	68fa      	ldr	r2, [r7, #12]
 8000fc4:	9208      	str	r2, [sp, #32]
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	9207      	str	r2, [sp, #28]
 8000fca:	697a      	ldr	r2, [r7, #20]
 8000fcc:	9206      	str	r2, [sp, #24]
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	9205      	str	r2, [sp, #20]
 8000fd2:	69fa      	ldr	r2, [r7, #28]
 8000fd4:	9204      	str	r2, [sp, #16]
 8000fd6:	6a3a      	ldr	r2, [r7, #32]
 8000fd8:	9203      	str	r2, [sp, #12]
 8000fda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fdc:	9202      	str	r2, [sp, #8]
 8000fde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000fe0:	9201      	str	r2, [sp, #4]
 8000fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fe4:	9300      	str	r3, [sp, #0]
 8000fe6:	4663      	mov	r3, ip
 8000fe8:	4a15      	ldr	r2, [pc, #84]	@ (8001040 <main+0x300>)
 8000fea:	21c8      	movs	r1, #200	@ 0xc8
 8000fec:	f008 fc42 	bl	8009874 <sniprintf>
 8000ff0:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c

          // Forward to USB CDC (print every 10th packet to minimize blocking delay)
          CDC_Transmit_FS((uint8_t*)output_buffer, len);
 8000ff4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f007 ffdb 	bl	8008fbc <CDC_Transmit_FS>
    if (LoRa_Receiver_IsDataAvailable())
 8001006:	e77e      	b.n	8000f06 <main+0x1c6>
 8001008:	40021000 	.word	0x40021000
 800100c:	20000260 	.word	0x20000260
 8001010:	0800a204 	.word	0x0800a204
 8001014:	0800a22c 	.word	0x0800a22c
 8001018:	0800a248 	.word	0x0800a248
 800101c:	0800a264 	.word	0x0800a264
 8001020:	0800a27c 	.word	0x0800a27c
 8001024:	0800a2a4 	.word	0x0800a2a4
 8001028:	0800a2bc 	.word	0x0800a2bc
 800102c:	0800a2e0 	.word	0x0800a2e0
 8001030:	0800a300 	.word	0x0800a300
 8001034:	0800a354 	.word	0x0800a354
 8001038:	200001ec 	.word	0x200001ec
 800103c:	20000206 	.word	0x20000206
 8001040:	0800a374 	.word	0x0800a374

08001044 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b094      	sub	sp, #80	@ 0x50
 8001048:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800104a:	f107 0320 	add.w	r3, r7, #32
 800104e:	2230      	movs	r2, #48	@ 0x30
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f008 fc42 	bl	80098dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001058:	f107 030c 	add.w	r3, r7, #12
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001068:	2300      	movs	r3, #0
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	4b28      	ldr	r3, [pc, #160]	@ (8001110 <SystemClock_Config+0xcc>)
 800106e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001070:	4a27      	ldr	r2, [pc, #156]	@ (8001110 <SystemClock_Config+0xcc>)
 8001072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001076:	6413      	str	r3, [r2, #64]	@ 0x40
 8001078:	4b25      	ldr	r3, [pc, #148]	@ (8001110 <SystemClock_Config+0xcc>)
 800107a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001084:	2300      	movs	r3, #0
 8001086:	607b      	str	r3, [r7, #4]
 8001088:	4b22      	ldr	r3, [pc, #136]	@ (8001114 <SystemClock_Config+0xd0>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a21      	ldr	r2, [pc, #132]	@ (8001114 <SystemClock_Config+0xd0>)
 800108e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001092:	6013      	str	r3, [r2, #0]
 8001094:	4b1f      	ldr	r3, [pc, #124]	@ (8001114 <SystemClock_Config+0xd0>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800109c:	607b      	str	r3, [r7, #4]
 800109e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010a0:	2301      	movs	r3, #1
 80010a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010aa:	2302      	movs	r3, #2
 80010ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010b4:	2308      	movs	r3, #8
 80010b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80010b8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80010bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010be:	2302      	movs	r3, #2
 80010c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010c2:	2307      	movs	r3, #7
 80010c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c6:	f107 0320 	add.w	r3, r7, #32
 80010ca:	4618      	mov	r0, r3
 80010cc:	f002 fcac 	bl	8003a28 <HAL_RCC_OscConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <SystemClock_Config+0x96>
  {
    Error_Handler();
 80010d6:	f000 f81f 	bl	8001118 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010da:	230f      	movs	r3, #15
 80010dc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010de:	2302      	movs	r3, #2
 80010e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e2:	2300      	movs	r3, #0
 80010e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010e6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010f2:	f107 030c 	add.w	r3, r7, #12
 80010f6:	2105      	movs	r1, #5
 80010f8:	4618      	mov	r0, r3
 80010fa:	f002 ff0d 	bl	8003f18 <HAL_RCC_ClockConfig>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001104:	f000 f808 	bl	8001118 <Error_Handler>
  }
}
 8001108:	bf00      	nop
 800110a:	3750      	adds	r7, #80	@ 0x50
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40023800 	.word	0x40023800
 8001114:	40007000 	.word	0x40007000

08001118 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800111c:	b672      	cpsid	i
}
 800111e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001120:	bf00      	nop
 8001122:	e7fd      	b.n	8001120 <Error_Handler+0x8>

08001124 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001128:	4b17      	ldr	r3, [pc, #92]	@ (8001188 <MX_SPI1_Init+0x64>)
 800112a:	4a18      	ldr	r2, [pc, #96]	@ (800118c <MX_SPI1_Init+0x68>)
 800112c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800112e:	4b16      	ldr	r3, [pc, #88]	@ (8001188 <MX_SPI1_Init+0x64>)
 8001130:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001134:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001136:	4b14      	ldr	r3, [pc, #80]	@ (8001188 <MX_SPI1_Init+0x64>)
 8001138:	2200      	movs	r2, #0
 800113a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800113c:	4b12      	ldr	r3, [pc, #72]	@ (8001188 <MX_SPI1_Init+0x64>)
 800113e:	2200      	movs	r2, #0
 8001140:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001142:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_SPI1_Init+0x64>)
 8001144:	2200      	movs	r2, #0
 8001146:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001148:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <MX_SPI1_Init+0x64>)
 800114a:	2200      	movs	r2, #0
 800114c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800114e:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_SPI1_Init+0x64>)
 8001150:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001154:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001156:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <MX_SPI1_Init+0x64>)
 8001158:	2200      	movs	r2, #0
 800115a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800115c:	4b0a      	ldr	r3, [pc, #40]	@ (8001188 <MX_SPI1_Init+0x64>)
 800115e:	2200      	movs	r2, #0
 8001160:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001162:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <MX_SPI1_Init+0x64>)
 8001164:	2200      	movs	r2, #0
 8001166:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001168:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <MX_SPI1_Init+0x64>)
 800116a:	2200      	movs	r2, #0
 800116c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800116e:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <MX_SPI1_Init+0x64>)
 8001170:	220a      	movs	r2, #10
 8001172:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001174:	4804      	ldr	r0, [pc, #16]	@ (8001188 <MX_SPI1_Init+0x64>)
 8001176:	f003 fa31 	bl	80045dc <HAL_SPI_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001180:	f7ff ffca 	bl	8001118 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000208 	.word	0x20000208
 800118c:	40013000 	.word	0x40013000

08001190 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08a      	sub	sp, #40	@ 0x28
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 0314 	add.w	r3, r7, #20
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a19      	ldr	r2, [pc, #100]	@ (8001214 <HAL_SPI_MspInit+0x84>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d12b      	bne.n	800120a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	613b      	str	r3, [r7, #16]
 80011b6:	4b18      	ldr	r3, [pc, #96]	@ (8001218 <HAL_SPI_MspInit+0x88>)
 80011b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ba:	4a17      	ldr	r2, [pc, #92]	@ (8001218 <HAL_SPI_MspInit+0x88>)
 80011bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80011c2:	4b15      	ldr	r3, [pc, #84]	@ (8001218 <HAL_SPI_MspInit+0x88>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011ca:	613b      	str	r3, [r7, #16]
 80011cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	60fb      	str	r3, [r7, #12]
 80011d2:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <HAL_SPI_MspInit+0x88>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	4a10      	ldr	r2, [pc, #64]	@ (8001218 <HAL_SPI_MspInit+0x88>)
 80011d8:	f043 0301 	orr.w	r3, r3, #1
 80011dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011de:	4b0e      	ldr	r3, [pc, #56]	@ (8001218 <HAL_SPI_MspInit+0x88>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80011ea:	23e0      	movs	r3, #224	@ 0xe0
 80011ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ee:	2302      	movs	r3, #2
 80011f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f6:	2300      	movs	r3, #0
 80011f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011fa:	2305      	movs	r3, #5
 80011fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fe:	f107 0314 	add.w	r3, r7, #20
 8001202:	4619      	mov	r1, r3
 8001204:	4805      	ldr	r0, [pc, #20]	@ (800121c <HAL_SPI_MspInit+0x8c>)
 8001206:	f000 fb67 	bl	80018d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800120a:	bf00      	nop
 800120c:	3728      	adds	r7, #40	@ 0x28
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40013000 	.word	0x40013000
 8001218:	40023800 	.word	0x40023800
 800121c:	40020000 	.word	0x40020000

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	4b10      	ldr	r3, [pc, #64]	@ (800126c <HAL_MspInit+0x4c>)
 800122c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800122e:	4a0f      	ldr	r2, [pc, #60]	@ (800126c <HAL_MspInit+0x4c>)
 8001230:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001234:	6453      	str	r3, [r2, #68]	@ 0x44
 8001236:	4b0d      	ldr	r3, [pc, #52]	@ (800126c <HAL_MspInit+0x4c>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	603b      	str	r3, [r7, #0]
 8001246:	4b09      	ldr	r3, [pc, #36]	@ (800126c <HAL_MspInit+0x4c>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124a:	4a08      	ldr	r2, [pc, #32]	@ (800126c <HAL_MspInit+0x4c>)
 800124c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001250:	6413      	str	r3, [r2, #64]	@ 0x40
 8001252:	4b06      	ldr	r3, [pc, #24]	@ (800126c <HAL_MspInit+0x4c>)
 8001254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800125e:	2007      	movs	r0, #7
 8001260:	f000 fa66 	bl	8001730 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40023800 	.word	0x40023800

08001270 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <NMI_Handler+0x4>

08001278 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <HardFault_Handler+0x4>

08001280 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <MemManage_Handler+0x4>

08001288 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <BusFault_Handler+0x4>

08001290 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <UsageFault_Handler+0x4>

08001298 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012a6:	b480      	push	{r7}
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012b8:	bf00      	nop
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012c6:	f000 f91f 	bl	8001508 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012d4:	4802      	ldr	r0, [pc, #8]	@ (80012e0 <USART1_IRQHandler+0x10>)
 80012d6:	f003 fb0b 	bl	80048f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000260 	.word	0x20000260

080012e4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80012e8:	4802      	ldr	r0, [pc, #8]	@ (80012f4 <OTG_FS_IRQHandler+0x10>)
 80012ea:	f001 fa8f 	bl	800280c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	2000178c 	.word	0x2000178c

080012f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012fc:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <SystemInit+0x20>)
 80012fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001302:	4a05      	ldr	r2, [pc, #20]	@ (8001318 <SystemInit+0x20>)
 8001304:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001308:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	e000ed00 	.word	0xe000ed00

0800131c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001320:	4b11      	ldr	r3, [pc, #68]	@ (8001368 <MX_USART1_UART_Init+0x4c>)
 8001322:	4a12      	ldr	r2, [pc, #72]	@ (800136c <MX_USART1_UART_Init+0x50>)
 8001324:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001326:	4b10      	ldr	r3, [pc, #64]	@ (8001368 <MX_USART1_UART_Init+0x4c>)
 8001328:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800132c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800132e:	4b0e      	ldr	r3, [pc, #56]	@ (8001368 <MX_USART1_UART_Init+0x4c>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001334:	4b0c      	ldr	r3, [pc, #48]	@ (8001368 <MX_USART1_UART_Init+0x4c>)
 8001336:	2200      	movs	r2, #0
 8001338:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800133a:	4b0b      	ldr	r3, [pc, #44]	@ (8001368 <MX_USART1_UART_Init+0x4c>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001340:	4b09      	ldr	r3, [pc, #36]	@ (8001368 <MX_USART1_UART_Init+0x4c>)
 8001342:	220c      	movs	r2, #12
 8001344:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001346:	4b08      	ldr	r3, [pc, #32]	@ (8001368 <MX_USART1_UART_Init+0x4c>)
 8001348:	2200      	movs	r2, #0
 800134a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800134c:	4b06      	ldr	r3, [pc, #24]	@ (8001368 <MX_USART1_UART_Init+0x4c>)
 800134e:	2200      	movs	r2, #0
 8001350:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001352:	4805      	ldr	r0, [pc, #20]	@ (8001368 <MX_USART1_UART_Init+0x4c>)
 8001354:	f003 f9cb 	bl	80046ee <HAL_UART_Init>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800135e:	f7ff fedb 	bl	8001118 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000260 	.word	0x20000260
 800136c:	40011000 	.word	0x40011000

08001370 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08a      	sub	sp, #40	@ 0x28
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001378:	f107 0314 	add.w	r3, r7, #20
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
 8001386:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a1d      	ldr	r2, [pc, #116]	@ (8001404 <HAL_UART_MspInit+0x94>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d133      	bne.n	80013fa <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	4b1c      	ldr	r3, [pc, #112]	@ (8001408 <HAL_UART_MspInit+0x98>)
 8001398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139a:	4a1b      	ldr	r2, [pc, #108]	@ (8001408 <HAL_UART_MspInit+0x98>)
 800139c:	f043 0310 	orr.w	r3, r3, #16
 80013a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80013a2:	4b19      	ldr	r3, [pc, #100]	@ (8001408 <HAL_UART_MspInit+0x98>)
 80013a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013a6:	f003 0310 	and.w	r3, r3, #16
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	4b15      	ldr	r3, [pc, #84]	@ (8001408 <HAL_UART_MspInit+0x98>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	4a14      	ldr	r2, [pc, #80]	@ (8001408 <HAL_UART_MspInit+0x98>)
 80013b8:	f043 0302 	orr.w	r3, r3, #2
 80013bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013be:	4b12      	ldr	r3, [pc, #72]	@ (8001408 <HAL_UART_MspInit+0x98>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013ca:	23c0      	movs	r3, #192	@ 0xc0
 80013cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ce:	2302      	movs	r3, #2
 80013d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d6:	2303      	movs	r3, #3
 80013d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013da:	2307      	movs	r3, #7
 80013dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013de:	f107 0314 	add.w	r3, r7, #20
 80013e2:	4619      	mov	r1, r3
 80013e4:	4809      	ldr	r0, [pc, #36]	@ (800140c <HAL_UART_MspInit+0x9c>)
 80013e6:	f000 fa77 	bl	80018d8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2100      	movs	r1, #0
 80013ee:	2025      	movs	r0, #37	@ 0x25
 80013f0:	f000 f9a9 	bl	8001746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80013f4:	2025      	movs	r0, #37	@ 0x25
 80013f6:	f000 f9c2 	bl	800177e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80013fa:	bf00      	nop
 80013fc:	3728      	adds	r7, #40	@ 0x28
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	40011000 	.word	0x40011000
 8001408:	40023800 	.word	0x40023800
 800140c:	40020400 	.word	0x40020400

08001410 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001410:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001448 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001414:	f7ff ff70 	bl	80012f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001418:	480c      	ldr	r0, [pc, #48]	@ (800144c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800141a:	490d      	ldr	r1, [pc, #52]	@ (8001450 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800141c:	4a0d      	ldr	r2, [pc, #52]	@ (8001454 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800141e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001420:	e002      	b.n	8001428 <LoopCopyDataInit>

08001422 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001422:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001424:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001426:	3304      	adds	r3, #4

08001428 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001428:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800142a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800142c:	d3f9      	bcc.n	8001422 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800142e:	4a0a      	ldr	r2, [pc, #40]	@ (8001458 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001430:	4c0a      	ldr	r4, [pc, #40]	@ (800145c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001432:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001434:	e001      	b.n	800143a <LoopFillZerobss>

08001436 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001436:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001438:	3204      	adds	r2, #4

0800143a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800143a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800143c:	d3fb      	bcc.n	8001436 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800143e:	f008 fa55 	bl	80098ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001442:	f7ff fc7d 	bl	8000d40 <main>
  bx  lr    
 8001446:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001448:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800144c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001450:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8001454:	0800a47c 	.word	0x0800a47c
  ldr r2, =_sbss
 8001458:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 800145c:	20001fdc 	.word	0x20001fdc

08001460 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001460:	e7fe      	b.n	8001460 <ADC_IRQHandler>
	...

08001464 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001468:	4b0e      	ldr	r3, [pc, #56]	@ (80014a4 <HAL_Init+0x40>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a0d      	ldr	r2, [pc, #52]	@ (80014a4 <HAL_Init+0x40>)
 800146e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001472:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001474:	4b0b      	ldr	r3, [pc, #44]	@ (80014a4 <HAL_Init+0x40>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a0a      	ldr	r2, [pc, #40]	@ (80014a4 <HAL_Init+0x40>)
 800147a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800147e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001480:	4b08      	ldr	r3, [pc, #32]	@ (80014a4 <HAL_Init+0x40>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a07      	ldr	r2, [pc, #28]	@ (80014a4 <HAL_Init+0x40>)
 8001486:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800148a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800148c:	2003      	movs	r0, #3
 800148e:	f000 f94f 	bl	8001730 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001492:	2000      	movs	r0, #0
 8001494:	f000 f808 	bl	80014a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001498:	f7ff fec2 	bl	8001220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800149c:	2300      	movs	r3, #0
}
 800149e:	4618      	mov	r0, r3
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40023c00 	.word	0x40023c00

080014a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014b0:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <HAL_InitTick+0x54>)
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	4b12      	ldr	r3, [pc, #72]	@ (8001500 <HAL_InitTick+0x58>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	4619      	mov	r1, r3
 80014ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014be:	fbb3 f3f1 	udiv	r3, r3, r1
 80014c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 f967 	bl	800179a <HAL_SYSTICK_Config>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e00e      	b.n	80014f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2b0f      	cmp	r3, #15
 80014da:	d80a      	bhi.n	80014f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014dc:	2200      	movs	r2, #0
 80014de:	6879      	ldr	r1, [r7, #4]
 80014e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014e4:	f000 f92f 	bl	8001746 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014e8:	4a06      	ldr	r2, [pc, #24]	@ (8001504 <HAL_InitTick+0x5c>)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ee:	2300      	movs	r3, #0
 80014f0:	e000      	b.n	80014f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20000000 	.word	0x20000000
 8001500:	20000008 	.word	0x20000008
 8001504:	20000004 	.word	0x20000004

08001508 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800150c:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <HAL_IncTick+0x20>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	461a      	mov	r2, r3
 8001512:	4b06      	ldr	r3, [pc, #24]	@ (800152c <HAL_IncTick+0x24>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4413      	add	r3, r2
 8001518:	4a04      	ldr	r2, [pc, #16]	@ (800152c <HAL_IncTick+0x24>)
 800151a:	6013      	str	r3, [r2, #0]
}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	20000008 	.word	0x20000008
 800152c:	200002a8 	.word	0x200002a8

08001530 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  return uwTick;
 8001534:	4b03      	ldr	r3, [pc, #12]	@ (8001544 <HAL_GetTick+0x14>)
 8001536:	681b      	ldr	r3, [r3, #0]
}
 8001538:	4618      	mov	r0, r3
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	200002a8 	.word	0x200002a8

08001548 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001550:	f7ff ffee 	bl	8001530 <HAL_GetTick>
 8001554:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001560:	d005      	beq.n	800156e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001562:	4b0a      	ldr	r3, [pc, #40]	@ (800158c <HAL_Delay+0x44>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	461a      	mov	r2, r3
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	4413      	add	r3, r2
 800156c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800156e:	bf00      	nop
 8001570:	f7ff ffde 	bl	8001530 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	429a      	cmp	r2, r3
 800157e:	d8f7      	bhi.n	8001570 <HAL_Delay+0x28>
  {
  }
}
 8001580:	bf00      	nop
 8001582:	bf00      	nop
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000008 	.word	0x20000008

08001590 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f003 0307 	and.w	r3, r3, #7
 800159e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015a0:	4b0c      	ldr	r3, [pc, #48]	@ (80015d4 <__NVIC_SetPriorityGrouping+0x44>)
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015a6:	68ba      	ldr	r2, [r7, #8]
 80015a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015ac:	4013      	ands	r3, r2
 80015ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015c2:	4a04      	ldr	r2, [pc, #16]	@ (80015d4 <__NVIC_SetPriorityGrouping+0x44>)
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	60d3      	str	r3, [r2, #12]
}
 80015c8:	bf00      	nop
 80015ca:	3714      	adds	r7, #20
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015dc:	4b04      	ldr	r3, [pc, #16]	@ (80015f0 <__NVIC_GetPriorityGrouping+0x18>)
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	0a1b      	lsrs	r3, r3, #8
 80015e2:	f003 0307 	and.w	r3, r3, #7
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr
 80015f0:	e000ed00 	.word	0xe000ed00

080015f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	2b00      	cmp	r3, #0
 8001604:	db0b      	blt.n	800161e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	f003 021f 	and.w	r2, r3, #31
 800160c:	4907      	ldr	r1, [pc, #28]	@ (800162c <__NVIC_EnableIRQ+0x38>)
 800160e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001612:	095b      	lsrs	r3, r3, #5
 8001614:	2001      	movs	r0, #1
 8001616:	fa00 f202 	lsl.w	r2, r0, r2
 800161a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	e000e100 	.word	0xe000e100

08001630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	6039      	str	r1, [r7, #0]
 800163a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800163c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001640:	2b00      	cmp	r3, #0
 8001642:	db0a      	blt.n	800165a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	b2da      	uxtb	r2, r3
 8001648:	490c      	ldr	r1, [pc, #48]	@ (800167c <__NVIC_SetPriority+0x4c>)
 800164a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164e:	0112      	lsls	r2, r2, #4
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	440b      	add	r3, r1
 8001654:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001658:	e00a      	b.n	8001670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	b2da      	uxtb	r2, r3
 800165e:	4908      	ldr	r1, [pc, #32]	@ (8001680 <__NVIC_SetPriority+0x50>)
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	f003 030f 	and.w	r3, r3, #15
 8001666:	3b04      	subs	r3, #4
 8001668:	0112      	lsls	r2, r2, #4
 800166a:	b2d2      	uxtb	r2, r2
 800166c:	440b      	add	r3, r1
 800166e:	761a      	strb	r2, [r3, #24]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	e000e100 	.word	0xe000e100
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001684:	b480      	push	{r7}
 8001686:	b089      	sub	sp, #36	@ 0x24
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	f1c3 0307 	rsb	r3, r3, #7
 800169e:	2b04      	cmp	r3, #4
 80016a0:	bf28      	it	cs
 80016a2:	2304      	movcs	r3, #4
 80016a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	3304      	adds	r3, #4
 80016aa:	2b06      	cmp	r3, #6
 80016ac:	d902      	bls.n	80016b4 <NVIC_EncodePriority+0x30>
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	3b03      	subs	r3, #3
 80016b2:	e000      	b.n	80016b6 <NVIC_EncodePriority+0x32>
 80016b4:	2300      	movs	r3, #0
 80016b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016bc:	69bb      	ldr	r3, [r7, #24]
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43da      	mvns	r2, r3
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	401a      	ands	r2, r3
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	fa01 f303 	lsl.w	r3, r1, r3
 80016d6:	43d9      	mvns	r1, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016dc:	4313      	orrs	r3, r2
         );
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3724      	adds	r7, #36	@ 0x24
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
	...

080016ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	3b01      	subs	r3, #1
 80016f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016fc:	d301      	bcc.n	8001702 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016fe:	2301      	movs	r3, #1
 8001700:	e00f      	b.n	8001722 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001702:	4a0a      	ldr	r2, [pc, #40]	@ (800172c <SysTick_Config+0x40>)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3b01      	subs	r3, #1
 8001708:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800170a:	210f      	movs	r1, #15
 800170c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001710:	f7ff ff8e 	bl	8001630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001714:	4b05      	ldr	r3, [pc, #20]	@ (800172c <SysTick_Config+0x40>)
 8001716:	2200      	movs	r2, #0
 8001718:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800171a:	4b04      	ldr	r3, [pc, #16]	@ (800172c <SysTick_Config+0x40>)
 800171c:	2207      	movs	r2, #7
 800171e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	e000e010 	.word	0xe000e010

08001730 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff ff29 	bl	8001590 <__NVIC_SetPriorityGrouping>
}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001746:	b580      	push	{r7, lr}
 8001748:	b086      	sub	sp, #24
 800174a:	af00      	add	r7, sp, #0
 800174c:	4603      	mov	r3, r0
 800174e:	60b9      	str	r1, [r7, #8]
 8001750:	607a      	str	r2, [r7, #4]
 8001752:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001754:	2300      	movs	r3, #0
 8001756:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001758:	f7ff ff3e 	bl	80015d8 <__NVIC_GetPriorityGrouping>
 800175c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	68b9      	ldr	r1, [r7, #8]
 8001762:	6978      	ldr	r0, [r7, #20]
 8001764:	f7ff ff8e 	bl	8001684 <NVIC_EncodePriority>
 8001768:	4602      	mov	r2, r0
 800176a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800176e:	4611      	mov	r1, r2
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff ff5d 	bl	8001630 <__NVIC_SetPriority>
}
 8001776:	bf00      	nop
 8001778:	3718      	adds	r7, #24
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}

0800177e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b082      	sub	sp, #8
 8001782:	af00      	add	r7, sp, #0
 8001784:	4603      	mov	r3, r0
 8001786:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001788:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ff31 	bl	80015f4 <__NVIC_EnableIRQ>
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b082      	sub	sp, #8
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f7ff ffa2 	bl	80016ec <SysTick_Config>
 80017a8:	4603      	mov	r3, r0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b084      	sub	sp, #16
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017be:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80017c0:	f7ff feb6 	bl	8001530 <HAL_GetTick>
 80017c4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d008      	beq.n	80017e4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2280      	movs	r2, #128	@ 0x80
 80017d6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e052      	b.n	800188a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f022 0216 	bic.w	r2, r2, #22
 80017f2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	695a      	ldr	r2, [r3, #20]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001802:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001808:	2b00      	cmp	r3, #0
 800180a:	d103      	bne.n	8001814 <HAL_DMA_Abort+0x62>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001810:	2b00      	cmp	r3, #0
 8001812:	d007      	beq.n	8001824 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f022 0208 	bic.w	r2, r2, #8
 8001822:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f022 0201 	bic.w	r2, r2, #1
 8001832:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001834:	e013      	b.n	800185e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001836:	f7ff fe7b 	bl	8001530 <HAL_GetTick>
 800183a:	4602      	mov	r2, r0
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	2b05      	cmp	r3, #5
 8001842:	d90c      	bls.n	800185e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2220      	movs	r2, #32
 8001848:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2203      	movs	r2, #3
 800184e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	e015      	b.n	800188a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	2b00      	cmp	r3, #0
 800186a:	d1e4      	bne.n	8001836 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001870:	223f      	movs	r2, #63	@ 0x3f
 8001872:	409a      	lsls	r2, r3
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2201      	movs	r2, #1
 800187c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001888:	2300      	movs	r3, #0
}
 800188a:	4618      	mov	r0, r3
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001892:	b480      	push	{r7}
 8001894:	b083      	sub	sp, #12
 8001896:	af00      	add	r7, sp, #0
 8001898:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d004      	beq.n	80018b0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2280      	movs	r2, #128	@ 0x80
 80018aa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e00c      	b.n	80018ca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2205      	movs	r2, #5
 80018b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f022 0201 	bic.w	r2, r2, #1
 80018c6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
	...

080018d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018d8:	b480      	push	{r7}
 80018da:	b089      	sub	sp, #36	@ 0x24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018e2:	2300      	movs	r3, #0
 80018e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018ea:	2300      	movs	r3, #0
 80018ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018ee:	2300      	movs	r3, #0
 80018f0:	61fb      	str	r3, [r7, #28]
 80018f2:	e16b      	b.n	8001bcc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018f4:	2201      	movs	r2, #1
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	697a      	ldr	r2, [r7, #20]
 8001904:	4013      	ands	r3, r2
 8001906:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001908:	693a      	ldr	r2, [r7, #16]
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	429a      	cmp	r2, r3
 800190e:	f040 815a 	bne.w	8001bc6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f003 0303 	and.w	r3, r3, #3
 800191a:	2b01      	cmp	r3, #1
 800191c:	d005      	beq.n	800192a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001926:	2b02      	cmp	r3, #2
 8001928:	d130      	bne.n	800198c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	2203      	movs	r2, #3
 8001936:	fa02 f303 	lsl.w	r3, r2, r3
 800193a:	43db      	mvns	r3, r3
 800193c:	69ba      	ldr	r2, [r7, #24]
 800193e:	4013      	ands	r3, r2
 8001940:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	68da      	ldr	r2, [r3, #12]
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	fa02 f303 	lsl.w	r3, r2, r3
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	4313      	orrs	r3, r2
 8001952:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001960:	2201      	movs	r2, #1
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	43db      	mvns	r3, r3
 800196a:	69ba      	ldr	r2, [r7, #24]
 800196c:	4013      	ands	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	091b      	lsrs	r3, r3, #4
 8001976:	f003 0201 	and.w	r2, r3, #1
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4313      	orrs	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 0303 	and.w	r3, r3, #3
 8001994:	2b03      	cmp	r3, #3
 8001996:	d017      	beq.n	80019c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	2203      	movs	r2, #3
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	43db      	mvns	r3, r3
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	4013      	ands	r3, r2
 80019ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	689a      	ldr	r2, [r3, #8]
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	4313      	orrs	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f003 0303 	and.w	r3, r3, #3
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d123      	bne.n	8001a1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	08da      	lsrs	r2, r3, #3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	3208      	adds	r2, #8
 80019dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	f003 0307 	and.w	r3, r3, #7
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	220f      	movs	r2, #15
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4013      	ands	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	691a      	ldr	r2, [r3, #16]
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	f003 0307 	and.w	r3, r3, #7
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	08da      	lsrs	r2, r3, #3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	3208      	adds	r2, #8
 8001a16:	69b9      	ldr	r1, [r7, #24]
 8001a18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	2203      	movs	r2, #3
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	69ba      	ldr	r2, [r7, #24]
 8001a30:	4013      	ands	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f003 0203 	and.w	r2, r3, #3
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	f000 80b4 	beq.w	8001bc6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	4b60      	ldr	r3, [pc, #384]	@ (8001be4 <HAL_GPIO_Init+0x30c>)
 8001a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a66:	4a5f      	ldr	r2, [pc, #380]	@ (8001be4 <HAL_GPIO_Init+0x30c>)
 8001a68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a6e:	4b5d      	ldr	r3, [pc, #372]	@ (8001be4 <HAL_GPIO_Init+0x30c>)
 8001a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a7a:	4a5b      	ldr	r2, [pc, #364]	@ (8001be8 <HAL_GPIO_Init+0x310>)
 8001a7c:	69fb      	ldr	r3, [r7, #28]
 8001a7e:	089b      	lsrs	r3, r3, #2
 8001a80:	3302      	adds	r3, #2
 8001a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	f003 0303 	and.w	r3, r3, #3
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	220f      	movs	r2, #15
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	43db      	mvns	r3, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a52      	ldr	r2, [pc, #328]	@ (8001bec <HAL_GPIO_Init+0x314>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d02b      	beq.n	8001afe <HAL_GPIO_Init+0x226>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a51      	ldr	r2, [pc, #324]	@ (8001bf0 <HAL_GPIO_Init+0x318>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d025      	beq.n	8001afa <HAL_GPIO_Init+0x222>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a50      	ldr	r2, [pc, #320]	@ (8001bf4 <HAL_GPIO_Init+0x31c>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d01f      	beq.n	8001af6 <HAL_GPIO_Init+0x21e>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a4f      	ldr	r2, [pc, #316]	@ (8001bf8 <HAL_GPIO_Init+0x320>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d019      	beq.n	8001af2 <HAL_GPIO_Init+0x21a>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a4e      	ldr	r2, [pc, #312]	@ (8001bfc <HAL_GPIO_Init+0x324>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d013      	beq.n	8001aee <HAL_GPIO_Init+0x216>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a4d      	ldr	r2, [pc, #308]	@ (8001c00 <HAL_GPIO_Init+0x328>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d00d      	beq.n	8001aea <HAL_GPIO_Init+0x212>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a4c      	ldr	r2, [pc, #304]	@ (8001c04 <HAL_GPIO_Init+0x32c>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d007      	beq.n	8001ae6 <HAL_GPIO_Init+0x20e>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a4b      	ldr	r2, [pc, #300]	@ (8001c08 <HAL_GPIO_Init+0x330>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d101      	bne.n	8001ae2 <HAL_GPIO_Init+0x20a>
 8001ade:	2307      	movs	r3, #7
 8001ae0:	e00e      	b.n	8001b00 <HAL_GPIO_Init+0x228>
 8001ae2:	2308      	movs	r3, #8
 8001ae4:	e00c      	b.n	8001b00 <HAL_GPIO_Init+0x228>
 8001ae6:	2306      	movs	r3, #6
 8001ae8:	e00a      	b.n	8001b00 <HAL_GPIO_Init+0x228>
 8001aea:	2305      	movs	r3, #5
 8001aec:	e008      	b.n	8001b00 <HAL_GPIO_Init+0x228>
 8001aee:	2304      	movs	r3, #4
 8001af0:	e006      	b.n	8001b00 <HAL_GPIO_Init+0x228>
 8001af2:	2303      	movs	r3, #3
 8001af4:	e004      	b.n	8001b00 <HAL_GPIO_Init+0x228>
 8001af6:	2302      	movs	r3, #2
 8001af8:	e002      	b.n	8001b00 <HAL_GPIO_Init+0x228>
 8001afa:	2301      	movs	r3, #1
 8001afc:	e000      	b.n	8001b00 <HAL_GPIO_Init+0x228>
 8001afe:	2300      	movs	r3, #0
 8001b00:	69fa      	ldr	r2, [r7, #28]
 8001b02:	f002 0203 	and.w	r2, r2, #3
 8001b06:	0092      	lsls	r2, r2, #2
 8001b08:	4093      	lsls	r3, r2
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b10:	4935      	ldr	r1, [pc, #212]	@ (8001be8 <HAL_GPIO_Init+0x310>)
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	089b      	lsrs	r3, r3, #2
 8001b16:	3302      	adds	r3, #2
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b1e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c0c <HAL_GPIO_Init+0x334>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	43db      	mvns	r3, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d003      	beq.n	8001b42 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b42:	4a32      	ldr	r2, [pc, #200]	@ (8001c0c <HAL_GPIO_Init+0x334>)
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b48:	4b30      	ldr	r3, [pc, #192]	@ (8001c0c <HAL_GPIO_Init+0x334>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	43db      	mvns	r3, r3
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	4013      	ands	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d003      	beq.n	8001b6c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b6c:	4a27      	ldr	r2, [pc, #156]	@ (8001c0c <HAL_GPIO_Init+0x334>)
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b72:	4b26      	ldr	r3, [pc, #152]	@ (8001c0c <HAL_GPIO_Init+0x334>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d003      	beq.n	8001b96 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b96:	4a1d      	ldr	r2, [pc, #116]	@ (8001c0c <HAL_GPIO_Init+0x334>)
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c0c <HAL_GPIO_Init+0x334>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bc0:	4a12      	ldr	r2, [pc, #72]	@ (8001c0c <HAL_GPIO_Init+0x334>)
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	61fb      	str	r3, [r7, #28]
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	2b0f      	cmp	r3, #15
 8001bd0:	f67f ae90 	bls.w	80018f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001bd4:	bf00      	nop
 8001bd6:	bf00      	nop
 8001bd8:	3724      	adds	r7, #36	@ 0x24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40013800 	.word	0x40013800
 8001bec:	40020000 	.word	0x40020000
 8001bf0:	40020400 	.word	0x40020400
 8001bf4:	40020800 	.word	0x40020800
 8001bf8:	40020c00 	.word	0x40020c00
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	40021400 	.word	0x40021400
 8001c04:	40021800 	.word	0x40021800
 8001c08:	40021c00 	.word	0x40021c00
 8001c0c:	40013c00 	.word	0x40013c00

08001c10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	460b      	mov	r3, r1
 8001c1a:	807b      	strh	r3, [r7, #2]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c20:	787b      	ldrb	r3, [r7, #1]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d003      	beq.n	8001c2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c26:	887a      	ldrh	r2, [r7, #2]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c2c:	e003      	b.n	8001c36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c2e:	887b      	ldrh	r3, [r7, #2]
 8001c30:	041a      	lsls	r2, r3, #16
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	619a      	str	r2, [r3, #24]
}
 8001c36:	bf00      	nop
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
	...

08001c44 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b088      	sub	sp, #32
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d101      	bne.n	8001c56 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e128      	b.n	8001ea8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d109      	bne.n	8001c76 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a90      	ldr	r2, [pc, #576]	@ (8001eb0 <HAL_I2S_Init+0x26c>)
 8001c6e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f7fe fdad 	bl	80007d0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2202      	movs	r2, #2
 8001c7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	69db      	ldr	r3, [r3, #28]
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	6812      	ldr	r2, [r2, #0]
 8001c88:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001c8c:	f023 030f 	bic.w	r3, r3, #15
 8001c90:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	2202      	movs	r2, #2
 8001c98:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	695b      	ldr	r3, [r3, #20]
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d060      	beq.n	8001d64 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d102      	bne.n	8001cb0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001caa:	2310      	movs	r3, #16
 8001cac:	617b      	str	r3, [r7, #20]
 8001cae:	e001      	b.n	8001cb4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001cb0:	2320      	movs	r3, #32
 8001cb2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	2b20      	cmp	r3, #32
 8001cba:	d802      	bhi.n	8001cc2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001cc2:	2001      	movs	r0, #1
 8001cc4:	f002 fc2a 	bl	800451c <HAL_RCCEx_GetPeriphCLKFreq>
 8001cc8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001cd2:	d125      	bne.n	8001d20 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d010      	beq.n	8001cfe <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	68fa      	ldr	r2, [r7, #12]
 8001ce2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	4413      	add	r3, r2
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	461a      	mov	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	695b      	ldr	r3, [r3, #20]
 8001cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf8:	3305      	adds	r3, #5
 8001cfa:	613b      	str	r3, [r7, #16]
 8001cfc:	e01f      	b.n	8001d3e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	00db      	lsls	r3, r3, #3
 8001d02:	68fa      	ldr	r2, [r7, #12]
 8001d04:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d08:	4613      	mov	r3, r2
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	4413      	add	r3, r2
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	461a      	mov	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d1a:	3305      	adds	r3, #5
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	e00e      	b.n	8001d3e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d28:	4613      	mov	r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	4413      	add	r3, r2
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	461a      	mov	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	695b      	ldr	r3, [r3, #20]
 8001d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d3a:	3305      	adds	r3, #5
 8001d3c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	4a5c      	ldr	r2, [pc, #368]	@ (8001eb4 <HAL_I2S_Init+0x270>)
 8001d42:	fba2 2303 	umull	r2, r3, r2, r3
 8001d46:	08db      	lsrs	r3, r3, #3
 8001d48:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	f003 0301 	and.w	r3, r3, #1
 8001d50:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	69bb      	ldr	r3, [r7, #24]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	085b      	lsrs	r3, r3, #1
 8001d5a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	021b      	lsls	r3, r3, #8
 8001d60:	61bb      	str	r3, [r7, #24]
 8001d62:	e003      	b.n	8001d6c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001d64:	2302      	movs	r3, #2
 8001d66:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d902      	bls.n	8001d78 <HAL_I2S_Init+0x134>
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	2bff      	cmp	r3, #255	@ 0xff
 8001d76:	d907      	bls.n	8001d88 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d7c:	f043 0210 	orr.w	r2, r3, #16
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e08f      	b.n	8001ea8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	691a      	ldr	r2, [r3, #16]
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	ea42 0103 	orr.w	r1, r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	69fa      	ldr	r2, [r7, #28]
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001da6:	f023 030f 	bic.w	r3, r3, #15
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6851      	ldr	r1, [r2, #4]
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	6892      	ldr	r2, [r2, #8]
 8001db2:	4311      	orrs	r1, r2
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	68d2      	ldr	r2, [r2, #12]
 8001db8:	4311      	orrs	r1, r2
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	6992      	ldr	r2, [r2, #24]
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001dca:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a1b      	ldr	r3, [r3, #32]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d161      	bne.n	8001e98 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4a38      	ldr	r2, [pc, #224]	@ (8001eb8 <HAL_I2S_Init+0x274>)
 8001dd8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a37      	ldr	r2, [pc, #220]	@ (8001ebc <HAL_I2S_Init+0x278>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d101      	bne.n	8001de8 <HAL_I2S_Init+0x1a4>
 8001de4:	4b36      	ldr	r3, [pc, #216]	@ (8001ec0 <HAL_I2S_Init+0x27c>)
 8001de6:	e001      	b.n	8001dec <HAL_I2S_Init+0x1a8>
 8001de8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	6812      	ldr	r2, [r2, #0]
 8001df2:	4932      	ldr	r1, [pc, #200]	@ (8001ebc <HAL_I2S_Init+0x278>)
 8001df4:	428a      	cmp	r2, r1
 8001df6:	d101      	bne.n	8001dfc <HAL_I2S_Init+0x1b8>
 8001df8:	4a31      	ldr	r2, [pc, #196]	@ (8001ec0 <HAL_I2S_Init+0x27c>)
 8001dfa:	e001      	b.n	8001e00 <HAL_I2S_Init+0x1bc>
 8001dfc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001e00:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001e04:	f023 030f 	bic.w	r3, r3, #15
 8001e08:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a2b      	ldr	r2, [pc, #172]	@ (8001ebc <HAL_I2S_Init+0x278>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d101      	bne.n	8001e18 <HAL_I2S_Init+0x1d4>
 8001e14:	4b2a      	ldr	r3, [pc, #168]	@ (8001ec0 <HAL_I2S_Init+0x27c>)
 8001e16:	e001      	b.n	8001e1c <HAL_I2S_Init+0x1d8>
 8001e18:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001e1c:	2202      	movs	r2, #2
 8001e1e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a25      	ldr	r2, [pc, #148]	@ (8001ebc <HAL_I2S_Init+0x278>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d101      	bne.n	8001e2e <HAL_I2S_Init+0x1ea>
 8001e2a:	4b25      	ldr	r3, [pc, #148]	@ (8001ec0 <HAL_I2S_Init+0x27c>)
 8001e2c:	e001      	b.n	8001e32 <HAL_I2S_Init+0x1ee>
 8001e2e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001e32:	69db      	ldr	r3, [r3, #28]
 8001e34:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e3e:	d003      	beq.n	8001e48 <HAL_I2S_Init+0x204>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d103      	bne.n	8001e50 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8001e48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e4c:	613b      	str	r3, [r7, #16]
 8001e4e:	e001      	b.n	8001e54 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8001e50:	2300      	movs	r3, #0
 8001e52:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001e72:	4313      	orrs	r3, r2
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	897b      	ldrh	r3, [r7, #10]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e80:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a0d      	ldr	r2, [pc, #52]	@ (8001ebc <HAL_I2S_Init+0x278>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d101      	bne.n	8001e90 <HAL_I2S_Init+0x24c>
 8001e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <HAL_I2S_Init+0x27c>)
 8001e8e:	e001      	b.n	8001e94 <HAL_I2S_Init+0x250>
 8001e90:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001e94:	897a      	ldrh	r2, [r7, #10]
 8001e96:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3720      	adds	r7, #32
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	08001fbb 	.word	0x08001fbb
 8001eb4:	cccccccd 	.word	0xcccccccd
 8001eb8:	080020d1 	.word	0x080020d1
 8001ebc:	40003800 	.word	0x40003800
 8001ec0:	40003400 	.word	0x40003400

08001ec4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8001ee0:	bf00      	nop
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f0c:	881a      	ldrh	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f18:	1c9a      	adds	r2, r3, #2
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	3b01      	subs	r3, #1
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d10e      	bne.n	8001f54 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001f44:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f7ff ffb8 	bl	8001ec4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001f54:	bf00      	nop
 8001f56:	3708      	adds	r7, #8
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68da      	ldr	r2, [r3, #12]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f6e:	b292      	uxth	r2, r2
 8001f70:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f76:	1c9a      	adds	r2, r3, #2
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	3b01      	subs	r3, #1
 8001f84:	b29a      	uxth	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d10e      	bne.n	8001fb2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001fa2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f7ff ff93 	bl	8001ed8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b086      	sub	sp, #24
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	2b04      	cmp	r3, #4
 8001fd4:	d13a      	bne.n	800204c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	f003 0301 	and.w	r3, r3, #1
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d109      	bne.n	8001ff4 <I2S_IRQHandler+0x3a>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fea:	2b40      	cmp	r3, #64	@ 0x40
 8001fec:	d102      	bne.n	8001ff4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f7ff ffb4 	bl	8001f5c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ffa:	2b40      	cmp	r3, #64	@ 0x40
 8001ffc:	d126      	bne.n	800204c <I2S_IRQHandler+0x92>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f003 0320 	and.w	r3, r3, #32
 8002008:	2b20      	cmp	r3, #32
 800200a:	d11f      	bne.n	800204c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	685a      	ldr	r2, [r3, #4]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800201a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800201c:	2300      	movs	r3, #0
 800201e:	613b      	str	r3, [r7, #16]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	613b      	str	r3, [r7, #16]
 8002030:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800203e:	f043 0202 	orr.w	r2, r3, #2
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7ff ff50 	bl	8001eec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002052:	b2db      	uxtb	r3, r3
 8002054:	2b03      	cmp	r3, #3
 8002056:	d136      	bne.n	80020c6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	f003 0302 	and.w	r3, r3, #2
 800205e:	2b02      	cmp	r3, #2
 8002060:	d109      	bne.n	8002076 <I2S_IRQHandler+0xbc>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800206c:	2b80      	cmp	r3, #128	@ 0x80
 800206e:	d102      	bne.n	8002076 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f7ff ff45 	bl	8001f00 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b08      	cmp	r3, #8
 800207e:	d122      	bne.n	80020c6 <I2S_IRQHandler+0x10c>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f003 0320 	and.w	r3, r3, #32
 800208a:	2b20      	cmp	r3, #32
 800208c:	d11b      	bne.n	80020c6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	685a      	ldr	r2, [r3, #4]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800209c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	60fb      	str	r3, [r7, #12]
 80020aa:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b8:	f043 0204 	orr.w	r2, r3, #4
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f7ff ff13 	bl	8001eec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80020c6:	bf00      	nop
 80020c8:	3718      	adds	r7, #24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b088      	sub	sp, #32
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a92      	ldr	r2, [pc, #584]	@ (8002330 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d101      	bne.n	80020ee <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80020ea:	4b92      	ldr	r3, [pc, #584]	@ (8002334 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80020ec:	e001      	b.n	80020f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80020ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a8b      	ldr	r2, [pc, #556]	@ (8002330 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d101      	bne.n	800210c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002108:	4b8a      	ldr	r3, [pc, #552]	@ (8002334 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800210a:	e001      	b.n	8002110 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800210c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800211c:	d004      	beq.n	8002128 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	f040 8099 	bne.w	800225a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b02      	cmp	r3, #2
 8002130:	d107      	bne.n	8002142 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002138:	2b00      	cmp	r3, #0
 800213a:	d002      	beq.n	8002142 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f000 f925 	bl	800238c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b01      	cmp	r3, #1
 800214a:	d107      	bne.n	800215c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002152:	2b00      	cmp	r3, #0
 8002154:	d002      	beq.n	800215c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 f9c8 	bl	80024ec <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002162:	2b40      	cmp	r3, #64	@ 0x40
 8002164:	d13a      	bne.n	80021dc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	f003 0320 	and.w	r3, r3, #32
 800216c:	2b00      	cmp	r3, #0
 800216e:	d035      	beq.n	80021dc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a6e      	ldr	r2, [pc, #440]	@ (8002330 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d101      	bne.n	800217e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800217a:	4b6e      	ldr	r3, [pc, #440]	@ (8002334 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800217c:	e001      	b.n	8002182 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800217e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4969      	ldr	r1, [pc, #420]	@ (8002330 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800218a:	428b      	cmp	r3, r1
 800218c:	d101      	bne.n	8002192 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800218e:	4b69      	ldr	r3, [pc, #420]	@ (8002334 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002190:	e001      	b.n	8002196 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002192:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002196:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800219a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80021aa:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80021ac:	2300      	movs	r3, #0
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2201      	movs	r2, #1
 80021c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ce:	f043 0202 	orr.w	r2, r3, #2
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7ff fe88 	bl	8001eec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	f003 0308 	and.w	r3, r3, #8
 80021e2:	2b08      	cmp	r3, #8
 80021e4:	f040 80c3 	bne.w	800236e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	f003 0320 	and.w	r3, r3, #32
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f000 80bd 	beq.w	800236e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002202:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a49      	ldr	r2, [pc, #292]	@ (8002330 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d101      	bne.n	8002212 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800220e:	4b49      	ldr	r3, [pc, #292]	@ (8002334 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002210:	e001      	b.n	8002216 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002212:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002216:	685a      	ldr	r2, [r3, #4]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4944      	ldr	r1, [pc, #272]	@ (8002330 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800221e:	428b      	cmp	r3, r1
 8002220:	d101      	bne.n	8002226 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002222:	4b44      	ldr	r3, [pc, #272]	@ (8002334 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002224:	e001      	b.n	800222a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002226:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800222a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800222e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002230:	2300      	movs	r3, #0
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	60bb      	str	r3, [r7, #8]
 800223c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2201      	movs	r2, #1
 8002242:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224a:	f043 0204 	orr.w	r2, r3, #4
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f7ff fe4a 	bl	8001eec <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002258:	e089      	b.n	800236e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	2b02      	cmp	r3, #2
 8002262:	d107      	bne.n	8002274 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800226a:	2b00      	cmp	r3, #0
 800226c:	d002      	beq.n	8002274 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 f8be 	bl	80023f0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	2b01      	cmp	r3, #1
 800227c:	d107      	bne.n	800228e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002284:	2b00      	cmp	r3, #0
 8002286:	d002      	beq.n	800228e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f000 f8fd 	bl	8002488 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002294:	2b40      	cmp	r3, #64	@ 0x40
 8002296:	d12f      	bne.n	80022f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	f003 0320 	and.w	r3, r3, #32
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d02a      	beq.n	80022f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80022b0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a1e      	ldr	r2, [pc, #120]	@ (8002330 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d101      	bne.n	80022c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80022bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002334 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80022be:	e001      	b.n	80022c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80022c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4919      	ldr	r1, [pc, #100]	@ (8002330 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80022cc:	428b      	cmp	r3, r1
 80022ce:	d101      	bne.n	80022d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80022d0:	4b18      	ldr	r3, [pc, #96]	@ (8002334 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80022d2:	e001      	b.n	80022d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80022d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80022d8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80022dc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2201      	movs	r2, #1
 80022e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ea:	f043 0202 	orr.w	r2, r3, #2
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7ff fdfa 	bl	8001eec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	f003 0308 	and.w	r3, r3, #8
 80022fe:	2b08      	cmp	r3, #8
 8002300:	d136      	bne.n	8002370 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	f003 0320 	and.w	r3, r3, #32
 8002308:	2b00      	cmp	r3, #0
 800230a:	d031      	beq.n	8002370 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a07      	ldr	r2, [pc, #28]	@ (8002330 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d101      	bne.n	800231a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002316:	4b07      	ldr	r3, [pc, #28]	@ (8002334 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002318:	e001      	b.n	800231e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800231a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800231e:	685a      	ldr	r2, [r3, #4]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4902      	ldr	r1, [pc, #8]	@ (8002330 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002326:	428b      	cmp	r3, r1
 8002328:	d106      	bne.n	8002338 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800232a:	4b02      	ldr	r3, [pc, #8]	@ (8002334 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800232c:	e006      	b.n	800233c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800232e:	bf00      	nop
 8002330:	40003800 	.word	0x40003800
 8002334:	40003400 	.word	0x40003400
 8002338:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800233c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002340:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002350:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2201      	movs	r2, #1
 8002356:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235e:	f043 0204 	orr.w	r2, r3, #4
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f7ff fdc0 	bl	8001eec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800236c:	e000      	b.n	8002370 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800236e:	bf00      	nop
}
 8002370:	bf00      	nop
 8002372:	3720      	adds	r7, #32
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002380:	bf00      	nop
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002398:	1c99      	adds	r1, r3, #2
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	6251      	str	r1, [r2, #36]	@ 0x24
 800239e:	881a      	ldrh	r2, [r3, #0]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	3b01      	subs	r3, #1
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d113      	bne.n	80023e6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	685a      	ldr	r2, [r3, #4]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80023cc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d106      	bne.n	80023e6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff ffc9 	bl	8002378 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
	...

080023f0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fc:	1c99      	adds	r1, r3, #2
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	6251      	str	r1, [r2, #36]	@ 0x24
 8002402:	8819      	ldrh	r1, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a1d      	ldr	r2, [pc, #116]	@ (8002480 <I2SEx_TxISR_I2SExt+0x90>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d101      	bne.n	8002412 <I2SEx_TxISR_I2SExt+0x22>
 800240e:	4b1d      	ldr	r3, [pc, #116]	@ (8002484 <I2SEx_TxISR_I2SExt+0x94>)
 8002410:	e001      	b.n	8002416 <I2SEx_TxISR_I2SExt+0x26>
 8002412:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002416:	460a      	mov	r2, r1
 8002418:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800241e:	b29b      	uxth	r3, r3
 8002420:	3b01      	subs	r3, #1
 8002422:	b29a      	uxth	r2, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800242c:	b29b      	uxth	r3, r3
 800242e:	2b00      	cmp	r3, #0
 8002430:	d121      	bne.n	8002476 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a12      	ldr	r2, [pc, #72]	@ (8002480 <I2SEx_TxISR_I2SExt+0x90>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d101      	bne.n	8002440 <I2SEx_TxISR_I2SExt+0x50>
 800243c:	4b11      	ldr	r3, [pc, #68]	@ (8002484 <I2SEx_TxISR_I2SExt+0x94>)
 800243e:	e001      	b.n	8002444 <I2SEx_TxISR_I2SExt+0x54>
 8002440:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002444:	685a      	ldr	r2, [r3, #4]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	490d      	ldr	r1, [pc, #52]	@ (8002480 <I2SEx_TxISR_I2SExt+0x90>)
 800244c:	428b      	cmp	r3, r1
 800244e:	d101      	bne.n	8002454 <I2SEx_TxISR_I2SExt+0x64>
 8002450:	4b0c      	ldr	r3, [pc, #48]	@ (8002484 <I2SEx_TxISR_I2SExt+0x94>)
 8002452:	e001      	b.n	8002458 <I2SEx_TxISR_I2SExt+0x68>
 8002454:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002458:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800245c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002462:	b29b      	uxth	r3, r3
 8002464:	2b00      	cmp	r3, #0
 8002466:	d106      	bne.n	8002476 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f7ff ff81 	bl	8002378 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	40003800 	.word	0x40003800
 8002484:	40003400 	.word	0x40003400

08002488 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	68d8      	ldr	r0, [r3, #12]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800249a:	1c99      	adds	r1, r3, #2
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80024a0:	b282      	uxth	r2, r0
 80024a2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	3b01      	subs	r3, #1
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d113      	bne.n	80024e4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80024ca:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d106      	bne.n	80024e4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2201      	movs	r2, #1
 80024da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f7ff ff4a 	bl	8002378 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80024e4:	bf00      	nop
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a20      	ldr	r2, [pc, #128]	@ (800257c <I2SEx_RxISR_I2SExt+0x90>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d101      	bne.n	8002502 <I2SEx_RxISR_I2SExt+0x16>
 80024fe:	4b20      	ldr	r3, [pc, #128]	@ (8002580 <I2SEx_RxISR_I2SExt+0x94>)
 8002500:	e001      	b.n	8002506 <I2SEx_RxISR_I2SExt+0x1a>
 8002502:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002506:	68d8      	ldr	r0, [r3, #12]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250c:	1c99      	adds	r1, r3, #2
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002512:	b282      	uxth	r2, r0
 8002514:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800251a:	b29b      	uxth	r3, r3
 800251c:	3b01      	subs	r3, #1
 800251e:	b29a      	uxth	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002528:	b29b      	uxth	r3, r3
 800252a:	2b00      	cmp	r3, #0
 800252c:	d121      	bne.n	8002572 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a12      	ldr	r2, [pc, #72]	@ (800257c <I2SEx_RxISR_I2SExt+0x90>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d101      	bne.n	800253c <I2SEx_RxISR_I2SExt+0x50>
 8002538:	4b11      	ldr	r3, [pc, #68]	@ (8002580 <I2SEx_RxISR_I2SExt+0x94>)
 800253a:	e001      	b.n	8002540 <I2SEx_RxISR_I2SExt+0x54>
 800253c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002540:	685a      	ldr	r2, [r3, #4]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	490d      	ldr	r1, [pc, #52]	@ (800257c <I2SEx_RxISR_I2SExt+0x90>)
 8002548:	428b      	cmp	r3, r1
 800254a:	d101      	bne.n	8002550 <I2SEx_RxISR_I2SExt+0x64>
 800254c:	4b0c      	ldr	r3, [pc, #48]	@ (8002580 <I2SEx_RxISR_I2SExt+0x94>)
 800254e:	e001      	b.n	8002554 <I2SEx_RxISR_I2SExt+0x68>
 8002550:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002554:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002558:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800255e:	b29b      	uxth	r3, r3
 8002560:	2b00      	cmp	r3, #0
 8002562:	d106      	bne.n	8002572 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f7ff ff03 	bl	8002378 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40003800 	.word	0x40003800
 8002580:	40003400 	.word	0x40003400

08002584 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b086      	sub	sp, #24
 8002588:	af02      	add	r7, sp, #8
 800258a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e101      	b.n	800279a <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d106      	bne.n	80025b6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f006 fe4b 	bl	800924c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2203      	movs	r2, #3
 80025ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025c4:	d102      	bne.n	80025cc <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f003 fa10 	bl	80059f6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6818      	ldr	r0, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	7c1a      	ldrb	r2, [r3, #16]
 80025de:	f88d 2000 	strb.w	r2, [sp]
 80025e2:	3304      	adds	r3, #4
 80025e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025e6:	f003 f8ef 	bl	80057c8 <USB_CoreInit>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d005      	beq.n	80025fc <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2202      	movs	r2, #2
 80025f4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e0ce      	b.n	800279a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2100      	movs	r1, #0
 8002602:	4618      	mov	r0, r3
 8002604:	f003 fa08 	bl	8005a18 <USB_SetCurrentMode>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d005      	beq.n	800261a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2202      	movs	r2, #2
 8002612:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e0bf      	b.n	800279a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800261a:	2300      	movs	r3, #0
 800261c:	73fb      	strb	r3, [r7, #15]
 800261e:	e04a      	b.n	80026b6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002620:	7bfa      	ldrb	r2, [r7, #15]
 8002622:	6879      	ldr	r1, [r7, #4]
 8002624:	4613      	mov	r3, r2
 8002626:	00db      	lsls	r3, r3, #3
 8002628:	4413      	add	r3, r2
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	440b      	add	r3, r1
 800262e:	3315      	adds	r3, #21
 8002630:	2201      	movs	r2, #1
 8002632:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002634:	7bfa      	ldrb	r2, [r7, #15]
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	4613      	mov	r3, r2
 800263a:	00db      	lsls	r3, r3, #3
 800263c:	4413      	add	r3, r2
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	440b      	add	r3, r1
 8002642:	3314      	adds	r3, #20
 8002644:	7bfa      	ldrb	r2, [r7, #15]
 8002646:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002648:	7bfa      	ldrb	r2, [r7, #15]
 800264a:	7bfb      	ldrb	r3, [r7, #15]
 800264c:	b298      	uxth	r0, r3
 800264e:	6879      	ldr	r1, [r7, #4]
 8002650:	4613      	mov	r3, r2
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	4413      	add	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	440b      	add	r3, r1
 800265a:	332e      	adds	r3, #46	@ 0x2e
 800265c:	4602      	mov	r2, r0
 800265e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002660:	7bfa      	ldrb	r2, [r7, #15]
 8002662:	6879      	ldr	r1, [r7, #4]
 8002664:	4613      	mov	r3, r2
 8002666:	00db      	lsls	r3, r3, #3
 8002668:	4413      	add	r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	440b      	add	r3, r1
 800266e:	3318      	adds	r3, #24
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002674:	7bfa      	ldrb	r2, [r7, #15]
 8002676:	6879      	ldr	r1, [r7, #4]
 8002678:	4613      	mov	r3, r2
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	4413      	add	r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	440b      	add	r3, r1
 8002682:	331c      	adds	r3, #28
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002688:	7bfa      	ldrb	r2, [r7, #15]
 800268a:	6879      	ldr	r1, [r7, #4]
 800268c:	4613      	mov	r3, r2
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	4413      	add	r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	440b      	add	r3, r1
 8002696:	3320      	adds	r3, #32
 8002698:	2200      	movs	r2, #0
 800269a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800269c:	7bfa      	ldrb	r2, [r7, #15]
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	4613      	mov	r3, r2
 80026a2:	00db      	lsls	r3, r3, #3
 80026a4:	4413      	add	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	440b      	add	r3, r1
 80026aa:	3324      	adds	r3, #36	@ 0x24
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026b0:	7bfb      	ldrb	r3, [r7, #15]
 80026b2:	3301      	adds	r3, #1
 80026b4:	73fb      	strb	r3, [r7, #15]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	791b      	ldrb	r3, [r3, #4]
 80026ba:	7bfa      	ldrb	r2, [r7, #15]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d3af      	bcc.n	8002620 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026c0:	2300      	movs	r3, #0
 80026c2:	73fb      	strb	r3, [r7, #15]
 80026c4:	e044      	b.n	8002750 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80026c6:	7bfa      	ldrb	r2, [r7, #15]
 80026c8:	6879      	ldr	r1, [r7, #4]
 80026ca:	4613      	mov	r3, r2
 80026cc:	00db      	lsls	r3, r3, #3
 80026ce:	4413      	add	r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	440b      	add	r3, r1
 80026d4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80026d8:	2200      	movs	r2, #0
 80026da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80026dc:	7bfa      	ldrb	r2, [r7, #15]
 80026de:	6879      	ldr	r1, [r7, #4]
 80026e0:	4613      	mov	r3, r2
 80026e2:	00db      	lsls	r3, r3, #3
 80026e4:	4413      	add	r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	440b      	add	r3, r1
 80026ea:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80026ee:	7bfa      	ldrb	r2, [r7, #15]
 80026f0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80026f2:	7bfa      	ldrb	r2, [r7, #15]
 80026f4:	6879      	ldr	r1, [r7, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	00db      	lsls	r3, r3, #3
 80026fa:	4413      	add	r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	440b      	add	r3, r1
 8002700:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002704:	2200      	movs	r2, #0
 8002706:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002708:	7bfa      	ldrb	r2, [r7, #15]
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	4613      	mov	r3, r2
 800270e:	00db      	lsls	r3, r3, #3
 8002710:	4413      	add	r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	440b      	add	r3, r1
 8002716:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800271a:	2200      	movs	r2, #0
 800271c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800271e:	7bfa      	ldrb	r2, [r7, #15]
 8002720:	6879      	ldr	r1, [r7, #4]
 8002722:	4613      	mov	r3, r2
 8002724:	00db      	lsls	r3, r3, #3
 8002726:	4413      	add	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	440b      	add	r3, r1
 800272c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002734:	7bfa      	ldrb	r2, [r7, #15]
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	00db      	lsls	r3, r3, #3
 800273c:	4413      	add	r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002746:	2200      	movs	r2, #0
 8002748:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800274a:	7bfb      	ldrb	r3, [r7, #15]
 800274c:	3301      	adds	r3, #1
 800274e:	73fb      	strb	r3, [r7, #15]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	791b      	ldrb	r3, [r3, #4]
 8002754:	7bfa      	ldrb	r2, [r7, #15]
 8002756:	429a      	cmp	r2, r3
 8002758:	d3b5      	bcc.n	80026c6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6818      	ldr	r0, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	7c1a      	ldrb	r2, [r3, #16]
 8002762:	f88d 2000 	strb.w	r2, [sp]
 8002766:	3304      	adds	r3, #4
 8002768:	cb0e      	ldmia	r3, {r1, r2, r3}
 800276a:	f003 f9a1 	bl	8005ab0 <USB_DevInit>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d005      	beq.n	8002780 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2202      	movs	r2, #2
 8002778:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e00c      	b.n	800279a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2201      	movs	r2, #1
 800278a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f004 f9eb 	bl	8006b6e <USB_DevDisconnect>

  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b084      	sub	sp, #16
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_PCD_Start+0x1c>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e022      	b.n	8002804 <HAL_PCD_Start+0x62>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d009      	beq.n	80027e6 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d105      	bne.n	80027e6 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027de:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f003 f8f2 	bl	80059d4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f004 f999 	bl	8006b2c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800280c:	b590      	push	{r4, r7, lr}
 800280e:	b08d      	sub	sp, #52	@ 0x34
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800281a:	6a3b      	ldr	r3, [r7, #32]
 800281c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4618      	mov	r0, r3
 8002824:	f004 fa57 	bl	8006cd6 <USB_GetMode>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	f040 848c 	bne.w	8003148 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f004 f9bb 	bl	8006bb0 <USB_ReadInterrupts>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	f000 8482 	beq.w	8003146 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	0a1b      	lsrs	r3, r3, #8
 800284c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4618      	mov	r0, r3
 800285c:	f004 f9a8 	bl	8006bb0 <USB_ReadInterrupts>
 8002860:	4603      	mov	r3, r0
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b02      	cmp	r3, #2
 8002868:	d107      	bne.n	800287a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	695a      	ldr	r2, [r3, #20]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f002 0202 	and.w	r2, r2, #2
 8002878:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4618      	mov	r0, r3
 8002880:	f004 f996 	bl	8006bb0 <USB_ReadInterrupts>
 8002884:	4603      	mov	r3, r0
 8002886:	f003 0310 	and.w	r3, r3, #16
 800288a:	2b10      	cmp	r3, #16
 800288c:	d161      	bne.n	8002952 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	699a      	ldr	r2, [r3, #24]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 0210 	bic.w	r2, r2, #16
 800289c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800289e:	6a3b      	ldr	r3, [r7, #32]
 80028a0:	6a1b      	ldr	r3, [r3, #32]
 80028a2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	f003 020f 	and.w	r2, r3, #15
 80028aa:	4613      	mov	r3, r2
 80028ac:	00db      	lsls	r3, r3, #3
 80028ae:	4413      	add	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	4413      	add	r3, r2
 80028ba:	3304      	adds	r3, #4
 80028bc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	0c5b      	lsrs	r3, r3, #17
 80028c2:	f003 030f 	and.w	r3, r3, #15
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d124      	bne.n	8002914 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80028d0:	4013      	ands	r3, r2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d035      	beq.n	8002942 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	091b      	lsrs	r3, r3, #4
 80028de:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80028e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	461a      	mov	r2, r3
 80028e8:	6a38      	ldr	r0, [r7, #32]
 80028ea:	f003 ffcd 	bl	8006888 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	68da      	ldr	r2, [r3, #12]
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	091b      	lsrs	r3, r3, #4
 80028f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028fa:	441a      	add	r2, r3
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	695a      	ldr	r2, [r3, #20]
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	091b      	lsrs	r3, r3, #4
 8002908:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800290c:	441a      	add	r2, r3
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	615a      	str	r2, [r3, #20]
 8002912:	e016      	b.n	8002942 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	0c5b      	lsrs	r3, r3, #17
 8002918:	f003 030f 	and.w	r3, r3, #15
 800291c:	2b06      	cmp	r3, #6
 800291e:	d110      	bne.n	8002942 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002926:	2208      	movs	r2, #8
 8002928:	4619      	mov	r1, r3
 800292a:	6a38      	ldr	r0, [r7, #32]
 800292c:	f003 ffac 	bl	8006888 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	695a      	ldr	r2, [r3, #20]
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	091b      	lsrs	r3, r3, #4
 8002938:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800293c:	441a      	add	r2, r3
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	699a      	ldr	r2, [r3, #24]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f042 0210 	orr.w	r2, r2, #16
 8002950:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4618      	mov	r0, r3
 8002958:	f004 f92a 	bl	8006bb0 <USB_ReadInterrupts>
 800295c:	4603      	mov	r3, r0
 800295e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002962:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002966:	f040 80a7 	bne.w	8002ab8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800296a:	2300      	movs	r3, #0
 800296c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4618      	mov	r0, r3
 8002974:	f004 f92f 	bl	8006bd6 <USB_ReadDevAllOutEpInterrupt>
 8002978:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800297a:	e099      	b.n	8002ab0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800297c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	2b00      	cmp	r3, #0
 8002984:	f000 808e 	beq.w	8002aa4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800298e:	b2d2      	uxtb	r2, r2
 8002990:	4611      	mov	r1, r2
 8002992:	4618      	mov	r0, r3
 8002994:	f004 f953 	bl	8006c3e <USB_ReadDevOutEPInterrupt>
 8002998:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	f003 0301 	and.w	r3, r3, #1
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00c      	beq.n	80029be <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80029a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a6:	015a      	lsls	r2, r3, #5
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	4413      	add	r3, r2
 80029ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029b0:	461a      	mov	r2, r3
 80029b2:	2301      	movs	r3, #1
 80029b4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80029b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 fea3 	bl	8003704 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	f003 0308 	and.w	r3, r3, #8
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d00c      	beq.n	80029e2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80029c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ca:	015a      	lsls	r2, r3, #5
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	4413      	add	r3, r2
 80029d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029d4:	461a      	mov	r2, r3
 80029d6:	2308      	movs	r3, #8
 80029d8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80029da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 ff79 	bl	80038d4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	f003 0310 	and.w	r3, r3, #16
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d008      	beq.n	80029fe <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80029ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ee:	015a      	lsls	r2, r3, #5
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	4413      	add	r3, r2
 80029f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029f8:	461a      	mov	r2, r3
 80029fa:	2310      	movs	r3, #16
 80029fc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d030      	beq.n	8002a6a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002a08:	6a3b      	ldr	r3, [r7, #32]
 8002a0a:	695b      	ldr	r3, [r3, #20]
 8002a0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a10:	2b80      	cmp	r3, #128	@ 0x80
 8002a12:	d109      	bne.n	8002a28 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	69fa      	ldr	r2, [r7, #28]
 8002a1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a26:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002a28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	00db      	lsls	r3, r3, #3
 8002a2e:	4413      	add	r3, r2
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	4413      	add	r3, r2
 8002a3a:	3304      	adds	r3, #4
 8002a3c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	78db      	ldrb	r3, [r3, #3]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d108      	bne.n	8002a58 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	4619      	mov	r1, r3
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f006 fd00 	bl	8009458 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5a:	015a      	lsls	r2, r3, #5
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	4413      	add	r3, r2
 8002a60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a64:	461a      	mov	r2, r3
 8002a66:	2302      	movs	r3, #2
 8002a68:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	f003 0320 	and.w	r3, r3, #32
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d008      	beq.n	8002a86 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a76:	015a      	lsls	r2, r3, #5
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a80:	461a      	mov	r2, r3
 8002a82:	2320      	movs	r3, #32
 8002a84:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d009      	beq.n	8002aa4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a92:	015a      	lsls	r2, r3, #5
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	4413      	add	r3, r2
 8002a98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002aa2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aac:	085b      	lsrs	r3, r3, #1
 8002aae:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f47f af62 	bne.w	800297c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f004 f877 	bl	8006bb0 <USB_ReadInterrupts>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ac8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002acc:	f040 80db 	bne.w	8002c86 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f004 f898 	bl	8006c0a <USB_ReadDevAllInEpInterrupt>
 8002ada:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002ae0:	e0cd      	b.n	8002c7e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ae4:	f003 0301 	and.w	r3, r3, #1
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	f000 80c2 	beq.w	8002c72 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002af4:	b2d2      	uxtb	r2, r2
 8002af6:	4611      	mov	r1, r2
 8002af8:	4618      	mov	r0, r3
 8002afa:	f004 f8be 	bl	8006c7a <USB_ReadDevInEPInterrupt>
 8002afe:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d057      	beq.n	8002bba <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0c:	f003 030f 	and.w	r3, r3, #15
 8002b10:	2201      	movs	r2, #1
 8002b12:	fa02 f303 	lsl.w	r3, r2, r3
 8002b16:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	43db      	mvns	r3, r3
 8002b24:	69f9      	ldr	r1, [r7, #28]
 8002b26:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b30:	015a      	lsls	r2, r3, #5
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	4413      	add	r3, r2
 8002b36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	799b      	ldrb	r3, [r3, #6]
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d132      	bne.n	8002bae <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002b48:	6879      	ldr	r1, [r7, #4]
 8002b4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	00db      	lsls	r3, r3, #3
 8002b50:	4413      	add	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	440b      	add	r3, r1
 8002b56:	3320      	adds	r3, #32
 8002b58:	6819      	ldr	r1, [r3, #0]
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b5e:	4613      	mov	r3, r2
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	4413      	add	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4403      	add	r3, r0
 8002b68:	331c      	adds	r3, #28
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4419      	add	r1, r3
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b72:	4613      	mov	r3, r2
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	4413      	add	r3, r2
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	4403      	add	r3, r0
 8002b7c:	3320      	adds	r3, #32
 8002b7e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d113      	bne.n	8002bae <HAL_PCD_IRQHandler+0x3a2>
 8002b86:	6879      	ldr	r1, [r7, #4]
 8002b88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	4413      	add	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	440b      	add	r3, r1
 8002b94:	3324      	adds	r3, #36	@ 0x24
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d108      	bne.n	8002bae <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6818      	ldr	r0, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	2101      	movs	r1, #1
 8002baa:	f004 f8c5 	bl	8006d38 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f006 fbca 	bl	800934e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d008      	beq.n	8002bd6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc6:	015a      	lsls	r2, r3, #5
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	4413      	add	r3, r2
 8002bcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	2308      	movs	r3, #8
 8002bd4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	f003 0310 	and.w	r3, r3, #16
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d008      	beq.n	8002bf2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be2:	015a      	lsls	r2, r3, #5
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	4413      	add	r3, r2
 8002be8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002bec:	461a      	mov	r2, r3
 8002bee:	2310      	movs	r3, #16
 8002bf0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d008      	beq.n	8002c0e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfe:	015a      	lsls	r2, r3, #5
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	4413      	add	r3, r2
 8002c04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c08:	461a      	mov	r2, r3
 8002c0a:	2340      	movs	r3, #64	@ 0x40
 8002c0c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d023      	beq.n	8002c60 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002c18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c1a:	6a38      	ldr	r0, [r7, #32]
 8002c1c:	f003 f8ac 	bl	8005d78 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002c20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c22:	4613      	mov	r3, r2
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	4413      	add	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	3310      	adds	r3, #16
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	4413      	add	r3, r2
 8002c30:	3304      	adds	r3, #4
 8002c32:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	78db      	ldrb	r3, [r3, #3]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d108      	bne.n	8002c4e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	4619      	mov	r1, r3
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f006 fc17 	bl	800947c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c50:	015a      	lsls	r2, r3, #5
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	4413      	add	r3, r2
 8002c56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d003      	beq.n	8002c72 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002c6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 fcbd 	bl	80035ec <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c74:	3301      	adds	r3, #1
 8002c76:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c7a:	085b      	lsrs	r3, r3, #1
 8002c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f47f af2e 	bne.w	8002ae2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f003 ff90 	bl	8006bb0 <USB_ReadInterrupts>
 8002c90:	4603      	mov	r3, r0
 8002c92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002c96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002c9a:	d122      	bne.n	8002ce2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	69fa      	ldr	r2, [r7, #28]
 8002ca6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002caa:	f023 0301 	bic.w	r3, r3, #1
 8002cae:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d108      	bne.n	8002ccc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 fea3 	bl	8003a10 <HAL_PCDEx_LPM_Callback>
 8002cca:	e002      	b.n	8002cd2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f006 fbb5 	bl	800943c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	695a      	ldr	r2, [r3, #20]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002ce0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f003 ff62 	bl	8006bb0 <USB_ReadInterrupts>
 8002cec:	4603      	mov	r3, r0
 8002cee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cf2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cf6:	d112      	bne.n	8002d1e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d102      	bne.n	8002d0e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f006 fb71 	bl	80093f0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	695a      	ldr	r2, [r3, #20]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002d1c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f003 ff44 	bl	8006bb0 <USB_ReadInterrupts>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d32:	f040 80b7 	bne.w	8002ea4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	69fa      	ldr	r2, [r7, #28]
 8002d40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d44:	f023 0301 	bic.w	r3, r3, #1
 8002d48:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2110      	movs	r1, #16
 8002d50:	4618      	mov	r0, r3
 8002d52:	f003 f811 	bl	8005d78 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d56:	2300      	movs	r3, #0
 8002d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d5a:	e046      	b.n	8002dea <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002d5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d5e:	015a      	lsls	r2, r3, #5
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	4413      	add	r3, r2
 8002d64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d68:	461a      	mov	r2, r3
 8002d6a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002d6e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d72:	015a      	lsls	r2, r3, #5
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	4413      	add	r3, r2
 8002d78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d80:	0151      	lsls	r1, r2, #5
 8002d82:	69fa      	ldr	r2, [r7, #28]
 8002d84:	440a      	add	r2, r1
 8002d86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002d8a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002d8e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d92:	015a      	lsls	r2, r3, #5
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	4413      	add	r3, r2
 8002d98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002da2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002da6:	015a      	lsls	r2, r3, #5
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	4413      	add	r3, r2
 8002dac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002db4:	0151      	lsls	r1, r2, #5
 8002db6:	69fa      	ldr	r2, [r7, #28]
 8002db8:	440a      	add	r2, r1
 8002dba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002dbe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002dc2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc6:	015a      	lsls	r2, r3, #5
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	4413      	add	r3, r2
 8002dcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dd4:	0151      	lsls	r1, r2, #5
 8002dd6:	69fa      	ldr	r2, [r7, #28]
 8002dd8:	440a      	add	r2, r1
 8002dda:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002dde:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002de2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de6:	3301      	adds	r3, #1
 8002de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	791b      	ldrb	r3, [r3, #4]
 8002dee:	461a      	mov	r2, r3
 8002df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d3b2      	bcc.n	8002d5c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002dfc:	69db      	ldr	r3, [r3, #28]
 8002dfe:	69fa      	ldr	r2, [r7, #28]
 8002e00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e04:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002e08:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	7bdb      	ldrb	r3, [r3, #15]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d016      	beq.n	8002e40 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e1c:	69fa      	ldr	r2, [r7, #28]
 8002e1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e22:	f043 030b 	orr.w	r3, r3, #11
 8002e26:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e32:	69fa      	ldr	r2, [r7, #28]
 8002e34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e38:	f043 030b 	orr.w	r3, r3, #11
 8002e3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e3e:	e015      	b.n	8002e6c <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	69fa      	ldr	r2, [r7, #28]
 8002e4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e4e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e52:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002e56:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e5e:	691b      	ldr	r3, [r3, #16]
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e66:	f043 030b 	orr.w	r3, r3, #11
 8002e6a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	69fa      	ldr	r2, [r7, #28]
 8002e76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e7a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002e7e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6818      	ldr	r0, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002e8e:	461a      	mov	r2, r3
 8002e90:	f003 ff52 	bl	8006d38 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	695a      	ldr	r2, [r3, #20]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002ea2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f003 fe81 	bl	8006bb0 <USB_ReadInterrupts>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002eb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002eb8:	d123      	bne.n	8002f02 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f003 ff17 	bl	8006cf2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f002 ffce 	bl	8005e6a <USB_GetDevSpeed>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681c      	ldr	r4, [r3, #0]
 8002eda:	f001 fa09 	bl	80042f0 <HAL_RCC_GetHCLKFreq>
 8002ede:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	4620      	mov	r0, r4
 8002ee8:	f002 fcd2 	bl	8005890 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f006 fa56 	bl	800939e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	695a      	ldr	r2, [r3, #20]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002f00:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f003 fe52 	bl	8006bb0 <USB_ReadInterrupts>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	f003 0308 	and.w	r3, r3, #8
 8002f12:	2b08      	cmp	r3, #8
 8002f14:	d10a      	bne.n	8002f2c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f006 fa33 	bl	8009382 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	695a      	ldr	r2, [r3, #20]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f002 0208 	and.w	r2, r2, #8
 8002f2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f003 fe3d 	bl	8006bb0 <USB_ReadInterrupts>
 8002f36:	4603      	mov	r3, r0
 8002f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f3c:	2b80      	cmp	r3, #128	@ 0x80
 8002f3e:	d123      	bne.n	8002f88 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002f40:	6a3b      	ldr	r3, [r7, #32]
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f48:	6a3b      	ldr	r3, [r7, #32]
 8002f4a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f50:	e014      	b.n	8002f7c <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002f52:	6879      	ldr	r1, [r7, #4]
 8002f54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f56:	4613      	mov	r3, r2
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	440b      	add	r3, r1
 8002f60:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d105      	bne.n	8002f76 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	4619      	mov	r1, r3
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 fb0a 	bl	800358a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f78:	3301      	adds	r3, #1
 8002f7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	791b      	ldrb	r3, [r3, #4]
 8002f80:	461a      	mov	r2, r3
 8002f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d3e4      	bcc.n	8002f52 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f003 fe0f 	bl	8006bb0 <USB_ReadInterrupts>
 8002f92:	4603      	mov	r3, r0
 8002f94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f9c:	d13c      	bne.n	8003018 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fa2:	e02b      	b.n	8002ffc <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa6:	015a      	lsls	r2, r3, #5
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	4413      	add	r3, r2
 8002fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002fb4:	6879      	ldr	r1, [r7, #4]
 8002fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fb8:	4613      	mov	r3, r2
 8002fba:	00db      	lsls	r3, r3, #3
 8002fbc:	4413      	add	r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	3318      	adds	r3, #24
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d115      	bne.n	8002ff6 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002fca:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	da12      	bge.n	8002ff6 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002fd0:	6879      	ldr	r1, [r7, #4]
 8002fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	4413      	add	r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	3317      	adds	r3, #23
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	4619      	mov	r1, r3
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f000 faca 	bl	800358a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	791b      	ldrb	r3, [r3, #4]
 8003000:	461a      	mov	r2, r3
 8003002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003004:	4293      	cmp	r3, r2
 8003006:	d3cd      	bcc.n	8002fa4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	695a      	ldr	r2, [r3, #20]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003016:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4618      	mov	r0, r3
 800301e:	f003 fdc7 	bl	8006bb0 <USB_ReadInterrupts>
 8003022:	4603      	mov	r3, r0
 8003024:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003028:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800302c:	d156      	bne.n	80030dc <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800302e:	2301      	movs	r3, #1
 8003030:	627b      	str	r3, [r7, #36]	@ 0x24
 8003032:	e045      	b.n	80030c0 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003036:	015a      	lsls	r2, r3, #5
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	4413      	add	r3, r2
 800303c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003044:	6879      	ldr	r1, [r7, #4]
 8003046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003048:	4613      	mov	r3, r2
 800304a:	00db      	lsls	r3, r3, #3
 800304c:	4413      	add	r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	440b      	add	r3, r1
 8003052:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d12e      	bne.n	80030ba <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800305c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800305e:	2b00      	cmp	r3, #0
 8003060:	da2b      	bge.n	80030ba <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	0c1a      	lsrs	r2, r3, #16
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800306c:	4053      	eors	r3, r2
 800306e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003072:	2b00      	cmp	r3, #0
 8003074:	d121      	bne.n	80030ba <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800307a:	4613      	mov	r3, r2
 800307c:	00db      	lsls	r3, r3, #3
 800307e:	4413      	add	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003088:	2201      	movs	r2, #1
 800308a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800308c:	6a3b      	ldr	r3, [r7, #32]
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003094:	6a3b      	ldr	r3, [r7, #32]
 8003096:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003098:	6a3b      	ldr	r3, [r7, #32]
 800309a:	695b      	ldr	r3, [r3, #20]
 800309c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d10a      	bne.n	80030ba <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	69fa      	ldr	r2, [r7, #28]
 80030ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80030b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030b6:	6053      	str	r3, [r2, #4]
            break;
 80030b8:	e008      	b.n	80030cc <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030bc:	3301      	adds	r3, #1
 80030be:	627b      	str	r3, [r7, #36]	@ 0x24
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	791b      	ldrb	r3, [r3, #4]
 80030c4:	461a      	mov	r2, r3
 80030c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d3b3      	bcc.n	8003034 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	695a      	ldr	r2, [r3, #20]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80030da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4618      	mov	r0, r3
 80030e2:	f003 fd65 	bl	8006bb0 <USB_ReadInterrupts>
 80030e6:	4603      	mov	r3, r0
 80030e8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80030ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030f0:	d10a      	bne.n	8003108 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f006 f9d4 	bl	80094a0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	695a      	ldr	r2, [r3, #20]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003106:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f003 fd4f 	bl	8006bb0 <USB_ReadInterrupts>
 8003112:	4603      	mov	r3, r0
 8003114:	f003 0304 	and.w	r3, r3, #4
 8003118:	2b04      	cmp	r3, #4
 800311a:	d115      	bne.n	8003148 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	f003 0304 	and.w	r3, r3, #4
 800312a:	2b00      	cmp	r3, #0
 800312c:	d002      	beq.n	8003134 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f006 f9c4 	bl	80094bc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6859      	ldr	r1, [r3, #4]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	69ba      	ldr	r2, [r7, #24]
 8003140:	430a      	orrs	r2, r1
 8003142:	605a      	str	r2, [r3, #4]
 8003144:	e000      	b.n	8003148 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003146:	bf00      	nop
    }
  }
}
 8003148:	3734      	adds	r7, #52	@ 0x34
 800314a:	46bd      	mov	sp, r7
 800314c:	bd90      	pop	{r4, r7, pc}

0800314e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b082      	sub	sp, #8
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
 8003156:	460b      	mov	r3, r1
 8003158:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003160:	2b01      	cmp	r3, #1
 8003162:	d101      	bne.n	8003168 <HAL_PCD_SetAddress+0x1a>
 8003164:	2302      	movs	r3, #2
 8003166:	e012      	b.n	800318e <HAL_PCD_SetAddress+0x40>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	78fa      	ldrb	r2, [r7, #3]
 8003174:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	78fa      	ldrb	r2, [r7, #3]
 800317c:	4611      	mov	r1, r2
 800317e:	4618      	mov	r0, r3
 8003180:	f003 fcae 	bl	8006ae0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}

08003196 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003196:	b580      	push	{r7, lr}
 8003198:	b084      	sub	sp, #16
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
 800319e:	4608      	mov	r0, r1
 80031a0:	4611      	mov	r1, r2
 80031a2:	461a      	mov	r2, r3
 80031a4:	4603      	mov	r3, r0
 80031a6:	70fb      	strb	r3, [r7, #3]
 80031a8:	460b      	mov	r3, r1
 80031aa:	803b      	strh	r3, [r7, #0]
 80031ac:	4613      	mov	r3, r2
 80031ae:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80031b0:	2300      	movs	r3, #0
 80031b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80031b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	da0f      	bge.n	80031dc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031bc:	78fb      	ldrb	r3, [r7, #3]
 80031be:	f003 020f 	and.w	r2, r3, #15
 80031c2:	4613      	mov	r3, r2
 80031c4:	00db      	lsls	r3, r3, #3
 80031c6:	4413      	add	r3, r2
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	3310      	adds	r3, #16
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	4413      	add	r3, r2
 80031d0:	3304      	adds	r3, #4
 80031d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2201      	movs	r2, #1
 80031d8:	705a      	strb	r2, [r3, #1]
 80031da:	e00f      	b.n	80031fc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031dc:	78fb      	ldrb	r3, [r7, #3]
 80031de:	f003 020f 	and.w	r2, r3, #15
 80031e2:	4613      	mov	r3, r2
 80031e4:	00db      	lsls	r3, r3, #3
 80031e6:	4413      	add	r3, r2
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	4413      	add	r3, r2
 80031f2:	3304      	adds	r3, #4
 80031f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2200      	movs	r2, #0
 80031fa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80031fc:	78fb      	ldrb	r3, [r7, #3]
 80031fe:	f003 030f 	and.w	r3, r3, #15
 8003202:	b2da      	uxtb	r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003208:	883b      	ldrh	r3, [r7, #0]
 800320a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	78ba      	ldrb	r2, [r7, #2]
 8003216:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	785b      	ldrb	r3, [r3, #1]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d004      	beq.n	800322a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	461a      	mov	r2, r3
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800322a:	78bb      	ldrb	r3, [r7, #2]
 800322c:	2b02      	cmp	r3, #2
 800322e:	d102      	bne.n	8003236 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800323c:	2b01      	cmp	r3, #1
 800323e:	d101      	bne.n	8003244 <HAL_PCD_EP_Open+0xae>
 8003240:	2302      	movs	r3, #2
 8003242:	e00e      	b.n	8003262 <HAL_PCD_EP_Open+0xcc>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68f9      	ldr	r1, [r7, #12]
 8003252:	4618      	mov	r0, r3
 8003254:	f002 fe2e 	bl	8005eb4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003260:	7afb      	ldrb	r3, [r7, #11]
}
 8003262:	4618      	mov	r0, r3
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b084      	sub	sp, #16
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
 8003272:	460b      	mov	r3, r1
 8003274:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003276:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800327a:	2b00      	cmp	r3, #0
 800327c:	da0f      	bge.n	800329e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800327e:	78fb      	ldrb	r3, [r7, #3]
 8003280:	f003 020f 	and.w	r2, r3, #15
 8003284:	4613      	mov	r3, r2
 8003286:	00db      	lsls	r3, r3, #3
 8003288:	4413      	add	r3, r2
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	3310      	adds	r3, #16
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	4413      	add	r3, r2
 8003292:	3304      	adds	r3, #4
 8003294:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2201      	movs	r2, #1
 800329a:	705a      	strb	r2, [r3, #1]
 800329c:	e00f      	b.n	80032be <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800329e:	78fb      	ldrb	r3, [r7, #3]
 80032a0:	f003 020f 	and.w	r2, r3, #15
 80032a4:	4613      	mov	r3, r2
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	4413      	add	r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	4413      	add	r3, r2
 80032b4:	3304      	adds	r3, #4
 80032b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2200      	movs	r2, #0
 80032bc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80032be:	78fb      	ldrb	r3, [r7, #3]
 80032c0:	f003 030f 	and.w	r3, r3, #15
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d101      	bne.n	80032d8 <HAL_PCD_EP_Close+0x6e>
 80032d4:	2302      	movs	r3, #2
 80032d6:	e00e      	b.n	80032f6 <HAL_PCD_EP_Close+0x8c>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	68f9      	ldr	r1, [r7, #12]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f002 fe6c 	bl	8005fc4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3710      	adds	r7, #16
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}

080032fe <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80032fe:	b580      	push	{r7, lr}
 8003300:	b086      	sub	sp, #24
 8003302:	af00      	add	r7, sp, #0
 8003304:	60f8      	str	r0, [r7, #12]
 8003306:	607a      	str	r2, [r7, #4]
 8003308:	603b      	str	r3, [r7, #0]
 800330a:	460b      	mov	r3, r1
 800330c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800330e:	7afb      	ldrb	r3, [r7, #11]
 8003310:	f003 020f 	and.w	r2, r3, #15
 8003314:	4613      	mov	r3, r2
 8003316:	00db      	lsls	r3, r3, #3
 8003318:	4413      	add	r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003320:	68fa      	ldr	r2, [r7, #12]
 8003322:	4413      	add	r3, r2
 8003324:	3304      	adds	r3, #4
 8003326:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	683a      	ldr	r2, [r7, #0]
 8003332:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	2200      	movs	r2, #0
 8003338:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	2200      	movs	r2, #0
 800333e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003340:	7afb      	ldrb	r3, [r7, #11]
 8003342:	f003 030f 	and.w	r3, r3, #15
 8003346:	b2da      	uxtb	r2, r3
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	799b      	ldrb	r3, [r3, #6]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d102      	bne.n	800335a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003354:	687a      	ldr	r2, [r7, #4]
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6818      	ldr	r0, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	799b      	ldrb	r3, [r3, #6]
 8003362:	461a      	mov	r2, r3
 8003364:	6979      	ldr	r1, [r7, #20]
 8003366:	f002 ff09 	bl	800617c <USB_EPStartXfer>

  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	460b      	mov	r3, r1
 800337e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003380:	78fb      	ldrb	r3, [r7, #3]
 8003382:	f003 020f 	and.w	r2, r3, #15
 8003386:	6879      	ldr	r1, [r7, #4]
 8003388:	4613      	mov	r3, r2
 800338a:	00db      	lsls	r3, r3, #3
 800338c:	4413      	add	r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	440b      	add	r3, r1
 8003392:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003396:	681b      	ldr	r3, [r3, #0]
}
 8003398:	4618      	mov	r0, r3
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b086      	sub	sp, #24
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	607a      	str	r2, [r7, #4]
 80033ae:	603b      	str	r3, [r7, #0]
 80033b0:	460b      	mov	r3, r1
 80033b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033b4:	7afb      	ldrb	r3, [r7, #11]
 80033b6:	f003 020f 	and.w	r2, r3, #15
 80033ba:	4613      	mov	r3, r2
 80033bc:	00db      	lsls	r3, r3, #3
 80033be:	4413      	add	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	3310      	adds	r3, #16
 80033c4:	68fa      	ldr	r2, [r7, #12]
 80033c6:	4413      	add	r3, r2
 80033c8:	3304      	adds	r3, #4
 80033ca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	2200      	movs	r2, #0
 80033dc:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	2201      	movs	r2, #1
 80033e2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80033e4:	7afb      	ldrb	r3, [r7, #11]
 80033e6:	f003 030f 	and.w	r3, r3, #15
 80033ea:	b2da      	uxtb	r2, r3
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	799b      	ldrb	r3, [r3, #6]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d102      	bne.n	80033fe <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6818      	ldr	r0, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	799b      	ldrb	r3, [r3, #6]
 8003406:	461a      	mov	r2, r3
 8003408:	6979      	ldr	r1, [r7, #20]
 800340a:	f002 feb7 	bl	800617c <USB_EPStartXfer>

  return HAL_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	3718      	adds	r7, #24
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}

08003418 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	460b      	mov	r3, r1
 8003422:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003424:	78fb      	ldrb	r3, [r7, #3]
 8003426:	f003 030f 	and.w	r3, r3, #15
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	7912      	ldrb	r2, [r2, #4]
 800342e:	4293      	cmp	r3, r2
 8003430:	d901      	bls.n	8003436 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e04f      	b.n	80034d6 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003436:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800343a:	2b00      	cmp	r3, #0
 800343c:	da0f      	bge.n	800345e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800343e:	78fb      	ldrb	r3, [r7, #3]
 8003440:	f003 020f 	and.w	r2, r3, #15
 8003444:	4613      	mov	r3, r2
 8003446:	00db      	lsls	r3, r3, #3
 8003448:	4413      	add	r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	3310      	adds	r3, #16
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	4413      	add	r3, r2
 8003452:	3304      	adds	r3, #4
 8003454:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2201      	movs	r2, #1
 800345a:	705a      	strb	r2, [r3, #1]
 800345c:	e00d      	b.n	800347a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800345e:	78fa      	ldrb	r2, [r7, #3]
 8003460:	4613      	mov	r3, r2
 8003462:	00db      	lsls	r3, r3, #3
 8003464:	4413      	add	r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	4413      	add	r3, r2
 8003470:	3304      	adds	r3, #4
 8003472:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2201      	movs	r2, #1
 800347e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003480:	78fb      	ldrb	r3, [r7, #3]
 8003482:	f003 030f 	and.w	r3, r3, #15
 8003486:	b2da      	uxtb	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003492:	2b01      	cmp	r3, #1
 8003494:	d101      	bne.n	800349a <HAL_PCD_EP_SetStall+0x82>
 8003496:	2302      	movs	r3, #2
 8003498:	e01d      	b.n	80034d6 <HAL_PCD_EP_SetStall+0xbe>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2201      	movs	r2, #1
 800349e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	68f9      	ldr	r1, [r7, #12]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f003 fa45 	bl	8006938 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80034ae:	78fb      	ldrb	r3, [r7, #3]
 80034b0:	f003 030f 	and.w	r3, r3, #15
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d109      	bne.n	80034cc <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6818      	ldr	r0, [r3, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	7999      	ldrb	r1, [r3, #6]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034c6:	461a      	mov	r2, r3
 80034c8:	f003 fc36 	bl	8006d38 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3710      	adds	r7, #16
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}

080034de <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034de:	b580      	push	{r7, lr}
 80034e0:	b084      	sub	sp, #16
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
 80034e6:	460b      	mov	r3, r1
 80034e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80034ea:	78fb      	ldrb	r3, [r7, #3]
 80034ec:	f003 030f 	and.w	r3, r3, #15
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	7912      	ldrb	r2, [r2, #4]
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d901      	bls.n	80034fc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e042      	b.n	8003582 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80034fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003500:	2b00      	cmp	r3, #0
 8003502:	da0f      	bge.n	8003524 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003504:	78fb      	ldrb	r3, [r7, #3]
 8003506:	f003 020f 	and.w	r2, r3, #15
 800350a:	4613      	mov	r3, r2
 800350c:	00db      	lsls	r3, r3, #3
 800350e:	4413      	add	r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	3310      	adds	r3, #16
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	4413      	add	r3, r2
 8003518:	3304      	adds	r3, #4
 800351a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2201      	movs	r2, #1
 8003520:	705a      	strb	r2, [r3, #1]
 8003522:	e00f      	b.n	8003544 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003524:	78fb      	ldrb	r3, [r7, #3]
 8003526:	f003 020f 	and.w	r2, r3, #15
 800352a:	4613      	mov	r3, r2
 800352c:	00db      	lsls	r3, r3, #3
 800352e:	4413      	add	r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	4413      	add	r3, r2
 800353a:	3304      	adds	r3, #4
 800353c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800354a:	78fb      	ldrb	r3, [r7, #3]
 800354c:	f003 030f 	and.w	r3, r3, #15
 8003550:	b2da      	uxtb	r2, r3
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800355c:	2b01      	cmp	r3, #1
 800355e:	d101      	bne.n	8003564 <HAL_PCD_EP_ClrStall+0x86>
 8003560:	2302      	movs	r3, #2
 8003562:	e00e      	b.n	8003582 <HAL_PCD_EP_ClrStall+0xa4>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	68f9      	ldr	r1, [r7, #12]
 8003572:	4618      	mov	r0, r3
 8003574:	f003 fa4e 	bl	8006a14 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b084      	sub	sp, #16
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
 8003592:	460b      	mov	r3, r1
 8003594:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003596:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800359a:	2b00      	cmp	r3, #0
 800359c:	da0c      	bge.n	80035b8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800359e:	78fb      	ldrb	r3, [r7, #3]
 80035a0:	f003 020f 	and.w	r2, r3, #15
 80035a4:	4613      	mov	r3, r2
 80035a6:	00db      	lsls	r3, r3, #3
 80035a8:	4413      	add	r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	3310      	adds	r3, #16
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	4413      	add	r3, r2
 80035b2:	3304      	adds	r3, #4
 80035b4:	60fb      	str	r3, [r7, #12]
 80035b6:	e00c      	b.n	80035d2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035b8:	78fb      	ldrb	r3, [r7, #3]
 80035ba:	f003 020f 	and.w	r2, r3, #15
 80035be:	4613      	mov	r3, r2
 80035c0:	00db      	lsls	r3, r3, #3
 80035c2:	4413      	add	r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	4413      	add	r3, r2
 80035ce:	3304      	adds	r3, #4
 80035d0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68f9      	ldr	r1, [r7, #12]
 80035d8:	4618      	mov	r0, r3
 80035da:	f003 f86d 	bl	80066b8 <USB_EPStopXfer>
 80035de:	4603      	mov	r3, r0
 80035e0:	72fb      	strb	r3, [r7, #11]

  return ret;
 80035e2:	7afb      	ldrb	r3, [r7, #11]
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b08a      	sub	sp, #40	@ 0x28
 80035f0:	af02      	add	r7, sp, #8
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	4613      	mov	r3, r2
 8003604:	00db      	lsls	r3, r3, #3
 8003606:	4413      	add	r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	3310      	adds	r3, #16
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	4413      	add	r3, r2
 8003610:	3304      	adds	r3, #4
 8003612:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	695a      	ldr	r2, [r3, #20]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	429a      	cmp	r2, r3
 800361e:	d901      	bls.n	8003624 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e06b      	b.n	80036fc <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	691a      	ldr	r2, [r3, #16]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	69fa      	ldr	r2, [r7, #28]
 8003636:	429a      	cmp	r2, r3
 8003638:	d902      	bls.n	8003640 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	3303      	adds	r3, #3
 8003644:	089b      	lsrs	r3, r3, #2
 8003646:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003648:	e02a      	b.n	80036a0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	691a      	ldr	r2, [r3, #16]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	69fa      	ldr	r2, [r7, #28]
 800365c:	429a      	cmp	r2, r3
 800365e:	d902      	bls.n	8003666 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	3303      	adds	r3, #3
 800366a:	089b      	lsrs	r3, r3, #2
 800366c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	68d9      	ldr	r1, [r3, #12]
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	b2da      	uxtb	r2, r3
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	4603      	mov	r3, r0
 8003682:	6978      	ldr	r0, [r7, #20]
 8003684:	f003 f8c2 	bl	800680c <USB_WritePacket>

    ep->xfer_buff  += len;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	68da      	ldr	r2, [r3, #12]
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	441a      	add	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	695a      	ldr	r2, [r3, #20]
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	441a      	add	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	015a      	lsls	r2, r3, #5
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	4413      	add	r3, r2
 80036a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d809      	bhi.n	80036ca <PCD_WriteEmptyTxFifo+0xde>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	695a      	ldr	r2, [r3, #20]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80036be:	429a      	cmp	r2, r3
 80036c0:	d203      	bcs.n	80036ca <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1bf      	bne.n	800364a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	691a      	ldr	r2, [r3, #16]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d811      	bhi.n	80036fa <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	f003 030f 	and.w	r3, r3, #15
 80036dc:	2201      	movs	r2, #1
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	43db      	mvns	r3, r3
 80036f0:	6939      	ldr	r1, [r7, #16]
 80036f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80036f6:	4013      	ands	r3, r2
 80036f8:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3720      	adds	r7, #32
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b088      	sub	sp, #32
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	333c      	adds	r3, #60	@ 0x3c
 800371c:	3304      	adds	r3, #4
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	015a      	lsls	r2, r3, #5
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	4413      	add	r3, r2
 800372a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	799b      	ldrb	r3, [r3, #6]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d17b      	bne.n	8003832 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	f003 0308 	and.w	r3, r3, #8
 8003740:	2b00      	cmp	r3, #0
 8003742:	d015      	beq.n	8003770 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	4a61      	ldr	r2, [pc, #388]	@ (80038cc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003748:	4293      	cmp	r3, r2
 800374a:	f240 80b9 	bls.w	80038c0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003754:	2b00      	cmp	r3, #0
 8003756:	f000 80b3 	beq.w	80038c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	015a      	lsls	r2, r3, #5
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	4413      	add	r3, r2
 8003762:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003766:	461a      	mov	r2, r3
 8003768:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800376c:	6093      	str	r3, [r2, #8]
 800376e:	e0a7      	b.n	80038c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	f003 0320 	and.w	r3, r3, #32
 8003776:	2b00      	cmp	r3, #0
 8003778:	d009      	beq.n	800378e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	015a      	lsls	r2, r3, #5
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	4413      	add	r3, r2
 8003782:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003786:	461a      	mov	r2, r3
 8003788:	2320      	movs	r3, #32
 800378a:	6093      	str	r3, [r2, #8]
 800378c:	e098      	b.n	80038c0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003794:	2b00      	cmp	r3, #0
 8003796:	f040 8093 	bne.w	80038c0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	4a4b      	ldr	r2, [pc, #300]	@ (80038cc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d90f      	bls.n	80037c2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d00a      	beq.n	80037c2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	015a      	lsls	r2, r3, #5
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	4413      	add	r3, r2
 80037b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037b8:	461a      	mov	r2, r3
 80037ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037be:	6093      	str	r3, [r2, #8]
 80037c0:	e07e      	b.n	80038c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80037c2:	683a      	ldr	r2, [r7, #0]
 80037c4:	4613      	mov	r3, r2
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	4413      	add	r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	4413      	add	r3, r2
 80037d4:	3304      	adds	r3, #4
 80037d6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6a1a      	ldr	r2, [r3, #32]
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	0159      	lsls	r1, r3, #5
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	440b      	add	r3, r1
 80037e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ee:	1ad2      	subs	r2, r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d114      	bne.n	8003824 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	691b      	ldr	r3, [r3, #16]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d109      	bne.n	8003816 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6818      	ldr	r0, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800380c:	461a      	mov	r2, r3
 800380e:	2101      	movs	r1, #1
 8003810:	f003 fa92 	bl	8006d38 <USB_EP0_OutStart>
 8003814:	e006      	b.n	8003824 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	68da      	ldr	r2, [r3, #12]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	441a      	add	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	b2db      	uxtb	r3, r3
 8003828:	4619      	mov	r1, r3
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f005 fd74 	bl	8009318 <HAL_PCD_DataOutStageCallback>
 8003830:	e046      	b.n	80038c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	4a26      	ldr	r2, [pc, #152]	@ (80038d0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d124      	bne.n	8003884 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d00a      	beq.n	800385a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	015a      	lsls	r2, r3, #5
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	4413      	add	r3, r2
 800384c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003850:	461a      	mov	r2, r3
 8003852:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003856:	6093      	str	r3, [r2, #8]
 8003858:	e032      	b.n	80038c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	f003 0320 	and.w	r3, r3, #32
 8003860:	2b00      	cmp	r3, #0
 8003862:	d008      	beq.n	8003876 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	015a      	lsls	r2, r3, #5
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	4413      	add	r3, r2
 800386c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003870:	461a      	mov	r2, r3
 8003872:	2320      	movs	r3, #32
 8003874:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	b2db      	uxtb	r3, r3
 800387a:	4619      	mov	r1, r3
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f005 fd4b 	bl	8009318 <HAL_PCD_DataOutStageCallback>
 8003882:	e01d      	b.n	80038c0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d114      	bne.n	80038b4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800388a:	6879      	ldr	r1, [r7, #4]
 800388c:	683a      	ldr	r2, [r7, #0]
 800388e:	4613      	mov	r3, r2
 8003890:	00db      	lsls	r3, r3, #3
 8003892:	4413      	add	r3, r2
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	440b      	add	r3, r1
 8003898:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d108      	bne.n	80038b4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6818      	ldr	r0, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80038ac:	461a      	mov	r2, r3
 80038ae:	2100      	movs	r1, #0
 80038b0:	f003 fa42 	bl	8006d38 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	4619      	mov	r1, r3
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f005 fd2c 	bl	8009318 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3720      	adds	r7, #32
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	4f54300a 	.word	0x4f54300a
 80038d0:	4f54310a 	.word	0x4f54310a

080038d4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b086      	sub	sp, #24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	333c      	adds	r3, #60	@ 0x3c
 80038ec:	3304      	adds	r3, #4
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	015a      	lsls	r2, r3, #5
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	4413      	add	r3, r2
 80038fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	4a15      	ldr	r2, [pc, #84]	@ (800395c <PCD_EP_OutSetupPacket_int+0x88>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d90e      	bls.n	8003928 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003910:	2b00      	cmp	r3, #0
 8003912:	d009      	beq.n	8003928 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	015a      	lsls	r2, r3, #5
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	4413      	add	r3, r2
 800391c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003920:	461a      	mov	r2, r3
 8003922:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003926:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f005 fce3 	bl	80092f4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	4a0a      	ldr	r2, [pc, #40]	@ (800395c <PCD_EP_OutSetupPacket_int+0x88>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d90c      	bls.n	8003950 <PCD_EP_OutSetupPacket_int+0x7c>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	799b      	ldrb	r3, [r3, #6]
 800393a:	2b01      	cmp	r3, #1
 800393c:	d108      	bne.n	8003950 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6818      	ldr	r0, [r3, #0]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003948:	461a      	mov	r2, r3
 800394a:	2101      	movs	r1, #1
 800394c:	f003 f9f4 	bl	8006d38 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	3718      	adds	r7, #24
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	4f54300a 	.word	0x4f54300a

08003960 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	460b      	mov	r3, r1
 800396a:	70fb      	strb	r3, [r7, #3]
 800396c:	4613      	mov	r3, r2
 800396e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003976:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003978:	78fb      	ldrb	r3, [r7, #3]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d107      	bne.n	800398e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800397e:	883b      	ldrh	r3, [r7, #0]
 8003980:	0419      	lsls	r1, r3, #16
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68ba      	ldr	r2, [r7, #8]
 8003988:	430a      	orrs	r2, r1
 800398a:	629a      	str	r2, [r3, #40]	@ 0x28
 800398c:	e028      	b.n	80039e0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003994:	0c1b      	lsrs	r3, r3, #16
 8003996:	68ba      	ldr	r2, [r7, #8]
 8003998:	4413      	add	r3, r2
 800399a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800399c:	2300      	movs	r3, #0
 800399e:	73fb      	strb	r3, [r7, #15]
 80039a0:	e00d      	b.n	80039be <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	7bfb      	ldrb	r3, [r7, #15]
 80039a8:	3340      	adds	r3, #64	@ 0x40
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	4413      	add	r3, r2
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	0c1b      	lsrs	r3, r3, #16
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	4413      	add	r3, r2
 80039b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
 80039ba:	3301      	adds	r3, #1
 80039bc:	73fb      	strb	r3, [r7, #15]
 80039be:	7bfa      	ldrb	r2, [r7, #15]
 80039c0:	78fb      	ldrb	r3, [r7, #3]
 80039c2:	3b01      	subs	r3, #1
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d3ec      	bcc.n	80039a2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80039c8:	883b      	ldrh	r3, [r7, #0]
 80039ca:	0418      	lsls	r0, r3, #16
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6819      	ldr	r1, [r3, #0]
 80039d0:	78fb      	ldrb	r3, [r7, #3]
 80039d2:	3b01      	subs	r3, #1
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	4302      	orrs	r2, r0
 80039d8:	3340      	adds	r3, #64	@ 0x40
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	440b      	add	r3, r1
 80039de:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3714      	adds	r7, #20
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr

080039ee <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80039ee:	b480      	push	{r7}
 80039f0:	b083      	sub	sp, #12
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	6078      	str	r0, [r7, #4]
 80039f6:	460b      	mov	r3, r1
 80039f8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	887a      	ldrh	r2, [r7, #2]
 8003a00:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	460b      	mov	r3, r1
 8003a1a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003a1c:	bf00      	nop
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a26:	4770      	bx	lr

08003a28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b086      	sub	sp, #24
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e267      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d075      	beq.n	8003b32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a46:	4b88      	ldr	r3, [pc, #544]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f003 030c 	and.w	r3, r3, #12
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	d00c      	beq.n	8003a6c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a52:	4b85      	ldr	r3, [pc, #532]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a5a:	2b08      	cmp	r3, #8
 8003a5c:	d112      	bne.n	8003a84 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a5e:	4b82      	ldr	r3, [pc, #520]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a6a:	d10b      	bne.n	8003a84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a6c:	4b7e      	ldr	r3, [pc, #504]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d05b      	beq.n	8003b30 <HAL_RCC_OscConfig+0x108>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d157      	bne.n	8003b30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e242      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a8c:	d106      	bne.n	8003a9c <HAL_RCC_OscConfig+0x74>
 8003a8e:	4b76      	ldr	r3, [pc, #472]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a75      	ldr	r2, [pc, #468]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003a94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a98:	6013      	str	r3, [r2, #0]
 8003a9a:	e01d      	b.n	8003ad8 <HAL_RCC_OscConfig+0xb0>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003aa4:	d10c      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x98>
 8003aa6:	4b70      	ldr	r3, [pc, #448]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a6f      	ldr	r2, [pc, #444]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003aac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ab0:	6013      	str	r3, [r2, #0]
 8003ab2:	4b6d      	ldr	r3, [pc, #436]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a6c      	ldr	r2, [pc, #432]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003ab8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003abc:	6013      	str	r3, [r2, #0]
 8003abe:	e00b      	b.n	8003ad8 <HAL_RCC_OscConfig+0xb0>
 8003ac0:	4b69      	ldr	r3, [pc, #420]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a68      	ldr	r2, [pc, #416]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003ac6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aca:	6013      	str	r3, [r2, #0]
 8003acc:	4b66      	ldr	r3, [pc, #408]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a65      	ldr	r2, [pc, #404]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003ad2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ad6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d013      	beq.n	8003b08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae0:	f7fd fd26 	bl	8001530 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ae6:	e008      	b.n	8003afa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ae8:	f7fd fd22 	bl	8001530 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b64      	cmp	r3, #100	@ 0x64
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e207      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003afa:	4b5b      	ldr	r3, [pc, #364]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0f0      	beq.n	8003ae8 <HAL_RCC_OscConfig+0xc0>
 8003b06:	e014      	b.n	8003b32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b08:	f7fd fd12 	bl	8001530 <HAL_GetTick>
 8003b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b0e:	e008      	b.n	8003b22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b10:	f7fd fd0e 	bl	8001530 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b64      	cmp	r3, #100	@ 0x64
 8003b1c:	d901      	bls.n	8003b22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e1f3      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b22:	4b51      	ldr	r3, [pc, #324]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1f0      	bne.n	8003b10 <HAL_RCC_OscConfig+0xe8>
 8003b2e:	e000      	b.n	8003b32 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d063      	beq.n	8003c06 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b3e:	4b4a      	ldr	r3, [pc, #296]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f003 030c 	and.w	r3, r3, #12
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00b      	beq.n	8003b62 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b4a:	4b47      	ldr	r3, [pc, #284]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b52:	2b08      	cmp	r3, #8
 8003b54:	d11c      	bne.n	8003b90 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b56:	4b44      	ldr	r3, [pc, #272]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d116      	bne.n	8003b90 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b62:	4b41      	ldr	r3, [pc, #260]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d005      	beq.n	8003b7a <HAL_RCC_OscConfig+0x152>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d001      	beq.n	8003b7a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e1c7      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b7a:	4b3b      	ldr	r3, [pc, #236]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	4937      	ldr	r1, [pc, #220]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b8e:	e03a      	b.n	8003c06 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d020      	beq.n	8003bda <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b98:	4b34      	ldr	r3, [pc, #208]	@ (8003c6c <HAL_RCC_OscConfig+0x244>)
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b9e:	f7fd fcc7 	bl	8001530 <HAL_GetTick>
 8003ba2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ba4:	e008      	b.n	8003bb8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ba6:	f7fd fcc3 	bl	8001530 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d901      	bls.n	8003bb8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e1a8      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb8:	4b2b      	ldr	r3, [pc, #172]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0302 	and.w	r3, r3, #2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d0f0      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc4:	4b28      	ldr	r3, [pc, #160]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	691b      	ldr	r3, [r3, #16]
 8003bd0:	00db      	lsls	r3, r3, #3
 8003bd2:	4925      	ldr	r1, [pc, #148]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	600b      	str	r3, [r1, #0]
 8003bd8:	e015      	b.n	8003c06 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bda:	4b24      	ldr	r3, [pc, #144]	@ (8003c6c <HAL_RCC_OscConfig+0x244>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be0:	f7fd fca6 	bl	8001530 <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003be6:	e008      	b.n	8003bfa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003be8:	f7fd fca2 	bl	8001530 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e187      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bfa:	4b1b      	ldr	r3, [pc, #108]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1f0      	bne.n	8003be8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0308 	and.w	r3, r3, #8
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d036      	beq.n	8003c80 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	695b      	ldr	r3, [r3, #20]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d016      	beq.n	8003c48 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c1a:	4b15      	ldr	r3, [pc, #84]	@ (8003c70 <HAL_RCC_OscConfig+0x248>)
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c20:	f7fd fc86 	bl	8001530 <HAL_GetTick>
 8003c24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c26:	e008      	b.n	8003c3a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c28:	f7fd fc82 	bl	8001530 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e167      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c68 <HAL_RCC_OscConfig+0x240>)
 8003c3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d0f0      	beq.n	8003c28 <HAL_RCC_OscConfig+0x200>
 8003c46:	e01b      	b.n	8003c80 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c48:	4b09      	ldr	r3, [pc, #36]	@ (8003c70 <HAL_RCC_OscConfig+0x248>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c4e:	f7fd fc6f 	bl	8001530 <HAL_GetTick>
 8003c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c54:	e00e      	b.n	8003c74 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c56:	f7fd fc6b 	bl	8001530 <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d907      	bls.n	8003c74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e150      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
 8003c68:	40023800 	.word	0x40023800
 8003c6c:	42470000 	.word	0x42470000
 8003c70:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c74:	4b88      	ldr	r3, [pc, #544]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003c76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d1ea      	bne.n	8003c56 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0304 	and.w	r3, r3, #4
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f000 8097 	beq.w	8003dbc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c92:	4b81      	ldr	r3, [pc, #516]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d10f      	bne.n	8003cbe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	60bb      	str	r3, [r7, #8]
 8003ca2:	4b7d      	ldr	r3, [pc, #500]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca6:	4a7c      	ldr	r2, [pc, #496]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003ca8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cac:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cae:	4b7a      	ldr	r3, [pc, #488]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cb6:	60bb      	str	r3, [r7, #8]
 8003cb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cbe:	4b77      	ldr	r3, [pc, #476]	@ (8003e9c <HAL_RCC_OscConfig+0x474>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d118      	bne.n	8003cfc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cca:	4b74      	ldr	r3, [pc, #464]	@ (8003e9c <HAL_RCC_OscConfig+0x474>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a73      	ldr	r2, [pc, #460]	@ (8003e9c <HAL_RCC_OscConfig+0x474>)
 8003cd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cd6:	f7fd fc2b 	bl	8001530 <HAL_GetTick>
 8003cda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cdc:	e008      	b.n	8003cf0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cde:	f7fd fc27 	bl	8001530 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d901      	bls.n	8003cf0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e10c      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf0:	4b6a      	ldr	r3, [pc, #424]	@ (8003e9c <HAL_RCC_OscConfig+0x474>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d0f0      	beq.n	8003cde <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d106      	bne.n	8003d12 <HAL_RCC_OscConfig+0x2ea>
 8003d04:	4b64      	ldr	r3, [pc, #400]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d08:	4a63      	ldr	r2, [pc, #396]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d10:	e01c      	b.n	8003d4c <HAL_RCC_OscConfig+0x324>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	2b05      	cmp	r3, #5
 8003d18:	d10c      	bne.n	8003d34 <HAL_RCC_OscConfig+0x30c>
 8003d1a:	4b5f      	ldr	r3, [pc, #380]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d1e:	4a5e      	ldr	r2, [pc, #376]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003d20:	f043 0304 	orr.w	r3, r3, #4
 8003d24:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d26:	4b5c      	ldr	r3, [pc, #368]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003d28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d2a:	4a5b      	ldr	r2, [pc, #364]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d32:	e00b      	b.n	8003d4c <HAL_RCC_OscConfig+0x324>
 8003d34:	4b58      	ldr	r3, [pc, #352]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d38:	4a57      	ldr	r2, [pc, #348]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003d3a:	f023 0301 	bic.w	r3, r3, #1
 8003d3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d40:	4b55      	ldr	r3, [pc, #340]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d44:	4a54      	ldr	r2, [pc, #336]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003d46:	f023 0304 	bic.w	r3, r3, #4
 8003d4a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d015      	beq.n	8003d80 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d54:	f7fd fbec 	bl	8001530 <HAL_GetTick>
 8003d58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d5a:	e00a      	b.n	8003d72 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d5c:	f7fd fbe8 	bl	8001530 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e0cb      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d72:	4b49      	ldr	r3, [pc, #292]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003d74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d0ee      	beq.n	8003d5c <HAL_RCC_OscConfig+0x334>
 8003d7e:	e014      	b.n	8003daa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d80:	f7fd fbd6 	bl	8001530 <HAL_GetTick>
 8003d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d86:	e00a      	b.n	8003d9e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d88:	f7fd fbd2 	bl	8001530 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e0b5      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1ee      	bne.n	8003d88 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003daa:	7dfb      	ldrb	r3, [r7, #23]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d105      	bne.n	8003dbc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003db0:	4b39      	ldr	r3, [pc, #228]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db4:	4a38      	ldr	r2, [pc, #224]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003db6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	f000 80a1 	beq.w	8003f08 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dc6:	4b34      	ldr	r3, [pc, #208]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f003 030c 	and.w	r3, r3, #12
 8003dce:	2b08      	cmp	r3, #8
 8003dd0:	d05c      	beq.n	8003e8c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	699b      	ldr	r3, [r3, #24]
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d141      	bne.n	8003e5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dda:	4b31      	ldr	r3, [pc, #196]	@ (8003ea0 <HAL_RCC_OscConfig+0x478>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003de0:	f7fd fba6 	bl	8001530 <HAL_GetTick>
 8003de4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003de6:	e008      	b.n	8003dfa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de8:	f7fd fba2 	bl	8001530 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d901      	bls.n	8003dfa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e087      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dfa:	4b27      	ldr	r3, [pc, #156]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1f0      	bne.n	8003de8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	69da      	ldr	r2, [r3, #28]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	019b      	lsls	r3, r3, #6
 8003e16:	431a      	orrs	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1c:	085b      	lsrs	r3, r3, #1
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	041b      	lsls	r3, r3, #16
 8003e22:	431a      	orrs	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e28:	061b      	lsls	r3, r3, #24
 8003e2a:	491b      	ldr	r1, [pc, #108]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e30:	4b1b      	ldr	r3, [pc, #108]	@ (8003ea0 <HAL_RCC_OscConfig+0x478>)
 8003e32:	2201      	movs	r2, #1
 8003e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e36:	f7fd fb7b 	bl	8001530 <HAL_GetTick>
 8003e3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e3c:	e008      	b.n	8003e50 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e3e:	f7fd fb77 	bl	8001530 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d901      	bls.n	8003e50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e05c      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e50:	4b11      	ldr	r3, [pc, #68]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d0f0      	beq.n	8003e3e <HAL_RCC_OscConfig+0x416>
 8003e5c:	e054      	b.n	8003f08 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e5e:	4b10      	ldr	r3, [pc, #64]	@ (8003ea0 <HAL_RCC_OscConfig+0x478>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e64:	f7fd fb64 	bl	8001530 <HAL_GetTick>
 8003e68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e6c:	f7fd fb60 	bl	8001530 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e045      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e7e:	4b06      	ldr	r3, [pc, #24]	@ (8003e98 <HAL_RCC_OscConfig+0x470>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1f0      	bne.n	8003e6c <HAL_RCC_OscConfig+0x444>
 8003e8a:	e03d      	b.n	8003f08 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	699b      	ldr	r3, [r3, #24]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d107      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e038      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
 8003e98:	40023800 	.word	0x40023800
 8003e9c:	40007000 	.word	0x40007000
 8003ea0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8003f14 <HAL_RCC_OscConfig+0x4ec>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	699b      	ldr	r3, [r3, #24]
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d028      	beq.n	8003f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d121      	bne.n	8003f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d11a      	bne.n	8003f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003eda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d111      	bne.n	8003f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eea:	085b      	lsrs	r3, r3, #1
 8003eec:	3b01      	subs	r3, #1
 8003eee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d107      	bne.n	8003f04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003efe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f00:	429a      	cmp	r2, r3
 8003f02:	d001      	beq.n	8003f08 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e000      	b.n	8003f0a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3718      	adds	r7, #24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	40023800 	.word	0x40023800

08003f18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e0cc      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f2c:	4b68      	ldr	r3, [pc, #416]	@ (80040d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d90c      	bls.n	8003f54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f3a:	4b65      	ldr	r3, [pc, #404]	@ (80040d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f3c:	683a      	ldr	r2, [r7, #0]
 8003f3e:	b2d2      	uxtb	r2, r2
 8003f40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f42:	4b63      	ldr	r3, [pc, #396]	@ (80040d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0307 	and.w	r3, r3, #7
 8003f4a:	683a      	ldr	r2, [r7, #0]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d001      	beq.n	8003f54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e0b8      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d020      	beq.n	8003fa2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d005      	beq.n	8003f78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f6c:	4b59      	ldr	r3, [pc, #356]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	4a58      	ldr	r2, [pc, #352]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f72:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0308 	and.w	r3, r3, #8
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d005      	beq.n	8003f90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f84:	4b53      	ldr	r3, [pc, #332]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	4a52      	ldr	r2, [pc, #328]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f90:	4b50      	ldr	r3, [pc, #320]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	494d      	ldr	r1, [pc, #308]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d044      	beq.n	8004038 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d107      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fb6:	4b47      	ldr	r3, [pc, #284]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d119      	bne.n	8003ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e07f      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d003      	beq.n	8003fd6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fd2:	2b03      	cmp	r3, #3
 8003fd4:	d107      	bne.n	8003fe6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fd6:	4b3f      	ldr	r3, [pc, #252]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d109      	bne.n	8003ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e06f      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fe6:	4b3b      	ldr	r3, [pc, #236]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d101      	bne.n	8003ff6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e067      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ff6:	4b37      	ldr	r3, [pc, #220]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f023 0203 	bic.w	r2, r3, #3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	4934      	ldr	r1, [pc, #208]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004004:	4313      	orrs	r3, r2
 8004006:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004008:	f7fd fa92 	bl	8001530 <HAL_GetTick>
 800400c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800400e:	e00a      	b.n	8004026 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004010:	f7fd fa8e 	bl	8001530 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800401e:	4293      	cmp	r3, r2
 8004020:	d901      	bls.n	8004026 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e04f      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004026:	4b2b      	ldr	r3, [pc, #172]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f003 020c 	and.w	r2, r3, #12
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	429a      	cmp	r2, r3
 8004036:	d1eb      	bne.n	8004010 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004038:	4b25      	ldr	r3, [pc, #148]	@ (80040d0 <HAL_RCC_ClockConfig+0x1b8>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0307 	and.w	r3, r3, #7
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	429a      	cmp	r2, r3
 8004044:	d20c      	bcs.n	8004060 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004046:	4b22      	ldr	r3, [pc, #136]	@ (80040d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004048:	683a      	ldr	r2, [r7, #0]
 800404a:	b2d2      	uxtb	r2, r2
 800404c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800404e:	4b20      	ldr	r3, [pc, #128]	@ (80040d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0307 	and.w	r3, r3, #7
 8004056:	683a      	ldr	r2, [r7, #0]
 8004058:	429a      	cmp	r2, r3
 800405a:	d001      	beq.n	8004060 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e032      	b.n	80040c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0304 	and.w	r3, r3, #4
 8004068:	2b00      	cmp	r3, #0
 800406a:	d008      	beq.n	800407e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800406c:	4b19      	ldr	r3, [pc, #100]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	4916      	ldr	r1, [pc, #88]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 800407a:	4313      	orrs	r3, r2
 800407c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0308 	and.w	r3, r3, #8
 8004086:	2b00      	cmp	r3, #0
 8004088:	d009      	beq.n	800409e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800408a:	4b12      	ldr	r3, [pc, #72]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	490e      	ldr	r1, [pc, #56]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 800409a:	4313      	orrs	r3, r2
 800409c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800409e:	f000 f821 	bl	80040e4 <HAL_RCC_GetSysClockFreq>
 80040a2:	4602      	mov	r2, r0
 80040a4:	4b0b      	ldr	r3, [pc, #44]	@ (80040d4 <HAL_RCC_ClockConfig+0x1bc>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	091b      	lsrs	r3, r3, #4
 80040aa:	f003 030f 	and.w	r3, r3, #15
 80040ae:	490a      	ldr	r1, [pc, #40]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c0>)
 80040b0:	5ccb      	ldrb	r3, [r1, r3]
 80040b2:	fa22 f303 	lsr.w	r3, r2, r3
 80040b6:	4a09      	ldr	r2, [pc, #36]	@ (80040dc <HAL_RCC_ClockConfig+0x1c4>)
 80040b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80040ba:	4b09      	ldr	r3, [pc, #36]	@ (80040e0 <HAL_RCC_ClockConfig+0x1c8>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f7fd f9f2 	bl	80014a8 <HAL_InitTick>

  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3710      	adds	r7, #16
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	40023c00 	.word	0x40023c00
 80040d4:	40023800 	.word	0x40023800
 80040d8:	0800a420 	.word	0x0800a420
 80040dc:	20000000 	.word	0x20000000
 80040e0:	20000004 	.word	0x20000004

080040e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040e8:	b094      	sub	sp, #80	@ 0x50
 80040ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80040ec:	2300      	movs	r3, #0
 80040ee:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80040f0:	2300      	movs	r3, #0
 80040f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80040f4:	2300      	movs	r3, #0
 80040f6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80040f8:	2300      	movs	r3, #0
 80040fa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040fc:	4b79      	ldr	r3, [pc, #484]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f003 030c 	and.w	r3, r3, #12
 8004104:	2b08      	cmp	r3, #8
 8004106:	d00d      	beq.n	8004124 <HAL_RCC_GetSysClockFreq+0x40>
 8004108:	2b08      	cmp	r3, #8
 800410a:	f200 80e1 	bhi.w	80042d0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800410e:	2b00      	cmp	r3, #0
 8004110:	d002      	beq.n	8004118 <HAL_RCC_GetSysClockFreq+0x34>
 8004112:	2b04      	cmp	r3, #4
 8004114:	d003      	beq.n	800411e <HAL_RCC_GetSysClockFreq+0x3a>
 8004116:	e0db      	b.n	80042d0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004118:	4b73      	ldr	r3, [pc, #460]	@ (80042e8 <HAL_RCC_GetSysClockFreq+0x204>)
 800411a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800411c:	e0db      	b.n	80042d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800411e:	4b73      	ldr	r3, [pc, #460]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x208>)
 8004120:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004122:	e0d8      	b.n	80042d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004124:	4b6f      	ldr	r3, [pc, #444]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800412c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800412e:	4b6d      	ldr	r3, [pc, #436]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d063      	beq.n	8004202 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800413a:	4b6a      	ldr	r3, [pc, #424]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x200>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	099b      	lsrs	r3, r3, #6
 8004140:	2200      	movs	r2, #0
 8004142:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004144:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800414c:	633b      	str	r3, [r7, #48]	@ 0x30
 800414e:	2300      	movs	r3, #0
 8004150:	637b      	str	r3, [r7, #52]	@ 0x34
 8004152:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004156:	4622      	mov	r2, r4
 8004158:	462b      	mov	r3, r5
 800415a:	f04f 0000 	mov.w	r0, #0
 800415e:	f04f 0100 	mov.w	r1, #0
 8004162:	0159      	lsls	r1, r3, #5
 8004164:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004168:	0150      	lsls	r0, r2, #5
 800416a:	4602      	mov	r2, r0
 800416c:	460b      	mov	r3, r1
 800416e:	4621      	mov	r1, r4
 8004170:	1a51      	subs	r1, r2, r1
 8004172:	6139      	str	r1, [r7, #16]
 8004174:	4629      	mov	r1, r5
 8004176:	eb63 0301 	sbc.w	r3, r3, r1
 800417a:	617b      	str	r3, [r7, #20]
 800417c:	f04f 0200 	mov.w	r2, #0
 8004180:	f04f 0300 	mov.w	r3, #0
 8004184:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004188:	4659      	mov	r1, fp
 800418a:	018b      	lsls	r3, r1, #6
 800418c:	4651      	mov	r1, sl
 800418e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004192:	4651      	mov	r1, sl
 8004194:	018a      	lsls	r2, r1, #6
 8004196:	4651      	mov	r1, sl
 8004198:	ebb2 0801 	subs.w	r8, r2, r1
 800419c:	4659      	mov	r1, fp
 800419e:	eb63 0901 	sbc.w	r9, r3, r1
 80041a2:	f04f 0200 	mov.w	r2, #0
 80041a6:	f04f 0300 	mov.w	r3, #0
 80041aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80041b6:	4690      	mov	r8, r2
 80041b8:	4699      	mov	r9, r3
 80041ba:	4623      	mov	r3, r4
 80041bc:	eb18 0303 	adds.w	r3, r8, r3
 80041c0:	60bb      	str	r3, [r7, #8]
 80041c2:	462b      	mov	r3, r5
 80041c4:	eb49 0303 	adc.w	r3, r9, r3
 80041c8:	60fb      	str	r3, [r7, #12]
 80041ca:	f04f 0200 	mov.w	r2, #0
 80041ce:	f04f 0300 	mov.w	r3, #0
 80041d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80041d6:	4629      	mov	r1, r5
 80041d8:	024b      	lsls	r3, r1, #9
 80041da:	4621      	mov	r1, r4
 80041dc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041e0:	4621      	mov	r1, r4
 80041e2:	024a      	lsls	r2, r1, #9
 80041e4:	4610      	mov	r0, r2
 80041e6:	4619      	mov	r1, r3
 80041e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041ea:	2200      	movs	r2, #0
 80041ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80041f4:	f7fc f844 	bl	8000280 <__aeabi_uldivmod>
 80041f8:	4602      	mov	r2, r0
 80041fa:	460b      	mov	r3, r1
 80041fc:	4613      	mov	r3, r2
 80041fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004200:	e058      	b.n	80042b4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004202:	4b38      	ldr	r3, [pc, #224]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	099b      	lsrs	r3, r3, #6
 8004208:	2200      	movs	r2, #0
 800420a:	4618      	mov	r0, r3
 800420c:	4611      	mov	r1, r2
 800420e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004212:	623b      	str	r3, [r7, #32]
 8004214:	2300      	movs	r3, #0
 8004216:	627b      	str	r3, [r7, #36]	@ 0x24
 8004218:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800421c:	4642      	mov	r2, r8
 800421e:	464b      	mov	r3, r9
 8004220:	f04f 0000 	mov.w	r0, #0
 8004224:	f04f 0100 	mov.w	r1, #0
 8004228:	0159      	lsls	r1, r3, #5
 800422a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800422e:	0150      	lsls	r0, r2, #5
 8004230:	4602      	mov	r2, r0
 8004232:	460b      	mov	r3, r1
 8004234:	4641      	mov	r1, r8
 8004236:	ebb2 0a01 	subs.w	sl, r2, r1
 800423a:	4649      	mov	r1, r9
 800423c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004240:	f04f 0200 	mov.w	r2, #0
 8004244:	f04f 0300 	mov.w	r3, #0
 8004248:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800424c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004250:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004254:	ebb2 040a 	subs.w	r4, r2, sl
 8004258:	eb63 050b 	sbc.w	r5, r3, fp
 800425c:	f04f 0200 	mov.w	r2, #0
 8004260:	f04f 0300 	mov.w	r3, #0
 8004264:	00eb      	lsls	r3, r5, #3
 8004266:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800426a:	00e2      	lsls	r2, r4, #3
 800426c:	4614      	mov	r4, r2
 800426e:	461d      	mov	r5, r3
 8004270:	4643      	mov	r3, r8
 8004272:	18e3      	adds	r3, r4, r3
 8004274:	603b      	str	r3, [r7, #0]
 8004276:	464b      	mov	r3, r9
 8004278:	eb45 0303 	adc.w	r3, r5, r3
 800427c:	607b      	str	r3, [r7, #4]
 800427e:	f04f 0200 	mov.w	r2, #0
 8004282:	f04f 0300 	mov.w	r3, #0
 8004286:	e9d7 4500 	ldrd	r4, r5, [r7]
 800428a:	4629      	mov	r1, r5
 800428c:	028b      	lsls	r3, r1, #10
 800428e:	4621      	mov	r1, r4
 8004290:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004294:	4621      	mov	r1, r4
 8004296:	028a      	lsls	r2, r1, #10
 8004298:	4610      	mov	r0, r2
 800429a:	4619      	mov	r1, r3
 800429c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800429e:	2200      	movs	r2, #0
 80042a0:	61bb      	str	r3, [r7, #24]
 80042a2:	61fa      	str	r2, [r7, #28]
 80042a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042a8:	f7fb ffea 	bl	8000280 <__aeabi_uldivmod>
 80042ac:	4602      	mov	r2, r0
 80042ae:	460b      	mov	r3, r1
 80042b0:	4613      	mov	r3, r2
 80042b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80042b4:	4b0b      	ldr	r3, [pc, #44]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x200>)
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	0c1b      	lsrs	r3, r3, #16
 80042ba:	f003 0303 	and.w	r3, r3, #3
 80042be:	3301      	adds	r3, #1
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80042c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80042c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042ce:	e002      	b.n	80042d6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042d0:	4b05      	ldr	r3, [pc, #20]	@ (80042e8 <HAL_RCC_GetSysClockFreq+0x204>)
 80042d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80042d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3750      	adds	r7, #80	@ 0x50
 80042dc:	46bd      	mov	sp, r7
 80042de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042e2:	bf00      	nop
 80042e4:	40023800 	.word	0x40023800
 80042e8:	00f42400 	.word	0x00f42400
 80042ec:	007a1200 	.word	0x007a1200

080042f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042f0:	b480      	push	{r7}
 80042f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042f4:	4b03      	ldr	r3, [pc, #12]	@ (8004304 <HAL_RCC_GetHCLKFreq+0x14>)
 80042f6:	681b      	ldr	r3, [r3, #0]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	20000000 	.word	0x20000000

08004308 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800430c:	f7ff fff0 	bl	80042f0 <HAL_RCC_GetHCLKFreq>
 8004310:	4602      	mov	r2, r0
 8004312:	4b05      	ldr	r3, [pc, #20]	@ (8004328 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	0a9b      	lsrs	r3, r3, #10
 8004318:	f003 0307 	and.w	r3, r3, #7
 800431c:	4903      	ldr	r1, [pc, #12]	@ (800432c <HAL_RCC_GetPCLK1Freq+0x24>)
 800431e:	5ccb      	ldrb	r3, [r1, r3]
 8004320:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004324:	4618      	mov	r0, r3
 8004326:	bd80      	pop	{r7, pc}
 8004328:	40023800 	.word	0x40023800
 800432c:	0800a430 	.word	0x0800a430

08004330 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004334:	f7ff ffdc 	bl	80042f0 <HAL_RCC_GetHCLKFreq>
 8004338:	4602      	mov	r2, r0
 800433a:	4b05      	ldr	r3, [pc, #20]	@ (8004350 <HAL_RCC_GetPCLK2Freq+0x20>)
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	0b5b      	lsrs	r3, r3, #13
 8004340:	f003 0307 	and.w	r3, r3, #7
 8004344:	4903      	ldr	r1, [pc, #12]	@ (8004354 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004346:	5ccb      	ldrb	r3, [r1, r3]
 8004348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800434c:	4618      	mov	r0, r3
 800434e:	bd80      	pop	{r7, pc}
 8004350:	40023800 	.word	0x40023800
 8004354:	0800a430 	.word	0x0800a430

08004358 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004364:	2300      	movs	r3, #0
 8004366:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0301 	and.w	r3, r3, #1
 8004370:	2b00      	cmp	r3, #0
 8004372:	d105      	bne.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800437c:	2b00      	cmp	r3, #0
 800437e:	d035      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004380:	4b62      	ldr	r3, [pc, #392]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004382:	2200      	movs	r2, #0
 8004384:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004386:	f7fd f8d3 	bl	8001530 <HAL_GetTick>
 800438a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800438c:	e008      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800438e:	f7fd f8cf 	bl	8001530 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	2b02      	cmp	r3, #2
 800439a:	d901      	bls.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e0b0      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043a0:	4b5b      	ldr	r3, [pc, #364]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1f0      	bne.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	019a      	lsls	r2, r3, #6
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	071b      	lsls	r3, r3, #28
 80043b8:	4955      	ldr	r1, [pc, #340]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80043c0:	4b52      	ldr	r3, [pc, #328]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80043c2:	2201      	movs	r2, #1
 80043c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80043c6:	f7fd f8b3 	bl	8001530 <HAL_GetTick>
 80043ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043cc:	e008      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80043ce:	f7fd f8af 	bl	8001530 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d901      	bls.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e090      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043e0:	4b4b      	ldr	r3, [pc, #300]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d0f0      	beq.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 8083 	beq.w	8004500 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80043fa:	2300      	movs	r3, #0
 80043fc:	60fb      	str	r3, [r7, #12]
 80043fe:	4b44      	ldr	r3, [pc, #272]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004402:	4a43      	ldr	r2, [pc, #268]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004408:	6413      	str	r3, [r2, #64]	@ 0x40
 800440a:	4b41      	ldr	r3, [pc, #260]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800440c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004416:	4b3f      	ldr	r3, [pc, #252]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a3e      	ldr	r2, [pc, #248]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800441c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004420:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004422:	f7fd f885 	bl	8001530 <HAL_GetTick>
 8004426:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004428:	e008      	b.n	800443c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800442a:	f7fd f881 	bl	8001530 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d901      	bls.n	800443c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e062      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800443c:	4b35      	ldr	r3, [pc, #212]	@ (8004514 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004444:	2b00      	cmp	r3, #0
 8004446:	d0f0      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004448:	4b31      	ldr	r3, [pc, #196]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800444a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800444c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004450:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d02f      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	429a      	cmp	r2, r3
 8004464:	d028      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004466:	4b2a      	ldr	r3, [pc, #168]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800446a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800446e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004470:	4b29      	ldr	r3, [pc, #164]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004472:	2201      	movs	r2, #1
 8004474:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004476:	4b28      	ldr	r3, [pc, #160]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004478:	2200      	movs	r2, #0
 800447a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800447c:	4a24      	ldr	r2, [pc, #144]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004482:	4b23      	ldr	r3, [pc, #140]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b01      	cmp	r3, #1
 800448c:	d114      	bne.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800448e:	f7fd f84f 	bl	8001530 <HAL_GetTick>
 8004492:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004494:	e00a      	b.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004496:	f7fd f84b 	bl	8001530 <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d901      	bls.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e02a      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ac:	4b18      	ldr	r3, [pc, #96]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d0ee      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044c4:	d10d      	bne.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80044c6:	4b12      	ldr	r3, [pc, #72]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80044d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044da:	490d      	ldr	r1, [pc, #52]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	608b      	str	r3, [r1, #8]
 80044e0:	e005      	b.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0x196>
 80044e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044e8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80044ec:	6093      	str	r3, [r2, #8]
 80044ee:	4b08      	ldr	r3, [pc, #32]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044f0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044fa:	4905      	ldr	r1, [pc, #20]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004500:	2300      	movs	r3, #0
}
 8004502:	4618      	mov	r0, r3
 8004504:	3718      	adds	r7, #24
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
 800450a:	bf00      	nop
 800450c:	42470068 	.word	0x42470068
 8004510:	40023800 	.word	0x40023800
 8004514:	40007000 	.word	0x40007000
 8004518:	42470e40 	.word	0x42470e40

0800451c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800451c:	b480      	push	{r7}
 800451e:	b087      	sub	sp, #28
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004524:	2300      	movs	r3, #0
 8004526:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004528:	2300      	movs	r3, #0
 800452a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800452c:	2300      	movs	r3, #0
 800452e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004530:	2300      	movs	r3, #0
 8004532:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d13f      	bne.n	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800453a:	4b24      	ldr	r3, [pc, #144]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004542:	60fb      	str	r3, [r7, #12]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d006      	beq.n	8004558 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004550:	d12f      	bne.n	80045b2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004552:	4b1f      	ldr	r3, [pc, #124]	@ (80045d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004554:	617b      	str	r3, [r7, #20]
          break;
 8004556:	e02f      	b.n	80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004558:	4b1c      	ldr	r3, [pc, #112]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004560:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004564:	d108      	bne.n	8004578 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004566:	4b19      	ldr	r3, [pc, #100]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800456e:	4a19      	ldr	r2, [pc, #100]	@ (80045d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004570:	fbb2 f3f3 	udiv	r3, r2, r3
 8004574:	613b      	str	r3, [r7, #16]
 8004576:	e007      	b.n	8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004578:	4b14      	ldr	r3, [pc, #80]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004580:	4a15      	ldr	r2, [pc, #84]	@ (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004582:	fbb2 f3f3 	udiv	r3, r2, r3
 8004586:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004588:	4b10      	ldr	r3, [pc, #64]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800458a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800458e:	099b      	lsrs	r3, r3, #6
 8004590:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	fb02 f303 	mul.w	r3, r2, r3
 800459a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800459c:	4b0b      	ldr	r3, [pc, #44]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800459e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045a2:	0f1b      	lsrs	r3, r3, #28
 80045a4:	f003 0307 	and.w	r3, r3, #7
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ae:	617b      	str	r3, [r7, #20]
          break;
 80045b0:	e002      	b.n	80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80045b2:	2300      	movs	r3, #0
 80045b4:	617b      	str	r3, [r7, #20]
          break;
 80045b6:	bf00      	nop
        }
      }
      break;
 80045b8:	e000      	b.n	80045bc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80045ba:	bf00      	nop
    }
  }
  return frequency;
 80045bc:	697b      	ldr	r3, [r7, #20]
}
 80045be:	4618      	mov	r0, r3
 80045c0:	371c      	adds	r7, #28
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	40023800 	.word	0x40023800
 80045d0:	00bb8000 	.word	0x00bb8000
 80045d4:	007a1200 	.word	0x007a1200
 80045d8:	00f42400 	.word	0x00f42400

080045dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e07b      	b.n	80046e6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d108      	bne.n	8004608 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045fe:	d009      	beq.n	8004614 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	61da      	str	r2, [r3, #28]
 8004606:	e005      	b.n	8004614 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d106      	bne.n	8004634 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f7fc fdae 	bl	8001190 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2202      	movs	r2, #2
 8004638:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800464a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800465c:	431a      	orrs	r2, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004666:	431a      	orrs	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	f003 0302 	and.w	r3, r3, #2
 8004670:	431a      	orrs	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	f003 0301 	and.w	r3, r3, #1
 800467a:	431a      	orrs	r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004684:	431a      	orrs	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	69db      	ldr	r3, [r3, #28]
 800468a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800468e:	431a      	orrs	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004698:	ea42 0103 	orr.w	r1, r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	430a      	orrs	r2, r1
 80046aa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	0c1b      	lsrs	r3, r3, #16
 80046b2:	f003 0104 	and.w	r1, r3, #4
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ba:	f003 0210 	and.w	r2, r3, #16
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	430a      	orrs	r2, r1
 80046c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	69da      	ldr	r2, [r3, #28]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3708      	adds	r7, #8
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}

080046ee <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046ee:	b580      	push	{r7, lr}
 80046f0:	b082      	sub	sp, #8
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e042      	b.n	8004786 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004706:	b2db      	uxtb	r3, r3
 8004708:	2b00      	cmp	r3, #0
 800470a:	d106      	bne.n	800471a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f7fc fe2b 	bl	8001370 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2224      	movs	r2, #36	@ 0x24
 800471e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68da      	ldr	r2, [r3, #12]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004730:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 fdd4 	bl	80052e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	691a      	ldr	r2, [r3, #16]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004746:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	695a      	ldr	r2, [r3, #20]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004756:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68da      	ldr	r2, [r3, #12]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004766:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2220      	movs	r2, #32
 8004772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2220      	movs	r2, #32
 800477a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3708      	adds	r7, #8
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800478e:	b580      	push	{r7, lr}
 8004790:	b08a      	sub	sp, #40	@ 0x28
 8004792:	af02      	add	r7, sp, #8
 8004794:	60f8      	str	r0, [r7, #12]
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	603b      	str	r3, [r7, #0]
 800479a:	4613      	mov	r3, r2
 800479c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b20      	cmp	r3, #32
 80047ac:	d175      	bne.n	800489a <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d002      	beq.n	80047ba <HAL_UART_Transmit+0x2c>
 80047b4:	88fb      	ldrh	r3, [r7, #6]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d101      	bne.n	80047be <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e06e      	b.n	800489c <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2221      	movs	r2, #33	@ 0x21
 80047c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047cc:	f7fc feb0 	bl	8001530 <HAL_GetTick>
 80047d0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	88fa      	ldrh	r2, [r7, #6]
 80047d6:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	88fa      	ldrh	r2, [r7, #6]
 80047dc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047e6:	d108      	bne.n	80047fa <HAL_UART_Transmit+0x6c>
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	691b      	ldr	r3, [r3, #16]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d104      	bne.n	80047fa <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80047f0:	2300      	movs	r3, #0
 80047f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	61bb      	str	r3, [r7, #24]
 80047f8:	e003      	b.n	8004802 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047fe:	2300      	movs	r3, #0
 8004800:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004802:	e02e      	b.n	8004862 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	9300      	str	r3, [sp, #0]
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	2200      	movs	r2, #0
 800480c:	2180      	movs	r1, #128	@ 0x80
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f000 fb38 	bl	8004e84 <UART_WaitOnFlagUntilTimeout>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d005      	beq.n	8004826 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2220      	movs	r2, #32
 800481e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e03a      	b.n	800489c <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d10b      	bne.n	8004844 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	881b      	ldrh	r3, [r3, #0]
 8004830:	461a      	mov	r2, r3
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800483a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	3302      	adds	r3, #2
 8004840:	61bb      	str	r3, [r7, #24]
 8004842:	e007      	b.n	8004854 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004844:	69fb      	ldr	r3, [r7, #28]
 8004846:	781a      	ldrb	r2, [r3, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	3301      	adds	r3, #1
 8004852:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004858:	b29b      	uxth	r3, r3
 800485a:	3b01      	subs	r3, #1
 800485c:	b29a      	uxth	r2, r3
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004866:	b29b      	uxth	r3, r3
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1cb      	bne.n	8004804 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	9300      	str	r3, [sp, #0]
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	2200      	movs	r2, #0
 8004874:	2140      	movs	r1, #64	@ 0x40
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f000 fb04 	bl	8004e84 <UART_WaitOnFlagUntilTimeout>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d005      	beq.n	800488e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2220      	movs	r2, #32
 8004886:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e006      	b.n	800489c <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2220      	movs	r2, #32
 8004892:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004896:	2300      	movs	r3, #0
 8004898:	e000      	b.n	800489c <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800489a:	2302      	movs	r3, #2
  }
}
 800489c:	4618      	mov	r0, r3
 800489e:	3720      	adds	r7, #32
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	4613      	mov	r3, r2
 80048b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b20      	cmp	r3, #32
 80048bc:	d112      	bne.n	80048e4 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d002      	beq.n	80048ca <HAL_UART_Receive_IT+0x26>
 80048c4:	88fb      	ldrh	r3, [r7, #6]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e00b      	b.n	80048e6 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80048d4:	88fb      	ldrh	r3, [r7, #6]
 80048d6:	461a      	mov	r2, r3
 80048d8:	68b9      	ldr	r1, [r7, #8]
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f000 fb2b 	bl	8004f36 <UART_Start_Receive_IT>
 80048e0:	4603      	mov	r3, r0
 80048e2:	e000      	b.n	80048e6 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80048e4:	2302      	movs	r3, #2
  }
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
	...

080048f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b0ba      	sub	sp, #232	@ 0xe8
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004916:	2300      	movs	r3, #0
 8004918:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800491c:	2300      	movs	r3, #0
 800491e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004926:	f003 030f 	and.w	r3, r3, #15
 800492a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800492e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004932:	2b00      	cmp	r3, #0
 8004934:	d10f      	bne.n	8004956 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800493a:	f003 0320 	and.w	r3, r3, #32
 800493e:	2b00      	cmp	r3, #0
 8004940:	d009      	beq.n	8004956 <HAL_UART_IRQHandler+0x66>
 8004942:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004946:	f003 0320 	and.w	r3, r3, #32
 800494a:	2b00      	cmp	r3, #0
 800494c:	d003      	beq.n	8004956 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 fc07 	bl	8005162 <UART_Receive_IT>
      return;
 8004954:	e273      	b.n	8004e3e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004956:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800495a:	2b00      	cmp	r3, #0
 800495c:	f000 80de 	beq.w	8004b1c <HAL_UART_IRQHandler+0x22c>
 8004960:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004964:	f003 0301 	and.w	r3, r3, #1
 8004968:	2b00      	cmp	r3, #0
 800496a:	d106      	bne.n	800497a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800496c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004970:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004974:	2b00      	cmp	r3, #0
 8004976:	f000 80d1 	beq.w	8004b1c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800497a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800497e:	f003 0301 	and.w	r3, r3, #1
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00b      	beq.n	800499e <HAL_UART_IRQHandler+0xae>
 8004986:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800498a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800498e:	2b00      	cmp	r3, #0
 8004990:	d005      	beq.n	800499e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004996:	f043 0201 	orr.w	r2, r3, #1
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800499e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049a2:	f003 0304 	and.w	r3, r3, #4
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00b      	beq.n	80049c2 <HAL_UART_IRQHandler+0xd2>
 80049aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049ae:	f003 0301 	and.w	r3, r3, #1
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d005      	beq.n	80049c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ba:	f043 0202 	orr.w	r2, r3, #2
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00b      	beq.n	80049e6 <HAL_UART_IRQHandler+0xf6>
 80049ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d005      	beq.n	80049e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049de:	f043 0204 	orr.w	r2, r3, #4
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80049e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049ea:	f003 0308 	and.w	r3, r3, #8
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d011      	beq.n	8004a16 <HAL_UART_IRQHandler+0x126>
 80049f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049f6:	f003 0320 	and.w	r3, r3, #32
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d105      	bne.n	8004a0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80049fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d005      	beq.n	8004a16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0e:	f043 0208 	orr.w	r2, r3, #8
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f000 820a 	beq.w	8004e34 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a24:	f003 0320 	and.w	r3, r3, #32
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d008      	beq.n	8004a3e <HAL_UART_IRQHandler+0x14e>
 8004a2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a30:	f003 0320 	and.w	r3, r3, #32
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d002      	beq.n	8004a3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 fb92 	bl	8005162 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	695b      	ldr	r3, [r3, #20]
 8004a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a48:	2b40      	cmp	r3, #64	@ 0x40
 8004a4a:	bf0c      	ite	eq
 8004a4c:	2301      	moveq	r3, #1
 8004a4e:	2300      	movne	r3, #0
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a5a:	f003 0308 	and.w	r3, r3, #8
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d103      	bne.n	8004a6a <HAL_UART_IRQHandler+0x17a>
 8004a62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d04f      	beq.n	8004b0a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 fa9d 	bl	8004faa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a7a:	2b40      	cmp	r3, #64	@ 0x40
 8004a7c:	d141      	bne.n	8004b02 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	3314      	adds	r3, #20
 8004a84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a8c:	e853 3f00 	ldrex	r3, [r3]
 8004a90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	3314      	adds	r3, #20
 8004aa6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004aaa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004aae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004ab6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004aba:	e841 2300 	strex	r3, r2, [r1]
 8004abe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004ac2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1d9      	bne.n	8004a7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d013      	beq.n	8004afa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ad6:	4a8a      	ldr	r2, [pc, #552]	@ (8004d00 <HAL_UART_IRQHandler+0x410>)
 8004ad8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7fc fed7 	bl	8001892 <HAL_DMA_Abort_IT>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d016      	beq.n	8004b18 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004af4:	4610      	mov	r0, r2
 8004af6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004af8:	e00e      	b.n	8004b18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 f9ac 	bl	8004e58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b00:	e00a      	b.n	8004b18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 f9a8 	bl	8004e58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b08:	e006      	b.n	8004b18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 f9a4 	bl	8004e58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004b16:	e18d      	b.n	8004e34 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b18:	bf00      	nop
    return;
 8004b1a:	e18b      	b.n	8004e34 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	f040 8167 	bne.w	8004df4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b2a:	f003 0310 	and.w	r3, r3, #16
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f000 8160 	beq.w	8004df4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b38:	f003 0310 	and.w	r3, r3, #16
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f000 8159 	beq.w	8004df4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b42:	2300      	movs	r3, #0
 8004b44:	60bb      	str	r3, [r7, #8]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	60bb      	str	r3, [r7, #8]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	60bb      	str	r3, [r7, #8]
 8004b56:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b62:	2b40      	cmp	r3, #64	@ 0x40
 8004b64:	f040 80ce 	bne.w	8004d04 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 80a9 	beq.w	8004cd0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b86:	429a      	cmp	r2, r3
 8004b88:	f080 80a2 	bcs.w	8004cd0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b92:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b98:	69db      	ldr	r3, [r3, #28]
 8004b9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b9e:	f000 8088 	beq.w	8004cb2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	330c      	adds	r3, #12
 8004ba8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bb0:	e853 3f00 	ldrex	r3, [r3]
 8004bb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004bb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004bbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	330c      	adds	r3, #12
 8004bca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004bce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004bd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004bda:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004bde:	e841 2300 	strex	r3, r2, [r1]
 8004be2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004be6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1d9      	bne.n	8004ba2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	3314      	adds	r3, #20
 8004bf4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bf8:	e853 3f00 	ldrex	r3, [r3]
 8004bfc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004bfe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c00:	f023 0301 	bic.w	r3, r3, #1
 8004c04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	3314      	adds	r3, #20
 8004c0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004c12:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004c16:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c18:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004c1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004c1e:	e841 2300 	strex	r3, r2, [r1]
 8004c22:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004c24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1e1      	bne.n	8004bee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	3314      	adds	r3, #20
 8004c30:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c34:	e853 3f00 	ldrex	r3, [r3]
 8004c38:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004c3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	3314      	adds	r3, #20
 8004c4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004c4e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004c50:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c52:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004c54:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c56:	e841 2300 	strex	r3, r2, [r1]
 8004c5a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004c5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1e3      	bne.n	8004c2a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2220      	movs	r2, #32
 8004c66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	330c      	adds	r3, #12
 8004c76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c7a:	e853 3f00 	ldrex	r3, [r3]
 8004c7e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c82:	f023 0310 	bic.w	r3, r3, #16
 8004c86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	330c      	adds	r3, #12
 8004c90:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004c94:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004c96:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c98:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c9a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c9c:	e841 2300 	strex	r3, r2, [r1]
 8004ca0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ca2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d1e3      	bne.n	8004c70 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cac:	4618      	mov	r0, r3
 8004cae:	f7fc fd80 	bl	80017b2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2202      	movs	r2, #2
 8004cb6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 f8cf 	bl	8004e6c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004cce:	e0b3      	b.n	8004e38 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004cd4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	f040 80ad 	bne.w	8004e38 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ce2:	69db      	ldr	r3, [r3, #28]
 8004ce4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ce8:	f040 80a6 	bne.w	8004e38 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2202      	movs	r2, #2
 8004cf0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 f8b7 	bl	8004e6c <HAL_UARTEx_RxEventCallback>
      return;
 8004cfe:	e09b      	b.n	8004e38 <HAL_UART_IRQHandler+0x548>
 8004d00:	08005071 	.word	0x08005071
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	f000 808e 	beq.w	8004e3c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004d20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	f000 8089 	beq.w	8004e3c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	330c      	adds	r3, #12
 8004d30:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d34:	e853 3f00 	ldrex	r3, [r3]
 8004d38:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d40:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	330c      	adds	r3, #12
 8004d4a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004d4e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004d50:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d52:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d56:	e841 2300 	strex	r3, r2, [r1]
 8004d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1e3      	bne.n	8004d2a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	3314      	adds	r3, #20
 8004d68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6c:	e853 3f00 	ldrex	r3, [r3]
 8004d70:	623b      	str	r3, [r7, #32]
   return(result);
 8004d72:	6a3b      	ldr	r3, [r7, #32]
 8004d74:	f023 0301 	bic.w	r3, r3, #1
 8004d78:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	3314      	adds	r3, #20
 8004d82:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d86:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d8e:	e841 2300 	strex	r3, r2, [r1]
 8004d92:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1e3      	bne.n	8004d62 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2220      	movs	r2, #32
 8004d9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	330c      	adds	r3, #12
 8004dae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	e853 3f00 	ldrex	r3, [r3]
 8004db6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f023 0310 	bic.w	r3, r3, #16
 8004dbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	330c      	adds	r3, #12
 8004dc8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004dcc:	61fa      	str	r2, [r7, #28]
 8004dce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd0:	69b9      	ldr	r1, [r7, #24]
 8004dd2:	69fa      	ldr	r2, [r7, #28]
 8004dd4:	e841 2300 	strex	r3, r2, [r1]
 8004dd8:	617b      	str	r3, [r7, #20]
   return(result);
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1e3      	bne.n	8004da8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2202      	movs	r2, #2
 8004de4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004de6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004dea:	4619      	mov	r1, r3
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 f83d 	bl	8004e6c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004df2:	e023      	b.n	8004e3c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004df4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004df8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d009      	beq.n	8004e14 <HAL_UART_IRQHandler+0x524>
 8004e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d003      	beq.n	8004e14 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 f940 	bl	8005092 <UART_Transmit_IT>
    return;
 8004e12:	e014      	b.n	8004e3e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d00e      	beq.n	8004e3e <HAL_UART_IRQHandler+0x54e>
 8004e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d008      	beq.n	8004e3e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f000 f980 	bl	8005132 <UART_EndTransmit_IT>
    return;
 8004e32:	e004      	b.n	8004e3e <HAL_UART_IRQHandler+0x54e>
    return;
 8004e34:	bf00      	nop
 8004e36:	e002      	b.n	8004e3e <HAL_UART_IRQHandler+0x54e>
      return;
 8004e38:	bf00      	nop
 8004e3a:	e000      	b.n	8004e3e <HAL_UART_IRQHandler+0x54e>
      return;
 8004e3c:	bf00      	nop
  }
}
 8004e3e:	37e8      	adds	r7, #232	@ 0xe8
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004e4c:	bf00      	nop
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	460b      	mov	r3, r1
 8004e76:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e78:	bf00      	nop
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b086      	sub	sp, #24
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	60b9      	str	r1, [r7, #8]
 8004e8e:	603b      	str	r3, [r7, #0]
 8004e90:	4613      	mov	r3, r2
 8004e92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e94:	e03b      	b.n	8004f0e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e96:	6a3b      	ldr	r3, [r7, #32]
 8004e98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e9c:	d037      	beq.n	8004f0e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e9e:	f7fc fb47 	bl	8001530 <HAL_GetTick>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	1ad3      	subs	r3, r2, r3
 8004ea8:	6a3a      	ldr	r2, [r7, #32]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d302      	bcc.n	8004eb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004eae:	6a3b      	ldr	r3, [r7, #32]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d101      	bne.n	8004eb8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e03a      	b.n	8004f2e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	f003 0304 	and.w	r3, r3, #4
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d023      	beq.n	8004f0e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	2b80      	cmp	r3, #128	@ 0x80
 8004eca:	d020      	beq.n	8004f0e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	2b40      	cmp	r3, #64	@ 0x40
 8004ed0:	d01d      	beq.n	8004f0e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0308 	and.w	r3, r3, #8
 8004edc:	2b08      	cmp	r3, #8
 8004ede:	d116      	bne.n	8004f0e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	617b      	str	r3, [r7, #20]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	617b      	str	r3, [r7, #20]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	617b      	str	r3, [r7, #20]
 8004ef4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	f000 f857 	bl	8004faa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2208      	movs	r2, #8
 8004f00:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2200      	movs	r2, #0
 8004f06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e00f      	b.n	8004f2e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	4013      	ands	r3, r2
 8004f18:	68ba      	ldr	r2, [r7, #8]
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	bf0c      	ite	eq
 8004f1e:	2301      	moveq	r3, #1
 8004f20:	2300      	movne	r3, #0
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	461a      	mov	r2, r3
 8004f26:	79fb      	ldrb	r3, [r7, #7]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d0b4      	beq.n	8004e96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3718      	adds	r7, #24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}

08004f36 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b085      	sub	sp, #20
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	60f8      	str	r0, [r7, #12]
 8004f3e:	60b9      	str	r1, [r7, #8]
 8004f40:	4613      	mov	r3, r2
 8004f42:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	68ba      	ldr	r2, [r7, #8]
 8004f48:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	88fa      	ldrh	r2, [r7, #6]
 8004f4e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	88fa      	ldrh	r2, [r7, #6]
 8004f54:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2222      	movs	r2, #34	@ 0x22
 8004f60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	691b      	ldr	r3, [r3, #16]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d007      	beq.n	8004f7c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	68da      	ldr	r2, [r3, #12]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f7a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	695a      	ldr	r2, [r3, #20]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f042 0201 	orr.w	r2, r2, #1
 8004f8a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68da      	ldr	r2, [r3, #12]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0220 	orr.w	r2, r2, #32
 8004f9a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004faa:	b480      	push	{r7}
 8004fac:	b095      	sub	sp, #84	@ 0x54
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	330c      	adds	r3, #12
 8004fb8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fbc:	e853 3f00 	ldrex	r3, [r3]
 8004fc0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004fc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	330c      	adds	r3, #12
 8004fd0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004fd2:	643a      	str	r2, [r7, #64]	@ 0x40
 8004fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004fd8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004fda:	e841 2300 	strex	r3, r2, [r1]
 8004fde:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d1e5      	bne.n	8004fb2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	3314      	adds	r3, #20
 8004fec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fee:	6a3b      	ldr	r3, [r7, #32]
 8004ff0:	e853 3f00 	ldrex	r3, [r3]
 8004ff4:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ff6:	69fb      	ldr	r3, [r7, #28]
 8004ff8:	f023 0301 	bic.w	r3, r3, #1
 8004ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	3314      	adds	r3, #20
 8005004:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005006:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005008:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800500c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800500e:	e841 2300 	strex	r3, r2, [r1]
 8005012:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1e5      	bne.n	8004fe6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800501e:	2b01      	cmp	r3, #1
 8005020:	d119      	bne.n	8005056 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	330c      	adds	r3, #12
 8005028:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	e853 3f00 	ldrex	r3, [r3]
 8005030:	60bb      	str	r3, [r7, #8]
   return(result);
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	f023 0310 	bic.w	r3, r3, #16
 8005038:	647b      	str	r3, [r7, #68]	@ 0x44
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	330c      	adds	r3, #12
 8005040:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005042:	61ba      	str	r2, [r7, #24]
 8005044:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005046:	6979      	ldr	r1, [r7, #20]
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	e841 2300 	strex	r3, r2, [r1]
 800504e:	613b      	str	r3, [r7, #16]
   return(result);
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d1e5      	bne.n	8005022 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2220      	movs	r2, #32
 800505a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005064:	bf00      	nop
 8005066:	3754      	adds	r7, #84	@ 0x54
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800507c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f7ff fee7 	bl	8004e58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800508a:	bf00      	nop
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}

08005092 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005092:	b480      	push	{r7}
 8005094:	b085      	sub	sp, #20
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	2b21      	cmp	r3, #33	@ 0x21
 80050a4:	d13e      	bne.n	8005124 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050ae:	d114      	bne.n	80050da <UART_Transmit_IT+0x48>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	691b      	ldr	r3, [r3, #16]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d110      	bne.n	80050da <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a1b      	ldr	r3, [r3, #32]
 80050bc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	881b      	ldrh	r3, [r3, #0]
 80050c2:	461a      	mov	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050cc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	1c9a      	adds	r2, r3, #2
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	621a      	str	r2, [r3, #32]
 80050d8:	e008      	b.n	80050ec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a1b      	ldr	r3, [r3, #32]
 80050de:	1c59      	adds	r1, r3, #1
 80050e0:	687a      	ldr	r2, [r7, #4]
 80050e2:	6211      	str	r1, [r2, #32]
 80050e4:	781a      	ldrb	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	3b01      	subs	r3, #1
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	4619      	mov	r1, r3
 80050fa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10f      	bne.n	8005120 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68da      	ldr	r2, [r3, #12]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800510e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68da      	ldr	r2, [r3, #12]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800511e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005120:	2300      	movs	r3, #0
 8005122:	e000      	b.n	8005126 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005124:	2302      	movs	r3, #2
  }
}
 8005126:	4618      	mov	r0, r3
 8005128:	3714      	adds	r7, #20
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005132:	b580      	push	{r7, lr}
 8005134:	b082      	sub	sp, #8
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68da      	ldr	r2, [r3, #12]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005148:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2220      	movs	r2, #32
 800514e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f7ff fe76 	bl	8004e44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}

08005162 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005162:	b580      	push	{r7, lr}
 8005164:	b08c      	sub	sp, #48	@ 0x30
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800516a:	2300      	movs	r3, #0
 800516c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800516e:	2300      	movs	r3, #0
 8005170:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005178:	b2db      	uxtb	r3, r3
 800517a:	2b22      	cmp	r3, #34	@ 0x22
 800517c:	f040 80aa 	bne.w	80052d4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005188:	d115      	bne.n	80051b6 <UART_Receive_IT+0x54>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d111      	bne.n	80051b6 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005196:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	b29b      	uxth	r3, r3
 80051a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051a8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ae:	1c9a      	adds	r2, r3, #2
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80051b4:	e024      	b.n	8005200 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051c4:	d007      	beq.n	80051d6 <UART_Receive_IT+0x74>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10a      	bne.n	80051e4 <UART_Receive_IT+0x82>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d106      	bne.n	80051e4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	b2da      	uxtb	r2, r3
 80051de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051e0:	701a      	strb	r2, [r3, #0]
 80051e2:	e008      	b.n	80051f6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051f0:	b2da      	uxtb	r2, r3
 80051f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051f4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051fa:	1c5a      	adds	r2, r3, #1
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005204:	b29b      	uxth	r3, r3
 8005206:	3b01      	subs	r3, #1
 8005208:	b29b      	uxth	r3, r3
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	4619      	mov	r1, r3
 800520e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005210:	2b00      	cmp	r3, #0
 8005212:	d15d      	bne.n	80052d0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68da      	ldr	r2, [r3, #12]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f022 0220 	bic.w	r2, r2, #32
 8005222:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68da      	ldr	r2, [r3, #12]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005232:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	695a      	ldr	r2, [r3, #20]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f022 0201 	bic.w	r2, r2, #1
 8005242:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2220      	movs	r2, #32
 8005248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005256:	2b01      	cmp	r3, #1
 8005258:	d135      	bne.n	80052c6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	330c      	adds	r3, #12
 8005266:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	e853 3f00 	ldrex	r3, [r3]
 800526e:	613b      	str	r3, [r7, #16]
   return(result);
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	f023 0310 	bic.w	r3, r3, #16
 8005276:	627b      	str	r3, [r7, #36]	@ 0x24
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	330c      	adds	r3, #12
 800527e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005280:	623a      	str	r2, [r7, #32]
 8005282:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005284:	69f9      	ldr	r1, [r7, #28]
 8005286:	6a3a      	ldr	r2, [r7, #32]
 8005288:	e841 2300 	strex	r3, r2, [r1]
 800528c:	61bb      	str	r3, [r7, #24]
   return(result);
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d1e5      	bne.n	8005260 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0310 	and.w	r3, r3, #16
 800529e:	2b10      	cmp	r3, #16
 80052a0:	d10a      	bne.n	80052b8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052a2:	2300      	movs	r3, #0
 80052a4:	60fb      	str	r3, [r7, #12]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	60fb      	str	r3, [r7, #12]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	60fb      	str	r3, [r7, #12]
 80052b6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80052bc:	4619      	mov	r1, r3
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f7ff fdd4 	bl	8004e6c <HAL_UARTEx_RxEventCallback>
 80052c4:	e002      	b.n	80052cc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f7fb fd28 	bl	8000d1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80052cc:	2300      	movs	r3, #0
 80052ce:	e002      	b.n	80052d6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80052d0:	2300      	movs	r3, #0
 80052d2:	e000      	b.n	80052d6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80052d4:	2302      	movs	r3, #2
  }
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3730      	adds	r7, #48	@ 0x30
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
	...

080052e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052e4:	b0c0      	sub	sp, #256	@ 0x100
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	691b      	ldr	r3, [r3, #16]
 80052f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80052f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052fc:	68d9      	ldr	r1, [r3, #12]
 80052fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	ea40 0301 	orr.w	r3, r0, r1
 8005308:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800530a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800530e:	689a      	ldr	r2, [r3, #8]
 8005310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	431a      	orrs	r2, r3
 8005318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800531c:	695b      	ldr	r3, [r3, #20]
 800531e:	431a      	orrs	r2, r3
 8005320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005324:	69db      	ldr	r3, [r3, #28]
 8005326:	4313      	orrs	r3, r2
 8005328:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800532c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005338:	f021 010c 	bic.w	r1, r1, #12
 800533c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005346:	430b      	orrs	r3, r1
 8005348:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800534a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	695b      	ldr	r3, [r3, #20]
 8005352:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800535a:	6999      	ldr	r1, [r3, #24]
 800535c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	ea40 0301 	orr.w	r3, r0, r1
 8005366:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	4b8f      	ldr	r3, [pc, #572]	@ (80055ac <UART_SetConfig+0x2cc>)
 8005370:	429a      	cmp	r2, r3
 8005372:	d005      	beq.n	8005380 <UART_SetConfig+0xa0>
 8005374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	4b8d      	ldr	r3, [pc, #564]	@ (80055b0 <UART_SetConfig+0x2d0>)
 800537c:	429a      	cmp	r2, r3
 800537e:	d104      	bne.n	800538a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005380:	f7fe ffd6 	bl	8004330 <HAL_RCC_GetPCLK2Freq>
 8005384:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005388:	e003      	b.n	8005392 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800538a:	f7fe ffbd 	bl	8004308 <HAL_RCC_GetPCLK1Freq>
 800538e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005396:	69db      	ldr	r3, [r3, #28]
 8005398:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800539c:	f040 810c 	bne.w	80055b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80053a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053a4:	2200      	movs	r2, #0
 80053a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80053aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80053ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80053b2:	4622      	mov	r2, r4
 80053b4:	462b      	mov	r3, r5
 80053b6:	1891      	adds	r1, r2, r2
 80053b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80053ba:	415b      	adcs	r3, r3
 80053bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80053c2:	4621      	mov	r1, r4
 80053c4:	eb12 0801 	adds.w	r8, r2, r1
 80053c8:	4629      	mov	r1, r5
 80053ca:	eb43 0901 	adc.w	r9, r3, r1
 80053ce:	f04f 0200 	mov.w	r2, #0
 80053d2:	f04f 0300 	mov.w	r3, #0
 80053d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80053da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80053de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80053e2:	4690      	mov	r8, r2
 80053e4:	4699      	mov	r9, r3
 80053e6:	4623      	mov	r3, r4
 80053e8:	eb18 0303 	adds.w	r3, r8, r3
 80053ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80053f0:	462b      	mov	r3, r5
 80053f2:	eb49 0303 	adc.w	r3, r9, r3
 80053f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80053fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005406:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800540a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800540e:	460b      	mov	r3, r1
 8005410:	18db      	adds	r3, r3, r3
 8005412:	653b      	str	r3, [r7, #80]	@ 0x50
 8005414:	4613      	mov	r3, r2
 8005416:	eb42 0303 	adc.w	r3, r2, r3
 800541a:	657b      	str	r3, [r7, #84]	@ 0x54
 800541c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005420:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005424:	f7fa ff2c 	bl	8000280 <__aeabi_uldivmod>
 8005428:	4602      	mov	r2, r0
 800542a:	460b      	mov	r3, r1
 800542c:	4b61      	ldr	r3, [pc, #388]	@ (80055b4 <UART_SetConfig+0x2d4>)
 800542e:	fba3 2302 	umull	r2, r3, r3, r2
 8005432:	095b      	lsrs	r3, r3, #5
 8005434:	011c      	lsls	r4, r3, #4
 8005436:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800543a:	2200      	movs	r2, #0
 800543c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005440:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005444:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005448:	4642      	mov	r2, r8
 800544a:	464b      	mov	r3, r9
 800544c:	1891      	adds	r1, r2, r2
 800544e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005450:	415b      	adcs	r3, r3
 8005452:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005454:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005458:	4641      	mov	r1, r8
 800545a:	eb12 0a01 	adds.w	sl, r2, r1
 800545e:	4649      	mov	r1, r9
 8005460:	eb43 0b01 	adc.w	fp, r3, r1
 8005464:	f04f 0200 	mov.w	r2, #0
 8005468:	f04f 0300 	mov.w	r3, #0
 800546c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005470:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005474:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005478:	4692      	mov	sl, r2
 800547a:	469b      	mov	fp, r3
 800547c:	4643      	mov	r3, r8
 800547e:	eb1a 0303 	adds.w	r3, sl, r3
 8005482:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005486:	464b      	mov	r3, r9
 8005488:	eb4b 0303 	adc.w	r3, fp, r3
 800548c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800549c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80054a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80054a4:	460b      	mov	r3, r1
 80054a6:	18db      	adds	r3, r3, r3
 80054a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80054aa:	4613      	mov	r3, r2
 80054ac:	eb42 0303 	adc.w	r3, r2, r3
 80054b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80054b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80054b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80054ba:	f7fa fee1 	bl	8000280 <__aeabi_uldivmod>
 80054be:	4602      	mov	r2, r0
 80054c0:	460b      	mov	r3, r1
 80054c2:	4611      	mov	r1, r2
 80054c4:	4b3b      	ldr	r3, [pc, #236]	@ (80055b4 <UART_SetConfig+0x2d4>)
 80054c6:	fba3 2301 	umull	r2, r3, r3, r1
 80054ca:	095b      	lsrs	r3, r3, #5
 80054cc:	2264      	movs	r2, #100	@ 0x64
 80054ce:	fb02 f303 	mul.w	r3, r2, r3
 80054d2:	1acb      	subs	r3, r1, r3
 80054d4:	00db      	lsls	r3, r3, #3
 80054d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80054da:	4b36      	ldr	r3, [pc, #216]	@ (80055b4 <UART_SetConfig+0x2d4>)
 80054dc:	fba3 2302 	umull	r2, r3, r3, r2
 80054e0:	095b      	lsrs	r3, r3, #5
 80054e2:	005b      	lsls	r3, r3, #1
 80054e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80054e8:	441c      	add	r4, r3
 80054ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054ee:	2200      	movs	r2, #0
 80054f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80054f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80054f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80054fc:	4642      	mov	r2, r8
 80054fe:	464b      	mov	r3, r9
 8005500:	1891      	adds	r1, r2, r2
 8005502:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005504:	415b      	adcs	r3, r3
 8005506:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005508:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800550c:	4641      	mov	r1, r8
 800550e:	1851      	adds	r1, r2, r1
 8005510:	6339      	str	r1, [r7, #48]	@ 0x30
 8005512:	4649      	mov	r1, r9
 8005514:	414b      	adcs	r3, r1
 8005516:	637b      	str	r3, [r7, #52]	@ 0x34
 8005518:	f04f 0200 	mov.w	r2, #0
 800551c:	f04f 0300 	mov.w	r3, #0
 8005520:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005524:	4659      	mov	r1, fp
 8005526:	00cb      	lsls	r3, r1, #3
 8005528:	4651      	mov	r1, sl
 800552a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800552e:	4651      	mov	r1, sl
 8005530:	00ca      	lsls	r2, r1, #3
 8005532:	4610      	mov	r0, r2
 8005534:	4619      	mov	r1, r3
 8005536:	4603      	mov	r3, r0
 8005538:	4642      	mov	r2, r8
 800553a:	189b      	adds	r3, r3, r2
 800553c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005540:	464b      	mov	r3, r9
 8005542:	460a      	mov	r2, r1
 8005544:	eb42 0303 	adc.w	r3, r2, r3
 8005548:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800554c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005558:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800555c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005560:	460b      	mov	r3, r1
 8005562:	18db      	adds	r3, r3, r3
 8005564:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005566:	4613      	mov	r3, r2
 8005568:	eb42 0303 	adc.w	r3, r2, r3
 800556c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800556e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005572:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005576:	f7fa fe83 	bl	8000280 <__aeabi_uldivmod>
 800557a:	4602      	mov	r2, r0
 800557c:	460b      	mov	r3, r1
 800557e:	4b0d      	ldr	r3, [pc, #52]	@ (80055b4 <UART_SetConfig+0x2d4>)
 8005580:	fba3 1302 	umull	r1, r3, r3, r2
 8005584:	095b      	lsrs	r3, r3, #5
 8005586:	2164      	movs	r1, #100	@ 0x64
 8005588:	fb01 f303 	mul.w	r3, r1, r3
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	00db      	lsls	r3, r3, #3
 8005590:	3332      	adds	r3, #50	@ 0x32
 8005592:	4a08      	ldr	r2, [pc, #32]	@ (80055b4 <UART_SetConfig+0x2d4>)
 8005594:	fba2 2303 	umull	r2, r3, r2, r3
 8005598:	095b      	lsrs	r3, r3, #5
 800559a:	f003 0207 	and.w	r2, r3, #7
 800559e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4422      	add	r2, r4
 80055a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80055a8:	e106      	b.n	80057b8 <UART_SetConfig+0x4d8>
 80055aa:	bf00      	nop
 80055ac:	40011000 	.word	0x40011000
 80055b0:	40011400 	.word	0x40011400
 80055b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055bc:	2200      	movs	r2, #0
 80055be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80055c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80055c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80055ca:	4642      	mov	r2, r8
 80055cc:	464b      	mov	r3, r9
 80055ce:	1891      	adds	r1, r2, r2
 80055d0:	6239      	str	r1, [r7, #32]
 80055d2:	415b      	adcs	r3, r3
 80055d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80055d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80055da:	4641      	mov	r1, r8
 80055dc:	1854      	adds	r4, r2, r1
 80055de:	4649      	mov	r1, r9
 80055e0:	eb43 0501 	adc.w	r5, r3, r1
 80055e4:	f04f 0200 	mov.w	r2, #0
 80055e8:	f04f 0300 	mov.w	r3, #0
 80055ec:	00eb      	lsls	r3, r5, #3
 80055ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055f2:	00e2      	lsls	r2, r4, #3
 80055f4:	4614      	mov	r4, r2
 80055f6:	461d      	mov	r5, r3
 80055f8:	4643      	mov	r3, r8
 80055fa:	18e3      	adds	r3, r4, r3
 80055fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005600:	464b      	mov	r3, r9
 8005602:	eb45 0303 	adc.w	r3, r5, r3
 8005606:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800560a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005616:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800561a:	f04f 0200 	mov.w	r2, #0
 800561e:	f04f 0300 	mov.w	r3, #0
 8005622:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005626:	4629      	mov	r1, r5
 8005628:	008b      	lsls	r3, r1, #2
 800562a:	4621      	mov	r1, r4
 800562c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005630:	4621      	mov	r1, r4
 8005632:	008a      	lsls	r2, r1, #2
 8005634:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005638:	f7fa fe22 	bl	8000280 <__aeabi_uldivmod>
 800563c:	4602      	mov	r2, r0
 800563e:	460b      	mov	r3, r1
 8005640:	4b60      	ldr	r3, [pc, #384]	@ (80057c4 <UART_SetConfig+0x4e4>)
 8005642:	fba3 2302 	umull	r2, r3, r3, r2
 8005646:	095b      	lsrs	r3, r3, #5
 8005648:	011c      	lsls	r4, r3, #4
 800564a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800564e:	2200      	movs	r2, #0
 8005650:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005654:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005658:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800565c:	4642      	mov	r2, r8
 800565e:	464b      	mov	r3, r9
 8005660:	1891      	adds	r1, r2, r2
 8005662:	61b9      	str	r1, [r7, #24]
 8005664:	415b      	adcs	r3, r3
 8005666:	61fb      	str	r3, [r7, #28]
 8005668:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800566c:	4641      	mov	r1, r8
 800566e:	1851      	adds	r1, r2, r1
 8005670:	6139      	str	r1, [r7, #16]
 8005672:	4649      	mov	r1, r9
 8005674:	414b      	adcs	r3, r1
 8005676:	617b      	str	r3, [r7, #20]
 8005678:	f04f 0200 	mov.w	r2, #0
 800567c:	f04f 0300 	mov.w	r3, #0
 8005680:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005684:	4659      	mov	r1, fp
 8005686:	00cb      	lsls	r3, r1, #3
 8005688:	4651      	mov	r1, sl
 800568a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800568e:	4651      	mov	r1, sl
 8005690:	00ca      	lsls	r2, r1, #3
 8005692:	4610      	mov	r0, r2
 8005694:	4619      	mov	r1, r3
 8005696:	4603      	mov	r3, r0
 8005698:	4642      	mov	r2, r8
 800569a:	189b      	adds	r3, r3, r2
 800569c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80056a0:	464b      	mov	r3, r9
 80056a2:	460a      	mov	r2, r1
 80056a4:	eb42 0303 	adc.w	r3, r2, r3
 80056a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80056ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80056b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80056b8:	f04f 0200 	mov.w	r2, #0
 80056bc:	f04f 0300 	mov.w	r3, #0
 80056c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80056c4:	4649      	mov	r1, r9
 80056c6:	008b      	lsls	r3, r1, #2
 80056c8:	4641      	mov	r1, r8
 80056ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056ce:	4641      	mov	r1, r8
 80056d0:	008a      	lsls	r2, r1, #2
 80056d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80056d6:	f7fa fdd3 	bl	8000280 <__aeabi_uldivmod>
 80056da:	4602      	mov	r2, r0
 80056dc:	460b      	mov	r3, r1
 80056de:	4611      	mov	r1, r2
 80056e0:	4b38      	ldr	r3, [pc, #224]	@ (80057c4 <UART_SetConfig+0x4e4>)
 80056e2:	fba3 2301 	umull	r2, r3, r3, r1
 80056e6:	095b      	lsrs	r3, r3, #5
 80056e8:	2264      	movs	r2, #100	@ 0x64
 80056ea:	fb02 f303 	mul.w	r3, r2, r3
 80056ee:	1acb      	subs	r3, r1, r3
 80056f0:	011b      	lsls	r3, r3, #4
 80056f2:	3332      	adds	r3, #50	@ 0x32
 80056f4:	4a33      	ldr	r2, [pc, #204]	@ (80057c4 <UART_SetConfig+0x4e4>)
 80056f6:	fba2 2303 	umull	r2, r3, r2, r3
 80056fa:	095b      	lsrs	r3, r3, #5
 80056fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005700:	441c      	add	r4, r3
 8005702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005706:	2200      	movs	r2, #0
 8005708:	673b      	str	r3, [r7, #112]	@ 0x70
 800570a:	677a      	str	r2, [r7, #116]	@ 0x74
 800570c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005710:	4642      	mov	r2, r8
 8005712:	464b      	mov	r3, r9
 8005714:	1891      	adds	r1, r2, r2
 8005716:	60b9      	str	r1, [r7, #8]
 8005718:	415b      	adcs	r3, r3
 800571a:	60fb      	str	r3, [r7, #12]
 800571c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005720:	4641      	mov	r1, r8
 8005722:	1851      	adds	r1, r2, r1
 8005724:	6039      	str	r1, [r7, #0]
 8005726:	4649      	mov	r1, r9
 8005728:	414b      	adcs	r3, r1
 800572a:	607b      	str	r3, [r7, #4]
 800572c:	f04f 0200 	mov.w	r2, #0
 8005730:	f04f 0300 	mov.w	r3, #0
 8005734:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005738:	4659      	mov	r1, fp
 800573a:	00cb      	lsls	r3, r1, #3
 800573c:	4651      	mov	r1, sl
 800573e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005742:	4651      	mov	r1, sl
 8005744:	00ca      	lsls	r2, r1, #3
 8005746:	4610      	mov	r0, r2
 8005748:	4619      	mov	r1, r3
 800574a:	4603      	mov	r3, r0
 800574c:	4642      	mov	r2, r8
 800574e:	189b      	adds	r3, r3, r2
 8005750:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005752:	464b      	mov	r3, r9
 8005754:	460a      	mov	r2, r1
 8005756:	eb42 0303 	adc.w	r3, r2, r3
 800575a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800575c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	663b      	str	r3, [r7, #96]	@ 0x60
 8005766:	667a      	str	r2, [r7, #100]	@ 0x64
 8005768:	f04f 0200 	mov.w	r2, #0
 800576c:	f04f 0300 	mov.w	r3, #0
 8005770:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005774:	4649      	mov	r1, r9
 8005776:	008b      	lsls	r3, r1, #2
 8005778:	4641      	mov	r1, r8
 800577a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800577e:	4641      	mov	r1, r8
 8005780:	008a      	lsls	r2, r1, #2
 8005782:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005786:	f7fa fd7b 	bl	8000280 <__aeabi_uldivmod>
 800578a:	4602      	mov	r2, r0
 800578c:	460b      	mov	r3, r1
 800578e:	4b0d      	ldr	r3, [pc, #52]	@ (80057c4 <UART_SetConfig+0x4e4>)
 8005790:	fba3 1302 	umull	r1, r3, r3, r2
 8005794:	095b      	lsrs	r3, r3, #5
 8005796:	2164      	movs	r1, #100	@ 0x64
 8005798:	fb01 f303 	mul.w	r3, r1, r3
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	011b      	lsls	r3, r3, #4
 80057a0:	3332      	adds	r3, #50	@ 0x32
 80057a2:	4a08      	ldr	r2, [pc, #32]	@ (80057c4 <UART_SetConfig+0x4e4>)
 80057a4:	fba2 2303 	umull	r2, r3, r2, r3
 80057a8:	095b      	lsrs	r3, r3, #5
 80057aa:	f003 020f 	and.w	r2, r3, #15
 80057ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4422      	add	r2, r4
 80057b6:	609a      	str	r2, [r3, #8]
}
 80057b8:	bf00      	nop
 80057ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80057be:	46bd      	mov	sp, r7
 80057c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057c4:	51eb851f 	.word	0x51eb851f

080057c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80057c8:	b084      	sub	sp, #16
 80057ca:	b580      	push	{r7, lr}
 80057cc:	b084      	sub	sp, #16
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
 80057d2:	f107 001c 	add.w	r0, r7, #28
 80057d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80057da:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d123      	bne.n	800582a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057e6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80057f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057fa:	687a      	ldr	r2, [r7, #4]
 80057fc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800580a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800580e:	2b01      	cmp	r3, #1
 8005810:	d105      	bne.n	800581e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f001 fae8 	bl	8006df4 <USB_CoreReset>
 8005824:	4603      	mov	r3, r0
 8005826:	73fb      	strb	r3, [r7, #15]
 8005828:	e01b      	b.n	8005862 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f001 fadc 	bl	8006df4 <USB_CoreReset>
 800583c:	4603      	mov	r3, r0
 800583e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005840:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005844:	2b00      	cmp	r3, #0
 8005846:	d106      	bne.n	8005856 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800584c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	639a      	str	r2, [r3, #56]	@ 0x38
 8005854:	e005      	b.n	8005862 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800585a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005862:	7fbb      	ldrb	r3, [r7, #30]
 8005864:	2b01      	cmp	r3, #1
 8005866:	d10b      	bne.n	8005880 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	f043 0206 	orr.w	r2, r3, #6
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f043 0220 	orr.w	r2, r3, #32
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005880:	7bfb      	ldrb	r3, [r7, #15]
}
 8005882:	4618      	mov	r0, r3
 8005884:	3710      	adds	r7, #16
 8005886:	46bd      	mov	sp, r7
 8005888:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800588c:	b004      	add	sp, #16
 800588e:	4770      	bx	lr

08005890 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005890:	b480      	push	{r7}
 8005892:	b087      	sub	sp, #28
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	4613      	mov	r3, r2
 800589c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800589e:	79fb      	ldrb	r3, [r7, #7]
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d165      	bne.n	8005970 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	4a41      	ldr	r2, [pc, #260]	@ (80059ac <USB_SetTurnaroundTime+0x11c>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d906      	bls.n	80058ba <USB_SetTurnaroundTime+0x2a>
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	4a40      	ldr	r2, [pc, #256]	@ (80059b0 <USB_SetTurnaroundTime+0x120>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d202      	bcs.n	80058ba <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80058b4:	230f      	movs	r3, #15
 80058b6:	617b      	str	r3, [r7, #20]
 80058b8:	e062      	b.n	8005980 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	4a3c      	ldr	r2, [pc, #240]	@ (80059b0 <USB_SetTurnaroundTime+0x120>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d306      	bcc.n	80058d0 <USB_SetTurnaroundTime+0x40>
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	4a3b      	ldr	r2, [pc, #236]	@ (80059b4 <USB_SetTurnaroundTime+0x124>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d202      	bcs.n	80058d0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80058ca:	230e      	movs	r3, #14
 80058cc:	617b      	str	r3, [r7, #20]
 80058ce:	e057      	b.n	8005980 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	4a38      	ldr	r2, [pc, #224]	@ (80059b4 <USB_SetTurnaroundTime+0x124>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d306      	bcc.n	80058e6 <USB_SetTurnaroundTime+0x56>
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	4a37      	ldr	r2, [pc, #220]	@ (80059b8 <USB_SetTurnaroundTime+0x128>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d202      	bcs.n	80058e6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80058e0:	230d      	movs	r3, #13
 80058e2:	617b      	str	r3, [r7, #20]
 80058e4:	e04c      	b.n	8005980 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	4a33      	ldr	r2, [pc, #204]	@ (80059b8 <USB_SetTurnaroundTime+0x128>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d306      	bcc.n	80058fc <USB_SetTurnaroundTime+0x6c>
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	4a32      	ldr	r2, [pc, #200]	@ (80059bc <USB_SetTurnaroundTime+0x12c>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d802      	bhi.n	80058fc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80058f6:	230c      	movs	r3, #12
 80058f8:	617b      	str	r3, [r7, #20]
 80058fa:	e041      	b.n	8005980 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	4a2f      	ldr	r2, [pc, #188]	@ (80059bc <USB_SetTurnaroundTime+0x12c>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d906      	bls.n	8005912 <USB_SetTurnaroundTime+0x82>
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	4a2e      	ldr	r2, [pc, #184]	@ (80059c0 <USB_SetTurnaroundTime+0x130>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d802      	bhi.n	8005912 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800590c:	230b      	movs	r3, #11
 800590e:	617b      	str	r3, [r7, #20]
 8005910:	e036      	b.n	8005980 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	4a2a      	ldr	r2, [pc, #168]	@ (80059c0 <USB_SetTurnaroundTime+0x130>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d906      	bls.n	8005928 <USB_SetTurnaroundTime+0x98>
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	4a29      	ldr	r2, [pc, #164]	@ (80059c4 <USB_SetTurnaroundTime+0x134>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d802      	bhi.n	8005928 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005922:	230a      	movs	r3, #10
 8005924:	617b      	str	r3, [r7, #20]
 8005926:	e02b      	b.n	8005980 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	4a26      	ldr	r2, [pc, #152]	@ (80059c4 <USB_SetTurnaroundTime+0x134>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d906      	bls.n	800593e <USB_SetTurnaroundTime+0xae>
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	4a25      	ldr	r2, [pc, #148]	@ (80059c8 <USB_SetTurnaroundTime+0x138>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d202      	bcs.n	800593e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005938:	2309      	movs	r3, #9
 800593a:	617b      	str	r3, [r7, #20]
 800593c:	e020      	b.n	8005980 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	4a21      	ldr	r2, [pc, #132]	@ (80059c8 <USB_SetTurnaroundTime+0x138>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d306      	bcc.n	8005954 <USB_SetTurnaroundTime+0xc4>
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	4a20      	ldr	r2, [pc, #128]	@ (80059cc <USB_SetTurnaroundTime+0x13c>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d802      	bhi.n	8005954 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800594e:	2308      	movs	r3, #8
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	e015      	b.n	8005980 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	4a1d      	ldr	r2, [pc, #116]	@ (80059cc <USB_SetTurnaroundTime+0x13c>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d906      	bls.n	800596a <USB_SetTurnaroundTime+0xda>
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	4a1c      	ldr	r2, [pc, #112]	@ (80059d0 <USB_SetTurnaroundTime+0x140>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d202      	bcs.n	800596a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005964:	2307      	movs	r3, #7
 8005966:	617b      	str	r3, [r7, #20]
 8005968:	e00a      	b.n	8005980 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800596a:	2306      	movs	r3, #6
 800596c:	617b      	str	r3, [r7, #20]
 800596e:	e007      	b.n	8005980 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005970:	79fb      	ldrb	r3, [r7, #7]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d102      	bne.n	800597c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005976:	2309      	movs	r3, #9
 8005978:	617b      	str	r3, [r7, #20]
 800597a:	e001      	b.n	8005980 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800597c:	2309      	movs	r3, #9
 800597e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	68da      	ldr	r2, [r3, #12]
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	029b      	lsls	r3, r3, #10
 8005994:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005998:	431a      	orrs	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800599e:	2300      	movs	r3, #0
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	371c      	adds	r7, #28
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr
 80059ac:	00d8acbf 	.word	0x00d8acbf
 80059b0:	00e4e1c0 	.word	0x00e4e1c0
 80059b4:	00f42400 	.word	0x00f42400
 80059b8:	01067380 	.word	0x01067380
 80059bc:	011a499f 	.word	0x011a499f
 80059c0:	01312cff 	.word	0x01312cff
 80059c4:	014ca43f 	.word	0x014ca43f
 80059c8:	016e3600 	.word	0x016e3600
 80059cc:	01a6ab1f 	.word	0x01a6ab1f
 80059d0:	01e84800 	.word	0x01e84800

080059d4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	f043 0201 	orr.w	r2, r3, #1
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr

080059f6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	f023 0201 	bic.w	r2, r3, #1
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	370c      	adds	r7, #12
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	460b      	mov	r3, r1
 8005a22:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005a24:	2300      	movs	r3, #0
 8005a26:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005a34:	78fb      	ldrb	r3, [r7, #3]
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d115      	bne.n	8005a66 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005a46:	200a      	movs	r0, #10
 8005a48:	f7fb fd7e 	bl	8001548 <HAL_Delay>
      ms += 10U;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	330a      	adds	r3, #10
 8005a50:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f001 f93f 	bl	8006cd6 <USB_GetMode>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d01e      	beq.n	8005a9c <USB_SetCurrentMode+0x84>
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2bc7      	cmp	r3, #199	@ 0xc7
 8005a62:	d9f0      	bls.n	8005a46 <USB_SetCurrentMode+0x2e>
 8005a64:	e01a      	b.n	8005a9c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005a66:	78fb      	ldrb	r3, [r7, #3]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d115      	bne.n	8005a98 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005a78:	200a      	movs	r0, #10
 8005a7a:	f7fb fd65 	bl	8001548 <HAL_Delay>
      ms += 10U;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	330a      	adds	r3, #10
 8005a82:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f001 f926 	bl	8006cd6 <USB_GetMode>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d005      	beq.n	8005a9c <USB_SetCurrentMode+0x84>
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2bc7      	cmp	r3, #199	@ 0xc7
 8005a94:	d9f0      	bls.n	8005a78 <USB_SetCurrentMode+0x60>
 8005a96:	e001      	b.n	8005a9c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e005      	b.n	8005aa8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005aa0:	d101      	bne.n	8005aa6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e000      	b.n	8005aa8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3710      	adds	r7, #16
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005ab0:	b084      	sub	sp, #16
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b086      	sub	sp, #24
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
 8005aba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005abe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005aca:	2300      	movs	r3, #0
 8005acc:	613b      	str	r3, [r7, #16]
 8005ace:	e009      	b.n	8005ae4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005ad0:	687a      	ldr	r2, [r7, #4]
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	3340      	adds	r3, #64	@ 0x40
 8005ad6:	009b      	lsls	r3, r3, #2
 8005ad8:	4413      	add	r3, r2
 8005ada:	2200      	movs	r2, #0
 8005adc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	613b      	str	r3, [r7, #16]
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	2b0e      	cmp	r3, #14
 8005ae8:	d9f2      	bls.n	8005ad0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005aea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d11c      	bne.n	8005b2c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	68fa      	ldr	r2, [r7, #12]
 8005afc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b00:	f043 0302 	orr.w	r3, r3, #2
 8005b04:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b16:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b22:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	639a      	str	r2, [r3, #56]	@ 0x38
 8005b2a:	e00b      	b.n	8005b44 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b30:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b3c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b50:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d10d      	bne.n	8005b74 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005b58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d104      	bne.n	8005b6a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005b60:	2100      	movs	r1, #0
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f000 f968 	bl	8005e38 <USB_SetDevSpeed>
 8005b68:	e008      	b.n	8005b7c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005b6a:	2101      	movs	r1, #1
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f000 f963 	bl	8005e38 <USB_SetDevSpeed>
 8005b72:	e003      	b.n	8005b7c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005b74:	2103      	movs	r1, #3
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 f95e 	bl	8005e38 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005b7c:	2110      	movs	r1, #16
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f000 f8fa 	bl	8005d78 <USB_FlushTxFifo>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d001      	beq.n	8005b8e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 f924 	bl	8005ddc <USB_FlushRxFifo>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d001      	beq.n	8005b9e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ba4:	461a      	mov	r2, r3
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bb0:	461a      	mov	r2, r3
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	613b      	str	r3, [r7, #16]
 8005bc6:	e043      	b.n	8005c50 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	015a      	lsls	r2, r3, #5
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	4413      	add	r3, r2
 8005bd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005bda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005bde:	d118      	bne.n	8005c12 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d10a      	bne.n	8005bfc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	015a      	lsls	r2, r3, #5
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005bf8:	6013      	str	r3, [r2, #0]
 8005bfa:	e013      	b.n	8005c24 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	015a      	lsls	r2, r3, #5
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	4413      	add	r3, r2
 8005c04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c08:	461a      	mov	r2, r3
 8005c0a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005c0e:	6013      	str	r3, [r2, #0]
 8005c10:	e008      	b.n	8005c24 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	015a      	lsls	r2, r3, #5
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	4413      	add	r3, r2
 8005c1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c1e:	461a      	mov	r2, r3
 8005c20:	2300      	movs	r3, #0
 8005c22:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	015a      	lsls	r2, r3, #5
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	4413      	add	r3, r2
 8005c2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c30:	461a      	mov	r2, r3
 8005c32:	2300      	movs	r3, #0
 8005c34:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	015a      	lsls	r2, r3, #5
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c42:	461a      	mov	r2, r3
 8005c44:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005c48:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	613b      	str	r3, [r7, #16]
 8005c50:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005c54:	461a      	mov	r2, r3
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d3b5      	bcc.n	8005bc8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	613b      	str	r3, [r7, #16]
 8005c60:	e043      	b.n	8005cea <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	015a      	lsls	r2, r3, #5
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	4413      	add	r3, r2
 8005c6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c78:	d118      	bne.n	8005cac <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d10a      	bne.n	8005c96 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	015a      	lsls	r2, r3, #5
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	4413      	add	r3, r2
 8005c88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005c92:	6013      	str	r3, [r2, #0]
 8005c94:	e013      	b.n	8005cbe <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	015a      	lsls	r2, r3, #5
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005ca8:	6013      	str	r3, [r2, #0]
 8005caa:	e008      	b.n	8005cbe <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	015a      	lsls	r2, r3, #5
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cb8:	461a      	mov	r2, r3
 8005cba:	2300      	movs	r3, #0
 8005cbc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	015a      	lsls	r2, r3, #5
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	4413      	add	r3, r2
 8005cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cca:	461a      	mov	r2, r3
 8005ccc:	2300      	movs	r3, #0
 8005cce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	015a      	lsls	r2, r3, #5
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	4413      	add	r3, r2
 8005cd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cdc:	461a      	mov	r2, r3
 8005cde:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005ce2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	613b      	str	r3, [r7, #16]
 8005cea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005cee:	461a      	mov	r2, r3
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d3b5      	bcc.n	8005c62 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	68fa      	ldr	r2, [r7, #12]
 8005d00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d08:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005d16:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005d18:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d105      	bne.n	8005d2c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	699b      	ldr	r3, [r3, #24]
 8005d24:	f043 0210 	orr.w	r2, r3, #16
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	699a      	ldr	r2, [r3, #24]
 8005d30:	4b10      	ldr	r3, [pc, #64]	@ (8005d74 <USB_DevInit+0x2c4>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005d38:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d005      	beq.n	8005d4c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	f043 0208 	orr.w	r2, r3, #8
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005d4c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d107      	bne.n	8005d64 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d5c:	f043 0304 	orr.w	r3, r3, #4
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005d64:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3718      	adds	r7, #24
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d70:	b004      	add	sp, #16
 8005d72:	4770      	bx	lr
 8005d74:	803c3800 	.word	0x803c3800

08005d78 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005d82:	2300      	movs	r3, #0
 8005d84:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	3301      	adds	r3, #1
 8005d8a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d92:	d901      	bls.n	8005d98 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005d94:	2303      	movs	r3, #3
 8005d96:	e01b      	b.n	8005dd0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	691b      	ldr	r3, [r3, #16]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	daf2      	bge.n	8005d86 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005da0:	2300      	movs	r3, #0
 8005da2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	019b      	lsls	r3, r3, #6
 8005da8:	f043 0220 	orr.w	r2, r3, #32
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	3301      	adds	r3, #1
 8005db4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005dbc:	d901      	bls.n	8005dc2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e006      	b.n	8005dd0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	f003 0320 	and.w	r3, r3, #32
 8005dca:	2b20      	cmp	r3, #32
 8005dcc:	d0f0      	beq.n	8005db0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3714      	adds	r7, #20
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b085      	sub	sp, #20
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005de4:	2300      	movs	r3, #0
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	3301      	adds	r3, #1
 8005dec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005df4:	d901      	bls.n	8005dfa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e018      	b.n	8005e2c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	daf2      	bge.n	8005de8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005e02:	2300      	movs	r3, #0
 8005e04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2210      	movs	r2, #16
 8005e0a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	3301      	adds	r3, #1
 8005e10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e18:	d901      	bls.n	8005e1e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e006      	b.n	8005e2c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	f003 0310 	and.w	r3, r3, #16
 8005e26:	2b10      	cmp	r3, #16
 8005e28:	d0f0      	beq.n	8005e0c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005e2a:	2300      	movs	r3, #0
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3714      	adds	r7, #20
 8005e30:	46bd      	mov	sp, r7
 8005e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e36:	4770      	bx	lr

08005e38 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b085      	sub	sp, #20
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	460b      	mov	r3, r1
 8005e42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	78fb      	ldrb	r3, [r7, #3]
 8005e52:	68f9      	ldr	r1, [r7, #12]
 8005e54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3714      	adds	r7, #20
 8005e62:	46bd      	mov	sp, r7
 8005e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e68:	4770      	bx	lr

08005e6a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005e6a:	b480      	push	{r7}
 8005e6c:	b087      	sub	sp, #28
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	f003 0306 	and.w	r3, r3, #6
 8005e82:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d102      	bne.n	8005e90 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	75fb      	strb	r3, [r7, #23]
 8005e8e:	e00a      	b.n	8005ea6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2b02      	cmp	r3, #2
 8005e94:	d002      	beq.n	8005e9c <USB_GetDevSpeed+0x32>
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2b06      	cmp	r3, #6
 8005e9a:	d102      	bne.n	8005ea2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005e9c:	2302      	movs	r3, #2
 8005e9e:	75fb      	strb	r3, [r7, #23]
 8005ea0:	e001      	b.n	8005ea6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005ea2:	230f      	movs	r3, #15
 8005ea4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005ea6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	371c      	adds	r7, #28
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b085      	sub	sp, #20
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	781b      	ldrb	r3, [r3, #0]
 8005ec6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	785b      	ldrb	r3, [r3, #1]
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d13a      	bne.n	8005f46 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ed6:	69da      	ldr	r2, [r3, #28]
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	f003 030f 	and.w	r3, r3, #15
 8005ee0:	2101      	movs	r1, #1
 8005ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	68f9      	ldr	r1, [r7, #12]
 8005eea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	015a      	lsls	r2, r3, #5
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	4413      	add	r3, r2
 8005efa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d155      	bne.n	8005fb4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	015a      	lsls	r2, r3, #5
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	4413      	add	r3, r2
 8005f10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	791b      	ldrb	r3, [r3, #4]
 8005f22:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005f24:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	059b      	lsls	r3, r3, #22
 8005f2a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	68ba      	ldr	r2, [r7, #8]
 8005f30:	0151      	lsls	r1, r2, #5
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	440a      	add	r2, r1
 8005f36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f42:	6013      	str	r3, [r2, #0]
 8005f44:	e036      	b.n	8005fb4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f4c:	69da      	ldr	r2, [r3, #28]
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	f003 030f 	and.w	r3, r3, #15
 8005f56:	2101      	movs	r1, #1
 8005f58:	fa01 f303 	lsl.w	r3, r1, r3
 8005f5c:	041b      	lsls	r3, r3, #16
 8005f5e:	68f9      	ldr	r1, [r7, #12]
 8005f60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f64:	4313      	orrs	r3, r2
 8005f66:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	015a      	lsls	r2, r3, #5
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	4413      	add	r3, r2
 8005f70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d11a      	bne.n	8005fb4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	015a      	lsls	r2, r3, #5
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	4413      	add	r3, r2
 8005f86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	791b      	ldrb	r3, [r3, #4]
 8005f98:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005f9a:	430b      	orrs	r3, r1
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	68ba      	ldr	r2, [r7, #8]
 8005fa0:	0151      	lsls	r1, r2, #5
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	440a      	add	r2, r1
 8005fa6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005faa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fb2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3714      	adds	r7, #20
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
	...

08005fc4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b085      	sub	sp, #20
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	781b      	ldrb	r3, [r3, #0]
 8005fd6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	785b      	ldrb	r3, [r3, #1]
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d161      	bne.n	80060a4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	015a      	lsls	r2, r3, #5
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	4413      	add	r3, r2
 8005fe8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ff2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ff6:	d11f      	bne.n	8006038 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	015a      	lsls	r2, r3, #5
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	4413      	add	r3, r2
 8006000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68ba      	ldr	r2, [r7, #8]
 8006008:	0151      	lsls	r1, r2, #5
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	440a      	add	r2, r1
 800600e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006012:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006016:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	015a      	lsls	r2, r3, #5
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	4413      	add	r3, r2
 8006020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68ba      	ldr	r2, [r7, #8]
 8006028:	0151      	lsls	r1, r2, #5
 800602a:	68fa      	ldr	r2, [r7, #12]
 800602c:	440a      	add	r2, r1
 800602e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006032:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006036:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800603e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	781b      	ldrb	r3, [r3, #0]
 8006044:	f003 030f 	and.w	r3, r3, #15
 8006048:	2101      	movs	r1, #1
 800604a:	fa01 f303 	lsl.w	r3, r1, r3
 800604e:	b29b      	uxth	r3, r3
 8006050:	43db      	mvns	r3, r3
 8006052:	68f9      	ldr	r1, [r7, #12]
 8006054:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006058:	4013      	ands	r3, r2
 800605a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006062:	69da      	ldr	r2, [r3, #28]
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	781b      	ldrb	r3, [r3, #0]
 8006068:	f003 030f 	and.w	r3, r3, #15
 800606c:	2101      	movs	r1, #1
 800606e:	fa01 f303 	lsl.w	r3, r1, r3
 8006072:	b29b      	uxth	r3, r3
 8006074:	43db      	mvns	r3, r3
 8006076:	68f9      	ldr	r1, [r7, #12]
 8006078:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800607c:	4013      	ands	r3, r2
 800607e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	015a      	lsls	r2, r3, #5
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	4413      	add	r3, r2
 8006088:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	0159      	lsls	r1, r3, #5
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	440b      	add	r3, r1
 8006096:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800609a:	4619      	mov	r1, r3
 800609c:	4b35      	ldr	r3, [pc, #212]	@ (8006174 <USB_DeactivateEndpoint+0x1b0>)
 800609e:	4013      	ands	r3, r2
 80060a0:	600b      	str	r3, [r1, #0]
 80060a2:	e060      	b.n	8006166 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	015a      	lsls	r2, r3, #5
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	4413      	add	r3, r2
 80060ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80060b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060ba:	d11f      	bne.n	80060fc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	015a      	lsls	r2, r3, #5
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	4413      	add	r3, r2
 80060c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68ba      	ldr	r2, [r7, #8]
 80060cc:	0151      	lsls	r1, r2, #5
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	440a      	add	r2, r1
 80060d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80060da:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	015a      	lsls	r2, r3, #5
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	4413      	add	r3, r2
 80060e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68ba      	ldr	r2, [r7, #8]
 80060ec:	0151      	lsls	r1, r2, #5
 80060ee:	68fa      	ldr	r2, [r7, #12]
 80060f0:	440a      	add	r2, r1
 80060f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80060fa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006102:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	781b      	ldrb	r3, [r3, #0]
 8006108:	f003 030f 	and.w	r3, r3, #15
 800610c:	2101      	movs	r1, #1
 800610e:	fa01 f303 	lsl.w	r3, r1, r3
 8006112:	041b      	lsls	r3, r3, #16
 8006114:	43db      	mvns	r3, r3
 8006116:	68f9      	ldr	r1, [r7, #12]
 8006118:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800611c:	4013      	ands	r3, r2
 800611e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006126:	69da      	ldr	r2, [r3, #28]
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	f003 030f 	and.w	r3, r3, #15
 8006130:	2101      	movs	r1, #1
 8006132:	fa01 f303 	lsl.w	r3, r1, r3
 8006136:	041b      	lsls	r3, r3, #16
 8006138:	43db      	mvns	r3, r3
 800613a:	68f9      	ldr	r1, [r7, #12]
 800613c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006140:	4013      	ands	r3, r2
 8006142:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	015a      	lsls	r2, r3, #5
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	4413      	add	r3, r2
 800614c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	0159      	lsls	r1, r3, #5
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	440b      	add	r3, r1
 800615a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800615e:	4619      	mov	r1, r3
 8006160:	4b05      	ldr	r3, [pc, #20]	@ (8006178 <USB_DeactivateEndpoint+0x1b4>)
 8006162:	4013      	ands	r3, r2
 8006164:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006166:	2300      	movs	r3, #0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr
 8006174:	ec337800 	.word	0xec337800
 8006178:	eff37800 	.word	0xeff37800

0800617c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b08a      	sub	sp, #40	@ 0x28
 8006180:	af02      	add	r7, sp, #8
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	4613      	mov	r3, r2
 8006188:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	781b      	ldrb	r3, [r3, #0]
 8006192:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	785b      	ldrb	r3, [r3, #1]
 8006198:	2b01      	cmp	r3, #1
 800619a:	f040 817f 	bne.w	800649c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d132      	bne.n	800620c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	015a      	lsls	r2, r3, #5
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	4413      	add	r3, r2
 80061ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	69ba      	ldr	r2, [r7, #24]
 80061b6:	0151      	lsls	r1, r2, #5
 80061b8:	69fa      	ldr	r2, [r7, #28]
 80061ba:	440a      	add	r2, r1
 80061bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061c0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80061c4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80061c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	015a      	lsls	r2, r3, #5
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	4413      	add	r3, r2
 80061d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	69ba      	ldr	r2, [r7, #24]
 80061da:	0151      	lsls	r1, r2, #5
 80061dc:	69fa      	ldr	r2, [r7, #28]
 80061de:	440a      	add	r2, r1
 80061e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	015a      	lsls	r2, r3, #5
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	4413      	add	r3, r2
 80061f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061f6:	691b      	ldr	r3, [r3, #16]
 80061f8:	69ba      	ldr	r2, [r7, #24]
 80061fa:	0151      	lsls	r1, r2, #5
 80061fc:	69fa      	ldr	r2, [r7, #28]
 80061fe:	440a      	add	r2, r1
 8006200:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006204:	0cdb      	lsrs	r3, r3, #19
 8006206:	04db      	lsls	r3, r3, #19
 8006208:	6113      	str	r3, [r2, #16]
 800620a:	e097      	b.n	800633c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	015a      	lsls	r2, r3, #5
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	4413      	add	r3, r2
 8006214:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	69ba      	ldr	r2, [r7, #24]
 800621c:	0151      	lsls	r1, r2, #5
 800621e:	69fa      	ldr	r2, [r7, #28]
 8006220:	440a      	add	r2, r1
 8006222:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006226:	0cdb      	lsrs	r3, r3, #19
 8006228:	04db      	lsls	r3, r3, #19
 800622a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	015a      	lsls	r2, r3, #5
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	4413      	add	r3, r2
 8006234:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	69ba      	ldr	r2, [r7, #24]
 800623c:	0151      	lsls	r1, r2, #5
 800623e:	69fa      	ldr	r2, [r7, #28]
 8006240:	440a      	add	r2, r1
 8006242:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006246:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800624a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800624e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d11a      	bne.n	800628c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	691a      	ldr	r2, [r3, #16]
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	429a      	cmp	r2, r3
 8006260:	d903      	bls.n	800626a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	689a      	ldr	r2, [r3, #8]
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	015a      	lsls	r2, r3, #5
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	4413      	add	r3, r2
 8006272:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006276:	691b      	ldr	r3, [r3, #16]
 8006278:	69ba      	ldr	r2, [r7, #24]
 800627a:	0151      	lsls	r1, r2, #5
 800627c:	69fa      	ldr	r2, [r7, #28]
 800627e:	440a      	add	r2, r1
 8006280:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006284:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006288:	6113      	str	r3, [r2, #16]
 800628a:	e044      	b.n	8006316 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	691a      	ldr	r2, [r3, #16]
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	4413      	add	r3, r2
 8006296:	1e5a      	subs	r2, r3, #1
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	fbb2 f3f3 	udiv	r3, r2, r3
 80062a0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	015a      	lsls	r2, r3, #5
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	4413      	add	r3, r2
 80062aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062ae:	691a      	ldr	r2, [r3, #16]
 80062b0:	8afb      	ldrh	r3, [r7, #22]
 80062b2:	04d9      	lsls	r1, r3, #19
 80062b4:	4ba4      	ldr	r3, [pc, #656]	@ (8006548 <USB_EPStartXfer+0x3cc>)
 80062b6:	400b      	ands	r3, r1
 80062b8:	69b9      	ldr	r1, [r7, #24]
 80062ba:	0148      	lsls	r0, r1, #5
 80062bc:	69f9      	ldr	r1, [r7, #28]
 80062be:	4401      	add	r1, r0
 80062c0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80062c4:	4313      	orrs	r3, r2
 80062c6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	791b      	ldrb	r3, [r3, #4]
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d122      	bne.n	8006316 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062dc:	691b      	ldr	r3, [r3, #16]
 80062de:	69ba      	ldr	r2, [r7, #24]
 80062e0:	0151      	lsls	r1, r2, #5
 80062e2:	69fa      	ldr	r2, [r7, #28]
 80062e4:	440a      	add	r2, r1
 80062e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062ea:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80062ee:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	015a      	lsls	r2, r3, #5
 80062f4:	69fb      	ldr	r3, [r7, #28]
 80062f6:	4413      	add	r3, r2
 80062f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062fc:	691a      	ldr	r2, [r3, #16]
 80062fe:	8afb      	ldrh	r3, [r7, #22]
 8006300:	075b      	lsls	r3, r3, #29
 8006302:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006306:	69b9      	ldr	r1, [r7, #24]
 8006308:	0148      	lsls	r0, r1, #5
 800630a:	69f9      	ldr	r1, [r7, #28]
 800630c:	4401      	add	r1, r0
 800630e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006312:	4313      	orrs	r3, r2
 8006314:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	015a      	lsls	r2, r3, #5
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	4413      	add	r3, r2
 800631e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006322:	691a      	ldr	r2, [r3, #16]
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	691b      	ldr	r3, [r3, #16]
 8006328:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800632c:	69b9      	ldr	r1, [r7, #24]
 800632e:	0148      	lsls	r0, r1, #5
 8006330:	69f9      	ldr	r1, [r7, #28]
 8006332:	4401      	add	r1, r0
 8006334:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006338:	4313      	orrs	r3, r2
 800633a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800633c:	79fb      	ldrb	r3, [r7, #7]
 800633e:	2b01      	cmp	r3, #1
 8006340:	d14b      	bne.n	80063da <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	69db      	ldr	r3, [r3, #28]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d009      	beq.n	800635e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	015a      	lsls	r2, r3, #5
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	4413      	add	r3, r2
 8006352:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006356:	461a      	mov	r2, r3
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	69db      	ldr	r3, [r3, #28]
 800635c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	791b      	ldrb	r3, [r3, #4]
 8006362:	2b01      	cmp	r3, #1
 8006364:	d128      	bne.n	80063b8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006372:	2b00      	cmp	r3, #0
 8006374:	d110      	bne.n	8006398 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006376:	69bb      	ldr	r3, [r7, #24]
 8006378:	015a      	lsls	r2, r3, #5
 800637a:	69fb      	ldr	r3, [r7, #28]
 800637c:	4413      	add	r3, r2
 800637e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	69ba      	ldr	r2, [r7, #24]
 8006386:	0151      	lsls	r1, r2, #5
 8006388:	69fa      	ldr	r2, [r7, #28]
 800638a:	440a      	add	r2, r1
 800638c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006390:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006394:	6013      	str	r3, [r2, #0]
 8006396:	e00f      	b.n	80063b8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006398:	69bb      	ldr	r3, [r7, #24]
 800639a:	015a      	lsls	r2, r3, #5
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	4413      	add	r3, r2
 80063a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	69ba      	ldr	r2, [r7, #24]
 80063a8:	0151      	lsls	r1, r2, #5
 80063aa:	69fa      	ldr	r2, [r7, #28]
 80063ac:	440a      	add	r2, r1
 80063ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063b6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	015a      	lsls	r2, r3, #5
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	4413      	add	r3, r2
 80063c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	69ba      	ldr	r2, [r7, #24]
 80063c8:	0151      	lsls	r1, r2, #5
 80063ca:	69fa      	ldr	r2, [r7, #28]
 80063cc:	440a      	add	r2, r1
 80063ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063d2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80063d6:	6013      	str	r3, [r2, #0]
 80063d8:	e166      	b.n	80066a8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	015a      	lsls	r2, r3, #5
 80063de:	69fb      	ldr	r3, [r7, #28]
 80063e0:	4413      	add	r3, r2
 80063e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	69ba      	ldr	r2, [r7, #24]
 80063ea:	0151      	lsls	r1, r2, #5
 80063ec:	69fa      	ldr	r2, [r7, #28]
 80063ee:	440a      	add	r2, r1
 80063f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063f4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80063f8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	791b      	ldrb	r3, [r3, #4]
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d015      	beq.n	800642e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	2b00      	cmp	r3, #0
 8006408:	f000 814e 	beq.w	80066a8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006412:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	781b      	ldrb	r3, [r3, #0]
 8006418:	f003 030f 	and.w	r3, r3, #15
 800641c:	2101      	movs	r1, #1
 800641e:	fa01 f303 	lsl.w	r3, r1, r3
 8006422:	69f9      	ldr	r1, [r7, #28]
 8006424:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006428:	4313      	orrs	r3, r2
 800642a:	634b      	str	r3, [r1, #52]	@ 0x34
 800642c:	e13c      	b.n	80066a8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800642e:	69fb      	ldr	r3, [r7, #28]
 8006430:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800643a:	2b00      	cmp	r3, #0
 800643c:	d110      	bne.n	8006460 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	015a      	lsls	r2, r3, #5
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	4413      	add	r3, r2
 8006446:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	69ba      	ldr	r2, [r7, #24]
 800644e:	0151      	lsls	r1, r2, #5
 8006450:	69fa      	ldr	r2, [r7, #28]
 8006452:	440a      	add	r2, r1
 8006454:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006458:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800645c:	6013      	str	r3, [r2, #0]
 800645e:	e00f      	b.n	8006480 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006460:	69bb      	ldr	r3, [r7, #24]
 8006462:	015a      	lsls	r2, r3, #5
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	4413      	add	r3, r2
 8006468:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	69ba      	ldr	r2, [r7, #24]
 8006470:	0151      	lsls	r1, r2, #5
 8006472:	69fa      	ldr	r2, [r7, #28]
 8006474:	440a      	add	r2, r1
 8006476:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800647a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800647e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	68d9      	ldr	r1, [r3, #12]
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	781a      	ldrb	r2, [r3, #0]
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	b298      	uxth	r0, r3
 800648e:	79fb      	ldrb	r3, [r7, #7]
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	4603      	mov	r3, r0
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f000 f9b9 	bl	800680c <USB_WritePacket>
 800649a:	e105      	b.n	80066a8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	015a      	lsls	r2, r3, #5
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	4413      	add	r3, r2
 80064a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	69ba      	ldr	r2, [r7, #24]
 80064ac:	0151      	lsls	r1, r2, #5
 80064ae:	69fa      	ldr	r2, [r7, #28]
 80064b0:	440a      	add	r2, r1
 80064b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064b6:	0cdb      	lsrs	r3, r3, #19
 80064b8:	04db      	lsls	r3, r3, #19
 80064ba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	015a      	lsls	r2, r3, #5
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	4413      	add	r3, r2
 80064c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	69ba      	ldr	r2, [r7, #24]
 80064cc:	0151      	lsls	r1, r2, #5
 80064ce:	69fa      	ldr	r2, [r7, #28]
 80064d0:	440a      	add	r2, r1
 80064d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064d6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80064da:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80064de:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d132      	bne.n	800654c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d003      	beq.n	80064f6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	689a      	ldr	r2, [r3, #8]
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	689a      	ldr	r2, [r3, #8]
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	015a      	lsls	r2, r3, #5
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	4413      	add	r3, r2
 8006506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800650a:	691a      	ldr	r2, [r3, #16]
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	6a1b      	ldr	r3, [r3, #32]
 8006510:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006514:	69b9      	ldr	r1, [r7, #24]
 8006516:	0148      	lsls	r0, r1, #5
 8006518:	69f9      	ldr	r1, [r7, #28]
 800651a:	4401      	add	r1, r0
 800651c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006520:	4313      	orrs	r3, r2
 8006522:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	015a      	lsls	r2, r3, #5
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	4413      	add	r3, r2
 800652c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	69ba      	ldr	r2, [r7, #24]
 8006534:	0151      	lsls	r1, r2, #5
 8006536:	69fa      	ldr	r2, [r7, #28]
 8006538:	440a      	add	r2, r1
 800653a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800653e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006542:	6113      	str	r3, [r2, #16]
 8006544:	e062      	b.n	800660c <USB_EPStartXfer+0x490>
 8006546:	bf00      	nop
 8006548:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	691b      	ldr	r3, [r3, #16]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d123      	bne.n	800659c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	015a      	lsls	r2, r3, #5
 8006558:	69fb      	ldr	r3, [r7, #28]
 800655a:	4413      	add	r3, r2
 800655c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006560:	691a      	ldr	r2, [r3, #16]
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800656a:	69b9      	ldr	r1, [r7, #24]
 800656c:	0148      	lsls	r0, r1, #5
 800656e:	69f9      	ldr	r1, [r7, #28]
 8006570:	4401      	add	r1, r0
 8006572:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006576:	4313      	orrs	r3, r2
 8006578:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	015a      	lsls	r2, r3, #5
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	4413      	add	r3, r2
 8006582:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006586:	691b      	ldr	r3, [r3, #16]
 8006588:	69ba      	ldr	r2, [r7, #24]
 800658a:	0151      	lsls	r1, r2, #5
 800658c:	69fa      	ldr	r2, [r7, #28]
 800658e:	440a      	add	r2, r1
 8006590:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006594:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006598:	6113      	str	r3, [r2, #16]
 800659a:	e037      	b.n	800660c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	691a      	ldr	r2, [r3, #16]
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	4413      	add	r3, r2
 80065a6:	1e5a      	subs	r2, r3, #1
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80065b0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	8afa      	ldrh	r2, [r7, #22]
 80065b8:	fb03 f202 	mul.w	r2, r3, r2
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	015a      	lsls	r2, r3, #5
 80065c4:	69fb      	ldr	r3, [r7, #28]
 80065c6:	4413      	add	r3, r2
 80065c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065cc:	691a      	ldr	r2, [r3, #16]
 80065ce:	8afb      	ldrh	r3, [r7, #22]
 80065d0:	04d9      	lsls	r1, r3, #19
 80065d2:	4b38      	ldr	r3, [pc, #224]	@ (80066b4 <USB_EPStartXfer+0x538>)
 80065d4:	400b      	ands	r3, r1
 80065d6:	69b9      	ldr	r1, [r7, #24]
 80065d8:	0148      	lsls	r0, r1, #5
 80065da:	69f9      	ldr	r1, [r7, #28]
 80065dc:	4401      	add	r1, r0
 80065de:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80065e2:	4313      	orrs	r3, r2
 80065e4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	015a      	lsls	r2, r3, #5
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	4413      	add	r3, r2
 80065ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065f2:	691a      	ldr	r2, [r3, #16]
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	6a1b      	ldr	r3, [r3, #32]
 80065f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065fc:	69b9      	ldr	r1, [r7, #24]
 80065fe:	0148      	lsls	r0, r1, #5
 8006600:	69f9      	ldr	r1, [r7, #28]
 8006602:	4401      	add	r1, r0
 8006604:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006608:	4313      	orrs	r3, r2
 800660a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800660c:	79fb      	ldrb	r3, [r7, #7]
 800660e:	2b01      	cmp	r3, #1
 8006610:	d10d      	bne.n	800662e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d009      	beq.n	800662e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	68d9      	ldr	r1, [r3, #12]
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	015a      	lsls	r2, r3, #5
 8006622:	69fb      	ldr	r3, [r7, #28]
 8006624:	4413      	add	r3, r2
 8006626:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800662a:	460a      	mov	r2, r1
 800662c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	791b      	ldrb	r3, [r3, #4]
 8006632:	2b01      	cmp	r3, #1
 8006634:	d128      	bne.n	8006688 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006642:	2b00      	cmp	r3, #0
 8006644:	d110      	bne.n	8006668 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	015a      	lsls	r2, r3, #5
 800664a:	69fb      	ldr	r3, [r7, #28]
 800664c:	4413      	add	r3, r2
 800664e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	69ba      	ldr	r2, [r7, #24]
 8006656:	0151      	lsls	r1, r2, #5
 8006658:	69fa      	ldr	r2, [r7, #28]
 800665a:	440a      	add	r2, r1
 800665c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006660:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006664:	6013      	str	r3, [r2, #0]
 8006666:	e00f      	b.n	8006688 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	015a      	lsls	r2, r3, #5
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	4413      	add	r3, r2
 8006670:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	69ba      	ldr	r2, [r7, #24]
 8006678:	0151      	lsls	r1, r2, #5
 800667a:	69fa      	ldr	r2, [r7, #28]
 800667c:	440a      	add	r2, r1
 800667e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006686:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	015a      	lsls	r2, r3, #5
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	4413      	add	r3, r2
 8006690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	69ba      	ldr	r2, [r7, #24]
 8006698:	0151      	lsls	r1, r2, #5
 800669a:	69fa      	ldr	r2, [r7, #28]
 800669c:	440a      	add	r2, r1
 800669e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066a2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80066a6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80066a8:	2300      	movs	r3, #0
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3720      	adds	r7, #32
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	1ff80000 	.word	0x1ff80000

080066b8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b087      	sub	sp, #28
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80066c2:	2300      	movs	r3, #0
 80066c4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80066c6:	2300      	movs	r3, #0
 80066c8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	785b      	ldrb	r3, [r3, #1]
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d14a      	bne.n	800676c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	781b      	ldrb	r3, [r3, #0]
 80066da:	015a      	lsls	r2, r3, #5
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	4413      	add	r3, r2
 80066e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066ee:	f040 8086 	bne.w	80067fe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	015a      	lsls	r2, r3, #5
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	4413      	add	r3, r2
 80066fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	683a      	ldr	r2, [r7, #0]
 8006704:	7812      	ldrb	r2, [r2, #0]
 8006706:	0151      	lsls	r1, r2, #5
 8006708:	693a      	ldr	r2, [r7, #16]
 800670a:	440a      	add	r2, r1
 800670c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006710:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006714:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	781b      	ldrb	r3, [r3, #0]
 800671a:	015a      	lsls	r2, r3, #5
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	4413      	add	r3, r2
 8006720:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	683a      	ldr	r2, [r7, #0]
 8006728:	7812      	ldrb	r2, [r2, #0]
 800672a:	0151      	lsls	r1, r2, #5
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	440a      	add	r2, r1
 8006730:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006734:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006738:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	3301      	adds	r3, #1
 800673e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006746:	4293      	cmp	r3, r2
 8006748:	d902      	bls.n	8006750 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	75fb      	strb	r3, [r7, #23]
          break;
 800674e:	e056      	b.n	80067fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	015a      	lsls	r2, r3, #5
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	4413      	add	r3, r2
 800675a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006764:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006768:	d0e7      	beq.n	800673a <USB_EPStopXfer+0x82>
 800676a:	e048      	b.n	80067fe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	015a      	lsls	r2, r3, #5
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	4413      	add	r3, r2
 8006776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006780:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006784:	d13b      	bne.n	80067fe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	781b      	ldrb	r3, [r3, #0]
 800678a:	015a      	lsls	r2, r3, #5
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	4413      	add	r3, r2
 8006790:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	683a      	ldr	r2, [r7, #0]
 8006798:	7812      	ldrb	r2, [r2, #0]
 800679a:	0151      	lsls	r1, r2, #5
 800679c:	693a      	ldr	r2, [r7, #16]
 800679e:	440a      	add	r2, r1
 80067a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067a4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80067a8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	015a      	lsls	r2, r3, #5
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	4413      	add	r3, r2
 80067b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	683a      	ldr	r2, [r7, #0]
 80067bc:	7812      	ldrb	r2, [r2, #0]
 80067be:	0151      	lsls	r1, r2, #5
 80067c0:	693a      	ldr	r2, [r7, #16]
 80067c2:	440a      	add	r2, r1
 80067c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80067cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	3301      	adds	r3, #1
 80067d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80067da:	4293      	cmp	r3, r2
 80067dc:	d902      	bls.n	80067e4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	75fb      	strb	r3, [r7, #23]
          break;
 80067e2:	e00c      	b.n	80067fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	015a      	lsls	r2, r3, #5
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	4413      	add	r3, r2
 80067ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067fc:	d0e7      	beq.n	80067ce <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80067fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006800:	4618      	mov	r0, r3
 8006802:	371c      	adds	r7, #28
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800680c:	b480      	push	{r7}
 800680e:	b089      	sub	sp, #36	@ 0x24
 8006810:	af00      	add	r7, sp, #0
 8006812:	60f8      	str	r0, [r7, #12]
 8006814:	60b9      	str	r1, [r7, #8]
 8006816:	4611      	mov	r1, r2
 8006818:	461a      	mov	r2, r3
 800681a:	460b      	mov	r3, r1
 800681c:	71fb      	strb	r3, [r7, #7]
 800681e:	4613      	mov	r3, r2
 8006820:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800682a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800682e:	2b00      	cmp	r3, #0
 8006830:	d123      	bne.n	800687a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006832:	88bb      	ldrh	r3, [r7, #4]
 8006834:	3303      	adds	r3, #3
 8006836:	089b      	lsrs	r3, r3, #2
 8006838:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800683a:	2300      	movs	r3, #0
 800683c:	61bb      	str	r3, [r7, #24]
 800683e:	e018      	b.n	8006872 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006840:	79fb      	ldrb	r3, [r7, #7]
 8006842:	031a      	lsls	r2, r3, #12
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	4413      	add	r3, r2
 8006848:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800684c:	461a      	mov	r2, r3
 800684e:	69fb      	ldr	r3, [r7, #28]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	3301      	adds	r3, #1
 8006858:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800685a:	69fb      	ldr	r3, [r7, #28]
 800685c:	3301      	adds	r3, #1
 800685e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	3301      	adds	r3, #1
 8006864:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	3301      	adds	r3, #1
 800686a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800686c:	69bb      	ldr	r3, [r7, #24]
 800686e:	3301      	adds	r3, #1
 8006870:	61bb      	str	r3, [r7, #24]
 8006872:	69ba      	ldr	r2, [r7, #24]
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	429a      	cmp	r2, r3
 8006878:	d3e2      	bcc.n	8006840 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800687a:	2300      	movs	r3, #0
}
 800687c:	4618      	mov	r0, r3
 800687e:	3724      	adds	r7, #36	@ 0x24
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr

08006888 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006888:	b480      	push	{r7}
 800688a:	b08b      	sub	sp, #44	@ 0x2c
 800688c:	af00      	add	r7, sp, #0
 800688e:	60f8      	str	r0, [r7, #12]
 8006890:	60b9      	str	r1, [r7, #8]
 8006892:	4613      	mov	r3, r2
 8006894:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800689e:	88fb      	ldrh	r3, [r7, #6]
 80068a0:	089b      	lsrs	r3, r3, #2
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80068a6:	88fb      	ldrh	r3, [r7, #6]
 80068a8:	f003 0303 	and.w	r3, r3, #3
 80068ac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80068ae:	2300      	movs	r3, #0
 80068b0:	623b      	str	r3, [r7, #32]
 80068b2:	e014      	b.n	80068de <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80068b4:	69bb      	ldr	r3, [r7, #24]
 80068b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068be:	601a      	str	r2, [r3, #0]
    pDest++;
 80068c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c2:	3301      	adds	r3, #1
 80068c4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80068c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c8:	3301      	adds	r3, #1
 80068ca:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80068cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ce:	3301      	adds	r3, #1
 80068d0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80068d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d4:	3301      	adds	r3, #1
 80068d6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80068d8:	6a3b      	ldr	r3, [r7, #32]
 80068da:	3301      	adds	r3, #1
 80068dc:	623b      	str	r3, [r7, #32]
 80068de:	6a3a      	ldr	r2, [r7, #32]
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d3e6      	bcc.n	80068b4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80068e6:	8bfb      	ldrh	r3, [r7, #30]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d01e      	beq.n	800692a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80068ec:	2300      	movs	r3, #0
 80068ee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80068f0:	69bb      	ldr	r3, [r7, #24]
 80068f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068f6:	461a      	mov	r2, r3
 80068f8:	f107 0310 	add.w	r3, r7, #16
 80068fc:	6812      	ldr	r2, [r2, #0]
 80068fe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	6a3b      	ldr	r3, [r7, #32]
 8006904:	b2db      	uxtb	r3, r3
 8006906:	00db      	lsls	r3, r3, #3
 8006908:	fa22 f303 	lsr.w	r3, r2, r3
 800690c:	b2da      	uxtb	r2, r3
 800690e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006910:	701a      	strb	r2, [r3, #0]
      i++;
 8006912:	6a3b      	ldr	r3, [r7, #32]
 8006914:	3301      	adds	r3, #1
 8006916:	623b      	str	r3, [r7, #32]
      pDest++;
 8006918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800691a:	3301      	adds	r3, #1
 800691c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800691e:	8bfb      	ldrh	r3, [r7, #30]
 8006920:	3b01      	subs	r3, #1
 8006922:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006924:	8bfb      	ldrh	r3, [r7, #30]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1ea      	bne.n	8006900 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800692a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800692c:	4618      	mov	r0, r3
 800692e:	372c      	adds	r7, #44	@ 0x2c
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr

08006938 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	785b      	ldrb	r3, [r3, #1]
 8006950:	2b01      	cmp	r3, #1
 8006952:	d12c      	bne.n	80069ae <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	015a      	lsls	r2, r3, #5
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	4413      	add	r3, r2
 800695c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2b00      	cmp	r3, #0
 8006964:	db12      	blt.n	800698c <USB_EPSetStall+0x54>
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00f      	beq.n	800698c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	015a      	lsls	r2, r3, #5
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	4413      	add	r3, r2
 8006974:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	68ba      	ldr	r2, [r7, #8]
 800697c:	0151      	lsls	r1, r2, #5
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	440a      	add	r2, r1
 8006982:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006986:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800698a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	015a      	lsls	r2, r3, #5
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	4413      	add	r3, r2
 8006994:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	68ba      	ldr	r2, [r7, #8]
 800699c:	0151      	lsls	r1, r2, #5
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	440a      	add	r2, r1
 80069a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80069aa:	6013      	str	r3, [r2, #0]
 80069ac:	e02b      	b.n	8006a06 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	015a      	lsls	r2, r3, #5
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	4413      	add	r3, r2
 80069b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	db12      	blt.n	80069e6 <USB_EPSetStall+0xae>
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d00f      	beq.n	80069e6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	015a      	lsls	r2, r3, #5
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	4413      	add	r3, r2
 80069ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68ba      	ldr	r2, [r7, #8]
 80069d6:	0151      	lsls	r1, r2, #5
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	440a      	add	r2, r1
 80069dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069e0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80069e4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	015a      	lsls	r2, r3, #5
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	4413      	add	r3, r2
 80069ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68ba      	ldr	r2, [r7, #8]
 80069f6:	0151      	lsls	r1, r2, #5
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	440a      	add	r2, r1
 80069fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006a04:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006a06:	2300      	movs	r3, #0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3714      	adds	r7, #20
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	785b      	ldrb	r3, [r3, #1]
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d128      	bne.n	8006a82 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	015a      	lsls	r2, r3, #5
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	4413      	add	r3, r2
 8006a38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	0151      	lsls	r1, r2, #5
 8006a42:	68fa      	ldr	r2, [r7, #12]
 8006a44:	440a      	add	r2, r1
 8006a46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a4a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006a4e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	791b      	ldrb	r3, [r3, #4]
 8006a54:	2b03      	cmp	r3, #3
 8006a56:	d003      	beq.n	8006a60 <USB_EPClearStall+0x4c>
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	791b      	ldrb	r3, [r3, #4]
 8006a5c:	2b02      	cmp	r3, #2
 8006a5e:	d138      	bne.n	8006ad2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	015a      	lsls	r2, r3, #5
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	4413      	add	r3, r2
 8006a68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	68ba      	ldr	r2, [r7, #8]
 8006a70:	0151      	lsls	r1, r2, #5
 8006a72:	68fa      	ldr	r2, [r7, #12]
 8006a74:	440a      	add	r2, r1
 8006a76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a7e:	6013      	str	r3, [r2, #0]
 8006a80:	e027      	b.n	8006ad2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	015a      	lsls	r2, r3, #5
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	4413      	add	r3, r2
 8006a8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	68ba      	ldr	r2, [r7, #8]
 8006a92:	0151      	lsls	r1, r2, #5
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	440a      	add	r2, r1
 8006a98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a9c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006aa0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	791b      	ldrb	r3, [r3, #4]
 8006aa6:	2b03      	cmp	r3, #3
 8006aa8:	d003      	beq.n	8006ab2 <USB_EPClearStall+0x9e>
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	791b      	ldrb	r3, [r3, #4]
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d10f      	bne.n	8006ad2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	015a      	lsls	r2, r3, #5
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	4413      	add	r3, r2
 8006aba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	0151      	lsls	r1, r2, #5
 8006ac4:	68fa      	ldr	r2, [r7, #12]
 8006ac6:	440a      	add	r2, r1
 8006ac8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006acc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ad0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006ad2:	2300      	movs	r3, #0
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3714      	adds	r7, #20
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr

08006ae0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b085      	sub	sp, #20
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	460b      	mov	r3, r1
 8006aea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006afe:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006b02:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	78fb      	ldrb	r3, [r7, #3]
 8006b0e:	011b      	lsls	r3, r3, #4
 8006b10:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006b14:	68f9      	ldr	r1, [r7, #12]
 8006b16:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006b1e:	2300      	movs	r3, #0
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3714      	adds	r7, #20
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b085      	sub	sp, #20
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006b46:	f023 0303 	bic.w	r3, r3, #3
 8006b4a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b5a:	f023 0302 	bic.w	r3, r3, #2
 8006b5e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006b60:	2300      	movs	r3, #0
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3714      	adds	r7, #20
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr

08006b6e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b6e:	b480      	push	{r7}
 8006b70:	b085      	sub	sp, #20
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006b88:	f023 0303 	bic.w	r3, r3, #3
 8006b8c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b9c:	f043 0302 	orr.w	r3, r3, #2
 8006ba0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006ba2:	2300      	movs	r3, #0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3714      	adds	r7, #20
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b085      	sub	sp, #20
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	695b      	ldr	r3, [r3, #20]
 8006bbc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	699b      	ldr	r3, [r3, #24]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3714      	adds	r7, #20
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr

08006bd6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006bd6:	b480      	push	{r7}
 8006bd8:	b085      	sub	sp, #20
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bf2:	69db      	ldr	r3, [r3, #28]
 8006bf4:	68ba      	ldr	r2, [r7, #8]
 8006bf6:	4013      	ands	r3, r2
 8006bf8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	0c1b      	lsrs	r3, r3, #16
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3714      	adds	r7, #20
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr

08006c0a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c0a:	b480      	push	{r7}
 8006c0c:	b085      	sub	sp, #20
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c26:	69db      	ldr	r3, [r3, #28]
 8006c28:	68ba      	ldr	r2, [r7, #8]
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	b29b      	uxth	r3, r3
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3714      	adds	r7, #20
 8006c36:	46bd      	mov	sp, r7
 8006c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3c:	4770      	bx	lr

08006c3e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006c3e:	b480      	push	{r7}
 8006c40:	b085      	sub	sp, #20
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
 8006c46:	460b      	mov	r3, r1
 8006c48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006c4e:	78fb      	ldrb	r3, [r7, #3]
 8006c50:	015a      	lsls	r2, r3, #5
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	4413      	add	r3, r2
 8006c56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	68ba      	ldr	r2, [r7, #8]
 8006c68:	4013      	ands	r3, r2
 8006c6a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006c6c:	68bb      	ldr	r3, [r7, #8]
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3714      	adds	r7, #20
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr

08006c7a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b087      	sub	sp, #28
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
 8006c82:	460b      	mov	r3, r1
 8006c84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c90:	691b      	ldr	r3, [r3, #16]
 8006c92:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c9c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006c9e:	78fb      	ldrb	r3, [r7, #3]
 8006ca0:	f003 030f 	and.w	r3, r3, #15
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	fa22 f303 	lsr.w	r3, r2, r3
 8006caa:	01db      	lsls	r3, r3, #7
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	693a      	ldr	r2, [r7, #16]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006cb4:	78fb      	ldrb	r3, [r7, #3]
 8006cb6:	015a      	lsls	r2, r3, #5
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	4413      	add	r3, r2
 8006cbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	693a      	ldr	r2, [r7, #16]
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006cc8:	68bb      	ldr	r3, [r7, #8]
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	371c      	adds	r7, #28
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr

08006cd6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006cd6:	b480      	push	{r7}
 8006cd8:	b083      	sub	sp, #12
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	695b      	ldr	r3, [r3, #20]
 8006ce2:	f003 0301 	and.w	r3, r3, #1
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	370c      	adds	r7, #12
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr

08006cf2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006cf2:	b480      	push	{r7}
 8006cf4:	b085      	sub	sp, #20
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	68fa      	ldr	r2, [r7, #12]
 8006d08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d0c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006d10:	f023 0307 	bic.w	r3, r3, #7
 8006d14:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d28:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3714      	adds	r7, #20
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b087      	sub	sp, #28
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	460b      	mov	r3, r1
 8006d42:	607a      	str	r2, [r7, #4]
 8006d44:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	333c      	adds	r3, #60	@ 0x3c
 8006d4e:	3304      	adds	r3, #4
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	4a26      	ldr	r2, [pc, #152]	@ (8006df0 <USB_EP0_OutStart+0xb8>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d90a      	bls.n	8006d72 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d6c:	d101      	bne.n	8006d72 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	e037      	b.n	8006de2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d78:	461a      	mov	r2, r3
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d84:	691b      	ldr	r3, [r3, #16]
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d8c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006d90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d98:	691b      	ldr	r3, [r3, #16]
 8006d9a:	697a      	ldr	r2, [r7, #20]
 8006d9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006da0:	f043 0318 	orr.w	r3, r3, #24
 8006da4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dac:	691b      	ldr	r3, [r3, #16]
 8006dae:	697a      	ldr	r2, [r7, #20]
 8006db0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006db4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006db8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006dba:	7afb      	ldrb	r3, [r7, #11]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d10f      	bne.n	8006de0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	697a      	ldr	r2, [r7, #20]
 8006dd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006dda:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006dde:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006de0:	2300      	movs	r3, #0
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	371c      	adds	r7, #28
 8006de6:	46bd      	mov	sp, r7
 8006de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dec:	4770      	bx	lr
 8006dee:	bf00      	nop
 8006df0:	4f54300a 	.word	0x4f54300a

08006df4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b085      	sub	sp, #20
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	3301      	adds	r3, #1
 8006e04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e0c:	d901      	bls.n	8006e12 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006e0e:	2303      	movs	r3, #3
 8006e10:	e022      	b.n	8006e58 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	691b      	ldr	r3, [r3, #16]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	daf2      	bge.n	8006e00 <USB_CoreReset+0xc>

  count = 10U;
 8006e1a:	230a      	movs	r3, #10
 8006e1c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006e1e:	e002      	b.n	8006e26 <USB_CoreReset+0x32>
  {
    count--;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	3b01      	subs	r3, #1
 8006e24:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d1f9      	bne.n	8006e20 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	691b      	ldr	r3, [r3, #16]
 8006e30:	f043 0201 	orr.w	r2, r3, #1
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e44:	d901      	bls.n	8006e4a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006e46:	2303      	movs	r3, #3
 8006e48:	e006      	b.n	8006e58 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	691b      	ldr	r3, [r3, #16]
 8006e4e:	f003 0301 	and.w	r3, r3, #1
 8006e52:	2b01      	cmp	r3, #1
 8006e54:	d0f0      	beq.n	8006e38 <USB_CoreReset+0x44>

  return HAL_OK;
 8006e56:	2300      	movs	r3, #0
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3714      	adds	r7, #20
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
 8006e6c:	460b      	mov	r3, r1
 8006e6e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006e70:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006e74:	f002 fcba 	bl	80097ec <USBD_static_malloc>
 8006e78:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d109      	bne.n	8006e94 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	32b0      	adds	r2, #176	@ 0xb0
 8006e8a:	2100      	movs	r1, #0
 8006e8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006e90:	2302      	movs	r3, #2
 8006e92:	e0d4      	b.n	800703e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006e94:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006e98:	2100      	movs	r1, #0
 8006e9a:	68f8      	ldr	r0, [r7, #12]
 8006e9c:	f002 fd1e 	bl	80098dc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	32b0      	adds	r2, #176	@ 0xb0
 8006eaa:	68f9      	ldr	r1, [r7, #12]
 8006eac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	32b0      	adds	r2, #176	@ 0xb0
 8006eba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	7c1b      	ldrb	r3, [r3, #16]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d138      	bne.n	8006f3e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006ecc:	4b5e      	ldr	r3, [pc, #376]	@ (8007048 <USBD_CDC_Init+0x1e4>)
 8006ece:	7819      	ldrb	r1, [r3, #0]
 8006ed0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006ed4:	2202      	movs	r2, #2
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f002 fb65 	bl	80095a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006edc:	4b5a      	ldr	r3, [pc, #360]	@ (8007048 <USBD_CDC_Init+0x1e4>)
 8006ede:	781b      	ldrb	r3, [r3, #0]
 8006ee0:	f003 020f 	and.w	r2, r3, #15
 8006ee4:	6879      	ldr	r1, [r7, #4]
 8006ee6:	4613      	mov	r3, r2
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	4413      	add	r3, r2
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	440b      	add	r3, r1
 8006ef0:	3323      	adds	r3, #35	@ 0x23
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006ef6:	4b55      	ldr	r3, [pc, #340]	@ (800704c <USBD_CDC_Init+0x1e8>)
 8006ef8:	7819      	ldrb	r1, [r3, #0]
 8006efa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006efe:	2202      	movs	r2, #2
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f002 fb50 	bl	80095a6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006f06:	4b51      	ldr	r3, [pc, #324]	@ (800704c <USBD_CDC_Init+0x1e8>)
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	f003 020f 	and.w	r2, r3, #15
 8006f0e:	6879      	ldr	r1, [r7, #4]
 8006f10:	4613      	mov	r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	4413      	add	r3, r2
 8006f16:	009b      	lsls	r3, r3, #2
 8006f18:	440b      	add	r3, r1
 8006f1a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006f1e:	2201      	movs	r2, #1
 8006f20:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006f22:	4b4b      	ldr	r3, [pc, #300]	@ (8007050 <USBD_CDC_Init+0x1ec>)
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	f003 020f 	and.w	r2, r3, #15
 8006f2a:	6879      	ldr	r1, [r7, #4]
 8006f2c:	4613      	mov	r3, r2
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	4413      	add	r3, r2
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	440b      	add	r3, r1
 8006f36:	331c      	adds	r3, #28
 8006f38:	2210      	movs	r2, #16
 8006f3a:	601a      	str	r2, [r3, #0]
 8006f3c:	e035      	b.n	8006faa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006f3e:	4b42      	ldr	r3, [pc, #264]	@ (8007048 <USBD_CDC_Init+0x1e4>)
 8006f40:	7819      	ldrb	r1, [r3, #0]
 8006f42:	2340      	movs	r3, #64	@ 0x40
 8006f44:	2202      	movs	r2, #2
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f002 fb2d 	bl	80095a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006f4c:	4b3e      	ldr	r3, [pc, #248]	@ (8007048 <USBD_CDC_Init+0x1e4>)
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	f003 020f 	and.w	r2, r3, #15
 8006f54:	6879      	ldr	r1, [r7, #4]
 8006f56:	4613      	mov	r3, r2
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	4413      	add	r3, r2
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	440b      	add	r3, r1
 8006f60:	3323      	adds	r3, #35	@ 0x23
 8006f62:	2201      	movs	r2, #1
 8006f64:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006f66:	4b39      	ldr	r3, [pc, #228]	@ (800704c <USBD_CDC_Init+0x1e8>)
 8006f68:	7819      	ldrb	r1, [r3, #0]
 8006f6a:	2340      	movs	r3, #64	@ 0x40
 8006f6c:	2202      	movs	r2, #2
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f002 fb19 	bl	80095a6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006f74:	4b35      	ldr	r3, [pc, #212]	@ (800704c <USBD_CDC_Init+0x1e8>)
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	f003 020f 	and.w	r2, r3, #15
 8006f7c:	6879      	ldr	r1, [r7, #4]
 8006f7e:	4613      	mov	r3, r2
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	4413      	add	r3, r2
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	440b      	add	r3, r1
 8006f88:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006f90:	4b2f      	ldr	r3, [pc, #188]	@ (8007050 <USBD_CDC_Init+0x1ec>)
 8006f92:	781b      	ldrb	r3, [r3, #0]
 8006f94:	f003 020f 	and.w	r2, r3, #15
 8006f98:	6879      	ldr	r1, [r7, #4]
 8006f9a:	4613      	mov	r3, r2
 8006f9c:	009b      	lsls	r3, r3, #2
 8006f9e:	4413      	add	r3, r2
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	440b      	add	r3, r1
 8006fa4:	331c      	adds	r3, #28
 8006fa6:	2210      	movs	r2, #16
 8006fa8:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006faa:	4b29      	ldr	r3, [pc, #164]	@ (8007050 <USBD_CDC_Init+0x1ec>)
 8006fac:	7819      	ldrb	r1, [r3, #0]
 8006fae:	2308      	movs	r3, #8
 8006fb0:	2203      	movs	r2, #3
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f002 faf7 	bl	80095a6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006fb8:	4b25      	ldr	r3, [pc, #148]	@ (8007050 <USBD_CDC_Init+0x1ec>)
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	f003 020f 	and.w	r2, r3, #15
 8006fc0:	6879      	ldr	r1, [r7, #4]
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	4413      	add	r3, r2
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	440b      	add	r3, r1
 8006fcc:	3323      	adds	r3, #35	@ 0x23
 8006fce:	2201      	movs	r2, #1
 8006fd0:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006fe0:	687a      	ldr	r2, [r7, #4]
 8006fe2:	33b0      	adds	r3, #176	@ 0xb0
 8006fe4:	009b      	lsls	r3, r3, #2
 8006fe6:	4413      	add	r3, r2
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007004:	2b00      	cmp	r3, #0
 8007006:	d101      	bne.n	800700c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007008:	2302      	movs	r3, #2
 800700a:	e018      	b.n	800703e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	7c1b      	ldrb	r3, [r3, #16]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10a      	bne.n	800702a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007014:	4b0d      	ldr	r3, [pc, #52]	@ (800704c <USBD_CDC_Init+0x1e8>)
 8007016:	7819      	ldrb	r1, [r3, #0]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800701e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f002 fbae 	bl	8009784 <USBD_LL_PrepareReceive>
 8007028:	e008      	b.n	800703c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800702a:	4b08      	ldr	r3, [pc, #32]	@ (800704c <USBD_CDC_Init+0x1e8>)
 800702c:	7819      	ldrb	r1, [r3, #0]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007034:	2340      	movs	r3, #64	@ 0x40
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f002 fba4 	bl	8009784 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800703c:	2300      	movs	r3, #0
}
 800703e:	4618      	mov	r0, r3
 8007040:	3710      	adds	r7, #16
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}
 8007046:	bf00      	nop
 8007048:	20000093 	.word	0x20000093
 800704c:	20000094 	.word	0x20000094
 8007050:	20000095 	.word	0x20000095

08007054 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b082      	sub	sp, #8
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	460b      	mov	r3, r1
 800705e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007060:	4b3a      	ldr	r3, [pc, #232]	@ (800714c <USBD_CDC_DeInit+0xf8>)
 8007062:	781b      	ldrb	r3, [r3, #0]
 8007064:	4619      	mov	r1, r3
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f002 fac3 	bl	80095f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800706c:	4b37      	ldr	r3, [pc, #220]	@ (800714c <USBD_CDC_DeInit+0xf8>)
 800706e:	781b      	ldrb	r3, [r3, #0]
 8007070:	f003 020f 	and.w	r2, r3, #15
 8007074:	6879      	ldr	r1, [r7, #4]
 8007076:	4613      	mov	r3, r2
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	4413      	add	r3, r2
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	440b      	add	r3, r1
 8007080:	3323      	adds	r3, #35	@ 0x23
 8007082:	2200      	movs	r2, #0
 8007084:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007086:	4b32      	ldr	r3, [pc, #200]	@ (8007150 <USBD_CDC_DeInit+0xfc>)
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	4619      	mov	r1, r3
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f002 fab0 	bl	80095f2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007092:	4b2f      	ldr	r3, [pc, #188]	@ (8007150 <USBD_CDC_DeInit+0xfc>)
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	f003 020f 	and.w	r2, r3, #15
 800709a:	6879      	ldr	r1, [r7, #4]
 800709c:	4613      	mov	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	4413      	add	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	440b      	add	r3, r1
 80070a6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80070aa:	2200      	movs	r2, #0
 80070ac:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80070ae:	4b29      	ldr	r3, [pc, #164]	@ (8007154 <USBD_CDC_DeInit+0x100>)
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	4619      	mov	r1, r3
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f002 fa9c 	bl	80095f2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80070ba:	4b26      	ldr	r3, [pc, #152]	@ (8007154 <USBD_CDC_DeInit+0x100>)
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	f003 020f 	and.w	r2, r3, #15
 80070c2:	6879      	ldr	r1, [r7, #4]
 80070c4:	4613      	mov	r3, r2
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	4413      	add	r3, r2
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	440b      	add	r3, r1
 80070ce:	3323      	adds	r3, #35	@ 0x23
 80070d0:	2200      	movs	r2, #0
 80070d2:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80070d4:	4b1f      	ldr	r3, [pc, #124]	@ (8007154 <USBD_CDC_DeInit+0x100>)
 80070d6:	781b      	ldrb	r3, [r3, #0]
 80070d8:	f003 020f 	and.w	r2, r3, #15
 80070dc:	6879      	ldr	r1, [r7, #4]
 80070de:	4613      	mov	r3, r2
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	4413      	add	r3, r2
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	440b      	add	r3, r1
 80070e8:	331c      	adds	r3, #28
 80070ea:	2200      	movs	r2, #0
 80070ec:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	32b0      	adds	r2, #176	@ 0xb0
 80070f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d01f      	beq.n	8007140 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	33b0      	adds	r3, #176	@ 0xb0
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	4413      	add	r3, r2
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	32b0      	adds	r2, #176	@ 0xb0
 800711e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007122:	4618      	mov	r0, r3
 8007124:	f002 fb70 	bl	8009808 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	32b0      	adds	r2, #176	@ 0xb0
 8007132:	2100      	movs	r1, #0
 8007134:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007140:	2300      	movs	r3, #0
}
 8007142:	4618      	mov	r0, r3
 8007144:	3708      	adds	r7, #8
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}
 800714a:	bf00      	nop
 800714c:	20000093 	.word	0x20000093
 8007150:	20000094 	.word	0x20000094
 8007154:	20000095 	.word	0x20000095

08007158 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b086      	sub	sp, #24
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	32b0      	adds	r2, #176	@ 0xb0
 800716c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007170:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007172:	2300      	movs	r3, #0
 8007174:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007176:	2300      	movs	r3, #0
 8007178:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800717a:	2300      	movs	r3, #0
 800717c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d101      	bne.n	8007188 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007184:	2303      	movs	r3, #3
 8007186:	e0bf      	b.n	8007308 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007190:	2b00      	cmp	r3, #0
 8007192:	d050      	beq.n	8007236 <USBD_CDC_Setup+0xde>
 8007194:	2b20      	cmp	r3, #32
 8007196:	f040 80af 	bne.w	80072f8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	88db      	ldrh	r3, [r3, #6]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d03a      	beq.n	8007218 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	781b      	ldrb	r3, [r3, #0]
 80071a6:	b25b      	sxtb	r3, r3
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	da1b      	bge.n	80071e4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80071b2:	687a      	ldr	r2, [r7, #4]
 80071b4:	33b0      	adds	r3, #176	@ 0xb0
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	4413      	add	r3, r2
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	683a      	ldr	r2, [r7, #0]
 80071c0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80071c2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80071c4:	683a      	ldr	r2, [r7, #0]
 80071c6:	88d2      	ldrh	r2, [r2, #6]
 80071c8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	88db      	ldrh	r3, [r3, #6]
 80071ce:	2b07      	cmp	r3, #7
 80071d0:	bf28      	it	cs
 80071d2:	2307      	movcs	r3, #7
 80071d4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	89fa      	ldrh	r2, [r7, #14]
 80071da:	4619      	mov	r1, r3
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f001 fda7 	bl	8008d30 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80071e2:	e090      	b.n	8007306 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	785a      	ldrb	r2, [r3, #1]
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	88db      	ldrh	r3, [r3, #6]
 80071f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80071f4:	d803      	bhi.n	80071fe <USBD_CDC_Setup+0xa6>
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	88db      	ldrh	r3, [r3, #6]
 80071fa:	b2da      	uxtb	r2, r3
 80071fc:	e000      	b.n	8007200 <USBD_CDC_Setup+0xa8>
 80071fe:	2240      	movs	r2, #64	@ 0x40
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007206:	6939      	ldr	r1, [r7, #16]
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800720e:	461a      	mov	r2, r3
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f001 fdbc 	bl	8008d8e <USBD_CtlPrepareRx>
      break;
 8007216:	e076      	b.n	8007306 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	33b0      	adds	r3, #176	@ 0xb0
 8007222:	009b      	lsls	r3, r3, #2
 8007224:	4413      	add	r3, r2
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	683a      	ldr	r2, [r7, #0]
 800722c:	7850      	ldrb	r0, [r2, #1]
 800722e:	2200      	movs	r2, #0
 8007230:	6839      	ldr	r1, [r7, #0]
 8007232:	4798      	blx	r3
      break;
 8007234:	e067      	b.n	8007306 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	785b      	ldrb	r3, [r3, #1]
 800723a:	2b0b      	cmp	r3, #11
 800723c:	d851      	bhi.n	80072e2 <USBD_CDC_Setup+0x18a>
 800723e:	a201      	add	r2, pc, #4	@ (adr r2, 8007244 <USBD_CDC_Setup+0xec>)
 8007240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007244:	08007275 	.word	0x08007275
 8007248:	080072f1 	.word	0x080072f1
 800724c:	080072e3 	.word	0x080072e3
 8007250:	080072e3 	.word	0x080072e3
 8007254:	080072e3 	.word	0x080072e3
 8007258:	080072e3 	.word	0x080072e3
 800725c:	080072e3 	.word	0x080072e3
 8007260:	080072e3 	.word	0x080072e3
 8007264:	080072e3 	.word	0x080072e3
 8007268:	080072e3 	.word	0x080072e3
 800726c:	0800729f 	.word	0x0800729f
 8007270:	080072c9 	.word	0x080072c9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800727a:	b2db      	uxtb	r3, r3
 800727c:	2b03      	cmp	r3, #3
 800727e:	d107      	bne.n	8007290 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007280:	f107 030a 	add.w	r3, r7, #10
 8007284:	2202      	movs	r2, #2
 8007286:	4619      	mov	r1, r3
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f001 fd51 	bl	8008d30 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800728e:	e032      	b.n	80072f6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007290:	6839      	ldr	r1, [r7, #0]
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f001 fccf 	bl	8008c36 <USBD_CtlError>
            ret = USBD_FAIL;
 8007298:	2303      	movs	r3, #3
 800729a:	75fb      	strb	r3, [r7, #23]
          break;
 800729c:	e02b      	b.n	80072f6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	2b03      	cmp	r3, #3
 80072a8:	d107      	bne.n	80072ba <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80072aa:	f107 030d 	add.w	r3, r7, #13
 80072ae:	2201      	movs	r2, #1
 80072b0:	4619      	mov	r1, r3
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f001 fd3c 	bl	8008d30 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80072b8:	e01d      	b.n	80072f6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80072ba:	6839      	ldr	r1, [r7, #0]
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	f001 fcba 	bl	8008c36 <USBD_CtlError>
            ret = USBD_FAIL;
 80072c2:	2303      	movs	r3, #3
 80072c4:	75fb      	strb	r3, [r7, #23]
          break;
 80072c6:	e016      	b.n	80072f6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	2b03      	cmp	r3, #3
 80072d2:	d00f      	beq.n	80072f4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80072d4:	6839      	ldr	r1, [r7, #0]
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f001 fcad 	bl	8008c36 <USBD_CtlError>
            ret = USBD_FAIL;
 80072dc:	2303      	movs	r3, #3
 80072de:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80072e0:	e008      	b.n	80072f4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80072e2:	6839      	ldr	r1, [r7, #0]
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f001 fca6 	bl	8008c36 <USBD_CtlError>
          ret = USBD_FAIL;
 80072ea:	2303      	movs	r3, #3
 80072ec:	75fb      	strb	r3, [r7, #23]
          break;
 80072ee:	e002      	b.n	80072f6 <USBD_CDC_Setup+0x19e>
          break;
 80072f0:	bf00      	nop
 80072f2:	e008      	b.n	8007306 <USBD_CDC_Setup+0x1ae>
          break;
 80072f4:	bf00      	nop
      }
      break;
 80072f6:	e006      	b.n	8007306 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80072f8:	6839      	ldr	r1, [r7, #0]
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f001 fc9b 	bl	8008c36 <USBD_CtlError>
      ret = USBD_FAIL;
 8007300:	2303      	movs	r3, #3
 8007302:	75fb      	strb	r3, [r7, #23]
      break;
 8007304:	bf00      	nop
  }

  return (uint8_t)ret;
 8007306:	7dfb      	ldrb	r3, [r7, #23]
}
 8007308:	4618      	mov	r0, r3
 800730a:	3718      	adds	r7, #24
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
 8007318:	460b      	mov	r3, r1
 800731a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007322:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	32b0      	adds	r2, #176	@ 0xb0
 800732e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d101      	bne.n	800733a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007336:	2303      	movs	r3, #3
 8007338:	e065      	b.n	8007406 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	32b0      	adds	r2, #176	@ 0xb0
 8007344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007348:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800734a:	78fb      	ldrb	r3, [r7, #3]
 800734c:	f003 020f 	and.w	r2, r3, #15
 8007350:	6879      	ldr	r1, [r7, #4]
 8007352:	4613      	mov	r3, r2
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	4413      	add	r3, r2
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	440b      	add	r3, r1
 800735c:	3314      	adds	r3, #20
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d02f      	beq.n	80073c4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007364:	78fb      	ldrb	r3, [r7, #3]
 8007366:	f003 020f 	and.w	r2, r3, #15
 800736a:	6879      	ldr	r1, [r7, #4]
 800736c:	4613      	mov	r3, r2
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	4413      	add	r3, r2
 8007372:	009b      	lsls	r3, r3, #2
 8007374:	440b      	add	r3, r1
 8007376:	3314      	adds	r3, #20
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	78fb      	ldrb	r3, [r7, #3]
 800737c:	f003 010f 	and.w	r1, r3, #15
 8007380:	68f8      	ldr	r0, [r7, #12]
 8007382:	460b      	mov	r3, r1
 8007384:	00db      	lsls	r3, r3, #3
 8007386:	440b      	add	r3, r1
 8007388:	009b      	lsls	r3, r3, #2
 800738a:	4403      	add	r3, r0
 800738c:	331c      	adds	r3, #28
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	fbb2 f1f3 	udiv	r1, r2, r3
 8007394:	fb01 f303 	mul.w	r3, r1, r3
 8007398:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800739a:	2b00      	cmp	r3, #0
 800739c:	d112      	bne.n	80073c4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800739e:	78fb      	ldrb	r3, [r7, #3]
 80073a0:	f003 020f 	and.w	r2, r3, #15
 80073a4:	6879      	ldr	r1, [r7, #4]
 80073a6:	4613      	mov	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	440b      	add	r3, r1
 80073b0:	3314      	adds	r3, #20
 80073b2:	2200      	movs	r2, #0
 80073b4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80073b6:	78f9      	ldrb	r1, [r7, #3]
 80073b8:	2300      	movs	r3, #0
 80073ba:	2200      	movs	r2, #0
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f002 f9c0 	bl	8009742 <USBD_LL_Transmit>
 80073c2:	e01f      	b.n	8007404 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	2200      	movs	r2, #0
 80073c8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	33b0      	adds	r3, #176	@ 0xb0
 80073d6:	009b      	lsls	r3, r3, #2
 80073d8:	4413      	add	r3, r2
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d010      	beq.n	8007404 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80073e8:	687a      	ldr	r2, [r7, #4]
 80073ea:	33b0      	adds	r3, #176	@ 0xb0
 80073ec:	009b      	lsls	r3, r3, #2
 80073ee:	4413      	add	r3, r2
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	691b      	ldr	r3, [r3, #16]
 80073f4:	68ba      	ldr	r2, [r7, #8]
 80073f6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80073fa:	68ba      	ldr	r2, [r7, #8]
 80073fc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007400:	78fa      	ldrb	r2, [r7, #3]
 8007402:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007404:	2300      	movs	r3, #0
}
 8007406:	4618      	mov	r0, r3
 8007408:	3710      	adds	r7, #16
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}

0800740e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800740e:	b580      	push	{r7, lr}
 8007410:	b084      	sub	sp, #16
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
 8007416:	460b      	mov	r3, r1
 8007418:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	32b0      	adds	r2, #176	@ 0xb0
 8007424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007428:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	32b0      	adds	r2, #176	@ 0xb0
 8007434:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d101      	bne.n	8007440 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800743c:	2303      	movs	r3, #3
 800743e:	e01a      	b.n	8007476 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007440:	78fb      	ldrb	r3, [r7, #3]
 8007442:	4619      	mov	r1, r3
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f002 f9be 	bl	80097c6 <USBD_LL_GetRxDataSize>
 800744a:	4602      	mov	r2, r0
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	33b0      	adds	r3, #176	@ 0xb0
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	4413      	add	r3, r2
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	68fa      	ldr	r2, [r7, #12]
 8007466:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800746a:	68fa      	ldr	r2, [r7, #12]
 800746c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007470:	4611      	mov	r1, r2
 8007472:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007474:	2300      	movs	r3, #0
}
 8007476:	4618      	mov	r0, r3
 8007478:	3710      	adds	r7, #16
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}

0800747e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800747e:	b580      	push	{r7, lr}
 8007480:	b084      	sub	sp, #16
 8007482:	af00      	add	r7, sp, #0
 8007484:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	32b0      	adds	r2, #176	@ 0xb0
 8007490:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007494:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d101      	bne.n	80074a0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800749c:	2303      	movs	r3, #3
 800749e:	e024      	b.n	80074ea <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80074a6:	687a      	ldr	r2, [r7, #4]
 80074a8:	33b0      	adds	r3, #176	@ 0xb0
 80074aa:	009b      	lsls	r3, r3, #2
 80074ac:	4413      	add	r3, r2
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d019      	beq.n	80074e8 <USBD_CDC_EP0_RxReady+0x6a>
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80074ba:	2bff      	cmp	r3, #255	@ 0xff
 80074bc:	d014      	beq.n	80074e8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	33b0      	adds	r3, #176	@ 0xb0
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	4413      	add	r3, r2
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80074d6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80074de:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	22ff      	movs	r2, #255	@ 0xff
 80074e4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80074e8:	2300      	movs	r3, #0
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3710      	adds	r7, #16
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}
	...

080074f4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b086      	sub	sp, #24
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80074fc:	2182      	movs	r1, #130	@ 0x82
 80074fe:	4818      	ldr	r0, [pc, #96]	@ (8007560 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007500:	f000 fd62 	bl	8007fc8 <USBD_GetEpDesc>
 8007504:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007506:	2101      	movs	r1, #1
 8007508:	4815      	ldr	r0, [pc, #84]	@ (8007560 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800750a:	f000 fd5d 	bl	8007fc8 <USBD_GetEpDesc>
 800750e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007510:	2181      	movs	r1, #129	@ 0x81
 8007512:	4813      	ldr	r0, [pc, #76]	@ (8007560 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007514:	f000 fd58 	bl	8007fc8 <USBD_GetEpDesc>
 8007518:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d002      	beq.n	8007526 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	2210      	movs	r2, #16
 8007524:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d006      	beq.n	800753a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	2200      	movs	r2, #0
 8007530:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007534:	711a      	strb	r2, [r3, #4]
 8007536:	2200      	movs	r2, #0
 8007538:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d006      	beq.n	800754e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007548:	711a      	strb	r2, [r3, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2243      	movs	r2, #67	@ 0x43
 8007552:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007554:	4b02      	ldr	r3, [pc, #8]	@ (8007560 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007556:	4618      	mov	r0, r3
 8007558:	3718      	adds	r7, #24
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	20000050 	.word	0x20000050

08007564 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b086      	sub	sp, #24
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800756c:	2182      	movs	r1, #130	@ 0x82
 800756e:	4818      	ldr	r0, [pc, #96]	@ (80075d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007570:	f000 fd2a 	bl	8007fc8 <USBD_GetEpDesc>
 8007574:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007576:	2101      	movs	r1, #1
 8007578:	4815      	ldr	r0, [pc, #84]	@ (80075d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800757a:	f000 fd25 	bl	8007fc8 <USBD_GetEpDesc>
 800757e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007580:	2181      	movs	r1, #129	@ 0x81
 8007582:	4813      	ldr	r0, [pc, #76]	@ (80075d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007584:	f000 fd20 	bl	8007fc8 <USBD_GetEpDesc>
 8007588:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d002      	beq.n	8007596 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	2210      	movs	r2, #16
 8007594:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d006      	beq.n	80075aa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	2200      	movs	r2, #0
 80075a0:	711a      	strb	r2, [r3, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f042 0202 	orr.w	r2, r2, #2
 80075a8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d006      	beq.n	80075be <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2200      	movs	r2, #0
 80075b4:	711a      	strb	r2, [r3, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f042 0202 	orr.w	r2, r2, #2
 80075bc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2243      	movs	r2, #67	@ 0x43
 80075c2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80075c4:	4b02      	ldr	r3, [pc, #8]	@ (80075d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3718      	adds	r7, #24
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
 80075ce:	bf00      	nop
 80075d0:	20000050 	.word	0x20000050

080075d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b086      	sub	sp, #24
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80075dc:	2182      	movs	r1, #130	@ 0x82
 80075de:	4818      	ldr	r0, [pc, #96]	@ (8007640 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80075e0:	f000 fcf2 	bl	8007fc8 <USBD_GetEpDesc>
 80075e4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80075e6:	2101      	movs	r1, #1
 80075e8:	4815      	ldr	r0, [pc, #84]	@ (8007640 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80075ea:	f000 fced 	bl	8007fc8 <USBD_GetEpDesc>
 80075ee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80075f0:	2181      	movs	r1, #129	@ 0x81
 80075f2:	4813      	ldr	r0, [pc, #76]	@ (8007640 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80075f4:	f000 fce8 	bl	8007fc8 <USBD_GetEpDesc>
 80075f8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d002      	beq.n	8007606 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	2210      	movs	r2, #16
 8007604:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d006      	beq.n	800761a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	2200      	movs	r2, #0
 8007610:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007614:	711a      	strb	r2, [r3, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d006      	beq.n	800762e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2200      	movs	r2, #0
 8007624:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007628:	711a      	strb	r2, [r3, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2243      	movs	r2, #67	@ 0x43
 8007632:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007634:	4b02      	ldr	r3, [pc, #8]	@ (8007640 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007636:	4618      	mov	r0, r3
 8007638:	3718      	adds	r7, #24
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	20000050 	.word	0x20000050

08007644 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007644:	b480      	push	{r7}
 8007646:	b083      	sub	sp, #12
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	220a      	movs	r2, #10
 8007650:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007652:	4b03      	ldr	r3, [pc, #12]	@ (8007660 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007654:	4618      	mov	r0, r3
 8007656:	370c      	adds	r7, #12
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr
 8007660:	2000000c 	.word	0x2000000c

08007664 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d101      	bne.n	8007678 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007674:	2303      	movs	r3, #3
 8007676:	e009      	b.n	800768c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	33b0      	adds	r3, #176	@ 0xb0
 8007682:	009b      	lsls	r3, r3, #2
 8007684:	4413      	add	r3, r2
 8007686:	683a      	ldr	r2, [r7, #0]
 8007688:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800768a:	2300      	movs	r3, #0
}
 800768c:	4618      	mov	r0, r3
 800768e:	370c      	adds	r7, #12
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr

08007698 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007698:	b480      	push	{r7}
 800769a:	b087      	sub	sp, #28
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	32b0      	adds	r2, #176	@ 0xb0
 80076ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076b2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d101      	bne.n	80076be <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e008      	b.n	80076d0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	68ba      	ldr	r2, [r7, #8]
 80076c2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80076ce:	2300      	movs	r3, #0
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	371c      	adds	r7, #28
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80076dc:	b480      	push	{r7}
 80076de:	b085      	sub	sp, #20
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
 80076e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	32b0      	adds	r2, #176	@ 0xb0
 80076f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076f4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d101      	bne.n	8007700 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80076fc:	2303      	movs	r3, #3
 80076fe:	e004      	b.n	800770a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	683a      	ldr	r2, [r7, #0]
 8007704:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	3714      	adds	r7, #20
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr
	...

08007718 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	32b0      	adds	r2, #176	@ 0xb0
 800772a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800772e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007730:	2301      	movs	r3, #1
 8007732:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d101      	bne.n	800773e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800773a:	2303      	movs	r3, #3
 800773c:	e025      	b.n	800778a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007744:	2b00      	cmp	r3, #0
 8007746:	d11f      	bne.n	8007788 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	2201      	movs	r2, #1
 800774c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007750:	4b10      	ldr	r3, [pc, #64]	@ (8007794 <USBD_CDC_TransmitPacket+0x7c>)
 8007752:	781b      	ldrb	r3, [r3, #0]
 8007754:	f003 020f 	and.w	r2, r3, #15
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	4613      	mov	r3, r2
 8007762:	009b      	lsls	r3, r3, #2
 8007764:	4413      	add	r3, r2
 8007766:	009b      	lsls	r3, r3, #2
 8007768:	4403      	add	r3, r0
 800776a:	3314      	adds	r3, #20
 800776c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800776e:	4b09      	ldr	r3, [pc, #36]	@ (8007794 <USBD_CDC_TransmitPacket+0x7c>)
 8007770:	7819      	ldrb	r1, [r3, #0]
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f001 ffdf 	bl	8009742 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007784:	2300      	movs	r3, #0
 8007786:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007788:	7bfb      	ldrb	r3, [r7, #15]
}
 800778a:	4618      	mov	r0, r3
 800778c:	3710      	adds	r7, #16
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	20000093 	.word	0x20000093

08007798 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	32b0      	adds	r2, #176	@ 0xb0
 80077aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077ae:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	32b0      	adds	r2, #176	@ 0xb0
 80077ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d101      	bne.n	80077c6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80077c2:	2303      	movs	r3, #3
 80077c4:	e018      	b.n	80077f8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	7c1b      	ldrb	r3, [r3, #16]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d10a      	bne.n	80077e4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80077ce:	4b0c      	ldr	r3, [pc, #48]	@ (8007800 <USBD_CDC_ReceivePacket+0x68>)
 80077d0:	7819      	ldrb	r1, [r3, #0]
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80077d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f001 ffd1 	bl	8009784 <USBD_LL_PrepareReceive>
 80077e2:	e008      	b.n	80077f6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80077e4:	4b06      	ldr	r3, [pc, #24]	@ (8007800 <USBD_CDC_ReceivePacket+0x68>)
 80077e6:	7819      	ldrb	r1, [r3, #0]
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80077ee:	2340      	movs	r3, #64	@ 0x40
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f001 ffc7 	bl	8009784 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80077f6:	2300      	movs	r3, #0
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3710      	adds	r7, #16
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}
 8007800:	20000094 	.word	0x20000094

08007804 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b086      	sub	sp, #24
 8007808:	af00      	add	r7, sp, #0
 800780a:	60f8      	str	r0, [r7, #12]
 800780c:	60b9      	str	r1, [r7, #8]
 800780e:	4613      	mov	r3, r2
 8007810:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d101      	bne.n	800781c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007818:	2303      	movs	r3, #3
 800781a:	e01f      	b.n	800785c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2200      	movs	r2, #0
 8007820:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2200      	movs	r2, #0
 8007828:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2200      	movs	r2, #0
 8007830:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d003      	beq.n	8007842 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	68ba      	ldr	r2, [r7, #8]
 800783e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2201      	movs	r2, #1
 8007846:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	79fa      	ldrb	r2, [r7, #7]
 800784e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007850:	68f8      	ldr	r0, [r7, #12]
 8007852:	f001 fe41 	bl	80094d8 <USBD_LL_Init>
 8007856:	4603      	mov	r3, r0
 8007858:	75fb      	strb	r3, [r7, #23]

  return ret;
 800785a:	7dfb      	ldrb	r3, [r7, #23]
}
 800785c:	4618      	mov	r0, r3
 800785e:	3718      	adds	r7, #24
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}

08007864 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b084      	sub	sp, #16
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800786e:	2300      	movs	r3, #0
 8007870:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d101      	bne.n	800787c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007878:	2303      	movs	r3, #3
 800787a:	e025      	b.n	80078c8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	683a      	ldr	r2, [r7, #0]
 8007880:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	32ae      	adds	r2, #174	@ 0xae
 800788e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007894:	2b00      	cmp	r3, #0
 8007896:	d00f      	beq.n	80078b8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	32ae      	adds	r2, #174	@ 0xae
 80078a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078a8:	f107 020e 	add.w	r2, r7, #14
 80078ac:	4610      	mov	r0, r2
 80078ae:	4798      	blx	r3
 80078b0:	4602      	mov	r2, r0
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80078be:	1c5a      	adds	r2, r3, #1
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80078c6:	2300      	movs	r3, #0
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3710      	adds	r7, #16
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}

080078d0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f001 fe49 	bl	8009570 <USBD_LL_Start>
 80078de:	4603      	mov	r3, r0
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80078f0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	370c      	adds	r7, #12
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr

080078fe <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078fe:	b580      	push	{r7, lr}
 8007900:	b084      	sub	sp, #16
 8007902:	af00      	add	r7, sp, #0
 8007904:	6078      	str	r0, [r7, #4]
 8007906:	460b      	mov	r3, r1
 8007908:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800790a:	2300      	movs	r3, #0
 800790c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007914:	2b00      	cmp	r3, #0
 8007916:	d009      	beq.n	800792c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	78fa      	ldrb	r2, [r7, #3]
 8007922:	4611      	mov	r1, r2
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	4798      	blx	r3
 8007928:	4603      	mov	r3, r0
 800792a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800792c:	7bfb      	ldrb	r3, [r7, #15]
}
 800792e:	4618      	mov	r0, r3
 8007930:	3710      	adds	r7, #16
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}

08007936 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007936:	b580      	push	{r7, lr}
 8007938:	b084      	sub	sp, #16
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
 800793e:	460b      	mov	r3, r1
 8007940:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007942:	2300      	movs	r3, #0
 8007944:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	78fa      	ldrb	r2, [r7, #3]
 8007950:	4611      	mov	r1, r2
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	4798      	blx	r3
 8007956:	4603      	mov	r3, r0
 8007958:	2b00      	cmp	r3, #0
 800795a:	d001      	beq.n	8007960 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800795c:	2303      	movs	r3, #3
 800795e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007960:	7bfb      	ldrb	r3, [r7, #15]
}
 8007962:	4618      	mov	r0, r3
 8007964:	3710      	adds	r7, #16
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}

0800796a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800796a:	b580      	push	{r7, lr}
 800796c:	b084      	sub	sp, #16
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
 8007972:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800797a:	6839      	ldr	r1, [r7, #0]
 800797c:	4618      	mov	r0, r3
 800797e:	f001 f920 	bl	8008bc2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2201      	movs	r2, #1
 8007986:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007990:	461a      	mov	r2, r3
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800799e:	f003 031f 	and.w	r3, r3, #31
 80079a2:	2b02      	cmp	r3, #2
 80079a4:	d01a      	beq.n	80079dc <USBD_LL_SetupStage+0x72>
 80079a6:	2b02      	cmp	r3, #2
 80079a8:	d822      	bhi.n	80079f0 <USBD_LL_SetupStage+0x86>
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d002      	beq.n	80079b4 <USBD_LL_SetupStage+0x4a>
 80079ae:	2b01      	cmp	r3, #1
 80079b0:	d00a      	beq.n	80079c8 <USBD_LL_SetupStage+0x5e>
 80079b2:	e01d      	b.n	80079f0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80079ba:	4619      	mov	r1, r3
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f000 fb75 	bl	80080ac <USBD_StdDevReq>
 80079c2:	4603      	mov	r3, r0
 80079c4:	73fb      	strb	r3, [r7, #15]
      break;
 80079c6:	e020      	b.n	8007a0a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80079ce:	4619      	mov	r1, r3
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f000 fbdd 	bl	8008190 <USBD_StdItfReq>
 80079d6:	4603      	mov	r3, r0
 80079d8:	73fb      	strb	r3, [r7, #15]
      break;
 80079da:	e016      	b.n	8007a0a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80079e2:	4619      	mov	r1, r3
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 fc3f 	bl	8008268 <USBD_StdEPReq>
 80079ea:	4603      	mov	r3, r0
 80079ec:	73fb      	strb	r3, [r7, #15]
      break;
 80079ee:	e00c      	b.n	8007a0a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80079f6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	4619      	mov	r1, r3
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f001 fe16 	bl	8009630 <USBD_LL_StallEP>
 8007a04:	4603      	mov	r3, r0
 8007a06:	73fb      	strb	r3, [r7, #15]
      break;
 8007a08:	bf00      	nop
  }

  return ret;
 8007a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3710      	adds	r7, #16
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}

08007a14 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b086      	sub	sp, #24
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	60f8      	str	r0, [r7, #12]
 8007a1c:	460b      	mov	r3, r1
 8007a1e:	607a      	str	r2, [r7, #4]
 8007a20:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007a22:	2300      	movs	r3, #0
 8007a24:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007a26:	7afb      	ldrb	r3, [r7, #11]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d177      	bne.n	8007b1c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007a32:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007a3a:	2b03      	cmp	r3, #3
 8007a3c:	f040 80a1 	bne.w	8007b82 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	693a      	ldr	r2, [r7, #16]
 8007a46:	8992      	ldrh	r2, [r2, #12]
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d91c      	bls.n	8007a86 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	693a      	ldr	r2, [r7, #16]
 8007a52:	8992      	ldrh	r2, [r2, #12]
 8007a54:	1a9a      	subs	r2, r3, r2
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	8992      	ldrh	r2, [r2, #12]
 8007a62:	441a      	add	r2, r3
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	6919      	ldr	r1, [r3, #16]
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	899b      	ldrh	r3, [r3, #12]
 8007a70:	461a      	mov	r2, r3
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	685b      	ldr	r3, [r3, #4]
 8007a76:	4293      	cmp	r3, r2
 8007a78:	bf38      	it	cc
 8007a7a:	4613      	movcc	r3, r2
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	68f8      	ldr	r0, [r7, #12]
 8007a80:	f001 f9a6 	bl	8008dd0 <USBD_CtlContinueRx>
 8007a84:	e07d      	b.n	8007b82 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007a8c:	f003 031f 	and.w	r3, r3, #31
 8007a90:	2b02      	cmp	r3, #2
 8007a92:	d014      	beq.n	8007abe <USBD_LL_DataOutStage+0xaa>
 8007a94:	2b02      	cmp	r3, #2
 8007a96:	d81d      	bhi.n	8007ad4 <USBD_LL_DataOutStage+0xc0>
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d002      	beq.n	8007aa2 <USBD_LL_DataOutStage+0x8e>
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	d003      	beq.n	8007aa8 <USBD_LL_DataOutStage+0x94>
 8007aa0:	e018      	b.n	8007ad4 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	75bb      	strb	r3, [r7, #22]
            break;
 8007aa6:	e018      	b.n	8007ada <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	4619      	mov	r1, r3
 8007ab2:	68f8      	ldr	r0, [r7, #12]
 8007ab4:	f000 fa6e 	bl	8007f94 <USBD_CoreFindIF>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	75bb      	strb	r3, [r7, #22]
            break;
 8007abc:	e00d      	b.n	8007ada <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	68f8      	ldr	r0, [r7, #12]
 8007aca:	f000 fa70 	bl	8007fae <USBD_CoreFindEP>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	75bb      	strb	r3, [r7, #22]
            break;
 8007ad2:	e002      	b.n	8007ada <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	75bb      	strb	r3, [r7, #22]
            break;
 8007ad8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007ada:	7dbb      	ldrb	r3, [r7, #22]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d119      	bne.n	8007b14 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	2b03      	cmp	r3, #3
 8007aea:	d113      	bne.n	8007b14 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007aec:	7dba      	ldrb	r2, [r7, #22]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	32ae      	adds	r2, #174	@ 0xae
 8007af2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007af6:	691b      	ldr	r3, [r3, #16]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00b      	beq.n	8007b14 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007afc:	7dba      	ldrb	r2, [r7, #22]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007b04:	7dba      	ldrb	r2, [r7, #22]
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	32ae      	adds	r2, #174	@ 0xae
 8007b0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b0e:	691b      	ldr	r3, [r3, #16]
 8007b10:	68f8      	ldr	r0, [r7, #12]
 8007b12:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007b14:	68f8      	ldr	r0, [r7, #12]
 8007b16:	f001 f96c 	bl	8008df2 <USBD_CtlSendStatus>
 8007b1a:	e032      	b.n	8007b82 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007b1c:	7afb      	ldrb	r3, [r7, #11]
 8007b1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	4619      	mov	r1, r3
 8007b26:	68f8      	ldr	r0, [r7, #12]
 8007b28:	f000 fa41 	bl	8007fae <USBD_CoreFindEP>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007b30:	7dbb      	ldrb	r3, [r7, #22]
 8007b32:	2bff      	cmp	r3, #255	@ 0xff
 8007b34:	d025      	beq.n	8007b82 <USBD_LL_DataOutStage+0x16e>
 8007b36:	7dbb      	ldrb	r3, [r7, #22]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d122      	bne.n	8007b82 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b42:	b2db      	uxtb	r3, r3
 8007b44:	2b03      	cmp	r3, #3
 8007b46:	d117      	bne.n	8007b78 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007b48:	7dba      	ldrb	r2, [r7, #22]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	32ae      	adds	r2, #174	@ 0xae
 8007b4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b52:	699b      	ldr	r3, [r3, #24]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d00f      	beq.n	8007b78 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007b58:	7dba      	ldrb	r2, [r7, #22]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007b60:	7dba      	ldrb	r2, [r7, #22]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	32ae      	adds	r2, #174	@ 0xae
 8007b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b6a:	699b      	ldr	r3, [r3, #24]
 8007b6c:	7afa      	ldrb	r2, [r7, #11]
 8007b6e:	4611      	mov	r1, r2
 8007b70:	68f8      	ldr	r0, [r7, #12]
 8007b72:	4798      	blx	r3
 8007b74:	4603      	mov	r3, r0
 8007b76:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007b78:	7dfb      	ldrb	r3, [r7, #23]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d001      	beq.n	8007b82 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007b7e:	7dfb      	ldrb	r3, [r7, #23]
 8007b80:	e000      	b.n	8007b84 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007b82:	2300      	movs	r3, #0
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	3718      	adds	r7, #24
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}

08007b8c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b086      	sub	sp, #24
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	60f8      	str	r0, [r7, #12]
 8007b94:	460b      	mov	r3, r1
 8007b96:	607a      	str	r2, [r7, #4]
 8007b98:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007b9a:	7afb      	ldrb	r3, [r7, #11]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d178      	bne.n	8007c92 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	3314      	adds	r3, #20
 8007ba4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	d163      	bne.n	8007c78 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	693a      	ldr	r2, [r7, #16]
 8007bb6:	8992      	ldrh	r2, [r2, #12]
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d91c      	bls.n	8007bf6 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	693a      	ldr	r2, [r7, #16]
 8007bc2:	8992      	ldrh	r2, [r2, #12]
 8007bc4:	1a9a      	subs	r2, r3, r2
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	691b      	ldr	r3, [r3, #16]
 8007bce:	693a      	ldr	r2, [r7, #16]
 8007bd0:	8992      	ldrh	r2, [r2, #12]
 8007bd2:	441a      	add	r2, r3
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	6919      	ldr	r1, [r3, #16]
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	461a      	mov	r2, r3
 8007be2:	68f8      	ldr	r0, [r7, #12]
 8007be4:	f001 f8c2 	bl	8008d6c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007be8:	2300      	movs	r3, #0
 8007bea:	2200      	movs	r2, #0
 8007bec:	2100      	movs	r1, #0
 8007bee:	68f8      	ldr	r0, [r7, #12]
 8007bf0:	f001 fdc8 	bl	8009784 <USBD_LL_PrepareReceive>
 8007bf4:	e040      	b.n	8007c78 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	899b      	ldrh	r3, [r3, #12]
 8007bfa:	461a      	mov	r2, r3
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d11c      	bne.n	8007c3e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	693a      	ldr	r2, [r7, #16]
 8007c0a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d316      	bcc.n	8007c3e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d20f      	bcs.n	8007c3e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007c1e:	2200      	movs	r2, #0
 8007c20:	2100      	movs	r1, #0
 8007c22:	68f8      	ldr	r0, [r7, #12]
 8007c24:	f001 f8a2 	bl	8008d6c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c30:	2300      	movs	r3, #0
 8007c32:	2200      	movs	r2, #0
 8007c34:	2100      	movs	r1, #0
 8007c36:	68f8      	ldr	r0, [r7, #12]
 8007c38:	f001 fda4 	bl	8009784 <USBD_LL_PrepareReceive>
 8007c3c:	e01c      	b.n	8007c78 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	2b03      	cmp	r3, #3
 8007c48:	d10f      	bne.n	8007c6a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d009      	beq.n	8007c6a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	68f8      	ldr	r0, [r7, #12]
 8007c68:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007c6a:	2180      	movs	r1, #128	@ 0x80
 8007c6c:	68f8      	ldr	r0, [r7, #12]
 8007c6e:	f001 fcdf 	bl	8009630 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f001 f8d0 	bl	8008e18 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d03a      	beq.n	8007cf8 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007c82:	68f8      	ldr	r0, [r7, #12]
 8007c84:	f7ff fe30 	bl	80078e8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007c90:	e032      	b.n	8007cf8 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007c92:	7afb      	ldrb	r3, [r7, #11]
 8007c94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	4619      	mov	r1, r3
 8007c9c:	68f8      	ldr	r0, [r7, #12]
 8007c9e:	f000 f986 	bl	8007fae <USBD_CoreFindEP>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007ca6:	7dfb      	ldrb	r3, [r7, #23]
 8007ca8:	2bff      	cmp	r3, #255	@ 0xff
 8007caa:	d025      	beq.n	8007cf8 <USBD_LL_DataInStage+0x16c>
 8007cac:	7dfb      	ldrb	r3, [r7, #23]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d122      	bne.n	8007cf8 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007cb8:	b2db      	uxtb	r3, r3
 8007cba:	2b03      	cmp	r3, #3
 8007cbc:	d11c      	bne.n	8007cf8 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007cbe:	7dfa      	ldrb	r2, [r7, #23]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	32ae      	adds	r2, #174	@ 0xae
 8007cc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cc8:	695b      	ldr	r3, [r3, #20]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d014      	beq.n	8007cf8 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007cce:	7dfa      	ldrb	r2, [r7, #23]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007cd6:	7dfa      	ldrb	r2, [r7, #23]
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	32ae      	adds	r2, #174	@ 0xae
 8007cdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ce0:	695b      	ldr	r3, [r3, #20]
 8007ce2:	7afa      	ldrb	r2, [r7, #11]
 8007ce4:	4611      	mov	r1, r2
 8007ce6:	68f8      	ldr	r0, [r7, #12]
 8007ce8:	4798      	blx	r3
 8007cea:	4603      	mov	r3, r0
 8007cec:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007cee:	7dbb      	ldrb	r3, [r7, #22]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d001      	beq.n	8007cf8 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007cf4:	7dbb      	ldrb	r3, [r7, #22]
 8007cf6:	e000      	b.n	8007cfa <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007cf8:	2300      	movs	r3, #0
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3718      	adds	r7, #24
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}

08007d02 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007d02:	b580      	push	{r7, lr}
 8007d04:	b084      	sub	sp, #16
 8007d06:	af00      	add	r7, sp, #0
 8007d08:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2201      	movs	r2, #1
 8007d12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d014      	beq.n	8007d68 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d00e      	beq.n	8007d68 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	687a      	ldr	r2, [r7, #4]
 8007d54:	6852      	ldr	r2, [r2, #4]
 8007d56:	b2d2      	uxtb	r2, r2
 8007d58:	4611      	mov	r1, r2
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	4798      	blx	r3
 8007d5e:	4603      	mov	r3, r0
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d001      	beq.n	8007d68 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007d64:	2303      	movs	r3, #3
 8007d66:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d68:	2340      	movs	r3, #64	@ 0x40
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	2100      	movs	r1, #0
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f001 fc19 	bl	80095a6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2201      	movs	r2, #1
 8007d78:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2240      	movs	r2, #64	@ 0x40
 8007d80:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d84:	2340      	movs	r3, #64	@ 0x40
 8007d86:	2200      	movs	r2, #0
 8007d88:	2180      	movs	r1, #128	@ 0x80
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f001 fc0b 	bl	80095a6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2201      	movs	r2, #1
 8007d94:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2240      	movs	r2, #64	@ 0x40
 8007d9c:	841a      	strh	r2, [r3, #32]

  return ret;
 8007d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3710      	adds	r7, #16
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
 8007db0:	460b      	mov	r3, r1
 8007db2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	78fa      	ldrb	r2, [r7, #3]
 8007db8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007dba:	2300      	movs	r3, #0
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	370c      	adds	r7, #12
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr

08007dc8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b083      	sub	sp, #12
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	2b04      	cmp	r3, #4
 8007dda:	d006      	beq.n	8007dea <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007de2:	b2da      	uxtb	r2, r3
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2204      	movs	r2, #4
 8007dee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007df2:	2300      	movs	r3, #0
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	370c      	adds	r7, #12
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b083      	sub	sp, #12
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e0e:	b2db      	uxtb	r3, r3
 8007e10:	2b04      	cmp	r3, #4
 8007e12:	d106      	bne.n	8007e22 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007e1a:	b2da      	uxtb	r2, r3
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007e22:	2300      	movs	r3, #0
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	370c      	adds	r7, #12
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr

08007e30 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b082      	sub	sp, #8
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	2b03      	cmp	r3, #3
 8007e42:	d110      	bne.n	8007e66 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d00b      	beq.n	8007e66 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e54:	69db      	ldr	r3, [r3, #28]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d005      	beq.n	8007e66 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e60:	69db      	ldr	r3, [r3, #28]
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007e66:	2300      	movs	r3, #0
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3708      	adds	r7, #8
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	460b      	mov	r3, r1
 8007e7a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	32ae      	adds	r2, #174	@ 0xae
 8007e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d101      	bne.n	8007e92 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007e8e:	2303      	movs	r3, #3
 8007e90:	e01c      	b.n	8007ecc <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e98:	b2db      	uxtb	r3, r3
 8007e9a:	2b03      	cmp	r3, #3
 8007e9c:	d115      	bne.n	8007eca <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	32ae      	adds	r2, #174	@ 0xae
 8007ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eac:	6a1b      	ldr	r3, [r3, #32]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d00b      	beq.n	8007eca <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	32ae      	adds	r2, #174	@ 0xae
 8007ebc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ec0:	6a1b      	ldr	r3, [r3, #32]
 8007ec2:	78fa      	ldrb	r2, [r7, #3]
 8007ec4:	4611      	mov	r1, r2
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007eca:	2300      	movs	r3, #0
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3708      	adds	r7, #8
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd80      	pop	{r7, pc}

08007ed4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b082      	sub	sp, #8
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
 8007edc:	460b      	mov	r3, r1
 8007ede:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	32ae      	adds	r2, #174	@ 0xae
 8007eea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d101      	bne.n	8007ef6 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007ef2:	2303      	movs	r3, #3
 8007ef4:	e01c      	b.n	8007f30 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007efc:	b2db      	uxtb	r3, r3
 8007efe:	2b03      	cmp	r3, #3
 8007f00:	d115      	bne.n	8007f2e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	32ae      	adds	r2, #174	@ 0xae
 8007f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00b      	beq.n	8007f2e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	32ae      	adds	r2, #174	@ 0xae
 8007f20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f26:	78fa      	ldrb	r2, [r7, #3]
 8007f28:	4611      	mov	r1, r2
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007f2e:	2300      	movs	r3, #0
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3708      	adds	r7, #8
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b083      	sub	sp, #12
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	370c      	adds	r7, #12
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr

08007f4e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007f4e:	b580      	push	{r7, lr}
 8007f50:	b084      	sub	sp, #16
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007f56:	2300      	movs	r3, #0
 8007f58:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d00e      	beq.n	8007f8a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	687a      	ldr	r2, [r7, #4]
 8007f76:	6852      	ldr	r2, [r2, #4]
 8007f78:	b2d2      	uxtb	r2, r2
 8007f7a:	4611      	mov	r1, r2
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	4798      	blx	r3
 8007f80:	4603      	mov	r3, r0
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d001      	beq.n	8007f8a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007f86:	2303      	movs	r3, #3
 8007f88:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3710      	adds	r7, #16
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}

08007f94 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007fa0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	370c      	adds	r7, #12
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr

08007fae <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007fae:	b480      	push	{r7}
 8007fb0:	b083      	sub	sp, #12
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
 8007fb6:	460b      	mov	r3, r1
 8007fb8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007fba:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b086      	sub	sp, #24
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
 8007fd0:	460b      	mov	r3, r1
 8007fd2:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	885b      	ldrh	r3, [r3, #2]
 8007fe4:	b29b      	uxth	r3, r3
 8007fe6:	68fa      	ldr	r2, [r7, #12]
 8007fe8:	7812      	ldrb	r2, [r2, #0]
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d91f      	bls.n	800802e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007ff4:	e013      	b.n	800801e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007ff6:	f107 030a 	add.w	r3, r7, #10
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	6978      	ldr	r0, [r7, #20]
 8007ffe:	f000 f81b 	bl	8008038 <USBD_GetNextDesc>
 8008002:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	785b      	ldrb	r3, [r3, #1]
 8008008:	2b05      	cmp	r3, #5
 800800a:	d108      	bne.n	800801e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	789b      	ldrb	r3, [r3, #2]
 8008014:	78fa      	ldrb	r2, [r7, #3]
 8008016:	429a      	cmp	r2, r3
 8008018:	d008      	beq.n	800802c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800801a:	2300      	movs	r3, #0
 800801c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	885b      	ldrh	r3, [r3, #2]
 8008022:	b29a      	uxth	r2, r3
 8008024:	897b      	ldrh	r3, [r7, #10]
 8008026:	429a      	cmp	r2, r3
 8008028:	d8e5      	bhi.n	8007ff6 <USBD_GetEpDesc+0x2e>
 800802a:	e000      	b.n	800802e <USBD_GetEpDesc+0x66>
          break;
 800802c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800802e:	693b      	ldr	r3, [r7, #16]
}
 8008030:	4618      	mov	r0, r3
 8008032:	3718      	adds	r7, #24
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008038:	b480      	push	{r7}
 800803a:	b085      	sub	sp, #20
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	881b      	ldrh	r3, [r3, #0]
 800804a:	68fa      	ldr	r2, [r7, #12]
 800804c:	7812      	ldrb	r2, [r2, #0]
 800804e:	4413      	add	r3, r2
 8008050:	b29a      	uxth	r2, r3
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	781b      	ldrb	r3, [r3, #0]
 800805a:	461a      	mov	r2, r3
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4413      	add	r3, r2
 8008060:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008062:	68fb      	ldr	r3, [r7, #12]
}
 8008064:	4618      	mov	r0, r3
 8008066:	3714      	adds	r7, #20
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr

08008070 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008070:	b480      	push	{r7}
 8008072:	b087      	sub	sp, #28
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	781b      	ldrb	r3, [r3, #0]
 8008080:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	3301      	adds	r3, #1
 8008086:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	781b      	ldrb	r3, [r3, #0]
 800808c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800808e:	8a3b      	ldrh	r3, [r7, #16]
 8008090:	021b      	lsls	r3, r3, #8
 8008092:	b21a      	sxth	r2, r3
 8008094:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008098:	4313      	orrs	r3, r2
 800809a:	b21b      	sxth	r3, r3
 800809c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800809e:	89fb      	ldrh	r3, [r7, #14]
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	371c      	adds	r7, #28
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
 80080b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80080b6:	2300      	movs	r3, #0
 80080b8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	781b      	ldrb	r3, [r3, #0]
 80080be:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80080c2:	2b40      	cmp	r3, #64	@ 0x40
 80080c4:	d005      	beq.n	80080d2 <USBD_StdDevReq+0x26>
 80080c6:	2b40      	cmp	r3, #64	@ 0x40
 80080c8:	d857      	bhi.n	800817a <USBD_StdDevReq+0xce>
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00f      	beq.n	80080ee <USBD_StdDevReq+0x42>
 80080ce:	2b20      	cmp	r3, #32
 80080d0:	d153      	bne.n	800817a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	32ae      	adds	r2, #174	@ 0xae
 80080dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080e0:	689b      	ldr	r3, [r3, #8]
 80080e2:	6839      	ldr	r1, [r7, #0]
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	4798      	blx	r3
 80080e8:	4603      	mov	r3, r0
 80080ea:	73fb      	strb	r3, [r7, #15]
      break;
 80080ec:	e04a      	b.n	8008184 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	785b      	ldrb	r3, [r3, #1]
 80080f2:	2b09      	cmp	r3, #9
 80080f4:	d83b      	bhi.n	800816e <USBD_StdDevReq+0xc2>
 80080f6:	a201      	add	r2, pc, #4	@ (adr r2, 80080fc <USBD_StdDevReq+0x50>)
 80080f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080fc:	08008151 	.word	0x08008151
 8008100:	08008165 	.word	0x08008165
 8008104:	0800816f 	.word	0x0800816f
 8008108:	0800815b 	.word	0x0800815b
 800810c:	0800816f 	.word	0x0800816f
 8008110:	0800812f 	.word	0x0800812f
 8008114:	08008125 	.word	0x08008125
 8008118:	0800816f 	.word	0x0800816f
 800811c:	08008147 	.word	0x08008147
 8008120:	08008139 	.word	0x08008139
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008124:	6839      	ldr	r1, [r7, #0]
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 fa3e 	bl	80085a8 <USBD_GetDescriptor>
          break;
 800812c:	e024      	b.n	8008178 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800812e:	6839      	ldr	r1, [r7, #0]
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f000 fba3 	bl	800887c <USBD_SetAddress>
          break;
 8008136:	e01f      	b.n	8008178 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008138:	6839      	ldr	r1, [r7, #0]
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 fbe2 	bl	8008904 <USBD_SetConfig>
 8008140:	4603      	mov	r3, r0
 8008142:	73fb      	strb	r3, [r7, #15]
          break;
 8008144:	e018      	b.n	8008178 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008146:	6839      	ldr	r1, [r7, #0]
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f000 fc85 	bl	8008a58 <USBD_GetConfig>
          break;
 800814e:	e013      	b.n	8008178 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008150:	6839      	ldr	r1, [r7, #0]
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f000 fcb6 	bl	8008ac4 <USBD_GetStatus>
          break;
 8008158:	e00e      	b.n	8008178 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800815a:	6839      	ldr	r1, [r7, #0]
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f000 fce5 	bl	8008b2c <USBD_SetFeature>
          break;
 8008162:	e009      	b.n	8008178 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008164:	6839      	ldr	r1, [r7, #0]
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 fd09 	bl	8008b7e <USBD_ClrFeature>
          break;
 800816c:	e004      	b.n	8008178 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800816e:	6839      	ldr	r1, [r7, #0]
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f000 fd60 	bl	8008c36 <USBD_CtlError>
          break;
 8008176:	bf00      	nop
      }
      break;
 8008178:	e004      	b.n	8008184 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800817a:	6839      	ldr	r1, [r7, #0]
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f000 fd5a 	bl	8008c36 <USBD_CtlError>
      break;
 8008182:	bf00      	nop
  }

  return ret;
 8008184:	7bfb      	ldrb	r3, [r7, #15]
}
 8008186:	4618      	mov	r0, r3
 8008188:	3710      	adds	r7, #16
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop

08008190 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800819a:	2300      	movs	r3, #0
 800819c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80081a6:	2b40      	cmp	r3, #64	@ 0x40
 80081a8:	d005      	beq.n	80081b6 <USBD_StdItfReq+0x26>
 80081aa:	2b40      	cmp	r3, #64	@ 0x40
 80081ac:	d852      	bhi.n	8008254 <USBD_StdItfReq+0xc4>
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d001      	beq.n	80081b6 <USBD_StdItfReq+0x26>
 80081b2:	2b20      	cmp	r3, #32
 80081b4:	d14e      	bne.n	8008254 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	3b01      	subs	r3, #1
 80081c0:	2b02      	cmp	r3, #2
 80081c2:	d840      	bhi.n	8008246 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	889b      	ldrh	r3, [r3, #4]
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d836      	bhi.n	800823c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	889b      	ldrh	r3, [r3, #4]
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	4619      	mov	r1, r3
 80081d6:	6878      	ldr	r0, [r7, #4]
 80081d8:	f7ff fedc 	bl	8007f94 <USBD_CoreFindIF>
 80081dc:	4603      	mov	r3, r0
 80081de:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80081e0:	7bbb      	ldrb	r3, [r7, #14]
 80081e2:	2bff      	cmp	r3, #255	@ 0xff
 80081e4:	d01d      	beq.n	8008222 <USBD_StdItfReq+0x92>
 80081e6:	7bbb      	ldrb	r3, [r7, #14]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d11a      	bne.n	8008222 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80081ec:	7bba      	ldrb	r2, [r7, #14]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	32ae      	adds	r2, #174	@ 0xae
 80081f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081f6:	689b      	ldr	r3, [r3, #8]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d00f      	beq.n	800821c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80081fc:	7bba      	ldrb	r2, [r7, #14]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008204:	7bba      	ldrb	r2, [r7, #14]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	32ae      	adds	r2, #174	@ 0xae
 800820a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800820e:	689b      	ldr	r3, [r3, #8]
 8008210:	6839      	ldr	r1, [r7, #0]
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	4798      	blx	r3
 8008216:	4603      	mov	r3, r0
 8008218:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800821a:	e004      	b.n	8008226 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800821c:	2303      	movs	r3, #3
 800821e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008220:	e001      	b.n	8008226 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008222:	2303      	movs	r3, #3
 8008224:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	88db      	ldrh	r3, [r3, #6]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d110      	bne.n	8008250 <USBD_StdItfReq+0xc0>
 800822e:	7bfb      	ldrb	r3, [r7, #15]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d10d      	bne.n	8008250 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	f000 fddc 	bl	8008df2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800823a:	e009      	b.n	8008250 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800823c:	6839      	ldr	r1, [r7, #0]
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 fcf9 	bl	8008c36 <USBD_CtlError>
          break;
 8008244:	e004      	b.n	8008250 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008246:	6839      	ldr	r1, [r7, #0]
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f000 fcf4 	bl	8008c36 <USBD_CtlError>
          break;
 800824e:	e000      	b.n	8008252 <USBD_StdItfReq+0xc2>
          break;
 8008250:	bf00      	nop
      }
      break;
 8008252:	e004      	b.n	800825e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008254:	6839      	ldr	r1, [r7, #0]
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 fced 	bl	8008c36 <USBD_CtlError>
      break;
 800825c:	bf00      	nop
  }

  return ret;
 800825e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008260:	4618      	mov	r0, r3
 8008262:	3710      	adds	r7, #16
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b084      	sub	sp, #16
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008272:	2300      	movs	r3, #0
 8008274:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	889b      	ldrh	r3, [r3, #4]
 800827a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	781b      	ldrb	r3, [r3, #0]
 8008280:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008284:	2b40      	cmp	r3, #64	@ 0x40
 8008286:	d007      	beq.n	8008298 <USBD_StdEPReq+0x30>
 8008288:	2b40      	cmp	r3, #64	@ 0x40
 800828a:	f200 8181 	bhi.w	8008590 <USBD_StdEPReq+0x328>
 800828e:	2b00      	cmp	r3, #0
 8008290:	d02a      	beq.n	80082e8 <USBD_StdEPReq+0x80>
 8008292:	2b20      	cmp	r3, #32
 8008294:	f040 817c 	bne.w	8008590 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008298:	7bbb      	ldrb	r3, [r7, #14]
 800829a:	4619      	mov	r1, r3
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f7ff fe86 	bl	8007fae <USBD_CoreFindEP>
 80082a2:	4603      	mov	r3, r0
 80082a4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80082a6:	7b7b      	ldrb	r3, [r7, #13]
 80082a8:	2bff      	cmp	r3, #255	@ 0xff
 80082aa:	f000 8176 	beq.w	800859a <USBD_StdEPReq+0x332>
 80082ae:	7b7b      	ldrb	r3, [r7, #13]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f040 8172 	bne.w	800859a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80082b6:	7b7a      	ldrb	r2, [r7, #13]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80082be:	7b7a      	ldrb	r2, [r7, #13]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	32ae      	adds	r2, #174	@ 0xae
 80082c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f000 8165 	beq.w	800859a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80082d0:	7b7a      	ldrb	r2, [r7, #13]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	32ae      	adds	r2, #174	@ 0xae
 80082d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	6839      	ldr	r1, [r7, #0]
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	4798      	blx	r3
 80082e2:	4603      	mov	r3, r0
 80082e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80082e6:	e158      	b.n	800859a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	785b      	ldrb	r3, [r3, #1]
 80082ec:	2b03      	cmp	r3, #3
 80082ee:	d008      	beq.n	8008302 <USBD_StdEPReq+0x9a>
 80082f0:	2b03      	cmp	r3, #3
 80082f2:	f300 8147 	bgt.w	8008584 <USBD_StdEPReq+0x31c>
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	f000 809b 	beq.w	8008432 <USBD_StdEPReq+0x1ca>
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d03c      	beq.n	800837a <USBD_StdEPReq+0x112>
 8008300:	e140      	b.n	8008584 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008308:	b2db      	uxtb	r3, r3
 800830a:	2b02      	cmp	r3, #2
 800830c:	d002      	beq.n	8008314 <USBD_StdEPReq+0xac>
 800830e:	2b03      	cmp	r3, #3
 8008310:	d016      	beq.n	8008340 <USBD_StdEPReq+0xd8>
 8008312:	e02c      	b.n	800836e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008314:	7bbb      	ldrb	r3, [r7, #14]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d00d      	beq.n	8008336 <USBD_StdEPReq+0xce>
 800831a:	7bbb      	ldrb	r3, [r7, #14]
 800831c:	2b80      	cmp	r3, #128	@ 0x80
 800831e:	d00a      	beq.n	8008336 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008320:	7bbb      	ldrb	r3, [r7, #14]
 8008322:	4619      	mov	r1, r3
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f001 f983 	bl	8009630 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800832a:	2180      	movs	r1, #128	@ 0x80
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f001 f97f 	bl	8009630 <USBD_LL_StallEP>
 8008332:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008334:	e020      	b.n	8008378 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008336:	6839      	ldr	r1, [r7, #0]
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f000 fc7c 	bl	8008c36 <USBD_CtlError>
              break;
 800833e:	e01b      	b.n	8008378 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	885b      	ldrh	r3, [r3, #2]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d10e      	bne.n	8008366 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008348:	7bbb      	ldrb	r3, [r7, #14]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d00b      	beq.n	8008366 <USBD_StdEPReq+0xfe>
 800834e:	7bbb      	ldrb	r3, [r7, #14]
 8008350:	2b80      	cmp	r3, #128	@ 0x80
 8008352:	d008      	beq.n	8008366 <USBD_StdEPReq+0xfe>
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	88db      	ldrh	r3, [r3, #6]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d104      	bne.n	8008366 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800835c:	7bbb      	ldrb	r3, [r7, #14]
 800835e:	4619      	mov	r1, r3
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f001 f965 	bl	8009630 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 fd43 	bl	8008df2 <USBD_CtlSendStatus>

              break;
 800836c:	e004      	b.n	8008378 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800836e:	6839      	ldr	r1, [r7, #0]
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 fc60 	bl	8008c36 <USBD_CtlError>
              break;
 8008376:	bf00      	nop
          }
          break;
 8008378:	e109      	b.n	800858e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008380:	b2db      	uxtb	r3, r3
 8008382:	2b02      	cmp	r3, #2
 8008384:	d002      	beq.n	800838c <USBD_StdEPReq+0x124>
 8008386:	2b03      	cmp	r3, #3
 8008388:	d016      	beq.n	80083b8 <USBD_StdEPReq+0x150>
 800838a:	e04b      	b.n	8008424 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800838c:	7bbb      	ldrb	r3, [r7, #14]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00d      	beq.n	80083ae <USBD_StdEPReq+0x146>
 8008392:	7bbb      	ldrb	r3, [r7, #14]
 8008394:	2b80      	cmp	r3, #128	@ 0x80
 8008396:	d00a      	beq.n	80083ae <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008398:	7bbb      	ldrb	r3, [r7, #14]
 800839a:	4619      	mov	r1, r3
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f001 f947 	bl	8009630 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80083a2:	2180      	movs	r1, #128	@ 0x80
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f001 f943 	bl	8009630 <USBD_LL_StallEP>
 80083aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80083ac:	e040      	b.n	8008430 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80083ae:	6839      	ldr	r1, [r7, #0]
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f000 fc40 	bl	8008c36 <USBD_CtlError>
              break;
 80083b6:	e03b      	b.n	8008430 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	885b      	ldrh	r3, [r3, #2]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d136      	bne.n	800842e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80083c0:	7bbb      	ldrb	r3, [r7, #14]
 80083c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d004      	beq.n	80083d4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80083ca:	7bbb      	ldrb	r3, [r7, #14]
 80083cc:	4619      	mov	r1, r3
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f001 f94d 	bl	800966e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f000 fd0c 	bl	8008df2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80083da:	7bbb      	ldrb	r3, [r7, #14]
 80083dc:	4619      	mov	r1, r3
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f7ff fde5 	bl	8007fae <USBD_CoreFindEP>
 80083e4:	4603      	mov	r3, r0
 80083e6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80083e8:	7b7b      	ldrb	r3, [r7, #13]
 80083ea:	2bff      	cmp	r3, #255	@ 0xff
 80083ec:	d01f      	beq.n	800842e <USBD_StdEPReq+0x1c6>
 80083ee:	7b7b      	ldrb	r3, [r7, #13]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d11c      	bne.n	800842e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80083f4:	7b7a      	ldrb	r2, [r7, #13]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80083fc:	7b7a      	ldrb	r2, [r7, #13]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	32ae      	adds	r2, #174	@ 0xae
 8008402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d010      	beq.n	800842e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800840c:	7b7a      	ldrb	r2, [r7, #13]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	32ae      	adds	r2, #174	@ 0xae
 8008412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	6839      	ldr	r1, [r7, #0]
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	4798      	blx	r3
 800841e:	4603      	mov	r3, r0
 8008420:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008422:	e004      	b.n	800842e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008424:	6839      	ldr	r1, [r7, #0]
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 fc05 	bl	8008c36 <USBD_CtlError>
              break;
 800842c:	e000      	b.n	8008430 <USBD_StdEPReq+0x1c8>
              break;
 800842e:	bf00      	nop
          }
          break;
 8008430:	e0ad      	b.n	800858e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008438:	b2db      	uxtb	r3, r3
 800843a:	2b02      	cmp	r3, #2
 800843c:	d002      	beq.n	8008444 <USBD_StdEPReq+0x1dc>
 800843e:	2b03      	cmp	r3, #3
 8008440:	d033      	beq.n	80084aa <USBD_StdEPReq+0x242>
 8008442:	e099      	b.n	8008578 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008444:	7bbb      	ldrb	r3, [r7, #14]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d007      	beq.n	800845a <USBD_StdEPReq+0x1f2>
 800844a:	7bbb      	ldrb	r3, [r7, #14]
 800844c:	2b80      	cmp	r3, #128	@ 0x80
 800844e:	d004      	beq.n	800845a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008450:	6839      	ldr	r1, [r7, #0]
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 fbef 	bl	8008c36 <USBD_CtlError>
                break;
 8008458:	e093      	b.n	8008582 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800845a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800845e:	2b00      	cmp	r3, #0
 8008460:	da0b      	bge.n	800847a <USBD_StdEPReq+0x212>
 8008462:	7bbb      	ldrb	r3, [r7, #14]
 8008464:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008468:	4613      	mov	r3, r2
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	4413      	add	r3, r2
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	3310      	adds	r3, #16
 8008472:	687a      	ldr	r2, [r7, #4]
 8008474:	4413      	add	r3, r2
 8008476:	3304      	adds	r3, #4
 8008478:	e00b      	b.n	8008492 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800847a:	7bbb      	ldrb	r3, [r7, #14]
 800847c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008480:	4613      	mov	r3, r2
 8008482:	009b      	lsls	r3, r3, #2
 8008484:	4413      	add	r3, r2
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	4413      	add	r3, r2
 8008490:	3304      	adds	r3, #4
 8008492:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	2200      	movs	r2, #0
 8008498:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	330e      	adds	r3, #14
 800849e:	2202      	movs	r2, #2
 80084a0:	4619      	mov	r1, r3
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 fc44 	bl	8008d30 <USBD_CtlSendData>
              break;
 80084a8:	e06b      	b.n	8008582 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80084aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	da11      	bge.n	80084d6 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80084b2:	7bbb      	ldrb	r3, [r7, #14]
 80084b4:	f003 020f 	and.w	r2, r3, #15
 80084b8:	6879      	ldr	r1, [r7, #4]
 80084ba:	4613      	mov	r3, r2
 80084bc:	009b      	lsls	r3, r3, #2
 80084be:	4413      	add	r3, r2
 80084c0:	009b      	lsls	r3, r3, #2
 80084c2:	440b      	add	r3, r1
 80084c4:	3323      	adds	r3, #35	@ 0x23
 80084c6:	781b      	ldrb	r3, [r3, #0]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d117      	bne.n	80084fc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80084cc:	6839      	ldr	r1, [r7, #0]
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f000 fbb1 	bl	8008c36 <USBD_CtlError>
                  break;
 80084d4:	e055      	b.n	8008582 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80084d6:	7bbb      	ldrb	r3, [r7, #14]
 80084d8:	f003 020f 	and.w	r2, r3, #15
 80084dc:	6879      	ldr	r1, [r7, #4]
 80084de:	4613      	mov	r3, r2
 80084e0:	009b      	lsls	r3, r3, #2
 80084e2:	4413      	add	r3, r2
 80084e4:	009b      	lsls	r3, r3, #2
 80084e6:	440b      	add	r3, r1
 80084e8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80084ec:	781b      	ldrb	r3, [r3, #0]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d104      	bne.n	80084fc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80084f2:	6839      	ldr	r1, [r7, #0]
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f000 fb9e 	bl	8008c36 <USBD_CtlError>
                  break;
 80084fa:	e042      	b.n	8008582 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008500:	2b00      	cmp	r3, #0
 8008502:	da0b      	bge.n	800851c <USBD_StdEPReq+0x2b4>
 8008504:	7bbb      	ldrb	r3, [r7, #14]
 8008506:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800850a:	4613      	mov	r3, r2
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	4413      	add	r3, r2
 8008510:	009b      	lsls	r3, r3, #2
 8008512:	3310      	adds	r3, #16
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	4413      	add	r3, r2
 8008518:	3304      	adds	r3, #4
 800851a:	e00b      	b.n	8008534 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800851c:	7bbb      	ldrb	r3, [r7, #14]
 800851e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008522:	4613      	mov	r3, r2
 8008524:	009b      	lsls	r3, r3, #2
 8008526:	4413      	add	r3, r2
 8008528:	009b      	lsls	r3, r3, #2
 800852a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	4413      	add	r3, r2
 8008532:	3304      	adds	r3, #4
 8008534:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008536:	7bbb      	ldrb	r3, [r7, #14]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d002      	beq.n	8008542 <USBD_StdEPReq+0x2da>
 800853c:	7bbb      	ldrb	r3, [r7, #14]
 800853e:	2b80      	cmp	r3, #128	@ 0x80
 8008540:	d103      	bne.n	800854a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	2200      	movs	r2, #0
 8008546:	739a      	strb	r2, [r3, #14]
 8008548:	e00e      	b.n	8008568 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800854a:	7bbb      	ldrb	r3, [r7, #14]
 800854c:	4619      	mov	r1, r3
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f001 f8ac 	bl	80096ac <USBD_LL_IsStallEP>
 8008554:	4603      	mov	r3, r0
 8008556:	2b00      	cmp	r3, #0
 8008558:	d003      	beq.n	8008562 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	2201      	movs	r2, #1
 800855e:	739a      	strb	r2, [r3, #14]
 8008560:	e002      	b.n	8008568 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	2200      	movs	r2, #0
 8008566:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	330e      	adds	r3, #14
 800856c:	2202      	movs	r2, #2
 800856e:	4619      	mov	r1, r3
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f000 fbdd 	bl	8008d30 <USBD_CtlSendData>
              break;
 8008576:	e004      	b.n	8008582 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008578:	6839      	ldr	r1, [r7, #0]
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 fb5b 	bl	8008c36 <USBD_CtlError>
              break;
 8008580:	bf00      	nop
          }
          break;
 8008582:	e004      	b.n	800858e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008584:	6839      	ldr	r1, [r7, #0]
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 fb55 	bl	8008c36 <USBD_CtlError>
          break;
 800858c:	bf00      	nop
      }
      break;
 800858e:	e005      	b.n	800859c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008590:	6839      	ldr	r1, [r7, #0]
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 fb4f 	bl	8008c36 <USBD_CtlError>
      break;
 8008598:	e000      	b.n	800859c <USBD_StdEPReq+0x334>
      break;
 800859a:	bf00      	nop
  }

  return ret;
 800859c:	7bfb      	ldrb	r3, [r7, #15]
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3710      	adds	r7, #16
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}
	...

080085a8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80085b2:	2300      	movs	r3, #0
 80085b4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80085b6:	2300      	movs	r3, #0
 80085b8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80085ba:	2300      	movs	r3, #0
 80085bc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	885b      	ldrh	r3, [r3, #2]
 80085c2:	0a1b      	lsrs	r3, r3, #8
 80085c4:	b29b      	uxth	r3, r3
 80085c6:	3b01      	subs	r3, #1
 80085c8:	2b06      	cmp	r3, #6
 80085ca:	f200 8128 	bhi.w	800881e <USBD_GetDescriptor+0x276>
 80085ce:	a201      	add	r2, pc, #4	@ (adr r2, 80085d4 <USBD_GetDescriptor+0x2c>)
 80085d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085d4:	080085f1 	.word	0x080085f1
 80085d8:	08008609 	.word	0x08008609
 80085dc:	08008649 	.word	0x08008649
 80085e0:	0800881f 	.word	0x0800881f
 80085e4:	0800881f 	.word	0x0800881f
 80085e8:	080087bf 	.word	0x080087bf
 80085ec:	080087eb 	.word	0x080087eb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	7c12      	ldrb	r2, [r2, #16]
 80085fc:	f107 0108 	add.w	r1, r7, #8
 8008600:	4610      	mov	r0, r2
 8008602:	4798      	blx	r3
 8008604:	60f8      	str	r0, [r7, #12]
      break;
 8008606:	e112      	b.n	800882e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	7c1b      	ldrb	r3, [r3, #16]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d10d      	bne.n	800862c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008618:	f107 0208 	add.w	r2, r7, #8
 800861c:	4610      	mov	r0, r2
 800861e:	4798      	blx	r3
 8008620:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	3301      	adds	r3, #1
 8008626:	2202      	movs	r2, #2
 8008628:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800862a:	e100      	b.n	800882e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008634:	f107 0208 	add.w	r2, r7, #8
 8008638:	4610      	mov	r0, r2
 800863a:	4798      	blx	r3
 800863c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	3301      	adds	r3, #1
 8008642:	2202      	movs	r2, #2
 8008644:	701a      	strb	r2, [r3, #0]
      break;
 8008646:	e0f2      	b.n	800882e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	885b      	ldrh	r3, [r3, #2]
 800864c:	b2db      	uxtb	r3, r3
 800864e:	2b05      	cmp	r3, #5
 8008650:	f200 80ac 	bhi.w	80087ac <USBD_GetDescriptor+0x204>
 8008654:	a201      	add	r2, pc, #4	@ (adr r2, 800865c <USBD_GetDescriptor+0xb4>)
 8008656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800865a:	bf00      	nop
 800865c:	08008675 	.word	0x08008675
 8008660:	080086a9 	.word	0x080086a9
 8008664:	080086dd 	.word	0x080086dd
 8008668:	08008711 	.word	0x08008711
 800866c:	08008745 	.word	0x08008745
 8008670:	08008779 	.word	0x08008779
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d00b      	beq.n	8008698 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	687a      	ldr	r2, [r7, #4]
 800868a:	7c12      	ldrb	r2, [r2, #16]
 800868c:	f107 0108 	add.w	r1, r7, #8
 8008690:	4610      	mov	r0, r2
 8008692:	4798      	blx	r3
 8008694:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008696:	e091      	b.n	80087bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008698:	6839      	ldr	r1, [r7, #0]
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f000 facb 	bl	8008c36 <USBD_CtlError>
            err++;
 80086a0:	7afb      	ldrb	r3, [r7, #11]
 80086a2:	3301      	adds	r3, #1
 80086a4:	72fb      	strb	r3, [r7, #11]
          break;
 80086a6:	e089      	b.n	80087bc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d00b      	beq.n	80086cc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	687a      	ldr	r2, [r7, #4]
 80086be:	7c12      	ldrb	r2, [r2, #16]
 80086c0:	f107 0108 	add.w	r1, r7, #8
 80086c4:	4610      	mov	r0, r2
 80086c6:	4798      	blx	r3
 80086c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086ca:	e077      	b.n	80087bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80086cc:	6839      	ldr	r1, [r7, #0]
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f000 fab1 	bl	8008c36 <USBD_CtlError>
            err++;
 80086d4:	7afb      	ldrb	r3, [r7, #11]
 80086d6:	3301      	adds	r3, #1
 80086d8:	72fb      	strb	r3, [r7, #11]
          break;
 80086da:	e06f      	b.n	80087bc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086e2:	68db      	ldr	r3, [r3, #12]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d00b      	beq.n	8008700 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086ee:	68db      	ldr	r3, [r3, #12]
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	7c12      	ldrb	r2, [r2, #16]
 80086f4:	f107 0108 	add.w	r1, r7, #8
 80086f8:	4610      	mov	r0, r2
 80086fa:	4798      	blx	r3
 80086fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086fe:	e05d      	b.n	80087bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008700:	6839      	ldr	r1, [r7, #0]
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f000 fa97 	bl	8008c36 <USBD_CtlError>
            err++;
 8008708:	7afb      	ldrb	r3, [r7, #11]
 800870a:	3301      	adds	r3, #1
 800870c:	72fb      	strb	r3, [r7, #11]
          break;
 800870e:	e055      	b.n	80087bc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008716:	691b      	ldr	r3, [r3, #16]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d00b      	beq.n	8008734 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008722:	691b      	ldr	r3, [r3, #16]
 8008724:	687a      	ldr	r2, [r7, #4]
 8008726:	7c12      	ldrb	r2, [r2, #16]
 8008728:	f107 0108 	add.w	r1, r7, #8
 800872c:	4610      	mov	r0, r2
 800872e:	4798      	blx	r3
 8008730:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008732:	e043      	b.n	80087bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008734:	6839      	ldr	r1, [r7, #0]
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 fa7d 	bl	8008c36 <USBD_CtlError>
            err++;
 800873c:	7afb      	ldrb	r3, [r7, #11]
 800873e:	3301      	adds	r3, #1
 8008740:	72fb      	strb	r3, [r7, #11]
          break;
 8008742:	e03b      	b.n	80087bc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800874a:	695b      	ldr	r3, [r3, #20]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d00b      	beq.n	8008768 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008756:	695b      	ldr	r3, [r3, #20]
 8008758:	687a      	ldr	r2, [r7, #4]
 800875a:	7c12      	ldrb	r2, [r2, #16]
 800875c:	f107 0108 	add.w	r1, r7, #8
 8008760:	4610      	mov	r0, r2
 8008762:	4798      	blx	r3
 8008764:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008766:	e029      	b.n	80087bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008768:	6839      	ldr	r1, [r7, #0]
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 fa63 	bl	8008c36 <USBD_CtlError>
            err++;
 8008770:	7afb      	ldrb	r3, [r7, #11]
 8008772:	3301      	adds	r3, #1
 8008774:	72fb      	strb	r3, [r7, #11]
          break;
 8008776:	e021      	b.n	80087bc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800877e:	699b      	ldr	r3, [r3, #24]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d00b      	beq.n	800879c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800878a:	699b      	ldr	r3, [r3, #24]
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	7c12      	ldrb	r2, [r2, #16]
 8008790:	f107 0108 	add.w	r1, r7, #8
 8008794:	4610      	mov	r0, r2
 8008796:	4798      	blx	r3
 8008798:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800879a:	e00f      	b.n	80087bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800879c:	6839      	ldr	r1, [r7, #0]
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 fa49 	bl	8008c36 <USBD_CtlError>
            err++;
 80087a4:	7afb      	ldrb	r3, [r7, #11]
 80087a6:	3301      	adds	r3, #1
 80087a8:	72fb      	strb	r3, [r7, #11]
          break;
 80087aa:	e007      	b.n	80087bc <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80087ac:	6839      	ldr	r1, [r7, #0]
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f000 fa41 	bl	8008c36 <USBD_CtlError>
          err++;
 80087b4:	7afb      	ldrb	r3, [r7, #11]
 80087b6:	3301      	adds	r3, #1
 80087b8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80087ba:	bf00      	nop
      }
      break;
 80087bc:	e037      	b.n	800882e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	7c1b      	ldrb	r3, [r3, #16]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d109      	bne.n	80087da <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087ce:	f107 0208 	add.w	r2, r7, #8
 80087d2:	4610      	mov	r0, r2
 80087d4:	4798      	blx	r3
 80087d6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80087d8:	e029      	b.n	800882e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80087da:	6839      	ldr	r1, [r7, #0]
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f000 fa2a 	bl	8008c36 <USBD_CtlError>
        err++;
 80087e2:	7afb      	ldrb	r3, [r7, #11]
 80087e4:	3301      	adds	r3, #1
 80087e6:	72fb      	strb	r3, [r7, #11]
      break;
 80087e8:	e021      	b.n	800882e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	7c1b      	ldrb	r3, [r3, #16]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d10d      	bne.n	800880e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087fa:	f107 0208 	add.w	r2, r7, #8
 80087fe:	4610      	mov	r0, r2
 8008800:	4798      	blx	r3
 8008802:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	3301      	adds	r3, #1
 8008808:	2207      	movs	r2, #7
 800880a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800880c:	e00f      	b.n	800882e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800880e:	6839      	ldr	r1, [r7, #0]
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 fa10 	bl	8008c36 <USBD_CtlError>
        err++;
 8008816:	7afb      	ldrb	r3, [r7, #11]
 8008818:	3301      	adds	r3, #1
 800881a:	72fb      	strb	r3, [r7, #11]
      break;
 800881c:	e007      	b.n	800882e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800881e:	6839      	ldr	r1, [r7, #0]
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f000 fa08 	bl	8008c36 <USBD_CtlError>
      err++;
 8008826:	7afb      	ldrb	r3, [r7, #11]
 8008828:	3301      	adds	r3, #1
 800882a:	72fb      	strb	r3, [r7, #11]
      break;
 800882c:	bf00      	nop
  }

  if (err != 0U)
 800882e:	7afb      	ldrb	r3, [r7, #11]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d11e      	bne.n	8008872 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	88db      	ldrh	r3, [r3, #6]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d016      	beq.n	800886a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800883c:	893b      	ldrh	r3, [r7, #8]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00e      	beq.n	8008860 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	88da      	ldrh	r2, [r3, #6]
 8008846:	893b      	ldrh	r3, [r7, #8]
 8008848:	4293      	cmp	r3, r2
 800884a:	bf28      	it	cs
 800884c:	4613      	movcs	r3, r2
 800884e:	b29b      	uxth	r3, r3
 8008850:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008852:	893b      	ldrh	r3, [r7, #8]
 8008854:	461a      	mov	r2, r3
 8008856:	68f9      	ldr	r1, [r7, #12]
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 fa69 	bl	8008d30 <USBD_CtlSendData>
 800885e:	e009      	b.n	8008874 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008860:	6839      	ldr	r1, [r7, #0]
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 f9e7 	bl	8008c36 <USBD_CtlError>
 8008868:	e004      	b.n	8008874 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f000 fac1 	bl	8008df2 <USBD_CtlSendStatus>
 8008870:	e000      	b.n	8008874 <USBD_GetDescriptor+0x2cc>
    return;
 8008872:	bf00      	nop
  }
}
 8008874:	3710      	adds	r7, #16
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}
 800887a:	bf00      	nop

0800887c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b084      	sub	sp, #16
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	889b      	ldrh	r3, [r3, #4]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d131      	bne.n	80088f2 <USBD_SetAddress+0x76>
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	88db      	ldrh	r3, [r3, #6]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d12d      	bne.n	80088f2 <USBD_SetAddress+0x76>
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	885b      	ldrh	r3, [r3, #2]
 800889a:	2b7f      	cmp	r3, #127	@ 0x7f
 800889c:	d829      	bhi.n	80088f2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	885b      	ldrh	r3, [r3, #2]
 80088a2:	b2db      	uxtb	r3, r3
 80088a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088a8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	2b03      	cmp	r3, #3
 80088b4:	d104      	bne.n	80088c0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80088b6:	6839      	ldr	r1, [r7, #0]
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f000 f9bc 	bl	8008c36 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088be:	e01d      	b.n	80088fc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	7bfa      	ldrb	r2, [r7, #15]
 80088c4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80088c8:	7bfb      	ldrb	r3, [r7, #15]
 80088ca:	4619      	mov	r1, r3
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f000 ff19 	bl	8009704 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 fa8d 	bl	8008df2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80088d8:	7bfb      	ldrb	r3, [r7, #15]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d004      	beq.n	80088e8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2202      	movs	r2, #2
 80088e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088e6:	e009      	b.n	80088fc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2201      	movs	r2, #1
 80088ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088f0:	e004      	b.n	80088fc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80088f2:	6839      	ldr	r1, [r7, #0]
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 f99e 	bl	8008c36 <USBD_CtlError>
  }
}
 80088fa:	bf00      	nop
 80088fc:	bf00      	nop
 80088fe:	3710      	adds	r7, #16
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b084      	sub	sp, #16
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800890e:	2300      	movs	r3, #0
 8008910:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	885b      	ldrh	r3, [r3, #2]
 8008916:	b2da      	uxtb	r2, r3
 8008918:	4b4e      	ldr	r3, [pc, #312]	@ (8008a54 <USBD_SetConfig+0x150>)
 800891a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800891c:	4b4d      	ldr	r3, [pc, #308]	@ (8008a54 <USBD_SetConfig+0x150>)
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	2b01      	cmp	r3, #1
 8008922:	d905      	bls.n	8008930 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008924:	6839      	ldr	r1, [r7, #0]
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 f985 	bl	8008c36 <USBD_CtlError>
    return USBD_FAIL;
 800892c:	2303      	movs	r3, #3
 800892e:	e08c      	b.n	8008a4a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008936:	b2db      	uxtb	r3, r3
 8008938:	2b02      	cmp	r3, #2
 800893a:	d002      	beq.n	8008942 <USBD_SetConfig+0x3e>
 800893c:	2b03      	cmp	r3, #3
 800893e:	d029      	beq.n	8008994 <USBD_SetConfig+0x90>
 8008940:	e075      	b.n	8008a2e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008942:	4b44      	ldr	r3, [pc, #272]	@ (8008a54 <USBD_SetConfig+0x150>)
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d020      	beq.n	800898c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800894a:	4b42      	ldr	r3, [pc, #264]	@ (8008a54 <USBD_SetConfig+0x150>)
 800894c:	781b      	ldrb	r3, [r3, #0]
 800894e:	461a      	mov	r2, r3
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008954:	4b3f      	ldr	r3, [pc, #252]	@ (8008a54 <USBD_SetConfig+0x150>)
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	4619      	mov	r1, r3
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f7fe ffcf 	bl	80078fe <USBD_SetClassConfig>
 8008960:	4603      	mov	r3, r0
 8008962:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008964:	7bfb      	ldrb	r3, [r7, #15]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d008      	beq.n	800897c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800896a:	6839      	ldr	r1, [r7, #0]
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 f962 	bl	8008c36 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2202      	movs	r2, #2
 8008976:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800897a:	e065      	b.n	8008a48 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 fa38 	bl	8008df2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2203      	movs	r2, #3
 8008986:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800898a:	e05d      	b.n	8008a48 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f000 fa30 	bl	8008df2 <USBD_CtlSendStatus>
      break;
 8008992:	e059      	b.n	8008a48 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008994:	4b2f      	ldr	r3, [pc, #188]	@ (8008a54 <USBD_SetConfig+0x150>)
 8008996:	781b      	ldrb	r3, [r3, #0]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d112      	bne.n	80089c2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2202      	movs	r2, #2
 80089a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80089a4:	4b2b      	ldr	r3, [pc, #172]	@ (8008a54 <USBD_SetConfig+0x150>)
 80089a6:	781b      	ldrb	r3, [r3, #0]
 80089a8:	461a      	mov	r2, r3
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80089ae:	4b29      	ldr	r3, [pc, #164]	@ (8008a54 <USBD_SetConfig+0x150>)
 80089b0:	781b      	ldrb	r3, [r3, #0]
 80089b2:	4619      	mov	r1, r3
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f7fe ffbe 	bl	8007936 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 fa19 	bl	8008df2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80089c0:	e042      	b.n	8008a48 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80089c2:	4b24      	ldr	r3, [pc, #144]	@ (8008a54 <USBD_SetConfig+0x150>)
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	461a      	mov	r2, r3
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d02a      	beq.n	8008a26 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	4619      	mov	r1, r3
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f7fe ffac 	bl	8007936 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80089de:	4b1d      	ldr	r3, [pc, #116]	@ (8008a54 <USBD_SetConfig+0x150>)
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	461a      	mov	r2, r3
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80089e8:	4b1a      	ldr	r3, [pc, #104]	@ (8008a54 <USBD_SetConfig+0x150>)
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	4619      	mov	r1, r3
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f7fe ff85 	bl	80078fe <USBD_SetClassConfig>
 80089f4:	4603      	mov	r3, r0
 80089f6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80089f8:	7bfb      	ldrb	r3, [r7, #15]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d00f      	beq.n	8008a1e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80089fe:	6839      	ldr	r1, [r7, #0]
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 f918 	bl	8008c36 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	b2db      	uxtb	r3, r3
 8008a0c:	4619      	mov	r1, r3
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f7fe ff91 	bl	8007936 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2202      	movs	r2, #2
 8008a18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008a1c:	e014      	b.n	8008a48 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 f9e7 	bl	8008df2 <USBD_CtlSendStatus>
      break;
 8008a24:	e010      	b.n	8008a48 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f000 f9e3 	bl	8008df2 <USBD_CtlSendStatus>
      break;
 8008a2c:	e00c      	b.n	8008a48 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008a2e:	6839      	ldr	r1, [r7, #0]
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 f900 	bl	8008c36 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008a36:	4b07      	ldr	r3, [pc, #28]	@ (8008a54 <USBD_SetConfig+0x150>)
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f7fe ff7a 	bl	8007936 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008a42:	2303      	movs	r3, #3
 8008a44:	73fb      	strb	r3, [r7, #15]
      break;
 8008a46:	bf00      	nop
  }

  return ret;
 8008a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3710      	adds	r7, #16
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}
 8008a52:	bf00      	nop
 8008a54:	200002ac 	.word	0x200002ac

08008a58 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b082      	sub	sp, #8
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	88db      	ldrh	r3, [r3, #6]
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	d004      	beq.n	8008a74 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008a6a:	6839      	ldr	r1, [r7, #0]
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f000 f8e2 	bl	8008c36 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008a72:	e023      	b.n	8008abc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	2b02      	cmp	r3, #2
 8008a7e:	dc02      	bgt.n	8008a86 <USBD_GetConfig+0x2e>
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	dc03      	bgt.n	8008a8c <USBD_GetConfig+0x34>
 8008a84:	e015      	b.n	8008ab2 <USBD_GetConfig+0x5a>
 8008a86:	2b03      	cmp	r3, #3
 8008a88:	d00b      	beq.n	8008aa2 <USBD_GetConfig+0x4a>
 8008a8a:	e012      	b.n	8008ab2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	3308      	adds	r3, #8
 8008a96:	2201      	movs	r2, #1
 8008a98:	4619      	mov	r1, r3
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 f948 	bl	8008d30 <USBD_CtlSendData>
        break;
 8008aa0:	e00c      	b.n	8008abc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	3304      	adds	r3, #4
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f000 f940 	bl	8008d30 <USBD_CtlSendData>
        break;
 8008ab0:	e004      	b.n	8008abc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008ab2:	6839      	ldr	r1, [r7, #0]
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f000 f8be 	bl	8008c36 <USBD_CtlError>
        break;
 8008aba:	bf00      	nop
}
 8008abc:	bf00      	nop
 8008abe:	3708      	adds	r7, #8
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b082      	sub	sp, #8
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ad4:	b2db      	uxtb	r3, r3
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	2b02      	cmp	r3, #2
 8008ada:	d81e      	bhi.n	8008b1a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	88db      	ldrh	r3, [r3, #6]
 8008ae0:	2b02      	cmp	r3, #2
 8008ae2:	d004      	beq.n	8008aee <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008ae4:	6839      	ldr	r1, [r7, #0]
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 f8a5 	bl	8008c36 <USBD_CtlError>
        break;
 8008aec:	e01a      	b.n	8008b24 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2201      	movs	r2, #1
 8008af2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d005      	beq.n	8008b0a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	68db      	ldr	r3, [r3, #12]
 8008b02:	f043 0202 	orr.w	r2, r3, #2
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	330c      	adds	r3, #12
 8008b0e:	2202      	movs	r2, #2
 8008b10:	4619      	mov	r1, r3
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f000 f90c 	bl	8008d30 <USBD_CtlSendData>
      break;
 8008b18:	e004      	b.n	8008b24 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008b1a:	6839      	ldr	r1, [r7, #0]
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f88a 	bl	8008c36 <USBD_CtlError>
      break;
 8008b22:	bf00      	nop
  }
}
 8008b24:	bf00      	nop
 8008b26:	3708      	adds	r7, #8
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b082      	sub	sp, #8
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
 8008b34:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	885b      	ldrh	r3, [r3, #2]
 8008b3a:	2b01      	cmp	r3, #1
 8008b3c:	d107      	bne.n	8008b4e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2201      	movs	r2, #1
 8008b42:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f000 f953 	bl	8008df2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008b4c:	e013      	b.n	8008b76 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	885b      	ldrh	r3, [r3, #2]
 8008b52:	2b02      	cmp	r3, #2
 8008b54:	d10b      	bne.n	8008b6e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	889b      	ldrh	r3, [r3, #4]
 8008b5a:	0a1b      	lsrs	r3, r3, #8
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	b2da      	uxtb	r2, r3
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 f943 	bl	8008df2 <USBD_CtlSendStatus>
}
 8008b6c:	e003      	b.n	8008b76 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008b6e:	6839      	ldr	r1, [r7, #0]
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 f860 	bl	8008c36 <USBD_CtlError>
}
 8008b76:	bf00      	nop
 8008b78:	3708      	adds	r7, #8
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b082      	sub	sp, #8
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
 8008b86:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b8e:	b2db      	uxtb	r3, r3
 8008b90:	3b01      	subs	r3, #1
 8008b92:	2b02      	cmp	r3, #2
 8008b94:	d80b      	bhi.n	8008bae <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	885b      	ldrh	r3, [r3, #2]
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d10c      	bne.n	8008bb8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 f923 	bl	8008df2 <USBD_CtlSendStatus>
      }
      break;
 8008bac:	e004      	b.n	8008bb8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008bae:	6839      	ldr	r1, [r7, #0]
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 f840 	bl	8008c36 <USBD_CtlError>
      break;
 8008bb6:	e000      	b.n	8008bba <USBD_ClrFeature+0x3c>
      break;
 8008bb8:	bf00      	nop
  }
}
 8008bba:	bf00      	nop
 8008bbc:	3708      	adds	r7, #8
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}

08008bc2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008bc2:	b580      	push	{r7, lr}
 8008bc4:	b084      	sub	sp, #16
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	6078      	str	r0, [r7, #4]
 8008bca:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	781a      	ldrb	r2, [r3, #0]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	3301      	adds	r3, #1
 8008bdc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	781a      	ldrb	r2, [r3, #0]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	3301      	adds	r3, #1
 8008bea:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008bec:	68f8      	ldr	r0, [r7, #12]
 8008bee:	f7ff fa3f 	bl	8008070 <SWAPBYTE>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	3301      	adds	r3, #1
 8008bfe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	3301      	adds	r3, #1
 8008c04:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	f7ff fa32 	bl	8008070 <SWAPBYTE>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	461a      	mov	r2, r3
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	3301      	adds	r3, #1
 8008c18:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008c20:	68f8      	ldr	r0, [r7, #12]
 8008c22:	f7ff fa25 	bl	8008070 <SWAPBYTE>
 8008c26:	4603      	mov	r3, r0
 8008c28:	461a      	mov	r2, r3
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	80da      	strh	r2, [r3, #6]
}
 8008c2e:	bf00      	nop
 8008c30:	3710      	adds	r7, #16
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}

08008c36 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c36:	b580      	push	{r7, lr}
 8008c38:	b082      	sub	sp, #8
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]
 8008c3e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c40:	2180      	movs	r1, #128	@ 0x80
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f000 fcf4 	bl	8009630 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008c48:	2100      	movs	r1, #0
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 fcf0 	bl	8009630 <USBD_LL_StallEP>
}
 8008c50:	bf00      	nop
 8008c52:	3708      	adds	r7, #8
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b086      	sub	sp, #24
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	60f8      	str	r0, [r7, #12]
 8008c60:	60b9      	str	r1, [r7, #8]
 8008c62:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008c64:	2300      	movs	r3, #0
 8008c66:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d042      	beq.n	8008cf4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008c72:	6938      	ldr	r0, [r7, #16]
 8008c74:	f000 f842 	bl	8008cfc <USBD_GetLen>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	005b      	lsls	r3, r3, #1
 8008c7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c82:	d808      	bhi.n	8008c96 <USBD_GetString+0x3e>
 8008c84:	6938      	ldr	r0, [r7, #16]
 8008c86:	f000 f839 	bl	8008cfc <USBD_GetLen>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	005b      	lsls	r3, r3, #1
 8008c92:	b29a      	uxth	r2, r3
 8008c94:	e001      	b.n	8008c9a <USBD_GetString+0x42>
 8008c96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008c9e:	7dfb      	ldrb	r3, [r7, #23]
 8008ca0:	68ba      	ldr	r2, [r7, #8]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	687a      	ldr	r2, [r7, #4]
 8008ca6:	7812      	ldrb	r2, [r2, #0]
 8008ca8:	701a      	strb	r2, [r3, #0]
  idx++;
 8008caa:	7dfb      	ldrb	r3, [r7, #23]
 8008cac:	3301      	adds	r3, #1
 8008cae:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008cb0:	7dfb      	ldrb	r3, [r7, #23]
 8008cb2:	68ba      	ldr	r2, [r7, #8]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	2203      	movs	r2, #3
 8008cb8:	701a      	strb	r2, [r3, #0]
  idx++;
 8008cba:	7dfb      	ldrb	r3, [r7, #23]
 8008cbc:	3301      	adds	r3, #1
 8008cbe:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008cc0:	e013      	b.n	8008cea <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008cc2:	7dfb      	ldrb	r3, [r7, #23]
 8008cc4:	68ba      	ldr	r2, [r7, #8]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	693a      	ldr	r2, [r7, #16]
 8008cca:	7812      	ldrb	r2, [r2, #0]
 8008ccc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	3301      	adds	r3, #1
 8008cd2:	613b      	str	r3, [r7, #16]
    idx++;
 8008cd4:	7dfb      	ldrb	r3, [r7, #23]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008cda:	7dfb      	ldrb	r3, [r7, #23]
 8008cdc:	68ba      	ldr	r2, [r7, #8]
 8008cde:	4413      	add	r3, r2
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	701a      	strb	r2, [r3, #0]
    idx++;
 8008ce4:	7dfb      	ldrb	r3, [r7, #23]
 8008ce6:	3301      	adds	r3, #1
 8008ce8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	781b      	ldrb	r3, [r3, #0]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d1e7      	bne.n	8008cc2 <USBD_GetString+0x6a>
 8008cf2:	e000      	b.n	8008cf6 <USBD_GetString+0x9e>
    return;
 8008cf4:	bf00      	nop
  }
}
 8008cf6:	3718      	adds	r7, #24
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}

08008cfc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b085      	sub	sp, #20
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008d04:	2300      	movs	r3, #0
 8008d06:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008d0c:	e005      	b.n	8008d1a <USBD_GetLen+0x1e>
  {
    len++;
 8008d0e:	7bfb      	ldrb	r3, [r7, #15]
 8008d10:	3301      	adds	r3, #1
 8008d12:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	3301      	adds	r3, #1
 8008d18:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	781b      	ldrb	r3, [r3, #0]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1f5      	bne.n	8008d0e <USBD_GetLen+0x12>
  }

  return len;
 8008d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	3714      	adds	r7, #20
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr

08008d30 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b084      	sub	sp, #16
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	60f8      	str	r0, [r7, #12]
 8008d38:	60b9      	str	r1, [r7, #8]
 8008d3a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	2202      	movs	r2, #2
 8008d40:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	687a      	ldr	r2, [r7, #4]
 8008d48:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	68ba      	ldr	r2, [r7, #8]
 8008d4e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	68ba      	ldr	r2, [r7, #8]
 8008d5a:	2100      	movs	r1, #0
 8008d5c:	68f8      	ldr	r0, [r7, #12]
 8008d5e:	f000 fcf0 	bl	8009742 <USBD_LL_Transmit>

  return USBD_OK;
 8008d62:	2300      	movs	r3, #0
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3710      	adds	r7, #16
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}

08008d6c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b084      	sub	sp, #16
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	60f8      	str	r0, [r7, #12]
 8008d74:	60b9      	str	r1, [r7, #8]
 8008d76:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	68ba      	ldr	r2, [r7, #8]
 8008d7c:	2100      	movs	r1, #0
 8008d7e:	68f8      	ldr	r0, [r7, #12]
 8008d80:	f000 fcdf 	bl	8009742 <USBD_LL_Transmit>

  return USBD_OK;
 8008d84:	2300      	movs	r3, #0
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3710      	adds	r7, #16
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}

08008d8e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008d8e:	b580      	push	{r7, lr}
 8008d90:	b084      	sub	sp, #16
 8008d92:	af00      	add	r7, sp, #0
 8008d94:	60f8      	str	r0, [r7, #12]
 8008d96:	60b9      	str	r1, [r7, #8]
 8008d98:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2203      	movs	r2, #3
 8008d9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	68ba      	ldr	r2, [r7, #8]
 8008dae:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	687a      	ldr	r2, [r7, #4]
 8008db6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	68ba      	ldr	r2, [r7, #8]
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	68f8      	ldr	r0, [r7, #12]
 8008dc2:	f000 fcdf 	bl	8009784 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008dc6:	2300      	movs	r3, #0
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3710      	adds	r7, #16
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	68ba      	ldr	r2, [r7, #8]
 8008de0:	2100      	movs	r1, #0
 8008de2:	68f8      	ldr	r0, [r7, #12]
 8008de4:	f000 fcce 	bl	8009784 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008de8:	2300      	movs	r3, #0
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3710      	adds	r7, #16
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}

08008df2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008df2:	b580      	push	{r7, lr}
 8008df4:	b082      	sub	sp, #8
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2204      	movs	r2, #4
 8008dfe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008e02:	2300      	movs	r3, #0
 8008e04:	2200      	movs	r2, #0
 8008e06:	2100      	movs	r1, #0
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 fc9a 	bl	8009742 <USBD_LL_Transmit>

  return USBD_OK;
 8008e0e:	2300      	movs	r3, #0
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	3708      	adds	r7, #8
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}

08008e18 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b082      	sub	sp, #8
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2205      	movs	r2, #5
 8008e24:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e28:	2300      	movs	r3, #0
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	2100      	movs	r1, #0
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f000 fca8 	bl	8009784 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008e34:	2300      	movs	r3, #0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3708      	adds	r7, #8
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
	...

08008e40 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008e44:	2200      	movs	r2, #0
 8008e46:	4912      	ldr	r1, [pc, #72]	@ (8008e90 <MX_USB_DEVICE_Init+0x50>)
 8008e48:	4812      	ldr	r0, [pc, #72]	@ (8008e94 <MX_USB_DEVICE_Init+0x54>)
 8008e4a:	f7fe fcdb 	bl	8007804 <USBD_Init>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d001      	beq.n	8008e58 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008e54:	f7f8 f960 	bl	8001118 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008e58:	490f      	ldr	r1, [pc, #60]	@ (8008e98 <MX_USB_DEVICE_Init+0x58>)
 8008e5a:	480e      	ldr	r0, [pc, #56]	@ (8008e94 <MX_USB_DEVICE_Init+0x54>)
 8008e5c:	f7fe fd02 	bl	8007864 <USBD_RegisterClass>
 8008e60:	4603      	mov	r3, r0
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d001      	beq.n	8008e6a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008e66:	f7f8 f957 	bl	8001118 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008e6a:	490c      	ldr	r1, [pc, #48]	@ (8008e9c <MX_USB_DEVICE_Init+0x5c>)
 8008e6c:	4809      	ldr	r0, [pc, #36]	@ (8008e94 <MX_USB_DEVICE_Init+0x54>)
 8008e6e:	f7fe fbf9 	bl	8007664 <USBD_CDC_RegisterInterface>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d001      	beq.n	8008e7c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008e78:	f7f8 f94e 	bl	8001118 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008e7c:	4805      	ldr	r0, [pc, #20]	@ (8008e94 <MX_USB_DEVICE_Init+0x54>)
 8008e7e:	f7fe fd27 	bl	80078d0 <USBD_Start>
 8008e82:	4603      	mov	r3, r0
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d001      	beq.n	8008e8c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008e88:	f7f8 f946 	bl	8001118 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008e8c:	bf00      	nop
 8008e8e:	bd80      	pop	{r7, pc}
 8008e90:	200000ac 	.word	0x200000ac
 8008e94:	200002b0 	.word	0x200002b0
 8008e98:	20000018 	.word	0x20000018
 8008e9c:	20000098 	.word	0x20000098

08008ea0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	4905      	ldr	r1, [pc, #20]	@ (8008ebc <CDC_Init_FS+0x1c>)
 8008ea8:	4805      	ldr	r0, [pc, #20]	@ (8008ec0 <CDC_Init_FS+0x20>)
 8008eaa:	f7fe fbf5 	bl	8007698 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008eae:	4905      	ldr	r1, [pc, #20]	@ (8008ec4 <CDC_Init_FS+0x24>)
 8008eb0:	4803      	ldr	r0, [pc, #12]	@ (8008ec0 <CDC_Init_FS+0x20>)
 8008eb2:	f7fe fc13 	bl	80076dc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008eb6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	bd80      	pop	{r7, pc}
 8008ebc:	20000d8c 	.word	0x20000d8c
 8008ec0:	200002b0 	.word	0x200002b0
 8008ec4:	2000058c 	.word	0x2000058c

08008ec8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008ecc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr

08008ed8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008ed8:	b480      	push	{r7}
 8008eda:	b083      	sub	sp, #12
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	4603      	mov	r3, r0
 8008ee0:	6039      	str	r1, [r7, #0]
 8008ee2:	71fb      	strb	r3, [r7, #7]
 8008ee4:	4613      	mov	r3, r2
 8008ee6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008ee8:	79fb      	ldrb	r3, [r7, #7]
 8008eea:	2b23      	cmp	r3, #35	@ 0x23
 8008eec:	d84a      	bhi.n	8008f84 <CDC_Control_FS+0xac>
 8008eee:	a201      	add	r2, pc, #4	@ (adr r2, 8008ef4 <CDC_Control_FS+0x1c>)
 8008ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ef4:	08008f85 	.word	0x08008f85
 8008ef8:	08008f85 	.word	0x08008f85
 8008efc:	08008f85 	.word	0x08008f85
 8008f00:	08008f85 	.word	0x08008f85
 8008f04:	08008f85 	.word	0x08008f85
 8008f08:	08008f85 	.word	0x08008f85
 8008f0c:	08008f85 	.word	0x08008f85
 8008f10:	08008f85 	.word	0x08008f85
 8008f14:	08008f85 	.word	0x08008f85
 8008f18:	08008f85 	.word	0x08008f85
 8008f1c:	08008f85 	.word	0x08008f85
 8008f20:	08008f85 	.word	0x08008f85
 8008f24:	08008f85 	.word	0x08008f85
 8008f28:	08008f85 	.word	0x08008f85
 8008f2c:	08008f85 	.word	0x08008f85
 8008f30:	08008f85 	.word	0x08008f85
 8008f34:	08008f85 	.word	0x08008f85
 8008f38:	08008f85 	.word	0x08008f85
 8008f3c:	08008f85 	.word	0x08008f85
 8008f40:	08008f85 	.word	0x08008f85
 8008f44:	08008f85 	.word	0x08008f85
 8008f48:	08008f85 	.word	0x08008f85
 8008f4c:	08008f85 	.word	0x08008f85
 8008f50:	08008f85 	.word	0x08008f85
 8008f54:	08008f85 	.word	0x08008f85
 8008f58:	08008f85 	.word	0x08008f85
 8008f5c:	08008f85 	.word	0x08008f85
 8008f60:	08008f85 	.word	0x08008f85
 8008f64:	08008f85 	.word	0x08008f85
 8008f68:	08008f85 	.word	0x08008f85
 8008f6c:	08008f85 	.word	0x08008f85
 8008f70:	08008f85 	.word	0x08008f85
 8008f74:	08008f85 	.word	0x08008f85
 8008f78:	08008f85 	.word	0x08008f85
 8008f7c:	08008f85 	.word	0x08008f85
 8008f80:	08008f85 	.word	0x08008f85
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008f84:	bf00      	nop
  }

  return (USBD_OK);
 8008f86:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b082      	sub	sp, #8
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008f9e:	6879      	ldr	r1, [r7, #4]
 8008fa0:	4805      	ldr	r0, [pc, #20]	@ (8008fb8 <CDC_Receive_FS+0x24>)
 8008fa2:	f7fe fb9b 	bl	80076dc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008fa6:	4804      	ldr	r0, [pc, #16]	@ (8008fb8 <CDC_Receive_FS+0x24>)
 8008fa8:	f7fe fbf6 	bl	8007798 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008fac:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3708      	adds	r7, #8
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}
 8008fb6:	bf00      	nop
 8008fb8:	200002b0 	.word	0x200002b0

08008fbc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8009004 <CDC_Transmit_FS+0x48>)
 8008fce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008fd2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d001      	beq.n	8008fe2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008fde:	2301      	movs	r3, #1
 8008fe0:	e00b      	b.n	8008ffa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008fe2:	887b      	ldrh	r3, [r7, #2]
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	6879      	ldr	r1, [r7, #4]
 8008fe8:	4806      	ldr	r0, [pc, #24]	@ (8009004 <CDC_Transmit_FS+0x48>)
 8008fea:	f7fe fb55 	bl	8007698 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008fee:	4805      	ldr	r0, [pc, #20]	@ (8009004 <CDC_Transmit_FS+0x48>)
 8008ff0:	f7fe fb92 	bl	8007718 <USBD_CDC_TransmitPacket>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3710      	adds	r7, #16
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
 8009002:	bf00      	nop
 8009004:	200002b0 	.word	0x200002b0

08009008 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009008:	b480      	push	{r7}
 800900a:	b087      	sub	sp, #28
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	4613      	mov	r3, r2
 8009014:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009016:	2300      	movs	r3, #0
 8009018:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800901a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800901e:	4618      	mov	r0, r3
 8009020:	371c      	adds	r7, #28
 8009022:	46bd      	mov	sp, r7
 8009024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009028:	4770      	bx	lr
	...

0800902c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800902c:	b480      	push	{r7}
 800902e:	b083      	sub	sp, #12
 8009030:	af00      	add	r7, sp, #0
 8009032:	4603      	mov	r3, r0
 8009034:	6039      	str	r1, [r7, #0]
 8009036:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	2212      	movs	r2, #18
 800903c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800903e:	4b03      	ldr	r3, [pc, #12]	@ (800904c <USBD_FS_DeviceDescriptor+0x20>)
}
 8009040:	4618      	mov	r0, r3
 8009042:	370c      	adds	r7, #12
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr
 800904c:	200000c8 	.word	0x200000c8

08009050 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009050:	b480      	push	{r7}
 8009052:	b083      	sub	sp, #12
 8009054:	af00      	add	r7, sp, #0
 8009056:	4603      	mov	r3, r0
 8009058:	6039      	str	r1, [r7, #0]
 800905a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	2204      	movs	r2, #4
 8009060:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009062:	4b03      	ldr	r3, [pc, #12]	@ (8009070 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009064:	4618      	mov	r0, r3
 8009066:	370c      	adds	r7, #12
 8009068:	46bd      	mov	sp, r7
 800906a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906e:	4770      	bx	lr
 8009070:	200000dc 	.word	0x200000dc

08009074 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b082      	sub	sp, #8
 8009078:	af00      	add	r7, sp, #0
 800907a:	4603      	mov	r3, r0
 800907c:	6039      	str	r1, [r7, #0]
 800907e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009080:	79fb      	ldrb	r3, [r7, #7]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d105      	bne.n	8009092 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009086:	683a      	ldr	r2, [r7, #0]
 8009088:	4907      	ldr	r1, [pc, #28]	@ (80090a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800908a:	4808      	ldr	r0, [pc, #32]	@ (80090ac <USBD_FS_ProductStrDescriptor+0x38>)
 800908c:	f7ff fde4 	bl	8008c58 <USBD_GetString>
 8009090:	e004      	b.n	800909c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009092:	683a      	ldr	r2, [r7, #0]
 8009094:	4904      	ldr	r1, [pc, #16]	@ (80090a8 <USBD_FS_ProductStrDescriptor+0x34>)
 8009096:	4805      	ldr	r0, [pc, #20]	@ (80090ac <USBD_FS_ProductStrDescriptor+0x38>)
 8009098:	f7ff fdde 	bl	8008c58 <USBD_GetString>
  }
  return USBD_StrDesc;
 800909c:	4b02      	ldr	r3, [pc, #8]	@ (80090a8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3708      	adds	r7, #8
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	bf00      	nop
 80090a8:	2000158c 	.word	0x2000158c
 80090ac:	0800a3d8 	.word	0x0800a3d8

080090b0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b082      	sub	sp, #8
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	4603      	mov	r3, r0
 80090b8:	6039      	str	r1, [r7, #0]
 80090ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80090bc:	683a      	ldr	r2, [r7, #0]
 80090be:	4904      	ldr	r1, [pc, #16]	@ (80090d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80090c0:	4804      	ldr	r0, [pc, #16]	@ (80090d4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80090c2:	f7ff fdc9 	bl	8008c58 <USBD_GetString>
  return USBD_StrDesc;
 80090c6:	4b02      	ldr	r3, [pc, #8]	@ (80090d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3708      	adds	r7, #8
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}
 80090d0:	2000158c 	.word	0x2000158c
 80090d4:	0800a3f0 	.word	0x0800a3f0

080090d8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b082      	sub	sp, #8
 80090dc:	af00      	add	r7, sp, #0
 80090de:	4603      	mov	r3, r0
 80090e0:	6039      	str	r1, [r7, #0]
 80090e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	221a      	movs	r2, #26
 80090e8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80090ea:	f000 f843 	bl	8009174 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80090ee:	4b02      	ldr	r3, [pc, #8]	@ (80090f8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3708      	adds	r7, #8
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bd80      	pop	{r7, pc}
 80090f8:	200000e0 	.word	0x200000e0

080090fc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b082      	sub	sp, #8
 8009100:	af00      	add	r7, sp, #0
 8009102:	4603      	mov	r3, r0
 8009104:	6039      	str	r1, [r7, #0]
 8009106:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009108:	79fb      	ldrb	r3, [r7, #7]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d105      	bne.n	800911a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800910e:	683a      	ldr	r2, [r7, #0]
 8009110:	4907      	ldr	r1, [pc, #28]	@ (8009130 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009112:	4808      	ldr	r0, [pc, #32]	@ (8009134 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009114:	f7ff fda0 	bl	8008c58 <USBD_GetString>
 8009118:	e004      	b.n	8009124 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800911a:	683a      	ldr	r2, [r7, #0]
 800911c:	4904      	ldr	r1, [pc, #16]	@ (8009130 <USBD_FS_ConfigStrDescriptor+0x34>)
 800911e:	4805      	ldr	r0, [pc, #20]	@ (8009134 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009120:	f7ff fd9a 	bl	8008c58 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009124:	4b02      	ldr	r3, [pc, #8]	@ (8009130 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009126:	4618      	mov	r0, r3
 8009128:	3708      	adds	r7, #8
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}
 800912e:	bf00      	nop
 8009130:	2000158c 	.word	0x2000158c
 8009134:	0800a404 	.word	0x0800a404

08009138 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b082      	sub	sp, #8
 800913c:	af00      	add	r7, sp, #0
 800913e:	4603      	mov	r3, r0
 8009140:	6039      	str	r1, [r7, #0]
 8009142:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009144:	79fb      	ldrb	r3, [r7, #7]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d105      	bne.n	8009156 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800914a:	683a      	ldr	r2, [r7, #0]
 800914c:	4907      	ldr	r1, [pc, #28]	@ (800916c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800914e:	4808      	ldr	r0, [pc, #32]	@ (8009170 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009150:	f7ff fd82 	bl	8008c58 <USBD_GetString>
 8009154:	e004      	b.n	8009160 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009156:	683a      	ldr	r2, [r7, #0]
 8009158:	4904      	ldr	r1, [pc, #16]	@ (800916c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800915a:	4805      	ldr	r0, [pc, #20]	@ (8009170 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800915c:	f7ff fd7c 	bl	8008c58 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009160:	4b02      	ldr	r3, [pc, #8]	@ (800916c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009162:	4618      	mov	r0, r3
 8009164:	3708      	adds	r7, #8
 8009166:	46bd      	mov	sp, r7
 8009168:	bd80      	pop	{r7, pc}
 800916a:	bf00      	nop
 800916c:	2000158c 	.word	0x2000158c
 8009170:	0800a410 	.word	0x0800a410

08009174 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800917a:	4b0f      	ldr	r3, [pc, #60]	@ (80091b8 <Get_SerialNum+0x44>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009180:	4b0e      	ldr	r3, [pc, #56]	@ (80091bc <Get_SerialNum+0x48>)
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009186:	4b0e      	ldr	r3, [pc, #56]	@ (80091c0 <Get_SerialNum+0x4c>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800918c:	68fa      	ldr	r2, [r7, #12]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	4413      	add	r3, r2
 8009192:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d009      	beq.n	80091ae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800919a:	2208      	movs	r2, #8
 800919c:	4909      	ldr	r1, [pc, #36]	@ (80091c4 <Get_SerialNum+0x50>)
 800919e:	68f8      	ldr	r0, [r7, #12]
 80091a0:	f000 f814 	bl	80091cc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80091a4:	2204      	movs	r2, #4
 80091a6:	4908      	ldr	r1, [pc, #32]	@ (80091c8 <Get_SerialNum+0x54>)
 80091a8:	68b8      	ldr	r0, [r7, #8]
 80091aa:	f000 f80f 	bl	80091cc <IntToUnicode>
  }
}
 80091ae:	bf00      	nop
 80091b0:	3710      	adds	r7, #16
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}
 80091b6:	bf00      	nop
 80091b8:	1fff7a10 	.word	0x1fff7a10
 80091bc:	1fff7a14 	.word	0x1fff7a14
 80091c0:	1fff7a18 	.word	0x1fff7a18
 80091c4:	200000e2 	.word	0x200000e2
 80091c8:	200000f2 	.word	0x200000f2

080091cc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80091cc:	b480      	push	{r7}
 80091ce:	b087      	sub	sp, #28
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	60f8      	str	r0, [r7, #12]
 80091d4:	60b9      	str	r1, [r7, #8]
 80091d6:	4613      	mov	r3, r2
 80091d8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80091da:	2300      	movs	r3, #0
 80091dc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80091de:	2300      	movs	r3, #0
 80091e0:	75fb      	strb	r3, [r7, #23]
 80091e2:	e027      	b.n	8009234 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	0f1b      	lsrs	r3, r3, #28
 80091e8:	2b09      	cmp	r3, #9
 80091ea:	d80b      	bhi.n	8009204 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	0f1b      	lsrs	r3, r3, #28
 80091f0:	b2da      	uxtb	r2, r3
 80091f2:	7dfb      	ldrb	r3, [r7, #23]
 80091f4:	005b      	lsls	r3, r3, #1
 80091f6:	4619      	mov	r1, r3
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	440b      	add	r3, r1
 80091fc:	3230      	adds	r2, #48	@ 0x30
 80091fe:	b2d2      	uxtb	r2, r2
 8009200:	701a      	strb	r2, [r3, #0]
 8009202:	e00a      	b.n	800921a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	0f1b      	lsrs	r3, r3, #28
 8009208:	b2da      	uxtb	r2, r3
 800920a:	7dfb      	ldrb	r3, [r7, #23]
 800920c:	005b      	lsls	r3, r3, #1
 800920e:	4619      	mov	r1, r3
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	440b      	add	r3, r1
 8009214:	3237      	adds	r2, #55	@ 0x37
 8009216:	b2d2      	uxtb	r2, r2
 8009218:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	011b      	lsls	r3, r3, #4
 800921e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009220:	7dfb      	ldrb	r3, [r7, #23]
 8009222:	005b      	lsls	r3, r3, #1
 8009224:	3301      	adds	r3, #1
 8009226:	68ba      	ldr	r2, [r7, #8]
 8009228:	4413      	add	r3, r2
 800922a:	2200      	movs	r2, #0
 800922c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800922e:	7dfb      	ldrb	r3, [r7, #23]
 8009230:	3301      	adds	r3, #1
 8009232:	75fb      	strb	r3, [r7, #23]
 8009234:	7dfa      	ldrb	r2, [r7, #23]
 8009236:	79fb      	ldrb	r3, [r7, #7]
 8009238:	429a      	cmp	r2, r3
 800923a:	d3d3      	bcc.n	80091e4 <IntToUnicode+0x18>
  }
}
 800923c:	bf00      	nop
 800923e:	bf00      	nop
 8009240:	371c      	adds	r7, #28
 8009242:	46bd      	mov	sp, r7
 8009244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009248:	4770      	bx	lr
	...

0800924c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b08a      	sub	sp, #40	@ 0x28
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009254:	f107 0314 	add.w	r3, r7, #20
 8009258:	2200      	movs	r2, #0
 800925a:	601a      	str	r2, [r3, #0]
 800925c:	605a      	str	r2, [r3, #4]
 800925e:	609a      	str	r2, [r3, #8]
 8009260:	60da      	str	r2, [r3, #12]
 8009262:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800926c:	d13a      	bne.n	80092e4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800926e:	2300      	movs	r3, #0
 8009270:	613b      	str	r3, [r7, #16]
 8009272:	4b1e      	ldr	r3, [pc, #120]	@ (80092ec <HAL_PCD_MspInit+0xa0>)
 8009274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009276:	4a1d      	ldr	r2, [pc, #116]	@ (80092ec <HAL_PCD_MspInit+0xa0>)
 8009278:	f043 0301 	orr.w	r3, r3, #1
 800927c:	6313      	str	r3, [r2, #48]	@ 0x30
 800927e:	4b1b      	ldr	r3, [pc, #108]	@ (80092ec <HAL_PCD_MspInit+0xa0>)
 8009280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009282:	f003 0301 	and.w	r3, r3, #1
 8009286:	613b      	str	r3, [r7, #16]
 8009288:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800928a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800928e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009290:	2302      	movs	r3, #2
 8009292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009294:	2300      	movs	r3, #0
 8009296:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009298:	2300      	movs	r3, #0
 800929a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800929c:	230a      	movs	r3, #10
 800929e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80092a0:	f107 0314 	add.w	r3, r7, #20
 80092a4:	4619      	mov	r1, r3
 80092a6:	4812      	ldr	r0, [pc, #72]	@ (80092f0 <HAL_PCD_MspInit+0xa4>)
 80092a8:	f7f8 fb16 	bl	80018d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80092ac:	4b0f      	ldr	r3, [pc, #60]	@ (80092ec <HAL_PCD_MspInit+0xa0>)
 80092ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092b0:	4a0e      	ldr	r2, [pc, #56]	@ (80092ec <HAL_PCD_MspInit+0xa0>)
 80092b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092b6:	6353      	str	r3, [r2, #52]	@ 0x34
 80092b8:	2300      	movs	r3, #0
 80092ba:	60fb      	str	r3, [r7, #12]
 80092bc:	4b0b      	ldr	r3, [pc, #44]	@ (80092ec <HAL_PCD_MspInit+0xa0>)
 80092be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092c0:	4a0a      	ldr	r2, [pc, #40]	@ (80092ec <HAL_PCD_MspInit+0xa0>)
 80092c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80092c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80092c8:	4b08      	ldr	r3, [pc, #32]	@ (80092ec <HAL_PCD_MspInit+0xa0>)
 80092ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80092d0:	60fb      	str	r3, [r7, #12]
 80092d2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80092d4:	2200      	movs	r2, #0
 80092d6:	2100      	movs	r1, #0
 80092d8:	2043      	movs	r0, #67	@ 0x43
 80092da:	f7f8 fa34 	bl	8001746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80092de:	2043      	movs	r0, #67	@ 0x43
 80092e0:	f7f8 fa4d 	bl	800177e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80092e4:	bf00      	nop
 80092e6:	3728      	adds	r7, #40	@ 0x28
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}
 80092ec:	40023800 	.word	0x40023800
 80092f0:	40020000 	.word	0x40020000

080092f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b082      	sub	sp, #8
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009308:	4619      	mov	r1, r3
 800930a:	4610      	mov	r0, r2
 800930c:	f7fe fb2d 	bl	800796a <USBD_LL_SetupStage>
}
 8009310:	bf00      	nop
 8009312:	3708      	adds	r7, #8
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}

08009318 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	460b      	mov	r3, r1
 8009322:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800932a:	78fa      	ldrb	r2, [r7, #3]
 800932c:	6879      	ldr	r1, [r7, #4]
 800932e:	4613      	mov	r3, r2
 8009330:	00db      	lsls	r3, r3, #3
 8009332:	4413      	add	r3, r2
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	440b      	add	r3, r1
 8009338:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	78fb      	ldrb	r3, [r7, #3]
 8009340:	4619      	mov	r1, r3
 8009342:	f7fe fb67 	bl	8007a14 <USBD_LL_DataOutStage>
}
 8009346:	bf00      	nop
 8009348:	3708      	adds	r7, #8
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}

0800934e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800934e:	b580      	push	{r7, lr}
 8009350:	b082      	sub	sp, #8
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
 8009356:	460b      	mov	r3, r1
 8009358:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009360:	78fa      	ldrb	r2, [r7, #3]
 8009362:	6879      	ldr	r1, [r7, #4]
 8009364:	4613      	mov	r3, r2
 8009366:	00db      	lsls	r3, r3, #3
 8009368:	4413      	add	r3, r2
 800936a:	009b      	lsls	r3, r3, #2
 800936c:	440b      	add	r3, r1
 800936e:	3320      	adds	r3, #32
 8009370:	681a      	ldr	r2, [r3, #0]
 8009372:	78fb      	ldrb	r3, [r7, #3]
 8009374:	4619      	mov	r1, r3
 8009376:	f7fe fc09 	bl	8007b8c <USBD_LL_DataInStage>
}
 800937a:	bf00      	nop
 800937c:	3708      	adds	r7, #8
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}

08009382 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009382:	b580      	push	{r7, lr}
 8009384:	b082      	sub	sp, #8
 8009386:	af00      	add	r7, sp, #0
 8009388:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009390:	4618      	mov	r0, r3
 8009392:	f7fe fd4d 	bl	8007e30 <USBD_LL_SOF>
}
 8009396:	bf00      	nop
 8009398:	3708      	adds	r7, #8
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}

0800939e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800939e:	b580      	push	{r7, lr}
 80093a0:	b084      	sub	sp, #16
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80093a6:	2301      	movs	r3, #1
 80093a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	79db      	ldrb	r3, [r3, #7]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d102      	bne.n	80093b8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80093b2:	2300      	movs	r3, #0
 80093b4:	73fb      	strb	r3, [r7, #15]
 80093b6:	e008      	b.n	80093ca <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	79db      	ldrb	r3, [r3, #7]
 80093bc:	2b02      	cmp	r3, #2
 80093be:	d102      	bne.n	80093c6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80093c0:	2301      	movs	r3, #1
 80093c2:	73fb      	strb	r3, [r7, #15]
 80093c4:	e001      	b.n	80093ca <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80093c6:	f7f7 fea7 	bl	8001118 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80093d0:	7bfa      	ldrb	r2, [r7, #15]
 80093d2:	4611      	mov	r1, r2
 80093d4:	4618      	mov	r0, r3
 80093d6:	f7fe fce7 	bl	8007da8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80093e0:	4618      	mov	r0, r3
 80093e2:	f7fe fc8e 	bl	8007d02 <USBD_LL_Reset>
}
 80093e6:	bf00      	nop
 80093e8:	3710      	adds	r7, #16
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}
	...

080093f0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b082      	sub	sp, #8
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80093fe:	4618      	mov	r0, r3
 8009400:	f7fe fce2 	bl	8007dc8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	687a      	ldr	r2, [r7, #4]
 8009410:	6812      	ldr	r2, [r2, #0]
 8009412:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009416:	f043 0301 	orr.w	r3, r3, #1
 800941a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	7adb      	ldrb	r3, [r3, #11]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d005      	beq.n	8009430 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009424:	4b04      	ldr	r3, [pc, #16]	@ (8009438 <HAL_PCD_SuspendCallback+0x48>)
 8009426:	691b      	ldr	r3, [r3, #16]
 8009428:	4a03      	ldr	r2, [pc, #12]	@ (8009438 <HAL_PCD_SuspendCallback+0x48>)
 800942a:	f043 0306 	orr.w	r3, r3, #6
 800942e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009430:	bf00      	nop
 8009432:	3708      	adds	r7, #8
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}
 8009438:	e000ed00 	.word	0xe000ed00

0800943c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b082      	sub	sp, #8
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800944a:	4618      	mov	r0, r3
 800944c:	f7fe fcd8 	bl	8007e00 <USBD_LL_Resume>
}
 8009450:	bf00      	nop
 8009452:	3708      	adds	r7, #8
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}

08009458 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b082      	sub	sp, #8
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
 8009460:	460b      	mov	r3, r1
 8009462:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800946a:	78fa      	ldrb	r2, [r7, #3]
 800946c:	4611      	mov	r1, r2
 800946e:	4618      	mov	r0, r3
 8009470:	f7fe fd30 	bl	8007ed4 <USBD_LL_IsoOUTIncomplete>
}
 8009474:	bf00      	nop
 8009476:	3708      	adds	r7, #8
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b082      	sub	sp, #8
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
 8009484:	460b      	mov	r3, r1
 8009486:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800948e:	78fa      	ldrb	r2, [r7, #3]
 8009490:	4611      	mov	r1, r2
 8009492:	4618      	mov	r0, r3
 8009494:	f7fe fcec 	bl	8007e70 <USBD_LL_IsoINIncomplete>
}
 8009498:	bf00      	nop
 800949a:	3708      	adds	r7, #8
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b082      	sub	sp, #8
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80094ae:	4618      	mov	r0, r3
 80094b0:	f7fe fd42 	bl	8007f38 <USBD_LL_DevConnected>
}
 80094b4:	bf00      	nop
 80094b6:	3708      	adds	r7, #8
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}

080094bc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b082      	sub	sp, #8
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80094ca:	4618      	mov	r0, r3
 80094cc:	f7fe fd3f 	bl	8007f4e <USBD_LL_DevDisconnected>
}
 80094d0:	bf00      	nop
 80094d2:	3708      	adds	r7, #8
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}

080094d8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b082      	sub	sp, #8
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	781b      	ldrb	r3, [r3, #0]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d13c      	bne.n	8009562 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80094e8:	4a20      	ldr	r2, [pc, #128]	@ (800956c <USBD_LL_Init+0x94>)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	4a1e      	ldr	r2, [pc, #120]	@ (800956c <USBD_LL_Init+0x94>)
 80094f4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80094f8:	4b1c      	ldr	r3, [pc, #112]	@ (800956c <USBD_LL_Init+0x94>)
 80094fa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80094fe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009500:	4b1a      	ldr	r3, [pc, #104]	@ (800956c <USBD_LL_Init+0x94>)
 8009502:	2204      	movs	r2, #4
 8009504:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009506:	4b19      	ldr	r3, [pc, #100]	@ (800956c <USBD_LL_Init+0x94>)
 8009508:	2202      	movs	r2, #2
 800950a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800950c:	4b17      	ldr	r3, [pc, #92]	@ (800956c <USBD_LL_Init+0x94>)
 800950e:	2200      	movs	r2, #0
 8009510:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009512:	4b16      	ldr	r3, [pc, #88]	@ (800956c <USBD_LL_Init+0x94>)
 8009514:	2202      	movs	r2, #2
 8009516:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009518:	4b14      	ldr	r3, [pc, #80]	@ (800956c <USBD_LL_Init+0x94>)
 800951a:	2200      	movs	r2, #0
 800951c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800951e:	4b13      	ldr	r3, [pc, #76]	@ (800956c <USBD_LL_Init+0x94>)
 8009520:	2200      	movs	r2, #0
 8009522:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009524:	4b11      	ldr	r3, [pc, #68]	@ (800956c <USBD_LL_Init+0x94>)
 8009526:	2200      	movs	r2, #0
 8009528:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800952a:	4b10      	ldr	r3, [pc, #64]	@ (800956c <USBD_LL_Init+0x94>)
 800952c:	2200      	movs	r2, #0
 800952e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009530:	4b0e      	ldr	r3, [pc, #56]	@ (800956c <USBD_LL_Init+0x94>)
 8009532:	2200      	movs	r2, #0
 8009534:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009536:	480d      	ldr	r0, [pc, #52]	@ (800956c <USBD_LL_Init+0x94>)
 8009538:	f7f9 f824 	bl	8002584 <HAL_PCD_Init>
 800953c:	4603      	mov	r3, r0
 800953e:	2b00      	cmp	r3, #0
 8009540:	d001      	beq.n	8009546 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009542:	f7f7 fde9 	bl	8001118 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009546:	2180      	movs	r1, #128	@ 0x80
 8009548:	4808      	ldr	r0, [pc, #32]	@ (800956c <USBD_LL_Init+0x94>)
 800954a:	f7fa fa50 	bl	80039ee <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800954e:	2240      	movs	r2, #64	@ 0x40
 8009550:	2100      	movs	r1, #0
 8009552:	4806      	ldr	r0, [pc, #24]	@ (800956c <USBD_LL_Init+0x94>)
 8009554:	f7fa fa04 	bl	8003960 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009558:	2280      	movs	r2, #128	@ 0x80
 800955a:	2101      	movs	r1, #1
 800955c:	4803      	ldr	r0, [pc, #12]	@ (800956c <USBD_LL_Init+0x94>)
 800955e:	f7fa f9ff 	bl	8003960 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009562:	2300      	movs	r3, #0
}
 8009564:	4618      	mov	r0, r3
 8009566:	3708      	adds	r7, #8
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}
 800956c:	2000178c 	.word	0x2000178c

08009570 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b084      	sub	sp, #16
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009578:	2300      	movs	r3, #0
 800957a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800957c:	2300      	movs	r3, #0
 800957e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009586:	4618      	mov	r0, r3
 8009588:	f7f9 f90b 	bl	80027a2 <HAL_PCD_Start>
 800958c:	4603      	mov	r3, r0
 800958e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009590:	7bfb      	ldrb	r3, [r7, #15]
 8009592:	4618      	mov	r0, r3
 8009594:	f000 f942 	bl	800981c <USBD_Get_USB_Status>
 8009598:	4603      	mov	r3, r0
 800959a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800959c:	7bbb      	ldrb	r3, [r7, #14]
}
 800959e:	4618      	mov	r0, r3
 80095a0:	3710      	adds	r7, #16
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}

080095a6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80095a6:	b580      	push	{r7, lr}
 80095a8:	b084      	sub	sp, #16
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	6078      	str	r0, [r7, #4]
 80095ae:	4608      	mov	r0, r1
 80095b0:	4611      	mov	r1, r2
 80095b2:	461a      	mov	r2, r3
 80095b4:	4603      	mov	r3, r0
 80095b6:	70fb      	strb	r3, [r7, #3]
 80095b8:	460b      	mov	r3, r1
 80095ba:	70bb      	strb	r3, [r7, #2]
 80095bc:	4613      	mov	r3, r2
 80095be:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095c0:	2300      	movs	r3, #0
 80095c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095c4:	2300      	movs	r3, #0
 80095c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80095ce:	78bb      	ldrb	r3, [r7, #2]
 80095d0:	883a      	ldrh	r2, [r7, #0]
 80095d2:	78f9      	ldrb	r1, [r7, #3]
 80095d4:	f7f9 fddf 	bl	8003196 <HAL_PCD_EP_Open>
 80095d8:	4603      	mov	r3, r0
 80095da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095dc:	7bfb      	ldrb	r3, [r7, #15]
 80095de:	4618      	mov	r0, r3
 80095e0:	f000 f91c 	bl	800981c <USBD_Get_USB_Status>
 80095e4:	4603      	mov	r3, r0
 80095e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	3710      	adds	r7, #16
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}

080095f2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095f2:	b580      	push	{r7, lr}
 80095f4:	b084      	sub	sp, #16
 80095f6:	af00      	add	r7, sp, #0
 80095f8:	6078      	str	r0, [r7, #4]
 80095fa:	460b      	mov	r3, r1
 80095fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095fe:	2300      	movs	r3, #0
 8009600:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009602:	2300      	movs	r3, #0
 8009604:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800960c:	78fa      	ldrb	r2, [r7, #3]
 800960e:	4611      	mov	r1, r2
 8009610:	4618      	mov	r0, r3
 8009612:	f7f9 fe2a 	bl	800326a <HAL_PCD_EP_Close>
 8009616:	4603      	mov	r3, r0
 8009618:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800961a:	7bfb      	ldrb	r3, [r7, #15]
 800961c:	4618      	mov	r0, r3
 800961e:	f000 f8fd 	bl	800981c <USBD_Get_USB_Status>
 8009622:	4603      	mov	r3, r0
 8009624:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009626:	7bbb      	ldrb	r3, [r7, #14]
}
 8009628:	4618      	mov	r0, r3
 800962a:	3710      	adds	r7, #16
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b084      	sub	sp, #16
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	460b      	mov	r3, r1
 800963a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800963c:	2300      	movs	r3, #0
 800963e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009640:	2300      	movs	r3, #0
 8009642:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800964a:	78fa      	ldrb	r2, [r7, #3]
 800964c:	4611      	mov	r1, r2
 800964e:	4618      	mov	r0, r3
 8009650:	f7f9 fee2 	bl	8003418 <HAL_PCD_EP_SetStall>
 8009654:	4603      	mov	r3, r0
 8009656:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009658:	7bfb      	ldrb	r3, [r7, #15]
 800965a:	4618      	mov	r0, r3
 800965c:	f000 f8de 	bl	800981c <USBD_Get_USB_Status>
 8009660:	4603      	mov	r3, r0
 8009662:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009664:	7bbb      	ldrb	r3, [r7, #14]
}
 8009666:	4618      	mov	r0, r3
 8009668:	3710      	adds	r7, #16
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}

0800966e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800966e:	b580      	push	{r7, lr}
 8009670:	b084      	sub	sp, #16
 8009672:	af00      	add	r7, sp, #0
 8009674:	6078      	str	r0, [r7, #4]
 8009676:	460b      	mov	r3, r1
 8009678:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800967a:	2300      	movs	r3, #0
 800967c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800967e:	2300      	movs	r3, #0
 8009680:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009688:	78fa      	ldrb	r2, [r7, #3]
 800968a:	4611      	mov	r1, r2
 800968c:	4618      	mov	r0, r3
 800968e:	f7f9 ff26 	bl	80034de <HAL_PCD_EP_ClrStall>
 8009692:	4603      	mov	r3, r0
 8009694:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009696:	7bfb      	ldrb	r3, [r7, #15]
 8009698:	4618      	mov	r0, r3
 800969a:	f000 f8bf 	bl	800981c <USBD_Get_USB_Status>
 800969e:	4603      	mov	r3, r0
 80096a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096a2:	7bbb      	ldrb	r3, [r7, #14]
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	3710      	adds	r7, #16
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096ac:	b480      	push	{r7}
 80096ae:	b085      	sub	sp, #20
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
 80096b4:	460b      	mov	r3, r1
 80096b6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80096be:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80096c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	da0b      	bge.n	80096e0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80096c8:	78fb      	ldrb	r3, [r7, #3]
 80096ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80096ce:	68f9      	ldr	r1, [r7, #12]
 80096d0:	4613      	mov	r3, r2
 80096d2:	00db      	lsls	r3, r3, #3
 80096d4:	4413      	add	r3, r2
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	440b      	add	r3, r1
 80096da:	3316      	adds	r3, #22
 80096dc:	781b      	ldrb	r3, [r3, #0]
 80096de:	e00b      	b.n	80096f8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80096e0:	78fb      	ldrb	r3, [r7, #3]
 80096e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80096e6:	68f9      	ldr	r1, [r7, #12]
 80096e8:	4613      	mov	r3, r2
 80096ea:	00db      	lsls	r3, r3, #3
 80096ec:	4413      	add	r3, r2
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	440b      	add	r3, r1
 80096f2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80096f6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	3714      	adds	r7, #20
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr

08009704 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	460b      	mov	r3, r1
 800970e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009710:	2300      	movs	r3, #0
 8009712:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009714:	2300      	movs	r3, #0
 8009716:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800971e:	78fa      	ldrb	r2, [r7, #3]
 8009720:	4611      	mov	r1, r2
 8009722:	4618      	mov	r0, r3
 8009724:	f7f9 fd13 	bl	800314e <HAL_PCD_SetAddress>
 8009728:	4603      	mov	r3, r0
 800972a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800972c:	7bfb      	ldrb	r3, [r7, #15]
 800972e:	4618      	mov	r0, r3
 8009730:	f000 f874 	bl	800981c <USBD_Get_USB_Status>
 8009734:	4603      	mov	r3, r0
 8009736:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009738:	7bbb      	ldrb	r3, [r7, #14]
}
 800973a:	4618      	mov	r0, r3
 800973c:	3710      	adds	r7, #16
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}

08009742 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009742:	b580      	push	{r7, lr}
 8009744:	b086      	sub	sp, #24
 8009746:	af00      	add	r7, sp, #0
 8009748:	60f8      	str	r0, [r7, #12]
 800974a:	607a      	str	r2, [r7, #4]
 800974c:	603b      	str	r3, [r7, #0]
 800974e:	460b      	mov	r3, r1
 8009750:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009752:	2300      	movs	r3, #0
 8009754:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009756:	2300      	movs	r3, #0
 8009758:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009760:	7af9      	ldrb	r1, [r7, #11]
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	687a      	ldr	r2, [r7, #4]
 8009766:	f7f9 fe1d 	bl	80033a4 <HAL_PCD_EP_Transmit>
 800976a:	4603      	mov	r3, r0
 800976c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800976e:	7dfb      	ldrb	r3, [r7, #23]
 8009770:	4618      	mov	r0, r3
 8009772:	f000 f853 	bl	800981c <USBD_Get_USB_Status>
 8009776:	4603      	mov	r3, r0
 8009778:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800977a:	7dbb      	ldrb	r3, [r7, #22]
}
 800977c:	4618      	mov	r0, r3
 800977e:	3718      	adds	r7, #24
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b086      	sub	sp, #24
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	607a      	str	r2, [r7, #4]
 800978e:	603b      	str	r3, [r7, #0]
 8009790:	460b      	mov	r3, r1
 8009792:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009794:	2300      	movs	r3, #0
 8009796:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009798:	2300      	movs	r3, #0
 800979a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80097a2:	7af9      	ldrb	r1, [r7, #11]
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	687a      	ldr	r2, [r7, #4]
 80097a8:	f7f9 fda9 	bl	80032fe <HAL_PCD_EP_Receive>
 80097ac:	4603      	mov	r3, r0
 80097ae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097b0:	7dfb      	ldrb	r3, [r7, #23]
 80097b2:	4618      	mov	r0, r3
 80097b4:	f000 f832 	bl	800981c <USBD_Get_USB_Status>
 80097b8:	4603      	mov	r3, r0
 80097ba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80097bc:	7dbb      	ldrb	r3, [r7, #22]
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3718      	adds	r7, #24
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}

080097c6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097c6:	b580      	push	{r7, lr}
 80097c8:	b082      	sub	sp, #8
 80097ca:	af00      	add	r7, sp, #0
 80097cc:	6078      	str	r0, [r7, #4]
 80097ce:	460b      	mov	r3, r1
 80097d0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80097d8:	78fa      	ldrb	r2, [r7, #3]
 80097da:	4611      	mov	r1, r2
 80097dc:	4618      	mov	r0, r3
 80097de:	f7f9 fdc9 	bl	8003374 <HAL_PCD_EP_GetRxCount>
 80097e2:	4603      	mov	r3, r0
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3708      	adds	r7, #8
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}

080097ec <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b083      	sub	sp, #12
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80097f4:	4b03      	ldr	r3, [pc, #12]	@ (8009804 <USBD_static_malloc+0x18>)
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	370c      	adds	r7, #12
 80097fa:	46bd      	mov	sp, r7
 80097fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009800:	4770      	bx	lr
 8009802:	bf00      	nop
 8009804:	20001c70 	.word	0x20001c70

08009808 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009808:	b480      	push	{r7}
 800980a:	b083      	sub	sp, #12
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]

}
 8009810:	bf00      	nop
 8009812:	370c      	adds	r7, #12
 8009814:	46bd      	mov	sp, r7
 8009816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981a:	4770      	bx	lr

0800981c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800981c:	b480      	push	{r7}
 800981e:	b085      	sub	sp, #20
 8009820:	af00      	add	r7, sp, #0
 8009822:	4603      	mov	r3, r0
 8009824:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009826:	2300      	movs	r3, #0
 8009828:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800982a:	79fb      	ldrb	r3, [r7, #7]
 800982c:	2b03      	cmp	r3, #3
 800982e:	d817      	bhi.n	8009860 <USBD_Get_USB_Status+0x44>
 8009830:	a201      	add	r2, pc, #4	@ (adr r2, 8009838 <USBD_Get_USB_Status+0x1c>)
 8009832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009836:	bf00      	nop
 8009838:	08009849 	.word	0x08009849
 800983c:	0800984f 	.word	0x0800984f
 8009840:	08009855 	.word	0x08009855
 8009844:	0800985b 	.word	0x0800985b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009848:	2300      	movs	r3, #0
 800984a:	73fb      	strb	r3, [r7, #15]
    break;
 800984c:	e00b      	b.n	8009866 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800984e:	2303      	movs	r3, #3
 8009850:	73fb      	strb	r3, [r7, #15]
    break;
 8009852:	e008      	b.n	8009866 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009854:	2301      	movs	r3, #1
 8009856:	73fb      	strb	r3, [r7, #15]
    break;
 8009858:	e005      	b.n	8009866 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800985a:	2303      	movs	r3, #3
 800985c:	73fb      	strb	r3, [r7, #15]
    break;
 800985e:	e002      	b.n	8009866 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009860:	2303      	movs	r3, #3
 8009862:	73fb      	strb	r3, [r7, #15]
    break;
 8009864:	bf00      	nop
  }
  return usb_status;
 8009866:	7bfb      	ldrb	r3, [r7, #15]
}
 8009868:	4618      	mov	r0, r3
 800986a:	3714      	adds	r7, #20
 800986c:	46bd      	mov	sp, r7
 800986e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009872:	4770      	bx	lr

08009874 <sniprintf>:
 8009874:	b40c      	push	{r2, r3}
 8009876:	b530      	push	{r4, r5, lr}
 8009878:	4b17      	ldr	r3, [pc, #92]	@ (80098d8 <sniprintf+0x64>)
 800987a:	1e0c      	subs	r4, r1, #0
 800987c:	681d      	ldr	r5, [r3, #0]
 800987e:	b09d      	sub	sp, #116	@ 0x74
 8009880:	da08      	bge.n	8009894 <sniprintf+0x20>
 8009882:	238b      	movs	r3, #139	@ 0x8b
 8009884:	602b      	str	r3, [r5, #0]
 8009886:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800988a:	b01d      	add	sp, #116	@ 0x74
 800988c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009890:	b002      	add	sp, #8
 8009892:	4770      	bx	lr
 8009894:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009898:	f8ad 3014 	strh.w	r3, [sp, #20]
 800989c:	bf14      	ite	ne
 800989e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80098a2:	4623      	moveq	r3, r4
 80098a4:	9304      	str	r3, [sp, #16]
 80098a6:	9307      	str	r3, [sp, #28]
 80098a8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80098ac:	9002      	str	r0, [sp, #8]
 80098ae:	9006      	str	r0, [sp, #24]
 80098b0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80098b4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80098b6:	ab21      	add	r3, sp, #132	@ 0x84
 80098b8:	a902      	add	r1, sp, #8
 80098ba:	4628      	mov	r0, r5
 80098bc:	9301      	str	r3, [sp, #4]
 80098be:	f000 f99d 	bl	8009bfc <_svfiprintf_r>
 80098c2:	1c43      	adds	r3, r0, #1
 80098c4:	bfbc      	itt	lt
 80098c6:	238b      	movlt	r3, #139	@ 0x8b
 80098c8:	602b      	strlt	r3, [r5, #0]
 80098ca:	2c00      	cmp	r4, #0
 80098cc:	d0dd      	beq.n	800988a <sniprintf+0x16>
 80098ce:	9b02      	ldr	r3, [sp, #8]
 80098d0:	2200      	movs	r2, #0
 80098d2:	701a      	strb	r2, [r3, #0]
 80098d4:	e7d9      	b.n	800988a <sniprintf+0x16>
 80098d6:	bf00      	nop
 80098d8:	200000fc 	.word	0x200000fc

080098dc <memset>:
 80098dc:	4402      	add	r2, r0
 80098de:	4603      	mov	r3, r0
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d100      	bne.n	80098e6 <memset+0xa>
 80098e4:	4770      	bx	lr
 80098e6:	f803 1b01 	strb.w	r1, [r3], #1
 80098ea:	e7f9      	b.n	80098e0 <memset+0x4>

080098ec <__libc_init_array>:
 80098ec:	b570      	push	{r4, r5, r6, lr}
 80098ee:	4d0d      	ldr	r5, [pc, #52]	@ (8009924 <__libc_init_array+0x38>)
 80098f0:	4c0d      	ldr	r4, [pc, #52]	@ (8009928 <__libc_init_array+0x3c>)
 80098f2:	1b64      	subs	r4, r4, r5
 80098f4:	10a4      	asrs	r4, r4, #2
 80098f6:	2600      	movs	r6, #0
 80098f8:	42a6      	cmp	r6, r4
 80098fa:	d109      	bne.n	8009910 <__libc_init_array+0x24>
 80098fc:	4d0b      	ldr	r5, [pc, #44]	@ (800992c <__libc_init_array+0x40>)
 80098fe:	4c0c      	ldr	r4, [pc, #48]	@ (8009930 <__libc_init_array+0x44>)
 8009900:	f000 fc74 	bl	800a1ec <_init>
 8009904:	1b64      	subs	r4, r4, r5
 8009906:	10a4      	asrs	r4, r4, #2
 8009908:	2600      	movs	r6, #0
 800990a:	42a6      	cmp	r6, r4
 800990c:	d105      	bne.n	800991a <__libc_init_array+0x2e>
 800990e:	bd70      	pop	{r4, r5, r6, pc}
 8009910:	f855 3b04 	ldr.w	r3, [r5], #4
 8009914:	4798      	blx	r3
 8009916:	3601      	adds	r6, #1
 8009918:	e7ee      	b.n	80098f8 <__libc_init_array+0xc>
 800991a:	f855 3b04 	ldr.w	r3, [r5], #4
 800991e:	4798      	blx	r3
 8009920:	3601      	adds	r6, #1
 8009922:	e7f2      	b.n	800990a <__libc_init_array+0x1e>
 8009924:	0800a474 	.word	0x0800a474
 8009928:	0800a474 	.word	0x0800a474
 800992c:	0800a474 	.word	0x0800a474
 8009930:	0800a478 	.word	0x0800a478

08009934 <__retarget_lock_acquire_recursive>:
 8009934:	4770      	bx	lr

08009936 <__retarget_lock_release_recursive>:
 8009936:	4770      	bx	lr

08009938 <memcpy>:
 8009938:	440a      	add	r2, r1
 800993a:	4291      	cmp	r1, r2
 800993c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009940:	d100      	bne.n	8009944 <memcpy+0xc>
 8009942:	4770      	bx	lr
 8009944:	b510      	push	{r4, lr}
 8009946:	f811 4b01 	ldrb.w	r4, [r1], #1
 800994a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800994e:	4291      	cmp	r1, r2
 8009950:	d1f9      	bne.n	8009946 <memcpy+0xe>
 8009952:	bd10      	pop	{r4, pc}

08009954 <_free_r>:
 8009954:	b538      	push	{r3, r4, r5, lr}
 8009956:	4605      	mov	r5, r0
 8009958:	2900      	cmp	r1, #0
 800995a:	d041      	beq.n	80099e0 <_free_r+0x8c>
 800995c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009960:	1f0c      	subs	r4, r1, #4
 8009962:	2b00      	cmp	r3, #0
 8009964:	bfb8      	it	lt
 8009966:	18e4      	addlt	r4, r4, r3
 8009968:	f000 f8e0 	bl	8009b2c <__malloc_lock>
 800996c:	4a1d      	ldr	r2, [pc, #116]	@ (80099e4 <_free_r+0x90>)
 800996e:	6813      	ldr	r3, [r2, #0]
 8009970:	b933      	cbnz	r3, 8009980 <_free_r+0x2c>
 8009972:	6063      	str	r3, [r4, #4]
 8009974:	6014      	str	r4, [r2, #0]
 8009976:	4628      	mov	r0, r5
 8009978:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800997c:	f000 b8dc 	b.w	8009b38 <__malloc_unlock>
 8009980:	42a3      	cmp	r3, r4
 8009982:	d908      	bls.n	8009996 <_free_r+0x42>
 8009984:	6820      	ldr	r0, [r4, #0]
 8009986:	1821      	adds	r1, r4, r0
 8009988:	428b      	cmp	r3, r1
 800998a:	bf01      	itttt	eq
 800998c:	6819      	ldreq	r1, [r3, #0]
 800998e:	685b      	ldreq	r3, [r3, #4]
 8009990:	1809      	addeq	r1, r1, r0
 8009992:	6021      	streq	r1, [r4, #0]
 8009994:	e7ed      	b.n	8009972 <_free_r+0x1e>
 8009996:	461a      	mov	r2, r3
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	b10b      	cbz	r3, 80099a0 <_free_r+0x4c>
 800999c:	42a3      	cmp	r3, r4
 800999e:	d9fa      	bls.n	8009996 <_free_r+0x42>
 80099a0:	6811      	ldr	r1, [r2, #0]
 80099a2:	1850      	adds	r0, r2, r1
 80099a4:	42a0      	cmp	r0, r4
 80099a6:	d10b      	bne.n	80099c0 <_free_r+0x6c>
 80099a8:	6820      	ldr	r0, [r4, #0]
 80099aa:	4401      	add	r1, r0
 80099ac:	1850      	adds	r0, r2, r1
 80099ae:	4283      	cmp	r3, r0
 80099b0:	6011      	str	r1, [r2, #0]
 80099b2:	d1e0      	bne.n	8009976 <_free_r+0x22>
 80099b4:	6818      	ldr	r0, [r3, #0]
 80099b6:	685b      	ldr	r3, [r3, #4]
 80099b8:	6053      	str	r3, [r2, #4]
 80099ba:	4408      	add	r0, r1
 80099bc:	6010      	str	r0, [r2, #0]
 80099be:	e7da      	b.n	8009976 <_free_r+0x22>
 80099c0:	d902      	bls.n	80099c8 <_free_r+0x74>
 80099c2:	230c      	movs	r3, #12
 80099c4:	602b      	str	r3, [r5, #0]
 80099c6:	e7d6      	b.n	8009976 <_free_r+0x22>
 80099c8:	6820      	ldr	r0, [r4, #0]
 80099ca:	1821      	adds	r1, r4, r0
 80099cc:	428b      	cmp	r3, r1
 80099ce:	bf04      	itt	eq
 80099d0:	6819      	ldreq	r1, [r3, #0]
 80099d2:	685b      	ldreq	r3, [r3, #4]
 80099d4:	6063      	str	r3, [r4, #4]
 80099d6:	bf04      	itt	eq
 80099d8:	1809      	addeq	r1, r1, r0
 80099da:	6021      	streq	r1, [r4, #0]
 80099dc:	6054      	str	r4, [r2, #4]
 80099de:	e7ca      	b.n	8009976 <_free_r+0x22>
 80099e0:	bd38      	pop	{r3, r4, r5, pc}
 80099e2:	bf00      	nop
 80099e4:	20001fd4 	.word	0x20001fd4

080099e8 <sbrk_aligned>:
 80099e8:	b570      	push	{r4, r5, r6, lr}
 80099ea:	4e0f      	ldr	r6, [pc, #60]	@ (8009a28 <sbrk_aligned+0x40>)
 80099ec:	460c      	mov	r4, r1
 80099ee:	6831      	ldr	r1, [r6, #0]
 80099f0:	4605      	mov	r5, r0
 80099f2:	b911      	cbnz	r1, 80099fa <sbrk_aligned+0x12>
 80099f4:	f000 fba6 	bl	800a144 <_sbrk_r>
 80099f8:	6030      	str	r0, [r6, #0]
 80099fa:	4621      	mov	r1, r4
 80099fc:	4628      	mov	r0, r5
 80099fe:	f000 fba1 	bl	800a144 <_sbrk_r>
 8009a02:	1c43      	adds	r3, r0, #1
 8009a04:	d103      	bne.n	8009a0e <sbrk_aligned+0x26>
 8009a06:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009a0a:	4620      	mov	r0, r4
 8009a0c:	bd70      	pop	{r4, r5, r6, pc}
 8009a0e:	1cc4      	adds	r4, r0, #3
 8009a10:	f024 0403 	bic.w	r4, r4, #3
 8009a14:	42a0      	cmp	r0, r4
 8009a16:	d0f8      	beq.n	8009a0a <sbrk_aligned+0x22>
 8009a18:	1a21      	subs	r1, r4, r0
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	f000 fb92 	bl	800a144 <_sbrk_r>
 8009a20:	3001      	adds	r0, #1
 8009a22:	d1f2      	bne.n	8009a0a <sbrk_aligned+0x22>
 8009a24:	e7ef      	b.n	8009a06 <sbrk_aligned+0x1e>
 8009a26:	bf00      	nop
 8009a28:	20001fd0 	.word	0x20001fd0

08009a2c <_malloc_r>:
 8009a2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a30:	1ccd      	adds	r5, r1, #3
 8009a32:	f025 0503 	bic.w	r5, r5, #3
 8009a36:	3508      	adds	r5, #8
 8009a38:	2d0c      	cmp	r5, #12
 8009a3a:	bf38      	it	cc
 8009a3c:	250c      	movcc	r5, #12
 8009a3e:	2d00      	cmp	r5, #0
 8009a40:	4606      	mov	r6, r0
 8009a42:	db01      	blt.n	8009a48 <_malloc_r+0x1c>
 8009a44:	42a9      	cmp	r1, r5
 8009a46:	d904      	bls.n	8009a52 <_malloc_r+0x26>
 8009a48:	230c      	movs	r3, #12
 8009a4a:	6033      	str	r3, [r6, #0]
 8009a4c:	2000      	movs	r0, #0
 8009a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a52:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b28 <_malloc_r+0xfc>
 8009a56:	f000 f869 	bl	8009b2c <__malloc_lock>
 8009a5a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a5e:	461c      	mov	r4, r3
 8009a60:	bb44      	cbnz	r4, 8009ab4 <_malloc_r+0x88>
 8009a62:	4629      	mov	r1, r5
 8009a64:	4630      	mov	r0, r6
 8009a66:	f7ff ffbf 	bl	80099e8 <sbrk_aligned>
 8009a6a:	1c43      	adds	r3, r0, #1
 8009a6c:	4604      	mov	r4, r0
 8009a6e:	d158      	bne.n	8009b22 <_malloc_r+0xf6>
 8009a70:	f8d8 4000 	ldr.w	r4, [r8]
 8009a74:	4627      	mov	r7, r4
 8009a76:	2f00      	cmp	r7, #0
 8009a78:	d143      	bne.n	8009b02 <_malloc_r+0xd6>
 8009a7a:	2c00      	cmp	r4, #0
 8009a7c:	d04b      	beq.n	8009b16 <_malloc_r+0xea>
 8009a7e:	6823      	ldr	r3, [r4, #0]
 8009a80:	4639      	mov	r1, r7
 8009a82:	4630      	mov	r0, r6
 8009a84:	eb04 0903 	add.w	r9, r4, r3
 8009a88:	f000 fb5c 	bl	800a144 <_sbrk_r>
 8009a8c:	4581      	cmp	r9, r0
 8009a8e:	d142      	bne.n	8009b16 <_malloc_r+0xea>
 8009a90:	6821      	ldr	r1, [r4, #0]
 8009a92:	1a6d      	subs	r5, r5, r1
 8009a94:	4629      	mov	r1, r5
 8009a96:	4630      	mov	r0, r6
 8009a98:	f7ff ffa6 	bl	80099e8 <sbrk_aligned>
 8009a9c:	3001      	adds	r0, #1
 8009a9e:	d03a      	beq.n	8009b16 <_malloc_r+0xea>
 8009aa0:	6823      	ldr	r3, [r4, #0]
 8009aa2:	442b      	add	r3, r5
 8009aa4:	6023      	str	r3, [r4, #0]
 8009aa6:	f8d8 3000 	ldr.w	r3, [r8]
 8009aaa:	685a      	ldr	r2, [r3, #4]
 8009aac:	bb62      	cbnz	r2, 8009b08 <_malloc_r+0xdc>
 8009aae:	f8c8 7000 	str.w	r7, [r8]
 8009ab2:	e00f      	b.n	8009ad4 <_malloc_r+0xa8>
 8009ab4:	6822      	ldr	r2, [r4, #0]
 8009ab6:	1b52      	subs	r2, r2, r5
 8009ab8:	d420      	bmi.n	8009afc <_malloc_r+0xd0>
 8009aba:	2a0b      	cmp	r2, #11
 8009abc:	d917      	bls.n	8009aee <_malloc_r+0xc2>
 8009abe:	1961      	adds	r1, r4, r5
 8009ac0:	42a3      	cmp	r3, r4
 8009ac2:	6025      	str	r5, [r4, #0]
 8009ac4:	bf18      	it	ne
 8009ac6:	6059      	strne	r1, [r3, #4]
 8009ac8:	6863      	ldr	r3, [r4, #4]
 8009aca:	bf08      	it	eq
 8009acc:	f8c8 1000 	streq.w	r1, [r8]
 8009ad0:	5162      	str	r2, [r4, r5]
 8009ad2:	604b      	str	r3, [r1, #4]
 8009ad4:	4630      	mov	r0, r6
 8009ad6:	f000 f82f 	bl	8009b38 <__malloc_unlock>
 8009ada:	f104 000b 	add.w	r0, r4, #11
 8009ade:	1d23      	adds	r3, r4, #4
 8009ae0:	f020 0007 	bic.w	r0, r0, #7
 8009ae4:	1ac2      	subs	r2, r0, r3
 8009ae6:	bf1c      	itt	ne
 8009ae8:	1a1b      	subne	r3, r3, r0
 8009aea:	50a3      	strne	r3, [r4, r2]
 8009aec:	e7af      	b.n	8009a4e <_malloc_r+0x22>
 8009aee:	6862      	ldr	r2, [r4, #4]
 8009af0:	42a3      	cmp	r3, r4
 8009af2:	bf0c      	ite	eq
 8009af4:	f8c8 2000 	streq.w	r2, [r8]
 8009af8:	605a      	strne	r2, [r3, #4]
 8009afa:	e7eb      	b.n	8009ad4 <_malloc_r+0xa8>
 8009afc:	4623      	mov	r3, r4
 8009afe:	6864      	ldr	r4, [r4, #4]
 8009b00:	e7ae      	b.n	8009a60 <_malloc_r+0x34>
 8009b02:	463c      	mov	r4, r7
 8009b04:	687f      	ldr	r7, [r7, #4]
 8009b06:	e7b6      	b.n	8009a76 <_malloc_r+0x4a>
 8009b08:	461a      	mov	r2, r3
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	42a3      	cmp	r3, r4
 8009b0e:	d1fb      	bne.n	8009b08 <_malloc_r+0xdc>
 8009b10:	2300      	movs	r3, #0
 8009b12:	6053      	str	r3, [r2, #4]
 8009b14:	e7de      	b.n	8009ad4 <_malloc_r+0xa8>
 8009b16:	230c      	movs	r3, #12
 8009b18:	6033      	str	r3, [r6, #0]
 8009b1a:	4630      	mov	r0, r6
 8009b1c:	f000 f80c 	bl	8009b38 <__malloc_unlock>
 8009b20:	e794      	b.n	8009a4c <_malloc_r+0x20>
 8009b22:	6005      	str	r5, [r0, #0]
 8009b24:	e7d6      	b.n	8009ad4 <_malloc_r+0xa8>
 8009b26:	bf00      	nop
 8009b28:	20001fd4 	.word	0x20001fd4

08009b2c <__malloc_lock>:
 8009b2c:	4801      	ldr	r0, [pc, #4]	@ (8009b34 <__malloc_lock+0x8>)
 8009b2e:	f7ff bf01 	b.w	8009934 <__retarget_lock_acquire_recursive>
 8009b32:	bf00      	nop
 8009b34:	20001fcc 	.word	0x20001fcc

08009b38 <__malloc_unlock>:
 8009b38:	4801      	ldr	r0, [pc, #4]	@ (8009b40 <__malloc_unlock+0x8>)
 8009b3a:	f7ff befc 	b.w	8009936 <__retarget_lock_release_recursive>
 8009b3e:	bf00      	nop
 8009b40:	20001fcc 	.word	0x20001fcc

08009b44 <__ssputs_r>:
 8009b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b48:	688e      	ldr	r6, [r1, #8]
 8009b4a:	461f      	mov	r7, r3
 8009b4c:	42be      	cmp	r6, r7
 8009b4e:	680b      	ldr	r3, [r1, #0]
 8009b50:	4682      	mov	sl, r0
 8009b52:	460c      	mov	r4, r1
 8009b54:	4690      	mov	r8, r2
 8009b56:	d82d      	bhi.n	8009bb4 <__ssputs_r+0x70>
 8009b58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009b60:	d026      	beq.n	8009bb0 <__ssputs_r+0x6c>
 8009b62:	6965      	ldr	r5, [r4, #20]
 8009b64:	6909      	ldr	r1, [r1, #16]
 8009b66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b6a:	eba3 0901 	sub.w	r9, r3, r1
 8009b6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b72:	1c7b      	adds	r3, r7, #1
 8009b74:	444b      	add	r3, r9
 8009b76:	106d      	asrs	r5, r5, #1
 8009b78:	429d      	cmp	r5, r3
 8009b7a:	bf38      	it	cc
 8009b7c:	461d      	movcc	r5, r3
 8009b7e:	0553      	lsls	r3, r2, #21
 8009b80:	d527      	bpl.n	8009bd2 <__ssputs_r+0x8e>
 8009b82:	4629      	mov	r1, r5
 8009b84:	f7ff ff52 	bl	8009a2c <_malloc_r>
 8009b88:	4606      	mov	r6, r0
 8009b8a:	b360      	cbz	r0, 8009be6 <__ssputs_r+0xa2>
 8009b8c:	6921      	ldr	r1, [r4, #16]
 8009b8e:	464a      	mov	r2, r9
 8009b90:	f7ff fed2 	bl	8009938 <memcpy>
 8009b94:	89a3      	ldrh	r3, [r4, #12]
 8009b96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009b9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b9e:	81a3      	strh	r3, [r4, #12]
 8009ba0:	6126      	str	r6, [r4, #16]
 8009ba2:	6165      	str	r5, [r4, #20]
 8009ba4:	444e      	add	r6, r9
 8009ba6:	eba5 0509 	sub.w	r5, r5, r9
 8009baa:	6026      	str	r6, [r4, #0]
 8009bac:	60a5      	str	r5, [r4, #8]
 8009bae:	463e      	mov	r6, r7
 8009bb0:	42be      	cmp	r6, r7
 8009bb2:	d900      	bls.n	8009bb6 <__ssputs_r+0x72>
 8009bb4:	463e      	mov	r6, r7
 8009bb6:	6820      	ldr	r0, [r4, #0]
 8009bb8:	4632      	mov	r2, r6
 8009bba:	4641      	mov	r1, r8
 8009bbc:	f000 faa8 	bl	800a110 <memmove>
 8009bc0:	68a3      	ldr	r3, [r4, #8]
 8009bc2:	1b9b      	subs	r3, r3, r6
 8009bc4:	60a3      	str	r3, [r4, #8]
 8009bc6:	6823      	ldr	r3, [r4, #0]
 8009bc8:	4433      	add	r3, r6
 8009bca:	6023      	str	r3, [r4, #0]
 8009bcc:	2000      	movs	r0, #0
 8009bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bd2:	462a      	mov	r2, r5
 8009bd4:	f000 fac6 	bl	800a164 <_realloc_r>
 8009bd8:	4606      	mov	r6, r0
 8009bda:	2800      	cmp	r0, #0
 8009bdc:	d1e0      	bne.n	8009ba0 <__ssputs_r+0x5c>
 8009bde:	6921      	ldr	r1, [r4, #16]
 8009be0:	4650      	mov	r0, sl
 8009be2:	f7ff feb7 	bl	8009954 <_free_r>
 8009be6:	230c      	movs	r3, #12
 8009be8:	f8ca 3000 	str.w	r3, [sl]
 8009bec:	89a3      	ldrh	r3, [r4, #12]
 8009bee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bf2:	81a3      	strh	r3, [r4, #12]
 8009bf4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009bf8:	e7e9      	b.n	8009bce <__ssputs_r+0x8a>
	...

08009bfc <_svfiprintf_r>:
 8009bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c00:	4698      	mov	r8, r3
 8009c02:	898b      	ldrh	r3, [r1, #12]
 8009c04:	061b      	lsls	r3, r3, #24
 8009c06:	b09d      	sub	sp, #116	@ 0x74
 8009c08:	4607      	mov	r7, r0
 8009c0a:	460d      	mov	r5, r1
 8009c0c:	4614      	mov	r4, r2
 8009c0e:	d510      	bpl.n	8009c32 <_svfiprintf_r+0x36>
 8009c10:	690b      	ldr	r3, [r1, #16]
 8009c12:	b973      	cbnz	r3, 8009c32 <_svfiprintf_r+0x36>
 8009c14:	2140      	movs	r1, #64	@ 0x40
 8009c16:	f7ff ff09 	bl	8009a2c <_malloc_r>
 8009c1a:	6028      	str	r0, [r5, #0]
 8009c1c:	6128      	str	r0, [r5, #16]
 8009c1e:	b930      	cbnz	r0, 8009c2e <_svfiprintf_r+0x32>
 8009c20:	230c      	movs	r3, #12
 8009c22:	603b      	str	r3, [r7, #0]
 8009c24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c28:	b01d      	add	sp, #116	@ 0x74
 8009c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c2e:	2340      	movs	r3, #64	@ 0x40
 8009c30:	616b      	str	r3, [r5, #20]
 8009c32:	2300      	movs	r3, #0
 8009c34:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c36:	2320      	movs	r3, #32
 8009c38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c40:	2330      	movs	r3, #48	@ 0x30
 8009c42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009de0 <_svfiprintf_r+0x1e4>
 8009c46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c4a:	f04f 0901 	mov.w	r9, #1
 8009c4e:	4623      	mov	r3, r4
 8009c50:	469a      	mov	sl, r3
 8009c52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c56:	b10a      	cbz	r2, 8009c5c <_svfiprintf_r+0x60>
 8009c58:	2a25      	cmp	r2, #37	@ 0x25
 8009c5a:	d1f9      	bne.n	8009c50 <_svfiprintf_r+0x54>
 8009c5c:	ebba 0b04 	subs.w	fp, sl, r4
 8009c60:	d00b      	beq.n	8009c7a <_svfiprintf_r+0x7e>
 8009c62:	465b      	mov	r3, fp
 8009c64:	4622      	mov	r2, r4
 8009c66:	4629      	mov	r1, r5
 8009c68:	4638      	mov	r0, r7
 8009c6a:	f7ff ff6b 	bl	8009b44 <__ssputs_r>
 8009c6e:	3001      	adds	r0, #1
 8009c70:	f000 80a7 	beq.w	8009dc2 <_svfiprintf_r+0x1c6>
 8009c74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c76:	445a      	add	r2, fp
 8009c78:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c7a:	f89a 3000 	ldrb.w	r3, [sl]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	f000 809f 	beq.w	8009dc2 <_svfiprintf_r+0x1c6>
 8009c84:	2300      	movs	r3, #0
 8009c86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009c8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c8e:	f10a 0a01 	add.w	sl, sl, #1
 8009c92:	9304      	str	r3, [sp, #16]
 8009c94:	9307      	str	r3, [sp, #28]
 8009c96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c9a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c9c:	4654      	mov	r4, sl
 8009c9e:	2205      	movs	r2, #5
 8009ca0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ca4:	484e      	ldr	r0, [pc, #312]	@ (8009de0 <_svfiprintf_r+0x1e4>)
 8009ca6:	f7f6 fa9b 	bl	80001e0 <memchr>
 8009caa:	9a04      	ldr	r2, [sp, #16]
 8009cac:	b9d8      	cbnz	r0, 8009ce6 <_svfiprintf_r+0xea>
 8009cae:	06d0      	lsls	r0, r2, #27
 8009cb0:	bf44      	itt	mi
 8009cb2:	2320      	movmi	r3, #32
 8009cb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cb8:	0711      	lsls	r1, r2, #28
 8009cba:	bf44      	itt	mi
 8009cbc:	232b      	movmi	r3, #43	@ 0x2b
 8009cbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cc2:	f89a 3000 	ldrb.w	r3, [sl]
 8009cc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cc8:	d015      	beq.n	8009cf6 <_svfiprintf_r+0xfa>
 8009cca:	9a07      	ldr	r2, [sp, #28]
 8009ccc:	4654      	mov	r4, sl
 8009cce:	2000      	movs	r0, #0
 8009cd0:	f04f 0c0a 	mov.w	ip, #10
 8009cd4:	4621      	mov	r1, r4
 8009cd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cda:	3b30      	subs	r3, #48	@ 0x30
 8009cdc:	2b09      	cmp	r3, #9
 8009cde:	d94b      	bls.n	8009d78 <_svfiprintf_r+0x17c>
 8009ce0:	b1b0      	cbz	r0, 8009d10 <_svfiprintf_r+0x114>
 8009ce2:	9207      	str	r2, [sp, #28]
 8009ce4:	e014      	b.n	8009d10 <_svfiprintf_r+0x114>
 8009ce6:	eba0 0308 	sub.w	r3, r0, r8
 8009cea:	fa09 f303 	lsl.w	r3, r9, r3
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	9304      	str	r3, [sp, #16]
 8009cf2:	46a2      	mov	sl, r4
 8009cf4:	e7d2      	b.n	8009c9c <_svfiprintf_r+0xa0>
 8009cf6:	9b03      	ldr	r3, [sp, #12]
 8009cf8:	1d19      	adds	r1, r3, #4
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	9103      	str	r1, [sp, #12]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	bfbb      	ittet	lt
 8009d02:	425b      	neglt	r3, r3
 8009d04:	f042 0202 	orrlt.w	r2, r2, #2
 8009d08:	9307      	strge	r3, [sp, #28]
 8009d0a:	9307      	strlt	r3, [sp, #28]
 8009d0c:	bfb8      	it	lt
 8009d0e:	9204      	strlt	r2, [sp, #16]
 8009d10:	7823      	ldrb	r3, [r4, #0]
 8009d12:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d14:	d10a      	bne.n	8009d2c <_svfiprintf_r+0x130>
 8009d16:	7863      	ldrb	r3, [r4, #1]
 8009d18:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d1a:	d132      	bne.n	8009d82 <_svfiprintf_r+0x186>
 8009d1c:	9b03      	ldr	r3, [sp, #12]
 8009d1e:	1d1a      	adds	r2, r3, #4
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	9203      	str	r2, [sp, #12]
 8009d24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d28:	3402      	adds	r4, #2
 8009d2a:	9305      	str	r3, [sp, #20]
 8009d2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009df0 <_svfiprintf_r+0x1f4>
 8009d30:	7821      	ldrb	r1, [r4, #0]
 8009d32:	2203      	movs	r2, #3
 8009d34:	4650      	mov	r0, sl
 8009d36:	f7f6 fa53 	bl	80001e0 <memchr>
 8009d3a:	b138      	cbz	r0, 8009d4c <_svfiprintf_r+0x150>
 8009d3c:	9b04      	ldr	r3, [sp, #16]
 8009d3e:	eba0 000a 	sub.w	r0, r0, sl
 8009d42:	2240      	movs	r2, #64	@ 0x40
 8009d44:	4082      	lsls	r2, r0
 8009d46:	4313      	orrs	r3, r2
 8009d48:	3401      	adds	r4, #1
 8009d4a:	9304      	str	r3, [sp, #16]
 8009d4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d50:	4824      	ldr	r0, [pc, #144]	@ (8009de4 <_svfiprintf_r+0x1e8>)
 8009d52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d56:	2206      	movs	r2, #6
 8009d58:	f7f6 fa42 	bl	80001e0 <memchr>
 8009d5c:	2800      	cmp	r0, #0
 8009d5e:	d036      	beq.n	8009dce <_svfiprintf_r+0x1d2>
 8009d60:	4b21      	ldr	r3, [pc, #132]	@ (8009de8 <_svfiprintf_r+0x1ec>)
 8009d62:	bb1b      	cbnz	r3, 8009dac <_svfiprintf_r+0x1b0>
 8009d64:	9b03      	ldr	r3, [sp, #12]
 8009d66:	3307      	adds	r3, #7
 8009d68:	f023 0307 	bic.w	r3, r3, #7
 8009d6c:	3308      	adds	r3, #8
 8009d6e:	9303      	str	r3, [sp, #12]
 8009d70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d72:	4433      	add	r3, r6
 8009d74:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d76:	e76a      	b.n	8009c4e <_svfiprintf_r+0x52>
 8009d78:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d7c:	460c      	mov	r4, r1
 8009d7e:	2001      	movs	r0, #1
 8009d80:	e7a8      	b.n	8009cd4 <_svfiprintf_r+0xd8>
 8009d82:	2300      	movs	r3, #0
 8009d84:	3401      	adds	r4, #1
 8009d86:	9305      	str	r3, [sp, #20]
 8009d88:	4619      	mov	r1, r3
 8009d8a:	f04f 0c0a 	mov.w	ip, #10
 8009d8e:	4620      	mov	r0, r4
 8009d90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d94:	3a30      	subs	r2, #48	@ 0x30
 8009d96:	2a09      	cmp	r2, #9
 8009d98:	d903      	bls.n	8009da2 <_svfiprintf_r+0x1a6>
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d0c6      	beq.n	8009d2c <_svfiprintf_r+0x130>
 8009d9e:	9105      	str	r1, [sp, #20]
 8009da0:	e7c4      	b.n	8009d2c <_svfiprintf_r+0x130>
 8009da2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009da6:	4604      	mov	r4, r0
 8009da8:	2301      	movs	r3, #1
 8009daa:	e7f0      	b.n	8009d8e <_svfiprintf_r+0x192>
 8009dac:	ab03      	add	r3, sp, #12
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	462a      	mov	r2, r5
 8009db2:	4b0e      	ldr	r3, [pc, #56]	@ (8009dec <_svfiprintf_r+0x1f0>)
 8009db4:	a904      	add	r1, sp, #16
 8009db6:	4638      	mov	r0, r7
 8009db8:	f3af 8000 	nop.w
 8009dbc:	1c42      	adds	r2, r0, #1
 8009dbe:	4606      	mov	r6, r0
 8009dc0:	d1d6      	bne.n	8009d70 <_svfiprintf_r+0x174>
 8009dc2:	89ab      	ldrh	r3, [r5, #12]
 8009dc4:	065b      	lsls	r3, r3, #25
 8009dc6:	f53f af2d 	bmi.w	8009c24 <_svfiprintf_r+0x28>
 8009dca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009dcc:	e72c      	b.n	8009c28 <_svfiprintf_r+0x2c>
 8009dce:	ab03      	add	r3, sp, #12
 8009dd0:	9300      	str	r3, [sp, #0]
 8009dd2:	462a      	mov	r2, r5
 8009dd4:	4b05      	ldr	r3, [pc, #20]	@ (8009dec <_svfiprintf_r+0x1f0>)
 8009dd6:	a904      	add	r1, sp, #16
 8009dd8:	4638      	mov	r0, r7
 8009dda:	f000 f879 	bl	8009ed0 <_printf_i>
 8009dde:	e7ed      	b.n	8009dbc <_svfiprintf_r+0x1c0>
 8009de0:	0800a438 	.word	0x0800a438
 8009de4:	0800a442 	.word	0x0800a442
 8009de8:	00000000 	.word	0x00000000
 8009dec:	08009b45 	.word	0x08009b45
 8009df0:	0800a43e 	.word	0x0800a43e

08009df4 <_printf_common>:
 8009df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009df8:	4616      	mov	r6, r2
 8009dfa:	4698      	mov	r8, r3
 8009dfc:	688a      	ldr	r2, [r1, #8]
 8009dfe:	690b      	ldr	r3, [r1, #16]
 8009e00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e04:	4293      	cmp	r3, r2
 8009e06:	bfb8      	it	lt
 8009e08:	4613      	movlt	r3, r2
 8009e0a:	6033      	str	r3, [r6, #0]
 8009e0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e10:	4607      	mov	r7, r0
 8009e12:	460c      	mov	r4, r1
 8009e14:	b10a      	cbz	r2, 8009e1a <_printf_common+0x26>
 8009e16:	3301      	adds	r3, #1
 8009e18:	6033      	str	r3, [r6, #0]
 8009e1a:	6823      	ldr	r3, [r4, #0]
 8009e1c:	0699      	lsls	r1, r3, #26
 8009e1e:	bf42      	ittt	mi
 8009e20:	6833      	ldrmi	r3, [r6, #0]
 8009e22:	3302      	addmi	r3, #2
 8009e24:	6033      	strmi	r3, [r6, #0]
 8009e26:	6825      	ldr	r5, [r4, #0]
 8009e28:	f015 0506 	ands.w	r5, r5, #6
 8009e2c:	d106      	bne.n	8009e3c <_printf_common+0x48>
 8009e2e:	f104 0a19 	add.w	sl, r4, #25
 8009e32:	68e3      	ldr	r3, [r4, #12]
 8009e34:	6832      	ldr	r2, [r6, #0]
 8009e36:	1a9b      	subs	r3, r3, r2
 8009e38:	42ab      	cmp	r3, r5
 8009e3a:	dc26      	bgt.n	8009e8a <_printf_common+0x96>
 8009e3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009e40:	6822      	ldr	r2, [r4, #0]
 8009e42:	3b00      	subs	r3, #0
 8009e44:	bf18      	it	ne
 8009e46:	2301      	movne	r3, #1
 8009e48:	0692      	lsls	r2, r2, #26
 8009e4a:	d42b      	bmi.n	8009ea4 <_printf_common+0xb0>
 8009e4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009e50:	4641      	mov	r1, r8
 8009e52:	4638      	mov	r0, r7
 8009e54:	47c8      	blx	r9
 8009e56:	3001      	adds	r0, #1
 8009e58:	d01e      	beq.n	8009e98 <_printf_common+0xa4>
 8009e5a:	6823      	ldr	r3, [r4, #0]
 8009e5c:	6922      	ldr	r2, [r4, #16]
 8009e5e:	f003 0306 	and.w	r3, r3, #6
 8009e62:	2b04      	cmp	r3, #4
 8009e64:	bf02      	ittt	eq
 8009e66:	68e5      	ldreq	r5, [r4, #12]
 8009e68:	6833      	ldreq	r3, [r6, #0]
 8009e6a:	1aed      	subeq	r5, r5, r3
 8009e6c:	68a3      	ldr	r3, [r4, #8]
 8009e6e:	bf0c      	ite	eq
 8009e70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e74:	2500      	movne	r5, #0
 8009e76:	4293      	cmp	r3, r2
 8009e78:	bfc4      	itt	gt
 8009e7a:	1a9b      	subgt	r3, r3, r2
 8009e7c:	18ed      	addgt	r5, r5, r3
 8009e7e:	2600      	movs	r6, #0
 8009e80:	341a      	adds	r4, #26
 8009e82:	42b5      	cmp	r5, r6
 8009e84:	d11a      	bne.n	8009ebc <_printf_common+0xc8>
 8009e86:	2000      	movs	r0, #0
 8009e88:	e008      	b.n	8009e9c <_printf_common+0xa8>
 8009e8a:	2301      	movs	r3, #1
 8009e8c:	4652      	mov	r2, sl
 8009e8e:	4641      	mov	r1, r8
 8009e90:	4638      	mov	r0, r7
 8009e92:	47c8      	blx	r9
 8009e94:	3001      	adds	r0, #1
 8009e96:	d103      	bne.n	8009ea0 <_printf_common+0xac>
 8009e98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ea0:	3501      	adds	r5, #1
 8009ea2:	e7c6      	b.n	8009e32 <_printf_common+0x3e>
 8009ea4:	18e1      	adds	r1, r4, r3
 8009ea6:	1c5a      	adds	r2, r3, #1
 8009ea8:	2030      	movs	r0, #48	@ 0x30
 8009eaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009eae:	4422      	add	r2, r4
 8009eb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009eb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009eb8:	3302      	adds	r3, #2
 8009eba:	e7c7      	b.n	8009e4c <_printf_common+0x58>
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	4622      	mov	r2, r4
 8009ec0:	4641      	mov	r1, r8
 8009ec2:	4638      	mov	r0, r7
 8009ec4:	47c8      	blx	r9
 8009ec6:	3001      	adds	r0, #1
 8009ec8:	d0e6      	beq.n	8009e98 <_printf_common+0xa4>
 8009eca:	3601      	adds	r6, #1
 8009ecc:	e7d9      	b.n	8009e82 <_printf_common+0x8e>
	...

08009ed0 <_printf_i>:
 8009ed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ed4:	7e0f      	ldrb	r7, [r1, #24]
 8009ed6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009ed8:	2f78      	cmp	r7, #120	@ 0x78
 8009eda:	4691      	mov	r9, r2
 8009edc:	4680      	mov	r8, r0
 8009ede:	460c      	mov	r4, r1
 8009ee0:	469a      	mov	sl, r3
 8009ee2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009ee6:	d807      	bhi.n	8009ef8 <_printf_i+0x28>
 8009ee8:	2f62      	cmp	r7, #98	@ 0x62
 8009eea:	d80a      	bhi.n	8009f02 <_printf_i+0x32>
 8009eec:	2f00      	cmp	r7, #0
 8009eee:	f000 80d2 	beq.w	800a096 <_printf_i+0x1c6>
 8009ef2:	2f58      	cmp	r7, #88	@ 0x58
 8009ef4:	f000 80b9 	beq.w	800a06a <_printf_i+0x19a>
 8009ef8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009efc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f00:	e03a      	b.n	8009f78 <_printf_i+0xa8>
 8009f02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f06:	2b15      	cmp	r3, #21
 8009f08:	d8f6      	bhi.n	8009ef8 <_printf_i+0x28>
 8009f0a:	a101      	add	r1, pc, #4	@ (adr r1, 8009f10 <_printf_i+0x40>)
 8009f0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f10:	08009f69 	.word	0x08009f69
 8009f14:	08009f7d 	.word	0x08009f7d
 8009f18:	08009ef9 	.word	0x08009ef9
 8009f1c:	08009ef9 	.word	0x08009ef9
 8009f20:	08009ef9 	.word	0x08009ef9
 8009f24:	08009ef9 	.word	0x08009ef9
 8009f28:	08009f7d 	.word	0x08009f7d
 8009f2c:	08009ef9 	.word	0x08009ef9
 8009f30:	08009ef9 	.word	0x08009ef9
 8009f34:	08009ef9 	.word	0x08009ef9
 8009f38:	08009ef9 	.word	0x08009ef9
 8009f3c:	0800a07d 	.word	0x0800a07d
 8009f40:	08009fa7 	.word	0x08009fa7
 8009f44:	0800a037 	.word	0x0800a037
 8009f48:	08009ef9 	.word	0x08009ef9
 8009f4c:	08009ef9 	.word	0x08009ef9
 8009f50:	0800a09f 	.word	0x0800a09f
 8009f54:	08009ef9 	.word	0x08009ef9
 8009f58:	08009fa7 	.word	0x08009fa7
 8009f5c:	08009ef9 	.word	0x08009ef9
 8009f60:	08009ef9 	.word	0x08009ef9
 8009f64:	0800a03f 	.word	0x0800a03f
 8009f68:	6833      	ldr	r3, [r6, #0]
 8009f6a:	1d1a      	adds	r2, r3, #4
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	6032      	str	r2, [r6, #0]
 8009f70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009f78:	2301      	movs	r3, #1
 8009f7a:	e09d      	b.n	800a0b8 <_printf_i+0x1e8>
 8009f7c:	6833      	ldr	r3, [r6, #0]
 8009f7e:	6820      	ldr	r0, [r4, #0]
 8009f80:	1d19      	adds	r1, r3, #4
 8009f82:	6031      	str	r1, [r6, #0]
 8009f84:	0606      	lsls	r6, r0, #24
 8009f86:	d501      	bpl.n	8009f8c <_printf_i+0xbc>
 8009f88:	681d      	ldr	r5, [r3, #0]
 8009f8a:	e003      	b.n	8009f94 <_printf_i+0xc4>
 8009f8c:	0645      	lsls	r5, r0, #25
 8009f8e:	d5fb      	bpl.n	8009f88 <_printf_i+0xb8>
 8009f90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009f94:	2d00      	cmp	r5, #0
 8009f96:	da03      	bge.n	8009fa0 <_printf_i+0xd0>
 8009f98:	232d      	movs	r3, #45	@ 0x2d
 8009f9a:	426d      	negs	r5, r5
 8009f9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fa0:	4859      	ldr	r0, [pc, #356]	@ (800a108 <_printf_i+0x238>)
 8009fa2:	230a      	movs	r3, #10
 8009fa4:	e011      	b.n	8009fca <_printf_i+0xfa>
 8009fa6:	6821      	ldr	r1, [r4, #0]
 8009fa8:	6833      	ldr	r3, [r6, #0]
 8009faa:	0608      	lsls	r0, r1, #24
 8009fac:	f853 5b04 	ldr.w	r5, [r3], #4
 8009fb0:	d402      	bmi.n	8009fb8 <_printf_i+0xe8>
 8009fb2:	0649      	lsls	r1, r1, #25
 8009fb4:	bf48      	it	mi
 8009fb6:	b2ad      	uxthmi	r5, r5
 8009fb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009fba:	4853      	ldr	r0, [pc, #332]	@ (800a108 <_printf_i+0x238>)
 8009fbc:	6033      	str	r3, [r6, #0]
 8009fbe:	bf14      	ite	ne
 8009fc0:	230a      	movne	r3, #10
 8009fc2:	2308      	moveq	r3, #8
 8009fc4:	2100      	movs	r1, #0
 8009fc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009fca:	6866      	ldr	r6, [r4, #4]
 8009fcc:	60a6      	str	r6, [r4, #8]
 8009fce:	2e00      	cmp	r6, #0
 8009fd0:	bfa2      	ittt	ge
 8009fd2:	6821      	ldrge	r1, [r4, #0]
 8009fd4:	f021 0104 	bicge.w	r1, r1, #4
 8009fd8:	6021      	strge	r1, [r4, #0]
 8009fda:	b90d      	cbnz	r5, 8009fe0 <_printf_i+0x110>
 8009fdc:	2e00      	cmp	r6, #0
 8009fde:	d04b      	beq.n	800a078 <_printf_i+0x1a8>
 8009fe0:	4616      	mov	r6, r2
 8009fe2:	fbb5 f1f3 	udiv	r1, r5, r3
 8009fe6:	fb03 5711 	mls	r7, r3, r1, r5
 8009fea:	5dc7      	ldrb	r7, [r0, r7]
 8009fec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ff0:	462f      	mov	r7, r5
 8009ff2:	42bb      	cmp	r3, r7
 8009ff4:	460d      	mov	r5, r1
 8009ff6:	d9f4      	bls.n	8009fe2 <_printf_i+0x112>
 8009ff8:	2b08      	cmp	r3, #8
 8009ffa:	d10b      	bne.n	800a014 <_printf_i+0x144>
 8009ffc:	6823      	ldr	r3, [r4, #0]
 8009ffe:	07df      	lsls	r7, r3, #31
 800a000:	d508      	bpl.n	800a014 <_printf_i+0x144>
 800a002:	6923      	ldr	r3, [r4, #16]
 800a004:	6861      	ldr	r1, [r4, #4]
 800a006:	4299      	cmp	r1, r3
 800a008:	bfde      	ittt	le
 800a00a:	2330      	movle	r3, #48	@ 0x30
 800a00c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a010:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a014:	1b92      	subs	r2, r2, r6
 800a016:	6122      	str	r2, [r4, #16]
 800a018:	f8cd a000 	str.w	sl, [sp]
 800a01c:	464b      	mov	r3, r9
 800a01e:	aa03      	add	r2, sp, #12
 800a020:	4621      	mov	r1, r4
 800a022:	4640      	mov	r0, r8
 800a024:	f7ff fee6 	bl	8009df4 <_printf_common>
 800a028:	3001      	adds	r0, #1
 800a02a:	d14a      	bne.n	800a0c2 <_printf_i+0x1f2>
 800a02c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a030:	b004      	add	sp, #16
 800a032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a036:	6823      	ldr	r3, [r4, #0]
 800a038:	f043 0320 	orr.w	r3, r3, #32
 800a03c:	6023      	str	r3, [r4, #0]
 800a03e:	4833      	ldr	r0, [pc, #204]	@ (800a10c <_printf_i+0x23c>)
 800a040:	2778      	movs	r7, #120	@ 0x78
 800a042:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a046:	6823      	ldr	r3, [r4, #0]
 800a048:	6831      	ldr	r1, [r6, #0]
 800a04a:	061f      	lsls	r7, r3, #24
 800a04c:	f851 5b04 	ldr.w	r5, [r1], #4
 800a050:	d402      	bmi.n	800a058 <_printf_i+0x188>
 800a052:	065f      	lsls	r7, r3, #25
 800a054:	bf48      	it	mi
 800a056:	b2ad      	uxthmi	r5, r5
 800a058:	6031      	str	r1, [r6, #0]
 800a05a:	07d9      	lsls	r1, r3, #31
 800a05c:	bf44      	itt	mi
 800a05e:	f043 0320 	orrmi.w	r3, r3, #32
 800a062:	6023      	strmi	r3, [r4, #0]
 800a064:	b11d      	cbz	r5, 800a06e <_printf_i+0x19e>
 800a066:	2310      	movs	r3, #16
 800a068:	e7ac      	b.n	8009fc4 <_printf_i+0xf4>
 800a06a:	4827      	ldr	r0, [pc, #156]	@ (800a108 <_printf_i+0x238>)
 800a06c:	e7e9      	b.n	800a042 <_printf_i+0x172>
 800a06e:	6823      	ldr	r3, [r4, #0]
 800a070:	f023 0320 	bic.w	r3, r3, #32
 800a074:	6023      	str	r3, [r4, #0]
 800a076:	e7f6      	b.n	800a066 <_printf_i+0x196>
 800a078:	4616      	mov	r6, r2
 800a07a:	e7bd      	b.n	8009ff8 <_printf_i+0x128>
 800a07c:	6833      	ldr	r3, [r6, #0]
 800a07e:	6825      	ldr	r5, [r4, #0]
 800a080:	6961      	ldr	r1, [r4, #20]
 800a082:	1d18      	adds	r0, r3, #4
 800a084:	6030      	str	r0, [r6, #0]
 800a086:	062e      	lsls	r6, r5, #24
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	d501      	bpl.n	800a090 <_printf_i+0x1c0>
 800a08c:	6019      	str	r1, [r3, #0]
 800a08e:	e002      	b.n	800a096 <_printf_i+0x1c6>
 800a090:	0668      	lsls	r0, r5, #25
 800a092:	d5fb      	bpl.n	800a08c <_printf_i+0x1bc>
 800a094:	8019      	strh	r1, [r3, #0]
 800a096:	2300      	movs	r3, #0
 800a098:	6123      	str	r3, [r4, #16]
 800a09a:	4616      	mov	r6, r2
 800a09c:	e7bc      	b.n	800a018 <_printf_i+0x148>
 800a09e:	6833      	ldr	r3, [r6, #0]
 800a0a0:	1d1a      	adds	r2, r3, #4
 800a0a2:	6032      	str	r2, [r6, #0]
 800a0a4:	681e      	ldr	r6, [r3, #0]
 800a0a6:	6862      	ldr	r2, [r4, #4]
 800a0a8:	2100      	movs	r1, #0
 800a0aa:	4630      	mov	r0, r6
 800a0ac:	f7f6 f898 	bl	80001e0 <memchr>
 800a0b0:	b108      	cbz	r0, 800a0b6 <_printf_i+0x1e6>
 800a0b2:	1b80      	subs	r0, r0, r6
 800a0b4:	6060      	str	r0, [r4, #4]
 800a0b6:	6863      	ldr	r3, [r4, #4]
 800a0b8:	6123      	str	r3, [r4, #16]
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0c0:	e7aa      	b.n	800a018 <_printf_i+0x148>
 800a0c2:	6923      	ldr	r3, [r4, #16]
 800a0c4:	4632      	mov	r2, r6
 800a0c6:	4649      	mov	r1, r9
 800a0c8:	4640      	mov	r0, r8
 800a0ca:	47d0      	blx	sl
 800a0cc:	3001      	adds	r0, #1
 800a0ce:	d0ad      	beq.n	800a02c <_printf_i+0x15c>
 800a0d0:	6823      	ldr	r3, [r4, #0]
 800a0d2:	079b      	lsls	r3, r3, #30
 800a0d4:	d413      	bmi.n	800a0fe <_printf_i+0x22e>
 800a0d6:	68e0      	ldr	r0, [r4, #12]
 800a0d8:	9b03      	ldr	r3, [sp, #12]
 800a0da:	4298      	cmp	r0, r3
 800a0dc:	bfb8      	it	lt
 800a0de:	4618      	movlt	r0, r3
 800a0e0:	e7a6      	b.n	800a030 <_printf_i+0x160>
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	4632      	mov	r2, r6
 800a0e6:	4649      	mov	r1, r9
 800a0e8:	4640      	mov	r0, r8
 800a0ea:	47d0      	blx	sl
 800a0ec:	3001      	adds	r0, #1
 800a0ee:	d09d      	beq.n	800a02c <_printf_i+0x15c>
 800a0f0:	3501      	adds	r5, #1
 800a0f2:	68e3      	ldr	r3, [r4, #12]
 800a0f4:	9903      	ldr	r1, [sp, #12]
 800a0f6:	1a5b      	subs	r3, r3, r1
 800a0f8:	42ab      	cmp	r3, r5
 800a0fa:	dcf2      	bgt.n	800a0e2 <_printf_i+0x212>
 800a0fc:	e7eb      	b.n	800a0d6 <_printf_i+0x206>
 800a0fe:	2500      	movs	r5, #0
 800a100:	f104 0619 	add.w	r6, r4, #25
 800a104:	e7f5      	b.n	800a0f2 <_printf_i+0x222>
 800a106:	bf00      	nop
 800a108:	0800a449 	.word	0x0800a449
 800a10c:	0800a45a 	.word	0x0800a45a

0800a110 <memmove>:
 800a110:	4288      	cmp	r0, r1
 800a112:	b510      	push	{r4, lr}
 800a114:	eb01 0402 	add.w	r4, r1, r2
 800a118:	d902      	bls.n	800a120 <memmove+0x10>
 800a11a:	4284      	cmp	r4, r0
 800a11c:	4623      	mov	r3, r4
 800a11e:	d807      	bhi.n	800a130 <memmove+0x20>
 800a120:	1e43      	subs	r3, r0, #1
 800a122:	42a1      	cmp	r1, r4
 800a124:	d008      	beq.n	800a138 <memmove+0x28>
 800a126:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a12a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a12e:	e7f8      	b.n	800a122 <memmove+0x12>
 800a130:	4402      	add	r2, r0
 800a132:	4601      	mov	r1, r0
 800a134:	428a      	cmp	r2, r1
 800a136:	d100      	bne.n	800a13a <memmove+0x2a>
 800a138:	bd10      	pop	{r4, pc}
 800a13a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a13e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a142:	e7f7      	b.n	800a134 <memmove+0x24>

0800a144 <_sbrk_r>:
 800a144:	b538      	push	{r3, r4, r5, lr}
 800a146:	4d06      	ldr	r5, [pc, #24]	@ (800a160 <_sbrk_r+0x1c>)
 800a148:	2300      	movs	r3, #0
 800a14a:	4604      	mov	r4, r0
 800a14c:	4608      	mov	r0, r1
 800a14e:	602b      	str	r3, [r5, #0]
 800a150:	f000 f83e 	bl	800a1d0 <_sbrk>
 800a154:	1c43      	adds	r3, r0, #1
 800a156:	d102      	bne.n	800a15e <_sbrk_r+0x1a>
 800a158:	682b      	ldr	r3, [r5, #0]
 800a15a:	b103      	cbz	r3, 800a15e <_sbrk_r+0x1a>
 800a15c:	6023      	str	r3, [r4, #0]
 800a15e:	bd38      	pop	{r3, r4, r5, pc}
 800a160:	20001fc8 	.word	0x20001fc8

0800a164 <_realloc_r>:
 800a164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a168:	4680      	mov	r8, r0
 800a16a:	4615      	mov	r5, r2
 800a16c:	460c      	mov	r4, r1
 800a16e:	b921      	cbnz	r1, 800a17a <_realloc_r+0x16>
 800a170:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a174:	4611      	mov	r1, r2
 800a176:	f7ff bc59 	b.w	8009a2c <_malloc_r>
 800a17a:	b92a      	cbnz	r2, 800a188 <_realloc_r+0x24>
 800a17c:	f7ff fbea 	bl	8009954 <_free_r>
 800a180:	2400      	movs	r4, #0
 800a182:	4620      	mov	r0, r4
 800a184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a188:	f000 f81a 	bl	800a1c0 <_malloc_usable_size_r>
 800a18c:	4285      	cmp	r5, r0
 800a18e:	4606      	mov	r6, r0
 800a190:	d802      	bhi.n	800a198 <_realloc_r+0x34>
 800a192:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a196:	d8f4      	bhi.n	800a182 <_realloc_r+0x1e>
 800a198:	4629      	mov	r1, r5
 800a19a:	4640      	mov	r0, r8
 800a19c:	f7ff fc46 	bl	8009a2c <_malloc_r>
 800a1a0:	4607      	mov	r7, r0
 800a1a2:	2800      	cmp	r0, #0
 800a1a4:	d0ec      	beq.n	800a180 <_realloc_r+0x1c>
 800a1a6:	42b5      	cmp	r5, r6
 800a1a8:	462a      	mov	r2, r5
 800a1aa:	4621      	mov	r1, r4
 800a1ac:	bf28      	it	cs
 800a1ae:	4632      	movcs	r2, r6
 800a1b0:	f7ff fbc2 	bl	8009938 <memcpy>
 800a1b4:	4621      	mov	r1, r4
 800a1b6:	4640      	mov	r0, r8
 800a1b8:	f7ff fbcc 	bl	8009954 <_free_r>
 800a1bc:	463c      	mov	r4, r7
 800a1be:	e7e0      	b.n	800a182 <_realloc_r+0x1e>

0800a1c0 <_malloc_usable_size_r>:
 800a1c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1c4:	1f18      	subs	r0, r3, #4
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	bfbc      	itt	lt
 800a1ca:	580b      	ldrlt	r3, [r1, r0]
 800a1cc:	18c0      	addlt	r0, r0, r3
 800a1ce:	4770      	bx	lr

0800a1d0 <_sbrk>:
 800a1d0:	4a04      	ldr	r2, [pc, #16]	@ (800a1e4 <_sbrk+0x14>)
 800a1d2:	6811      	ldr	r1, [r2, #0]
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	b909      	cbnz	r1, 800a1dc <_sbrk+0xc>
 800a1d8:	4903      	ldr	r1, [pc, #12]	@ (800a1e8 <_sbrk+0x18>)
 800a1da:	6011      	str	r1, [r2, #0]
 800a1dc:	6810      	ldr	r0, [r2, #0]
 800a1de:	4403      	add	r3, r0
 800a1e0:	6013      	str	r3, [r2, #0]
 800a1e2:	4770      	bx	lr
 800a1e4:	20001fd8 	.word	0x20001fd8
 800a1e8:	20001fe0 	.word	0x20001fe0

0800a1ec <_init>:
 800a1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ee:	bf00      	nop
 800a1f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1f2:	bc08      	pop	{r3}
 800a1f4:	469e      	mov	lr, r3
 800a1f6:	4770      	bx	lr

0800a1f8 <_fini>:
 800a1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1fa:	bf00      	nop
 800a1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1fe:	bc08      	pop	{r3}
 800a200:	469e      	mov	lr, r3
 800a202:	4770      	bx	lr
