// Seed: 1538187447
module module_0 (
    input wor id_0,
    input supply0 id_1
    , id_4,
    output wor id_2
);
  always id_2 = 'b0;
  tri0 id_5, id_6;
  wire id_7;
  assign id_4 = "";
  assign id_6 = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output wor id_2,
    input supply1 id_3,
    output wand id_4,
    input uwire id_5
    , id_18,
    output wor id_6,
    input supply0 id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri id_10,
    input wor id_11
    , id_19,
    input tri0 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input wor id_15#(.id_20(1)),
    input wor id_16
);
  wire id_21;
  module_0 modCall_1 (
      id_7,
      id_15,
      id_14
  );
  assign modCall_1.id_2 = 0;
endmodule
