INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab7/lab7_1_1/lab7_1_1.srcs/sources_1/new/testbench7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench7_1_1
