

================================================================
== Vivado HLS Report for 'window_fn_top'
================================================================
* Date:           Wed Oct  2 10:35:24 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        window_fn_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.306|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   97|   97|   97|   97|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- winfn_loop  |   96|   96|         3|          -|          -|    32|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i24]* %outdata_V), !map !76"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %indata_V), !map !82"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @window_fn_top_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.73ns)   --->   "br label %1" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %0 ], [ %i, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi26ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i ]"   --->   Operation 9 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.71ns)   --->   "%icmp_ln129 = icmp eq i6 %i_0_i, -32" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 10 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.84ns)   --->   "%i = add i6 %i_0_i, 1" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %apply.exit, label %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi26ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i6 %i_0_i to i64" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 14 'zext' 'zext_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%coeff_tab1_addr = getelementptr [32 x i17]* @coeff_tab1, i64 0, i64 %zext_ln131" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 15 'getelementptr' 'coeff_tab1_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.29ns)   --->   "%coeff_tab1_load = load i17* %coeff_tab1_addr, align 4" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 16 'load' 'coeff_tab1_load' <Predicate = (!icmp_ln129)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [window_fn_top.cpp:65]   --->   Operation 17 'ret' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 18 [1/2] (1.29ns)   --->   "%coeff_tab1_load = load i17* %coeff_tab1_addr, align 4" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 18 'load' 'coeff_tab1_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 32> <ROM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%indata_V_addr = getelementptr [32 x i8]* %indata_V, i64 0, i64 %zext_ln131" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 19 'getelementptr' 'indata_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (0.73ns)   --->   "%indata_V_load = load i8* %indata_V_addr, align 1" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 20 'load' 'indata_V_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 21 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i17 %coeff_tab1_load to i24" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 22 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.73ns)   --->   "%indata_V_load = load i8* %indata_V_addr, align 1" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 23 'load' 'indata_V_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i8 %indata_V_load to i24" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 24 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln703 = mul i24 %zext_ln703, %sext_ln703" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 25 'mul' 'mul_ln703' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%outdata_V_addr = getelementptr [32 x i24]* %outdata_V, i64 0, i64 %zext_ln131" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 26 'getelementptr' 'outdata_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.73ns)   --->   "store i24 %mul_ln703, i24* %outdata_V_addr, align 4" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 27 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./window_fn_class.h:129->window_fn_top.cpp:64) [9]  (0.736 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./window_fn_class.h:129->window_fn_top.cpp:64) [9]  (0 ns)
	'getelementptr' operation ('coeff_tab1_addr', ./window_fn_class.h:131->window_fn_top.cpp:64) [17]  (0 ns)
	'load' operation ('coeff_tab1_load', ./window_fn_class.h:131->window_fn_top.cpp:64) on array 'coeff_tab1' [18]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'load' operation ('coeff_tab1_load', ./window_fn_class.h:131->window_fn_top.cpp:64) on array 'coeff_tab1' [18]  (1.3 ns)

 <State 4>: 4.31ns
The critical path consists of the following:
	'load' operation ('indata_V_load', ./window_fn_class.h:131->window_fn_top.cpp:64) on array 'indata_V' [21]  (0.73 ns)
	'mul' operation of DSP[23] ('mul_ln703', ./window_fn_class.h:131->window_fn_top.cpp:64) [23]  (2.85 ns)
	'store' operation ('store_ln131', ./window_fn_class.h:131->window_fn_top.cpp:64) of variable 'mul_ln703', ./window_fn_class.h:131->window_fn_top.cpp:64 on array 'outdata_V' [25]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
