head	1.2;
access;
symbols
	SMP_SYNC_A:1.2
	SMP_SYNC_B:1.2
	UBC_SYNC_A:1.2
	UBC_SYNC_B:1.2
	SMP:1.2.0.2
	first_1:1.1.1.1;
locks; strict;
comment	@# @;


1.2
date	95.10.18.12.31.27;	author deraadt;	state dead;
branches;
next	1.1;

1.1
date	95.10.18.10.54.26;	author deraadt;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	95.10.18.10.54.26;	author deraadt;	state Exp;
branches;
next	;


desc
@@


1.2
log
@moved to mvme88k directory
@
text
@1. It appears that trap() assumes instruction access or data access
   faults can only be caused by page faults. Could do better by
   checking PFSR in the CMMU and handling parity errors, page faults,
   segmentation faults and protection faults appropriately.
@


1.1
log
@Initial revision
@
text
@@


1.1.1.1
log
@initial 88k import; code by nivas and based on mach luna88k
@
text
@@
