\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields}{}\section{\+\_\+hw\+\_\+spi\+\_\+ctarn\+:\+:\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields Struct Reference}
\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields}\index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a16db59045b317fffa4173dfa2fe115f8}{BR}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_aca031402a7efd51588f386b27ceb28d3}{DT}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a80082101022a2e2f424843b044eb1af7}{A\+SC}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a0ab499a63b3e100f521ef1421665ac85}{C\+S\+S\+CK}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a268af7f57f882c20e113a7a349490b0d}{P\+BR}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_ae2e2fbf67c6e8ab3acc396d35dfb9ddc}{P\+DT}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a970c67064b177911fb4d009186a607cb}{P\+A\+SC}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_aee9f44ed649051fc5176fdc7cfde9f20}{P\+C\+S\+S\+CK}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_aea07383da54e29fc4c9d1e994d93ce0e}{L\+S\+B\+FE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a63bd5ed8a83d4a4adf06051c1bd12690}{C\+P\+HA}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a70dc43139fa3748da943db9bf648c18f}{C\+P\+OL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a7d3b2bf72ff57da75a1f36bc62128ea3}{F\+M\+SZ}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a35fee386ccc7772150a6a02663603332}{D\+BR}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!A\+SC@{A\+SC}}
\index{A\+SC@{A\+SC}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+SC}{ASC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+A\+SC}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a80082101022a2e2f424843b044eb1af7}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a80082101022a2e2f424843b044eb1af7}
\mbox{[}11\+:8\mbox{]} After S\+CK Delay Scaler \index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!BR@{BR}}
\index{BR@{BR}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{BR}{BR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+BR}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a16db59045b317fffa4173dfa2fe115f8}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a16db59045b317fffa4173dfa2fe115f8}
\mbox{[}3\+:0\mbox{]} Baud Rate Scaler \index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!C\+P\+HA@{C\+P\+HA}}
\index{C\+P\+HA@{C\+P\+HA}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+P\+HA}{CPHA}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+C\+P\+HA}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a63bd5ed8a83d4a4adf06051c1bd12690}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a63bd5ed8a83d4a4adf06051c1bd12690}
\mbox{[}25\mbox{]} Clock Phase \index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!C\+P\+OL@{C\+P\+OL}}
\index{C\+P\+OL@{C\+P\+OL}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+P\+OL}{CPOL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+C\+P\+OL}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a70dc43139fa3748da943db9bf648c18f}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a70dc43139fa3748da943db9bf648c18f}
\mbox{[}26\mbox{]} Clock Polarity \index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!C\+S\+S\+CK@{C\+S\+S\+CK}}
\index{C\+S\+S\+CK@{C\+S\+S\+CK}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+S\+S\+CK}{CSSCK}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+C\+S\+S\+CK}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a0ab499a63b3e100f521ef1421665ac85}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a0ab499a63b3e100f521ef1421665ac85}
\mbox{[}15\+:12\mbox{]} P\+CS to S\+CK Delay Scaler \index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!D\+BR@{D\+BR}}
\index{D\+BR@{D\+BR}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+BR}{DBR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+D\+BR}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a35fee386ccc7772150a6a02663603332}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a35fee386ccc7772150a6a02663603332}
\mbox{[}31\mbox{]} Double Baud Rate \index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!DT@{DT}}
\index{DT@{DT}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{DT}{DT}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+DT}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_aca031402a7efd51588f386b27ceb28d3}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_aca031402a7efd51588f386b27ceb28d3}
\mbox{[}7\+:4\mbox{]} Delay After Transfer Scaler \index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!F\+M\+SZ@{F\+M\+SZ}}
\index{F\+M\+SZ@{F\+M\+SZ}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+M\+SZ}{FMSZ}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+F\+M\+SZ}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a7d3b2bf72ff57da75a1f36bc62128ea3}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a7d3b2bf72ff57da75a1f36bc62128ea3}
\mbox{[}30\+:27\mbox{]} Frame Size \index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!L\+S\+B\+FE@{L\+S\+B\+FE}}
\index{L\+S\+B\+FE@{L\+S\+B\+FE}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+S\+B\+FE}{LSBFE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+L\+S\+B\+FE}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_aea07383da54e29fc4c9d1e994d93ce0e}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_aea07383da54e29fc4c9d1e994d93ce0e}
\mbox{[}24\mbox{]} L\+SB First \index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!P\+A\+SC@{P\+A\+SC}}
\index{P\+A\+SC@{P\+A\+SC}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+A\+SC}{PASC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+P\+A\+SC}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a970c67064b177911fb4d009186a607cb}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a970c67064b177911fb4d009186a607cb}
\mbox{[}21\+:20\mbox{]} After S\+CK Delay Prescaler \index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!P\+BR@{P\+BR}}
\index{P\+BR@{P\+BR}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+BR}{PBR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+P\+BR}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a268af7f57f882c20e113a7a349490b0d}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_a268af7f57f882c20e113a7a349490b0d}
\mbox{[}17\+:16\mbox{]} Baud Rate Prescaler \index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!P\+C\+S\+S\+CK@{P\+C\+S\+S\+CK}}
\index{P\+C\+S\+S\+CK@{P\+C\+S\+S\+CK}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+C\+S\+S\+CK}{PCSSCK}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+P\+C\+S\+S\+CK}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_aee9f44ed649051fc5176fdc7cfde9f20}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_aee9f44ed649051fc5176fdc7cfde9f20}
\mbox{[}23\+:22\mbox{]} P\+CS to S\+CK Delay Prescaler \index{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}!P\+DT@{P\+DT}}
\index{P\+DT@{P\+DT}!\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields@{\+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+DT}{PDT}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+spi\+\_\+ctarn\+::\+\_\+hw\+\_\+spi\+\_\+ctarn\+\_\+bitfields\+::\+P\+DT}\hypertarget{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_ae2e2fbf67c6e8ab3acc396d35dfb9ddc}{}\label{struct__hw__spi__ctarn_1_1__hw__spi__ctarn__bitfields_ae2e2fbf67c6e8ab3acc396d35dfb9ddc}
\mbox{[}19\+:18\mbox{]} Delay after Transfer Prescaler 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+spi.\+h\end{DoxyCompactItemize}
