

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Thu Jan  2 19:12:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.310|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  1580|  12556|  1580|  12556|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1578|  12554|        15|          4|          1| 392 ~ 3136 |    yes   |
        +----------+------+-------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 4, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 17 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.51>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 18 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 19 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 20 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 21 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 22 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i5 %output_width_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 23 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i5 %output_height_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 24 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i6 %input_width_read to i7" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 25 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %input_height_read to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 26 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln28_2_cast4 = zext i7 %sext_ln9_2 to i14" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 27 'zext' 'zext_ln28_2_cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %sext_ln9_1 to i8" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 28 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln36_1_cast = zext i6 %sext_ln9 to i12" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 29 'zext' 'zext_ln36_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 30 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_49 = trunc i5 %output_height_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 31 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_50 = trunc i6 %output_depth_read to i5" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 32 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %empty_49 to i8" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 33 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i4 %empty to i8" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 34 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.34ns)   --->   "%mul_ln9 = mul i8 %zext_ln9, %zext_ln9_1" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 35 'mul' 'mul_ln9' <Predicate = true> <Delay = 2.34> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i5 %empty_50 to i13" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 36 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i8 %mul_ln9 to i13" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 37 'zext' 'zext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (4.17ns)   --->   "%mul_ln9_1 = mul i13 %zext_ln9_2, %zext_ln9_3" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 38 'mul' 'mul_ln9_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %empty, 0" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 39 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.31>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i13 [ 0, %0 ], [ %add_ln19, %hls_label_1 ]" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 41 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln19, %hls_label_1 ]" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 42 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln21_1, %hls_label_1 ]" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 43 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %0 ], [ %select_ln21, %hls_label_1 ]" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 44 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ 0, %0 ], [ %out_w, %hls_label_1 ]"   --->   Operation 45 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i5 %out_d_0 to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 46 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.74ns)   --->   "%mul_ln28 = mul i9 %zext_ln28_3, %zext_ln28" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 47 'mul' 'mul_ln28' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i5 %shl_ln to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 49 'zext' 'zext_ln28_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%tmp_0_0 = add i9 %zext_ln28_5, %mul_ln28" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 50 'add' 'tmp_0_0' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.09ns)   --->   "%icmp_ln19 = icmp eq i13 %indvar_flatten39, %mul_ln9_1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 51 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 52 'add' 'out_d' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.55ns)   --->   "%icmp_ln21 = icmp eq i8 %indvar_flatten, %mul_ln9" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 53 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.02ns)   --->   "%select_ln36 = select i1 %icmp_ln21, i4 0, i4 %out_h_0" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 54 'select' 'select_ln36' <Predicate = (!icmp_ln19)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i5 %out_d to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 55 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.74ns)   --->   "%mul_ln28_1 = mul i9 %zext_ln28_6, %zext_ln28" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 56 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln36_13 = select i1 %icmp_ln21, i9 %mul_ln28_1, i9 %mul_ln28" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 57 'select' 'select_ln36_13' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_1)   --->   "%select_ln36_15 = select i1 %icmp_ln21, i9 %mul_ln28_1, i9 %tmp_0_0" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 58 'select' 'select_ln36_15' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.30ns)   --->   "%icmp_ln23_1 = icmp eq i4 %out_w_0, %empty" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 59 'icmp' 'icmp_ln23_1' <Predicate = (!icmp_ln19)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.99ns)   --->   "%select_ln36_17 = select i1 %icmp_ln21, i1 %icmp_ln23, i1 %icmp_ln23_1" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 60 'select' 'select_ln36_17' <Predicate = (!icmp_ln19)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.73ns)   --->   "%out_h = add i4 %select_ln36, 1" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 61 'add' 'out_h' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%shl_ln28_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 62 'bitconcatenate' 'shl_ln28_mid1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%zext_ln28_8 = zext i5 %shl_ln28_mid1 to i9" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 63 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i9 %zext_ln28_8, %select_ln36_13" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 64 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln22_1 = select i1 %select_ln36_17, i9 %tmp_0_0_mid1, i9 %select_ln36_15" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 65 'select' 'select_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i9 %select_ln22_1 to i14" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 66 'zext' 'zext_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (4.35ns)   --->   "%mul_ln22 = mul i14 %zext_ln28_2_cast4, %zext_ln22" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 67 'mul' 'mul_ln22' <Predicate = (!icmp_ln19)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln22 = add i9 %select_ln22_1, 1" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 68 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i9 %add_ln22 to i14" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 69 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (4.35ns)   --->   "%mul_ln22_1 = mul i14 %zext_ln28_2_cast4, %zext_ln22_1" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 70 'mul' 'mul_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.09>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%or_ln22 = or i1 %select_ln36_17, %icmp_ln21" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 71 'or' 'or_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %or_ln22, i4 0, i4 %out_w_0" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 72 'select' 'select_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln28_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln22, i1 false)" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 73 'bitconcatenate' 'shl_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i5 %shl_ln28_1 to i14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 74 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.81ns)   --->   "%add_ln28 = add i14 %mul_ln22, %zext_ln28_10" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 75 'add' 'add_ln28' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i14 %add_ln28 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 76 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_11" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 77 'getelementptr' 'input_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 78 'load' 'input_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln28 = or i5 %shl_ln28_1, 1" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 79 'or' 'or_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i5 %or_ln28 to i14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 80 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.81ns)   --->   "%add_ln28_1 = add i14 %mul_ln22, %zext_ln28_12" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 81 'add' 'add_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i14 %add_ln28_1 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 82 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_13" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 83 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 84 'load' 'input_load_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 85 [1/1] (1.81ns)   --->   "%add_ln28_2 = add i14 %mul_ln22_1, %zext_ln28_10" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 85 'add' 'add_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.81ns)   --->   "%add_ln28_3 = add i14 %mul_ln22_1, %zext_ln28_12" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 86 'add' 'add_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 87 [1/1] (1.67ns)   --->   "%add_ln19 = add i13 %indvar_flatten39, 1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 87 'add' 'add_ln19' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.21ns)   --->   "%select_ln19 = select i1 %icmp_ln21, i5 %out_d, i5 %out_d_0" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 88 'select' 'select_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.02ns)   --->   "%select_ln21 = select i1 %select_ln36_17, i4 %out_h, i4 %select_ln36" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 89 'select' 'select_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 90 'load' 'input_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 91 'load' 'input_load_1' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 92 [1/1] (2.42ns)   --->   "%icmp_ln31 = icmp slt i16 %input_load, %input_load_1" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 92 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln19)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.70ns)   --->   "%select_ln31 = select i1 %icmp_ln31, i14 %add_ln28_1, i14 %add_ln28" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 93 'select' 'select_ln31' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i14 %add_ln28_2 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 94 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 95 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 96 'load' 'input_load_3' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 97 [1/1] (1.73ns)   --->   "%out_w = add i4 %select_ln22, 1" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 97 'add' 'out_w' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln21_1 = add i8 %indvar_flatten, 1" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 98 'add' 'add_ln21_1' <Predicate = (!icmp_ln19 & !icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.24ns)   --->   "%select_ln21_1 = select i1 %icmp_ln21, i8 1, i8 %add_ln21_1" [../layers_c/max_pooling2d.cpp:21]   --->   Operation 99 'select' 'select_ln21_1' <Predicate = (!icmp_ln19)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i14 %select_ln31 to i64" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 100 'zext' 'zext_ln31' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln31" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 101 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 102 'load' 'input_load_2' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 103 [1/2] (3.25ns)   --->   "%input_load_3 = load i16* %input_addr_3, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 103 'load' 'input_load_3' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 104 [1/2] (3.25ns)   --->   "%input_load_2 = load i16* %input_addr_2, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 104 'load' 'input_load_2' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 105 [1/1] (2.42ns)   --->   "%icmp_ln31_1 = icmp slt i16 %input_load_2, %input_load_3" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 105 'icmp' 'icmp_ln31_1' <Predicate = (!icmp_ln19)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.70ns)   --->   "%select_ln31_1 = select i1 %icmp_ln31_1, i14 %add_ln28_2, i14 %select_ln31" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 106 'select' 'select_ln31_1' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i14 %select_ln31_1 to i64" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 107 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln31_1" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 108 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 109 [2/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 109 'load' 'input_load_4' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 110 [1/2] (3.25ns)   --->   "%input_load_4 = load i16* %input_addr_4, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 110 'load' 'input_load_4' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 12 <SV = 11> <Delay = 6.94>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %out_d_0 to i8" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 111 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (3.78ns)   --->   "%mul_ln36 = mul i8 %zext_ln36_1, %zext_ln36" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 112 'mul' 'mul_ln36' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 113 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i4 %out_h_0 to i8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 114 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln21 & !select_ln36_17)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (1.91ns)   --->   "%tmp6 = add i8 %zext_ln28_4, %mul_ln36" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 115 'add' 'tmp6' <Predicate = (!icmp_ln21 & !select_ln36_17)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %2, label %hls_label_1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i5 %out_d to i8" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 117 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (3.78ns)   --->   "%mul_ln36_1 = mul i8 %zext_ln36_5, %zext_ln36" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 118 'mul' 'mul_ln36_1' <Predicate = (!icmp_ln19)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid1)   --->   "%select_ln36_14 = select i1 %icmp_ln21, i8 %mul_ln36_1, i8 %mul_ln36" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 119 'select' 'select_ln36_14' <Predicate = (!icmp_ln19 & select_ln36_17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_2)   --->   "%select_ln36_16 = select i1 %icmp_ln21, i8 %mul_ln36_1, i8 %tmp6" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 120 'select' 'select_ln36_16' <Predicate = (!icmp_ln19 & !select_ln36_17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid1)   --->   "%zext_ln28_7 = zext i4 %out_h to i8" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 121 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln19 & select_ln36_17)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp6_mid1 = add i8 %zext_ln28_7, %select_ln36_14" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 122 'add' 'tmp6_mid1' <Predicate = (!icmp_ln19 & select_ln36_17)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln22_2 = select i1 %select_ln36_17, i8 %tmp6_mid1, i8 %select_ln36_16" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 123 'select' 'select_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.38>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i8 %select_ln22_2 to i12" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 124 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (3.36ns) (grouped into DSP with root node add_ln36)   --->   "%mul_ln22_2 = mul i12 %zext_ln36_1_cast, %zext_ln22_2" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 125 'mul' 'mul_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i4 %select_ln22 to i12" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 126 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i14 %add_ln28_3 to i64" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 127 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_15" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 128 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_13 : Operation 129 [2/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 129 'load' 'input_load_5' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 130 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36 = add i12 %zext_ln28_9, %mul_ln22_2" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 130 'add' 'add_ln36' <Predicate = (!icmp_ln19)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.38>
ST_14 : Operation 131 [1/2] (3.25ns)   --->   "%input_load_5 = load i16* %input_addr_5, align 2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 131 'load' 'input_load_5' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_14 : Operation 132 [1/1] (2.42ns)   --->   "%icmp_ln31_2 = icmp slt i16 %input_load_4, %input_load_5" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 132 'icmp' 'icmp_ln31_2' <Predicate = (!icmp_ln19)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.70ns)   --->   "%select_ln31_2 = select i1 %icmp_ln31_2, i14 %add_ln28_3, i14 %select_ln31_1" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 133 'select' 'select_ln31_2' <Predicate = (!icmp_ln19)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i14 %select_ln31_2 to i64" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 134 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln31_2" [../layers_c/max_pooling2d.cpp:28]   --->   Operation 135 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_15 : Operation 136 [2/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 136 'load' 'input_load_6' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 16 <SV = 15> <Delay = 6.50>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 3136, i64 0)"   --->   Operation 137 'speclooptripcount' 'empty_51' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 138 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 139 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 140 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str27)" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 141 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 142 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 143 [1/2] (3.25ns)   --->   "%input_load_6 = load i16* %input_addr_6, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 143 'load' 'input_load_6' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i12 %add_ln36 to i64" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 144 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_2" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 145 'getelementptr' 'output_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (3.25ns)   --->   "store i16 %input_load_6, i16* %output_addr, align 2" [../layers_c/max_pooling2d.cpp:36]   --->   Operation 146 'store' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str27, i32 %tmp_s)" [../layers_c/max_pooling2d.cpp:38]   --->   Operation 147 'specregionend' 'empty_52' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "br label %1" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 148 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 149 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.51ns
The critical path consists of the following:
	wire read on port 'output_width' (../layers_c/max_pooling2d.cpp:9) [8]  (0 ns)
	'mul' operation ('mul_ln9', ../layers_c/max_pooling2d.cpp:9) [25]  (2.34 ns)
	'mul' operation ('mul_ln9_1', ../layers_c/max_pooling2d.cpp:9) [28]  (4.17 ns)

 <State 2>: 8.31ns
The critical path consists of the following:
	'phi' operation ('out_d_0', ../layers_c/max_pooling2d.cpp:19) with incoming values : ('select_ln19', ../layers_c/max_pooling2d.cpp:19) [33]  (0 ns)
	'add' operation ('out_d', ../layers_c/max_pooling2d.cpp:19) [51]  (1.78 ns)
	'mul' operation ('mul_ln28_1', ../layers_c/max_pooling2d.cpp:28) [57]  (3.74 ns)
	'select' operation ('select_ln36_13', ../layers_c/max_pooling2d.cpp:36) [58]  (0 ns)
	'add' operation ('tmp_0_0_mid1', ../layers_c/max_pooling2d.cpp:28) [75]  (1.82 ns)
	'select' operation ('select_ln22_1', ../layers_c/max_pooling2d.cpp:22) [76]  (0.968 ns)

 <State 3>: 6.17ns
The critical path consists of the following:
	'add' operation ('add_ln22', ../layers_c/max_pooling2d.cpp:22) [79]  (1.82 ns)
	'mul' operation ('mul_ln22_1', ../layers_c/max_pooling2d.cpp:22) [81]  (4.35 ns)

 <State 4>: 6.09ns
The critical path consists of the following:
	'or' operation ('or_ln22', ../layers_c/max_pooling2d.cpp:22) [69]  (0 ns)
	'select' operation ('select_ln22', ../layers_c/max_pooling2d.cpp:22) [70]  (1.02 ns)
	'add' operation ('add_ln28', ../layers_c/max_pooling2d.cpp:28) [92]  (1.81 ns)
	'getelementptr' operation ('input_addr', ../layers_c/max_pooling2d.cpp:28) [94]  (0 ns)
	'load' operation ('input_load', ../layers_c/max_pooling2d.cpp:28) on array 'input_r' [95]  (3.25 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/max_pooling2d.cpp:28) on array 'input_r' [95]  (3.25 ns)
	'icmp' operation ('icmp_ln31', ../layers_c/max_pooling2d.cpp:31) [102]  (2.43 ns)
	'select' operation ('select_ln31', ../layers_c/max_pooling2d.cpp:31) [103]  (0.702 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr_2', ../layers_c/max_pooling2d.cpp:28) [105]  (0 ns)
	'load' operation ('input_load_2', ../layers_c/max_pooling2d.cpp:31) on array 'input_r' [106]  (3.25 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'load' operation ('input_load_2', ../layers_c/max_pooling2d.cpp:31) on array 'input_r' [106]  (3.25 ns)
	'icmp' operation ('icmp_ln31_1', ../layers_c/max_pooling2d.cpp:31) [111]  (2.43 ns)
	'select' operation ('select_ln31_1', ../layers_c/max_pooling2d.cpp:31) [112]  (0.702 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr_4', ../layers_c/max_pooling2d.cpp:28) [114]  (0 ns)
	'load' operation ('input_load_4', ../layers_c/max_pooling2d.cpp:31) on array 'input_r' [115]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load_4', ../layers_c/max_pooling2d.cpp:31) on array 'input_r' [115]  (3.25 ns)

 <State 12>: 6.94ns
The critical path consists of the following:
	'mul' operation ('mul_ln36', ../layers_c/max_pooling2d.cpp:36) [40]  (3.78 ns)
	'add' operation ('tmp6', ../layers_c/max_pooling2d.cpp:28) [46]  (1.92 ns)
	'select' operation ('select_ln36_16', ../layers_c/max_pooling2d.cpp:36) [63]  (0 ns)
	'select' operation ('select_ln22_2', ../layers_c/max_pooling2d.cpp:22) [83]  (1.25 ns)

 <State 13>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[125] ('mul_ln22_2', ../layers_c/max_pooling2d.cpp:22) [85]  (3.36 ns)
	'add' operation of DSP[125] ('add_ln36', ../layers_c/max_pooling2d.cpp:36) [125]  (3.02 ns)

 <State 14>: 6.38ns
The critical path consists of the following:
	'load' operation ('input_load_5', ../layers_c/max_pooling2d.cpp:28) on array 'input_r' [119]  (3.25 ns)
	'icmp' operation ('icmp_ln31_2', ../layers_c/max_pooling2d.cpp:31) [120]  (2.43 ns)
	'select' operation ('select_ln31_2', ../layers_c/max_pooling2d.cpp:31) [121]  (0.702 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr_6', ../layers_c/max_pooling2d.cpp:28) [123]  (0 ns)
	'load' operation ('input_load_6', ../layers_c/max_pooling2d.cpp:31) on array 'input_r' [124]  (3.25 ns)

 <State 16>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load_6', ../layers_c/max_pooling2d.cpp:31) on array 'input_r' [124]  (3.25 ns)
	'store' operation ('store_ln36', ../layers_c/max_pooling2d.cpp:36) of variable 'input_load_6', ../layers_c/max_pooling2d.cpp:31 on array 'output_r' [128]  (3.25 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
