Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Oct  5 04:24:34 2025
| Host         : kc-ThinkPad-T14-Gen-5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
| Design       : Top_Student
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net disp/CLK is a gated clock net sourced by a combinational pin disp/r_offset_zero[7]_i_1/O, cell disp/r_offset_zero[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT disp/r_offset_zero[7]_i_1 is driving clock pin of 16 cells. This could lead to large hold time violations. First few involved cells are:
    c_offset_seven_reg[0] {FDRE}
    c_offset_seven_reg[1] {FDRE}
    c_offset_seven_reg[2] {FDRE}
    c_offset_seven_reg[3] {FDRE}
    c_offset_seven_reg[4] {FDRE}
    c_offset_seven_reg[5] {FDRE}
    c_offset_seven_reg[6] {FDRE}
    c_offset_seven_reg[7] {FDRE}
    r_offset_zero_reg[0] {FDRE}

Related violations: <none>


