#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x111b610 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11147b0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x10dedc0 .functor NOT 1, L_0x1154550, C4<0>, C4<0>, C4<0>;
L_0x1153710 .functor XOR 8, L_0x1153ce0, L_0x11541c0, C4<00000000>, C4<00000000>;
L_0x1154440 .functor XOR 8, L_0x1153710, L_0x1154350, C4<00000000>, C4<00000000>;
v0x1150450_0 .net "B3_next_dut", 0 0, v0x114f5c0_0;  1 drivers
v0x1150510_0 .net "B3_next_ref", 0 0, L_0x1151b70;  1 drivers
v0x11505b0_0 .net "Count_next_dut", 0 0, v0x114f6a0_0;  1 drivers
v0x1150650_0 .net "Count_next_ref", 0 0, L_0x1152da0;  1 drivers
v0x11506f0_0 .net "S1_next_dut", 0 0, v0x114f830_0;  1 drivers
v0x11507e0_0 .net "S1_next_ref", 0 0, L_0x1152920;  1 drivers
v0x11508b0_0 .net "S_next_dut", 0 0, v0x114f8f0_0;  1 drivers
v0x1150980_0 .net "S_next_ref", 0 0, L_0x11526d0;  1 drivers
v0x1150a50_0 .net "Wait_next_dut", 0 0, v0x114fa00_0;  1 drivers
v0x1150bb0_0 .net "Wait_next_ref", 0 0, L_0x1153330;  1 drivers
v0x1150c80_0 .net *"_ivl_10", 7 0, L_0x1154350;  1 drivers
v0x1150d20_0 .net *"_ivl_12", 7 0, L_0x1154440;  1 drivers
v0x1150dc0_0 .net *"_ivl_2", 7 0, L_0x1153bf0;  1 drivers
v0x1150e60_0 .net *"_ivl_4", 7 0, L_0x1153ce0;  1 drivers
v0x1150f00_0 .net *"_ivl_6", 7 0, L_0x11541c0;  1 drivers
v0x1150fa0_0 .net *"_ivl_8", 7 0, L_0x1153710;  1 drivers
v0x1151060_0 .net "ack", 0 0, v0x114eb50_0;  1 drivers
v0x1151100_0 .var "clk", 0 0;
v0x11511d0_0 .net "counting_dut", 0 0, v0x114fbb0_0;  1 drivers
v0x11512a0_0 .net "counting_ref", 0 0, L_0x1153620;  1 drivers
v0x1151370_0 .net "d", 0 0, v0x114ecb0_0;  1 drivers
v0x1151410_0 .net "done_counting", 0 0, v0x114ed50_0;  1 drivers
v0x11514b0_0 .net "done_dut", 0 0, v0x114fd10_0;  1 drivers
v0x1151580_0 .net "done_ref", 0 0, L_0x1153530;  1 drivers
v0x1151650_0 .net "shift_ena_dut", 0 0, v0x114fec0_0;  1 drivers
v0x1151720_0 .net "shift_ena_ref", 0 0, L_0x1153a30;  1 drivers
v0x11517f0_0 .net "state", 9 0, v0x114efb0_0;  1 drivers
v0x1151890_0 .var/2u "stats1", 607 0;
v0x1151930_0 .var/2u "strobe", 0 0;
v0x11519d0_0 .net "tb_match", 0 0, L_0x1154550;  1 drivers
v0x1151aa0_0 .net "tb_mismatch", 0 0, L_0x10dedc0;  1 drivers
LS_0x1153bf0_0_0 .concat [ 1 1 1 1], L_0x1153a30, L_0x1153620, L_0x1153530, L_0x1153330;
LS_0x1153bf0_0_4 .concat [ 1 1 1 1], L_0x1152da0, L_0x1152920, L_0x11526d0, L_0x1151b70;
L_0x1153bf0 .concat [ 4 4 0 0], LS_0x1153bf0_0_0, LS_0x1153bf0_0_4;
LS_0x1153ce0_0_0 .concat [ 1 1 1 1], L_0x1153a30, L_0x1153620, L_0x1153530, L_0x1153330;
LS_0x1153ce0_0_4 .concat [ 1 1 1 1], L_0x1152da0, L_0x1152920, L_0x11526d0, L_0x1151b70;
L_0x1153ce0 .concat [ 4 4 0 0], LS_0x1153ce0_0_0, LS_0x1153ce0_0_4;
LS_0x11541c0_0_0 .concat [ 1 1 1 1], v0x114fec0_0, v0x114fbb0_0, v0x114fd10_0, v0x114fa00_0;
LS_0x11541c0_0_4 .concat [ 1 1 1 1], v0x114f6a0_0, v0x114f830_0, v0x114f8f0_0, v0x114f5c0_0;
L_0x11541c0 .concat [ 4 4 0 0], LS_0x11541c0_0_0, LS_0x11541c0_0_4;
LS_0x1154350_0_0 .concat [ 1 1 1 1], L_0x1153a30, L_0x1153620, L_0x1153530, L_0x1153330;
LS_0x1154350_0_4 .concat [ 1 1 1 1], L_0x1152da0, L_0x1152920, L_0x11526d0, L_0x1151b70;
L_0x1154350 .concat [ 4 4 0 0], LS_0x1154350_0_0, LS_0x1154350_0_4;
L_0x1154550 .cmp/eeq 8, L_0x1153bf0, L_0x1154440;
S_0x10f1fd0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x11147b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x10f21b0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x10f21f0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x10f2230 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x10f2270 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x10f22b0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x10f22f0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x10f2330 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x10f2370 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x10f23b0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x10f23f0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x10f8f80 .functor NOT 1, v0x114ecb0_0, C4<0>, C4<0>, C4<0>;
L_0x10eea20 .functor AND 1, L_0x1151c60, L_0x10f8f80, C4<1>, C4<1>;
L_0x111cbf0 .functor NOT 1, v0x114ecb0_0, C4<0>, C4<0>, C4<0>;
L_0x111cc60 .functor AND 1, L_0x1151dc0, L_0x111cbf0, C4<1>, C4<1>;
L_0x1151f60 .functor OR 1, L_0x10eea20, L_0x111cc60, C4<0>, C4<0>;
L_0x1152140 .functor NOT 1, v0x114ecb0_0, C4<0>, C4<0>, C4<0>;
L_0x11521f0 .functor AND 1, L_0x1152070, L_0x1152140, C4<1>, C4<1>;
L_0x1152300 .functor OR 1, L_0x1151f60, L_0x11521f0, C4<0>, C4<0>;
L_0x1152610 .functor AND 1, L_0x1152460, v0x114eb50_0, C4<1>, C4<1>;
L_0x11526d0 .functor OR 1, L_0x1152300, L_0x1152610, C4<0>, C4<0>;
L_0x1152920 .functor AND 1, L_0x1152840, v0x114ecb0_0, C4<1>, C4<1>;
L_0x1152b70 .functor NOT 1, v0x114ed50_0, C4<0>, C4<0>, C4<0>;
L_0x1152ce0 .functor AND 1, L_0x1152a80, L_0x1152b70, C4<1>, C4<1>;
L_0x1152da0 .functor OR 1, L_0x11529e0, L_0x1152ce0, C4<0>, C4<0>;
L_0x1152c70 .functor AND 1, L_0x1152f80, v0x114ed50_0, C4<1>, C4<1>;
L_0x1153170 .functor NOT 1, v0x114eb50_0, C4<0>, C4<0>, C4<0>;
L_0x1153270 .functor AND 1, L_0x1153070, L_0x1153170, C4<1>, C4<1>;
L_0x1153330 .functor OR 1, L_0x1152c70, L_0x1153270, C4<0>, C4<0>;
v0x111cd60_0 .net "B3_next", 0 0, L_0x1151b70;  alias, 1 drivers
v0x10dd680_0 .net "Count_next", 0 0, L_0x1152da0;  alias, 1 drivers
v0x10dd780_0 .net "S1_next", 0 0, L_0x1152920;  alias, 1 drivers
v0x10def10_0 .net "S_next", 0 0, L_0x11526d0;  alias, 1 drivers
v0x10defb0_0 .net "Wait_next", 0 0, L_0x1153330;  alias, 1 drivers
v0x10df2a0_0 .net *"_ivl_10", 0 0, L_0x111cbf0;  1 drivers
v0x111ce00_0 .net *"_ivl_12", 0 0, L_0x111cc60;  1 drivers
v0x114cd30_0 .net *"_ivl_14", 0 0, L_0x1151f60;  1 drivers
v0x114ce10_0 .net *"_ivl_17", 0 0, L_0x1152070;  1 drivers
v0x114cef0_0 .net *"_ivl_18", 0 0, L_0x1152140;  1 drivers
v0x114cfd0_0 .net *"_ivl_20", 0 0, L_0x11521f0;  1 drivers
v0x114d0b0_0 .net *"_ivl_22", 0 0, L_0x1152300;  1 drivers
v0x114d190_0 .net *"_ivl_25", 0 0, L_0x1152460;  1 drivers
v0x114d270_0 .net *"_ivl_26", 0 0, L_0x1152610;  1 drivers
v0x114d350_0 .net *"_ivl_3", 0 0, L_0x1151c60;  1 drivers
v0x114d430_0 .net *"_ivl_31", 0 0, L_0x1152840;  1 drivers
v0x114d510_0 .net *"_ivl_35", 0 0, L_0x11529e0;  1 drivers
v0x114d5f0_0 .net *"_ivl_37", 0 0, L_0x1152a80;  1 drivers
v0x114d6d0_0 .net *"_ivl_38", 0 0, L_0x1152b70;  1 drivers
v0x114d7b0_0 .net *"_ivl_4", 0 0, L_0x10f8f80;  1 drivers
v0x114d890_0 .net *"_ivl_40", 0 0, L_0x1152ce0;  1 drivers
v0x114d970_0 .net *"_ivl_45", 0 0, L_0x1152f80;  1 drivers
v0x114da50_0 .net *"_ivl_46", 0 0, L_0x1152c70;  1 drivers
v0x114db30_0 .net *"_ivl_49", 0 0, L_0x1153070;  1 drivers
v0x114dc10_0 .net *"_ivl_50", 0 0, L_0x1153170;  1 drivers
v0x114dcf0_0 .net *"_ivl_52", 0 0, L_0x1153270;  1 drivers
v0x114ddd0_0 .net *"_ivl_6", 0 0, L_0x10eea20;  1 drivers
v0x114deb0_0 .net *"_ivl_61", 3 0, L_0x1153780;  1 drivers
v0x114df90_0 .net *"_ivl_9", 0 0, L_0x1151dc0;  1 drivers
v0x114e070_0 .net "ack", 0 0, v0x114eb50_0;  alias, 1 drivers
v0x114e130_0 .net "counting", 0 0, L_0x1153620;  alias, 1 drivers
v0x114e1f0_0 .net "d", 0 0, v0x114ecb0_0;  alias, 1 drivers
v0x114e2b0_0 .net "done", 0 0, L_0x1153530;  alias, 1 drivers
v0x114e580_0 .net "done_counting", 0 0, v0x114ed50_0;  alias, 1 drivers
v0x114e640_0 .net "shift_ena", 0 0, L_0x1153a30;  alias, 1 drivers
v0x114e700_0 .net "state", 9 0, v0x114efb0_0;  alias, 1 drivers
L_0x1151b70 .part v0x114efb0_0, 6, 1;
L_0x1151c60 .part v0x114efb0_0, 0, 1;
L_0x1151dc0 .part v0x114efb0_0, 1, 1;
L_0x1152070 .part v0x114efb0_0, 3, 1;
L_0x1152460 .part v0x114efb0_0, 9, 1;
L_0x1152840 .part v0x114efb0_0, 0, 1;
L_0x11529e0 .part v0x114efb0_0, 7, 1;
L_0x1152a80 .part v0x114efb0_0, 8, 1;
L_0x1152f80 .part v0x114efb0_0, 8, 1;
L_0x1153070 .part v0x114efb0_0, 9, 1;
L_0x1153530 .part v0x114efb0_0, 9, 1;
L_0x1153620 .part v0x114efb0_0, 8, 1;
L_0x1153780 .part v0x114efb0_0, 4, 4;
L_0x1153a30 .reduce/or L_0x1153780;
S_0x114e960 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x11147b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x114eb50_0 .var "ack", 0 0;
v0x114ec10_0 .net "clk", 0 0, v0x1151100_0;  1 drivers
v0x114ecb0_0 .var "d", 0 0;
v0x114ed50_0 .var "done_counting", 0 0;
v0x114ee20_0 .var/2u "fail_onehot", 0 0;
v0x114ef10_0 .var/2u "failed", 0 0;
v0x114efb0_0 .var "state", 9 0;
v0x114f050_0 .net "tb_match", 0 0, L_0x1154550;  alias, 1 drivers
E_0x10ee9e0 .event posedge, v0x114ec10_0;
E_0x10ed6a0/0 .event negedge, v0x114ec10_0;
E_0x10ed6a0/1 .event posedge, v0x114ec10_0;
E_0x10ed6a0 .event/or E_0x10ed6a0/0, E_0x10ed6a0/1;
S_0x114f1b0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x11147b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "S110_next";
    .port_info 8 /OUTPUT 1 "Count_next";
    .port_info 9 /OUTPUT 1 "Wait_next";
    .port_info 10 /OUTPUT 1 "done";
    .port_info 11 /OUTPUT 1 "counting";
    .port_info 12 /OUTPUT 1 "shift_ena";
v0x114f5c0_0 .var "B3_next", 0 0;
v0x114f6a0_0 .var "Count_next", 0 0;
v0x114f760_0 .var "S110_next", 0 0;
v0x114f830_0 .var "S1_next", 0 0;
v0x114f8f0_0 .var "S_next", 0 0;
v0x114fa00_0 .var "Wait_next", 0 0;
v0x114fac0_0 .net "ack", 0 0, v0x114eb50_0;  alias, 1 drivers
v0x114fbb0_0 .var "counting", 0 0;
v0x114fc70_0 .net "d", 0 0, v0x114ecb0_0;  alias, 1 drivers
v0x114fd10_0 .var "done", 0 0;
v0x114fdd0_0 .net "done_counting", 0 0, v0x114ed50_0;  alias, 1 drivers
v0x114fec0_0 .var "shift_ena", 0 0;
v0x114ff80_0 .net "state", 9 0, v0x114efb0_0;  alias, 1 drivers
E_0x10ed030 .event anyedge, v0x114e700_0;
E_0x1130180 .event anyedge, v0x114e700_0, v0x114e1f0_0, v0x114e580_0, v0x114e070_0;
S_0x1150230 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x11147b0;
 .timescale -12 -12;
E_0x11304a0 .event anyedge, v0x1151930_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1151930_0;
    %nor/r;
    %assign/vec4 v0x1151930_0, 0;
    %wait E_0x11304a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x114e960;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114ef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114ee20_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x114e960;
T_2 ;
    %wait E_0x10ed6a0;
    %load/vec4 v0x114f050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x114ef10_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x114e960;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x114eb50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x114ed50_0, 0;
    %assign/vec4 v0x114ecb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x114efb0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10ed6a0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x114eb50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x114ed50_0, 0, 1;
    %store/vec4 v0x114ecb0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x114efb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x10ee9e0;
    %load/vec4 v0x114ef10_0;
    %assign/vec4 v0x114ee20_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10ed6a0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x114eb50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x114ed50_0, 0, 1;
    %store/vec4 v0x114ecb0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x114efb0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x10ee9e0;
    %load/vec4 v0x114ee20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x114ef10_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x114f1b0;
T_4 ;
    %wait E_0x1130180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114f5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114f8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114f830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114f760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114f6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114fa00_0, 0, 1;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x114fc70_0;
    %nor/r;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114f8f0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0x114fc70_0;
    %nor/r;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114f8f0_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %load/vec4 v0x114fc70_0;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114f830_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.11, 9;
    %load/vec4 v0x114fc70_0;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114f830_0, 0, 1;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.14, 9;
    %load/vec4 v0x114fc70_0;
    %nor/r;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114f760_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.17, 9;
    %load/vec4 v0x114fc70_0;
    %and;
T_4.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114f5c0_0, 0, 1;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.20, 9;
    %load/vec4 v0x114fdd0_0;
    %nor/r;
    %and;
T_4.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114f6a0_0, 0, 1;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.23, 9;
    %load/vec4 v0x114fac0_0;
    %nor/r;
    %and;
T_4.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114fa00_0, 0, 1;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.26, 9;
    %load/vec4 v0x114fdd0_0;
    %and;
T_4.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114fa00_0, 0, 1;
T_4.24 ;
T_4.22 ;
T_4.19 ;
T_4.16 ;
T_4.13 ;
T_4.10 ;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x114f1b0;
T_5 ;
    %wait E_0x10ed030;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114fd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114fbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114fec0_0, 0, 1;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114fd10_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114fbb0_0, 0, 1;
T_5.2 ;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/1 T_5.8, 8;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.8;
    %jmp/1 T_5.7, 8;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.7;
    %jmp/1 T_5.6, 8;
    %load/vec4 v0x114ff80_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.6;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114fec0_0, 0, 1;
T_5.4 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11147b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1151100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1151930_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x11147b0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1151100_0;
    %inv;
    %store/vec4 v0x1151100_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x11147b0;
T_8 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x114ec10_0, v0x1151aa0_0, v0x1151370_0, v0x1151410_0, v0x1151060_0, v0x11517f0_0, v0x1150510_0, v0x1150450_0, v0x1150980_0, v0x11508b0_0, v0x11507e0_0, v0x11506f0_0, v0x1150650_0, v0x11505b0_0, v0x1150bb0_0, v0x1150a50_0, v0x1151580_0, v0x11514b0_0, v0x11512a0_0, v0x11511d0_0, v0x1151720_0, v0x1151650_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x11147b0;
T_9 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_9.5 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.7;
T_9.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_9.7 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.9;
T_9.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_9.9 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.11;
T_9.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.11 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.13;
T_9.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_9.13 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.15;
T_9.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.15 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1151890_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x11147b0;
T_10 ;
    %wait E_0x10ed6a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1151890_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
    %load/vec4 v0x11519d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1151890_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1150510_0;
    %load/vec4 v0x1150510_0;
    %load/vec4 v0x1150450_0;
    %xor;
    %load/vec4 v0x1150510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1150980_0;
    %load/vec4 v0x1150980_0;
    %load/vec4 v0x11508b0_0;
    %xor;
    %load/vec4 v0x1150980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x11507e0_0;
    %load/vec4 v0x11507e0_0;
    %load/vec4 v0x11506f0_0;
    %xor;
    %load/vec4 v0x11507e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.12 ;
    %load/vec4 v0x1150650_0;
    %load/vec4 v0x1150650_0;
    %load/vec4 v0x11505b0_0;
    %xor;
    %load/vec4 v0x1150650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.16, 6;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.18 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.16 ;
    %load/vec4 v0x1150bb0_0;
    %load/vec4 v0x1150bb0_0;
    %load/vec4 v0x1150a50_0;
    %xor;
    %load/vec4 v0x1150bb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.20, 6;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.22 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.20 ;
    %load/vec4 v0x1151580_0;
    %load/vec4 v0x1151580_0;
    %load/vec4 v0x11514b0_0;
    %xor;
    %load/vec4 v0x1151580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.24, 6;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.26 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.24 ;
    %load/vec4 v0x11512a0_0;
    %load/vec4 v0x11512a0_0;
    %load/vec4 v0x11511d0_0;
    %xor;
    %load/vec4 v0x11512a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.28, 6;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.30 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.28 ;
    %load/vec4 v0x1151720_0;
    %load/vec4 v0x1151720_0;
    %load/vec4 v0x1151650_0;
    %xor;
    %load/vec4 v0x1151720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.32, 6;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.34 ;
    %load/vec4 v0x1151890_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1151890_0, 4, 32;
T_10.32 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/review2015_fsmonehot/iter4/response3/top_module.sv";
