module adder_4bit_tst;
  reg [3:0] a;
  reg [3:0]b;
  reg [3:0]ci;
  
  wire [3:0]s;
  wire co;
  
  add_4_bit uut(
    .s(s),
    .a(a),
    .b(b),
    .ci(ci),
    .co(co)
  );
  
  initial begin 
    $dumpfile("dump.vcd");
    $dumpvars(1);
    a=4'b0000;
    b=4'b0000;
    ci=0;
  end
  always #1 b=b+1'b1;
  always #2 a=a+1'b1;
  initial #100 $finish;
endmodule
    
