module testbench();

timeunit 10ns;	// Half clock cycle at 50 MHz
				// This is the amount of time represented by #1
timeprecision 1ns;

// These signals are internal because the processor will be
// instantiated as a submodule in testbench.
	input logic [9:0] SW;
	input logic	Clk, Run, Continue;
	output logic [9:0] LED;
	output logic [6:0] HEX0, HEX1, HEX2, HEX3;
	

	
	always begin : CLOCK_GENERATION
				
				#1 Clk = ~Clk;
				
			 end
			 
	initial begin : CLOCK_INITIALIZATION
					
					Clk = 0;
			
			end
		
	slc3_testtop tp(.*);
	
	
	initial begin:Test
	
	Run = 0;
	Continue = 0;
	
	