static int F_1 ( T_1 const * V_1 , int V_2 )\r\n{\r\nint V_3 , V_4 , V_5 ;\r\nT_2 V_6 ;\r\nT_1 * V_7 ;\r\nT_1 V_8 , V_9 ;\r\nT_2 V_10 , V_11 = F_2 ( V_1 ) ;\r\nV_7 = & F_3 ( 0 ) ;\r\nV_6 = F_4 () ;\r\nV_10 = F_2 ( V_7 ) ;\r\nif ( V_2 == V_12 )\r\nV_2 = F_5 ( V_1 ) ;\r\nif ( V_6 == V_12 )\r\nV_6 = F_5 ( V_7 ) ;\r\nif ( ( ( V_6 != V_13 ) && ( V_6 != V_14 ) )\r\n|| ( ( V_2 != V_13 ) && ( V_2 != V_14 ) ) ) {\r\nif ( V_6 == V_15 ) {\r\nif ( V_2 == V_15 )\r\nreturn V_16 ;\r\nif ( V_2 == V_13 )\r\nreturn ( ( V_11 ==\r\nV_17 ) ? V_18 : V_19 ) ;\r\nif ( V_2 == V_14 )\r\nreturn ( ( V_11 ==\r\nV_17 ) ? V_18 : V_19 )\r\n| V_20 ;\r\n} else if ( V_2 == V_15 ) {\r\nif ( V_6 == V_13 )\r\nreturn ( ( V_10 ==\r\nV_17 ) ? V_19 : V_18 ) ;\r\nif ( V_6 == V_14 )\r\nreturn ( ( V_10 ==\r\nV_17 ) ? V_19 : V_18 )\r\n| V_20 ;\r\n}\r\nif ( V_6 == V_21 ) {\r\nif ( ( V_2 == V_13 ) || ( V_2 == V_15 ) )\r\nreturn ( ( V_10 ==\r\nV_17 ) ? V_19 : V_18 ) ;\r\nelse if ( V_2 == V_14 )\r\nreturn ( ( V_10 ==\r\nV_17 ) ? V_19 : V_18 )\r\n| V_20 ;\r\nelse if ( V_2 == V_21 ) {\r\nreturn ( V_10 == V_11 ) ? V_16 :\r\n( ( V_10 ==\r\nV_17 ) ? V_19 : V_18 ) ;\r\n}\r\n} else if ( V_2 == V_21 ) {\r\nif ( ( V_6 == V_13 ) || ( V_6 == V_15 ) )\r\nreturn ( ( V_11 ==\r\nV_17 ) ? V_18 : V_19 ) ;\r\nif ( V_6 == V_14 )\r\nreturn ( ( V_11 ==\r\nV_17 ) ? V_18 : V_19 )\r\n| V_20 ;\r\n}\r\nif ( ( V_6 == V_22 ) || ( V_2 == V_22 ) ) {\r\nint V_23 = 0 , V_24 = 0 ;\r\nif ( V_6 == V_22 ) {\r\nV_23 =\r\n( V_7 -> V_25 & 0xc0000000 ) == 0x80000000 ;\r\nV_24 = ! ( ( F_6 ( V_7 ) == V_26 )\r\n&& ( V_7 ->\r\nV_25 & 0x80000000 ) ) ;\r\n}\r\nif ( V_2 == V_22 ) {\r\nV_23 |=\r\n( V_1 -> V_25 & 0xc0000000 ) == 0x80000000 ;\r\nV_24 |= ! ( ( F_6 ( V_1 ) == V_26 )\r\n&& ( V_1 -> V_25 & 0x80000000 ) ) ;\r\n}\r\nif ( V_23 || V_24 )\r\nreturn V_27 | V_28 | V_29 ;\r\nelse\r\nreturn V_27 | V_29 ;\r\n}\r\nF_7 ( V_30 ) ;\r\n}\r\nif ( V_10 != V_11 ) {\r\nreturn ( ( V_10 == V_17 ) ? V_19 : V_18 )\r\n| ( ( ( V_6 == V_14 ) || ( V_2 == V_14 ) ) ?\r\nV_20 : 0 ) ;\r\n}\r\nif ( ( V_6 == V_14 ) || ( V_2 == V_14 ) ) {\r\nF_8 ( V_7 , & V_8 ) ;\r\nF_8 ( V_1 , & V_9 ) ;\r\nV_7 = & V_8 ;\r\nV_1 = & V_9 ;\r\nV_4 = F_9 ( V_7 ) ;\r\nV_5 = F_9 ( V_1 ) ;\r\n} else {\r\nV_4 = F_6 ( V_7 ) ;\r\nV_5 = F_6 ( V_1 ) ;\r\n}\r\n#ifdef F_10\r\nif ( ! ( V_7 -> V_25 & 0x80000000 ) )\r\nF_7 ( V_30 ) ;\r\nif ( ! ( V_1 -> V_25 & 0x80000000 ) )\r\nF_7 ( V_30 ) ;\r\n#endif\r\nV_3 = V_4 - V_5 ;\r\nif ( V_3 == 0 ) {\r\nV_3 = V_7 -> V_25 - V_1 -> V_25 ;\r\nif ( V_3 == 0 ) {\r\nV_3 = V_7 -> V_31 > V_1 -> V_31 ;\r\nif ( V_3 == 0 )\r\nV_3 = - ( V_7 -> V_31 < V_1 -> V_31 ) ;\r\n}\r\n}\r\nif ( V_3 > 0 ) {\r\nreturn ( ( V_10 == V_17 ) ? V_19 : V_18 )\r\n| ( ( ( V_6 == V_14 ) || ( V_2 == V_14 ) ) ?\r\nV_20 : 0 ) ;\r\n}\r\nif ( V_3 < 0 ) {\r\nreturn ( ( V_10 == V_17 ) ? V_18 : V_19 )\r\n| ( ( ( V_6 == V_14 ) || ( V_2 == V_14 ) ) ?\r\nV_20 : 0 ) ;\r\n}\r\nreturn V_16\r\n| ( ( ( V_6 == V_14 ) || ( V_2 == V_14 ) ) ?\r\nV_20 : 0 ) ;\r\n}\r\nint F_11 ( T_1 const * V_32 , T_2 V_33 )\r\n{\r\nint V_34 = 0 , V_35 ;\r\nV_35 = F_1 ( V_32 , V_33 ) ;\r\nif ( V_35 & V_29 ) {\r\nF_7 ( V_30 ) ;\r\nV_34 = V_36 | V_37 | V_38 ;\r\n} else\r\nswitch ( V_35 & 7 ) {\r\ncase V_18 :\r\nV_34 = V_38 ;\r\nbreak;\r\ncase V_16 :\r\nV_34 = V_36 ;\r\nbreak;\r\ncase V_19 :\r\nV_34 = 0 ;\r\nbreak;\r\ncase V_27 :\r\nV_34 = V_36 | V_37 | V_38 ;\r\nbreak;\r\n#ifdef F_10\r\ndefault:\r\nF_7 ( V_39 | 0x121 ) ;\r\nV_34 = V_36 | V_37 | V_38 ;\r\nbreak;\r\n#endif\r\n}\r\nF_12 ( V_34 ) ;\r\nif ( V_35 & V_20 ) {\r\nreturn F_13 () < 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_14 ( int V_40 )\r\n{\r\nint V_34 = 0 , V_35 ;\r\nT_1 * V_41 ;\r\nif ( ! F_15 ( 0 ) || ! F_15 ( V_40 ) ) {\r\nF_12 ( V_36 | V_37 | V_38 ) ;\r\nF_7 ( V_42 ) ;\r\nreturn ! ( V_43 & V_44 ) ;\r\n}\r\nV_41 = & F_3 ( V_40 ) ;\r\nV_35 = F_1 ( V_41 , F_16 ( V_40 ) ) ;\r\nif ( V_35 & V_29 ) {\r\nF_12 ( V_36 | V_37 | V_38 ) ;\r\nF_7 ( V_30 ) ;\r\nreturn ! ( V_43 & V_44 ) ;\r\n} else\r\nswitch ( V_35 & 7 ) {\r\ncase V_18 :\r\nV_34 = V_38 ;\r\nbreak;\r\ncase V_16 :\r\nV_34 = V_36 ;\r\nbreak;\r\ncase V_19 :\r\nV_34 = 0 ;\r\nbreak;\r\ncase V_27 :\r\nV_34 = V_36 | V_37 | V_38 ;\r\nbreak;\r\n#ifdef F_10\r\ndefault:\r\nF_7 ( V_39 | 0x122 ) ;\r\nV_34 = V_36 | V_37 | V_38 ;\r\nbreak;\r\n#endif\r\n}\r\nF_12 ( V_34 ) ;\r\nif ( V_35 & V_20 ) {\r\nreturn F_13 () < 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_17 ( int V_40 )\r\n{\r\nint V_34 , V_35 ;\r\nT_1 * V_41 ;\r\nif ( ! F_15 ( 0 ) || ! F_15 ( V_40 ) ) {\r\nV_45 |= ( V_46 | V_47 | V_48 ) ;\r\nF_7 ( V_42 ) ;\r\nreturn ! ( V_43 & V_44 ) ;\r\n}\r\nV_49 &= ~ V_38 ;\r\nV_41 = & F_3 ( V_40 ) ;\r\nV_35 = F_1 ( V_41 , F_16 ( V_40 ) ) ;\r\nif ( V_35 & V_29 ) {\r\nV_45 |= ( V_46 | V_47 | V_48 ) ;\r\nF_7 ( V_30 ) ;\r\nreturn ! ( V_43 & V_44 ) ;\r\n}\r\nswitch ( V_35 & 7 ) {\r\ncase V_18 :\r\nV_34 = V_48 ;\r\nbreak;\r\ncase V_16 :\r\nV_34 = V_46 ;\r\nbreak;\r\ncase V_19 :\r\nV_34 = 0 ;\r\nbreak;\r\ncase V_27 :\r\nV_34 = V_46 | V_47 | V_48 ;\r\nbreak;\r\n#ifdef F_10\r\ndefault:\r\nF_7 ( V_39 | 0x122 ) ;\r\nV_34 = 0 ;\r\nbreak;\r\n#endif\r\n}\r\nV_45 = ( V_45 & ~ ( V_46 | V_47 | V_48 ) ) | V_34 ;\r\nif ( V_35 & V_20 ) {\r\nreturn F_13 () < 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_18 ( int V_40 )\r\n{\r\nint V_34 = 0 , V_35 ;\r\nT_1 * V_41 ;\r\nif ( ! F_15 ( 0 ) || ! F_15 ( V_40 ) ) {\r\nF_12 ( V_36 | V_37 | V_38 ) ;\r\nF_7 ( V_42 ) ;\r\nreturn ! ( V_43 & V_44 ) ;\r\n}\r\nV_41 = & F_3 ( V_40 ) ;\r\nV_35 = F_1 ( V_41 , F_16 ( V_40 ) ) ;\r\nif ( V_35 & V_29 ) {\r\nF_12 ( V_36 | V_37 | V_38 ) ;\r\nif ( V_35 & V_28 ) {\r\nF_7 ( V_30 ) ;\r\nreturn ! ( V_43 & V_44 ) ;\r\n}\r\nreturn 0 ;\r\n} else\r\nswitch ( V_35 & 7 ) {\r\ncase V_18 :\r\nV_34 = V_38 ;\r\nbreak;\r\ncase V_16 :\r\nV_34 = V_36 ;\r\nbreak;\r\ncase V_19 :\r\nV_34 = 0 ;\r\nbreak;\r\ncase V_27 :\r\nV_34 = V_36 | V_37 | V_38 ;\r\nbreak;\r\n#ifdef F_10\r\ndefault:\r\nF_7 ( V_39 | 0x123 ) ;\r\nV_34 = V_36 | V_37 | V_38 ;\r\nbreak;\r\n#endif\r\n}\r\nF_12 ( V_34 ) ;\r\nif ( V_35 & V_20 ) {\r\nreturn F_13 () < 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_19 ( int V_40 )\r\n{\r\nint V_34 = 0 , V_35 ;\r\nT_1 * V_41 ;\r\nif ( ! F_15 ( 0 ) || ! F_15 ( V_40 ) ) {\r\nV_45 |= ( V_46 | V_47 | V_48 ) ;\r\nF_7 ( V_42 ) ;\r\nreturn ! ( V_43 & V_44 ) ;\r\n}\r\nV_49 &= ~ V_38 ;\r\nV_41 = & F_3 ( V_40 ) ;\r\nV_35 = F_1 ( V_41 , F_16 ( V_40 ) ) ;\r\nif ( V_35 & V_29 ) {\r\nV_45 |= ( V_46 | V_47 | V_48 ) ;\r\nif ( V_35 & V_28 ) {\r\nF_7 ( V_30 ) ;\r\nreturn ! ( V_43 & V_44 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nswitch ( V_35 & 7 ) {\r\ncase V_18 :\r\nV_34 = V_48 ;\r\nbreak;\r\ncase V_16 :\r\nV_34 = V_46 ;\r\nbreak;\r\ncase V_19 :\r\nV_34 = 0 ;\r\nbreak;\r\ncase V_27 :\r\nV_34 = V_46 | V_47 | V_48 ;\r\nbreak;\r\n#ifdef F_10\r\ndefault:\r\nF_7 ( V_39 | 0x123 ) ;\r\nV_34 = 0 ;\r\nbreak;\r\n#endif\r\n}\r\nV_45 = ( V_45 & ~ ( V_46 | V_47 | V_48 ) ) | V_34 ;\r\nif ( V_35 & V_20 ) {\r\nreturn F_13 () < 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_20 ( void )\r\n{\r\nF_14 ( V_50 ) ;\r\n}\r\nvoid F_21 ( void )\r\n{\r\nif ( ! F_14 ( V_50 ) )\r\nF_22 () ;\r\n}\r\nvoid F_23 ( void )\r\n{\r\nif ( V_50 != 1 ) {\r\nF_24 () ;\r\nreturn;\r\n}\r\nif ( ! F_14 ( 1 ) )\r\nF_25 () ;\r\n}\r\nvoid F_26 ( void )\r\n{\r\nF_18 ( V_50 ) ;\r\n}\r\nvoid F_27 ( void )\r\n{\r\nif ( ! F_18 ( V_50 ) )\r\nF_22 () ;\r\n}\r\nvoid F_28 ( void )\r\n{\r\nif ( V_50 == 1 ) {\r\nif ( ! F_18 ( 1 ) )\r\nF_25 () ;\r\n} else\r\nF_24 () ;\r\n}\r\nvoid F_29 ( void )\r\n{\r\nF_17 ( V_50 ) ;\r\n}\r\nvoid F_30 ( void )\r\n{\r\nif ( ! F_17 ( V_50 ) )\r\nF_22 () ;\r\n}\r\nvoid F_31 ( void )\r\n{\r\nF_19 ( V_50 ) ;\r\n}\r\nvoid F_32 ( void )\r\n{\r\nif ( ! F_19 ( V_50 ) )\r\nF_22 () ;\r\n}
