Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Fri Oct 30 16:56:03 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./report/DCT_timing_synth.rpt
| Design       : DCT
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Block_proc1_U0/Tinv_0_U/DCT_Block_proc1_Tinv_0_rom_U/q0_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 1.681ns (20.843%)  route 6.384ns (79.157%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT6=3 SRL16E=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14473, unset)        1.737     1.737    opt_type_02_loc_loc_loc_channe_U/ap_clk
                         FDSE                                         r  opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.518     2.255 r  opt_type_02_loc_loc_loc_channe_U/mOutPtr_reg[0]/Q
                         net (fo=6, unplaced)         0.502     2.757    opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/mOutPtr[0]
                         LUT2 (Prop_lut2_I0_O)        0.295     3.052 r  opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][0]_srl3_i_2__127/O
                         net (fo=32, unplaced)        1.182     4.234    opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/shiftReg_addr[0]
                         SRL16E (Prop_srl16e_A0_Q)    0.124     4.358 r  opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/SRL_SIG_reg[2][31]_srl3/Q
                         net (fo=1, unplaced)         0.449     4.807    opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/opt_type_02_loc_loc_loc_channe_dout[31]
                         LUT6 (Prop_lut6_I5_O)        0.124     4.931 f  opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_21__1/O
                         net (fo=2, unplaced)         0.460     5.391    opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_21__1_n_2
                         LUT6 (Prop_lut6_I3_O)        0.124     5.515 r  opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_17__1/O
                         net (fo=14, unplaced)        0.500     6.015    opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ap_CS_fsm_reg[6]_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.139 r  opt_type_02_loc_loc_loc_channe_U/U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram/ram_reg_i_44__0/O
                         net (fo=58, unplaced)        0.988     7.127    DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_Row_proc_U0/opt_type_02_loc_loc_loc0_fu_30_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.124     7.251 r  DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_fu_147/DCT_MAT_Multiply_Loop_Row_proc_U0/q0[31]_i_5__0/O
                         net (fo=119, unplaced)       0.523     7.774    DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/ap_CS_fsm_reg[3]_0
                         LUT3 (Prop_lut3_I1_O)        0.124     7.898 r  DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0[31]_i_1__6/O
                         net (fo=34, unplaced)        0.975     8.873    DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0_reg[31]_1
                         LUT3 (Prop_lut3_I0_O)        0.124     8.997 r  DCT_Block_proc1_U0/grp_DCT_MAT_Multiply_1_fu_109/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/q0[1]_i_1/O
                         net (fo=5, unplaced)         0.805     9.802    DCT_Block_proc1_U0/Tinv_0_U/DCT_Block_proc1_Tinv_0_rom_U/j_0_i_i_reg_179_reg[1]_1
                         FDSE                                         r  DCT_Block_proc1_U0/Tinv_0_U/DCT_Block_proc1_Tinv_0_rom_U/q0_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14473, unset)        1.563    11.563    DCT_Block_proc1_U0/Tinv_0_U/DCT_Block_proc1_Tinv_0_rom_U/ap_clk
                         FDSE                                         r  DCT_Block_proc1_U0/Tinv_0_U/DCT_Block_proc1_Tinv_0_rom_U/q0_reg[18]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.035    11.528    
                         FDSE (Setup_fdse_C_S)       -0.524    11.004    DCT_Block_proc1_U0/Tinv_0_U/DCT_Block_proc1_Tinv_0_rom_U/q0_reg[18]
  -------------------------------------------------------------------
                         required time                         11.004    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  1.202    




