<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3815" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3815{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_3815{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_3815{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3815{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_3815{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_3815{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_3815{left:70px;bottom:1028px;}
#t8_3815{left:96px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_3815{left:234px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3815{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3815{left:96px;bottom:998px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_3815{left:70px;bottom:971px;}
#td_3815{left:96px;bottom:975px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#te_3815{left:364px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3815{left:96px;bottom:958px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_3815{left:96px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3815{left:96px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#ti_3815{left:96px;bottom:901px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_3815{left:96px;bottom:885px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tk_3815{left:96px;bottom:868px;letter-spacing:-0.3px;word-spacing:-0.27px;}
#tl_3815{left:70px;bottom:841px;}
#tm_3815{left:96px;bottom:845px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tn_3815{left:427px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3815{left:96px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3815{left:96px;bottom:811px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_3815{left:96px;bottom:794px;letter-spacing:-0.14px;word-spacing:-1.4px;}
#tr_3815{left:96px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#ts_3815{left:96px;bottom:761px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tt_3815{left:70px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_3815{left:70px;bottom:719px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tv_3815{left:70px;bottom:670px;letter-spacing:-0.09px;}
#tw_3815{left:156px;bottom:670px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tx_3815{left:70px;bottom:645px;letter-spacing:-0.16px;word-spacing:-1.12px;}
#ty_3815{left:70px;bottom:629px;letter-spacing:-0.16px;word-spacing:-1.35px;}
#tz_3815{left:70px;bottom:612px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_3815{left:70px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t11_3815{left:70px;bottom:561px;}
#t12_3815{left:96px;bottom:564px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t13_3815{left:227px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3815{left:96px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_3815{left:96px;bottom:531px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t16_3815{left:70px;bottom:504px;}
#t17_3815{left:96px;bottom:508px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t18_3815{left:214px;bottom:508px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t19_3815{left:96px;bottom:491px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_3815{left:96px;bottom:474px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_3815{left:70px;bottom:137px;}
#t1c_3815{left:96px;bottom:141px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t1d_3815{left:245px;bottom:141px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t1e_3815{left:449px;bottom:141px;}
#t1f_3815{left:456px;bottom:141px;letter-spacing:-0.18px;word-spacing:-0.59px;}
#t1g_3815{left:96px;bottom:124px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1h_3815{left:225px;bottom:203px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1i_3815{left:327px;bottom:203px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1j_3815{left:237px;bottom:185px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1k_3815{left:260px;bottom:412px;letter-spacing:0.13px;}
#t1l_3815{left:349px;bottom:412px;letter-spacing:0.13px;}
#t1m_3815{left:556px;bottom:412px;}
#t1n_3815{left:658px;bottom:412px;}
#t1o_3815{left:646px;bottom:412px;}
#t1p_3815{left:633px;bottom:412px;}
#t1q_3815{left:620px;bottom:412px;}
#t1r_3815{left:607px;bottom:412px;}
#t1s_3815{left:543px;bottom:412px;}
#t1t_3815{left:336px;bottom:412px;letter-spacing:0.13px;}
#t1u_3815{left:273px;bottom:412px;letter-spacing:0.03px;}
#t1v_3815{left:260px;bottom:296px;letter-spacing:0.13px;}
#t1w_3815{left:658px;bottom:295px;letter-spacing:0.03px;}
#t1x_3815{left:438px;bottom:263px;letter-spacing:-0.18px;}
#t1y_3815{left:424px;bottom:380px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1z_3815{left:302px;bottom:387px;letter-spacing:-0.16px;}
#t20_3815{left:301px;bottom:375px;letter-spacing:-0.15px;}
#t21_3815{left:500px;bottom:307px;letter-spacing:0.15px;}
#t22_3815{left:500px;bottom:322px;letter-spacing:0.18px;}
#t23_3815{left:597px;bottom:412px;}
#t24_3815{left:500px;bottom:338px;letter-spacing:-0.06px;word-spacing:0.18px;}
#t25_3815{left:568px;bottom:386px;letter-spacing:-0.17px;}
#t26_3815{left:565px;bottom:374px;letter-spacing:-0.14px;}
#t27_3815{left:289px;bottom:324px;letter-spacing:0.11px;}

.s1_3815{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3815{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3815{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3815{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3815{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3815{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3815{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s8_3815{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3815{font-size:9px;font-family:Arial_b5v;color:#000;}
.sa_3815{font-size:11px;font-family:Arial_b5v;color:#000;}
.sb_3815{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sc_3815{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3815" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3815Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3815" style="-webkit-user-select: none;"><object width="935" height="1210" data="3815/3815.svg" type="image/svg+xml" id="pdf3815" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3815" class="t s1_3815">Vol. 3B </span><span id="t2_3815" class="t s1_3815">20-107 </span>
<span id="t3_3815" class="t s2_3815">PERFORMANCE MONITORING </span>
<span id="t4_3815" class="t s3_3815">The Pentium 4 and Intel Xeon processor performance monitoring facilities support the three usage models </span>
<span id="t5_3815" class="t s3_3815">described below. The first two models can be used to count both non-retirement and at-retirement events; the </span>
<span id="t6_3815" class="t s3_3815">third model is used to count a subset of at-retirement events: </span>
<span id="t7_3815" class="t s4_3815">• </span><span id="t8_3815" class="t s5_3815">Event counting — </span><span id="t9_3815" class="t s3_3815">A performance counter is configured to count one or more types of events. While the </span>
<span id="ta_3815" class="t s3_3815">counter is counting, software reads the counter at selected intervals to determine the number of events that </span>
<span id="tb_3815" class="t s3_3815">have been counted between the intervals. </span>
<span id="tc_3815" class="t s4_3815">• </span><span id="td_3815" class="t s5_3815">Interrupt-based event sampling — </span><span id="te_3815" class="t s3_3815">A performance counter is configured to count one or more types of </span>
<span id="tf_3815" class="t s3_3815">events and to generate an interrupt when it overflows. To trigger an overflow, the counter is preset to a </span>
<span id="tg_3815" class="t s3_3815">modulus value that will cause the counter to overflow after a specific number of events have been counted. </span>
<span id="th_3815" class="t s3_3815">When the counter overflows, the processor generates a performance monitoring interrupt (PMI). The interrupt </span>
<span id="ti_3815" class="t s3_3815">service routine for the PMI then records the return instruction pointer (RIP), resets the modulus, and restarts </span>
<span id="tj_3815" class="t s3_3815">the counter. Code performance can be analyzed by examining the distribution of RIPs with a tool like the </span>
<span id="tk_3815" class="t s3_3815">VTune™ Performance Analyzer. </span>
<span id="tl_3815" class="t s4_3815">• </span><span id="tm_3815" class="t s5_3815">Processor event-based sampling (PEBS) — </span><span id="tn_3815" class="t s3_3815">In PEBS, the processor writes a record of the architectural </span>
<span id="to_3815" class="t s3_3815">state of the processor to a memory buffer after the counter overflows. The records of architectural state </span>
<span id="tp_3815" class="t s3_3815">provide additional information for use in performance tuning. Processor-based event sampling can be used to </span>
<span id="tq_3815" class="t s3_3815">count only a subset of at-retirement events. PEBS captures more precise processor state information compared </span>
<span id="tr_3815" class="t s3_3815">to interrupt based event sampling, because the latter need to use the interrupt service routine to re-construct </span>
<span id="ts_3815" class="t s3_3815">the architectural states of processor. </span>
<span id="tt_3815" class="t s3_3815">The following sections describe the MSRs and data structures used for performance monitoring in the Pentium 4 </span>
<span id="tu_3815" class="t s3_3815">and Intel Xeon processors. </span>
<span id="tv_3815" class="t s6_3815">20.6.3.1 </span><span id="tw_3815" class="t s6_3815">ESCR MSRs </span>
<span id="tx_3815" class="t s3_3815">The 45 ESCR MSRs (see Table 20-86) allow software to select specific events to be countered. Each ESCR is usually </span>
<span id="ty_3815" class="t s3_3815">associated with a pair of performance counters (see Table 20-86) and each performance counter has several ESCRs </span>
<span id="tz_3815" class="t s3_3815">associated with it (allowing the events counted to be selected from a variety of events). </span>
<span id="t10_3815" class="t s3_3815">Figure 20-47 shows the layout of an ESCR MSR. The functions of the flags and fields are: </span>
<span id="t11_3815" class="t s4_3815">• </span><span id="t12_3815" class="t s5_3815">USR flag, bit 2 — </span><span id="t13_3815" class="t s3_3815">When set, events are counted when the processor is operating at a current privilege level </span>
<span id="t14_3815" class="t s3_3815">(CPL) of 1, 2, or 3. These privilege levels are generally used by application code and unprotected operating </span>
<span id="t15_3815" class="t s3_3815">system code. </span>
<span id="t16_3815" class="t s4_3815">• </span><span id="t17_3815" class="t s5_3815">OS flag, bit 3 — </span><span id="t18_3815" class="t s3_3815">When set, events are counted when the processor is operating at CPL of 0. This privilege level </span>
<span id="t19_3815" class="t s3_3815">is generally reserved for protected operating system code. (When both the OS and USR flags are set, events </span>
<span id="t1a_3815" class="t s3_3815">are counted at all privilege levels.) </span>
<span id="t1b_3815" class="t s4_3815">• </span><span id="t1c_3815" class="t s5_3815">Tag enable, bit 4 — </span><span id="t1d_3815" class="t s3_3815">When set, enables tagging of </span><span id="t1e_3815" class="t s7_3815">μ</span><span id="t1f_3815" class="t s3_3815">ops to assist in at-retirement event counting; when clear, </span>
<span id="t1g_3815" class="t s3_3815">disables tagging. See Section 20.6.3.6, “At-Retirement Counting.” </span>
<span id="t1h_3815" class="t s8_3815">Figure 20-47. </span><span id="t1i_3815" class="t s8_3815">Event Selection Control Register (ESCR) for Pentium 4 </span>
<span id="t1j_3815" class="t s8_3815">and Intel® Xeon® Processors without Intel HT Technology Support </span>
<span id="t1k_3815" class="t s9_3815">31 </span><span id="t1l_3815" class="t s9_3815">24 </span><span id="t1m_3815" class="t s9_3815">8 </span><span id="t1n_3815" class="t s9_3815">0 </span><span id="t1o_3815" class="t s9_3815">1 </span><span id="t1p_3815" class="t s9_3815">2 </span><span id="t1q_3815" class="t s9_3815">3 </span><span id="t1r_3815" class="t s9_3815">4 </span><span id="t1s_3815" class="t s9_3815">9 </span><span id="t1t_3815" class="t s9_3815">25 </span><span id="t1u_3815" class="t s9_3815">30 </span>
<span id="t1v_3815" class="t s9_3815">63 </span><span id="t1w_3815" class="t s9_3815">32 </span>
<span id="t1x_3815" class="t sa_3815">Reserved </span>
<span id="t1y_3815" class="t sb_3815">Event Mask </span>
<span id="t1z_3815" class="t sb_3815">Event </span>
<span id="t20_3815" class="t sb_3815">Select </span>
<span id="t21_3815" class="t sc_3815">USR </span>
<span id="t22_3815" class="t sc_3815">OS </span>
<span id="t23_3815" class="t s9_3815">5 </span>
<span id="t24_3815" class="t sc_3815">Tag Enable </span>
<span id="t25_3815" class="t sb_3815">Tag </span>
<span id="t26_3815" class="t sb_3815">Value </span>
<span id="t27_3815" class="t sc_3815">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
