#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  2 09:52:17 2021
# Process ID: 2776
# Current directory: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/synth_1
# Command line: vivado.exe -log ctrl7seg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ctrl7seg.tcl
# Log file: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/synth_1/ctrl7seg.vds
# Journal file: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ctrl7seg.tcl -notrace
Command: synth_design -top ctrl7seg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19292 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 469.648 ; gain = 168.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ctrl7seg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:53]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'muxNbits8x1' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:34' bound to instance 'MUX' of component 'muxNbits8x1' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:97]
INFO: [Synth 8-638] synthesizing module 'muxNbits8x1' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:50]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'muxNbits8x1' (1#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/muxNbits8x1.vhd:50]
INFO: [Synth 8-3491] module 'decoder8bit' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd:37' bound to instance 'DEC' of component 'decoder8bit' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:113]
INFO: [Synth 8-638] synthesizing module 'decoder8bit' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder8bit' (2#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/decoder8bit.vhd:44]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'upcounter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:37' bound to instance 'CNT' of component 'upcounter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:120]
INFO: [Synth 8-638] synthesizing module 'upcounter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcounter' (3#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/upcounter.vhd:44]
INFO: [Synth 8-3491] module 'hex7seg' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:34' bound to instance 'H7S' of component 'hex7seg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:129]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:39]
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (4#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/hex7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ctrl7seg' (5#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.srcs/sources_1/new/ctrl7seg.vhd:53]
WARNING: [Synth 8-3917] design ctrl7seg has port c7s_dp driven by constant 1
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 533.758 ; gain = 232.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 533.758 ; gain = 232.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 533.758 ; gain = 232.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 533.758 ; gain = 232.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design ctrl7seg has port c7s_dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 689.516 ; gain = 388.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 694.457 ; gain = 393.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 694.457 ; gain = 393.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 694.457 ; gain = 393.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 694.457 ; gain = 393.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 694.457 ; gain = 393.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 694.457 ; gain = 393.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 694.457 ; gain = 393.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 694.457 ; gain = 393.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT4   |    15|
|5     |LUT6   |     8|
|6     |MUXF7  |     4|
|7     |FDCE   |    18|
|8     |IBUF   |    42|
|9     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   110|
|2     |  CNT    |upcounter |    51|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 694.457 ; gain = 393.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 694.457 ; gain = 393.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 694.457 ; gain = 393.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 806.801 ; gain = 505.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab4/ECE4304L_Lab4_VHDL/ECE4304L_Lab4_VHDL.runs/synth_1/ctrl7seg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ctrl7seg_utilization_synth.rpt -pb ctrl7seg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  2 09:52:34 2021...
