

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_5'
================================================================
* Date:           Thu May  9 19:06:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.386 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |        3|     8195|  9.999 ns|  27.314 us|    3|  8195|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_674_5  |        1|     8193|         5|          4|          4|  0 ~ 2048|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674]   --->   Operation 8 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pix_40 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 9 'alloca' 'pix_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pix_41 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 10 'alloca' 'pix_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pix_42 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 11 'alloca' 'pix_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pix_43 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 12 'alloca' 'pix_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pix_44 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 13 'alloca' 'pix_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pix_45 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 14 'alloca' 'pix_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pix_46 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 15 'alloca' 'pix_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pix_47 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 16 'alloca' 'pix_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicCE_to_cmp120_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicCE_to_cmp120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp120_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp120"   --->   Operation 18 'read' 'cmp120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sub117_cast_read = muxlogic"   --->   Operation 19 'muxlogic' 'muxLogicCE_to_sub117_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub117_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub117_cast"   --->   Operation 20 'read' 'sub117_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicCE_to_icmp_read = muxlogic"   --->   Operation 21 'muxlogic' 'muxLogicCE_to_icmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%icmp_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp"   --->   Operation 22 'read' 'icmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicCE_to_cmp120_2_read = muxlogic"   --->   Operation 23 'muxlogic' 'muxLogicCE_to_cmp120_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cmp120_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp120_2"   --->   Operation 24 'read' 'cmp120_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%muxLogicCE_to_icmp_ln662_read = muxlogic"   --->   Operation 25 'muxlogic' 'muxLogicCE_to_icmp_ln662_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%icmp_ln662_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln662"   --->   Operation 26 'read' 'icmp_ln662_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicCE_to_trunc_ln658_2_read = muxlogic"   --->   Operation 27 'muxlogic' 'muxLogicCE_to_trunc_ln658_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln658_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln658_2"   --->   Operation 28 'read' 'trunc_ln658_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_12_read = muxlogic"   --->   Operation 29 'muxlogic' 'muxLogicCE_to_pix_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pix_12_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_12"   --->   Operation 30 'read' 'pix_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_13_read = muxlogic"   --->   Operation 31 'muxlogic' 'muxLogicCE_to_pix_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pix_13_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_13"   --->   Operation 32 'read' 'pix_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_14_read = muxlogic"   --->   Operation 33 'muxlogic' 'muxLogicCE_to_pix_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pix_14_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_14"   --->   Operation 34 'read' 'pix_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_15_read = muxlogic"   --->   Operation 35 'muxlogic' 'muxLogicCE_to_pix_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pix_15_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_15"   --->   Operation 36 'read' 'pix_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_16_read = muxlogic"   --->   Operation 37 'muxlogic' 'muxLogicCE_to_pix_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%pix_16_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_16"   --->   Operation 38 'read' 'pix_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_17_read = muxlogic"   --->   Operation 39 'muxlogic' 'muxLogicCE_to_pix_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%pix_17_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_17"   --->   Operation 40 'read' 'pix_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_18_read = muxlogic"   --->   Operation 41 'muxlogic' 'muxLogicCE_to_pix_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pix_18_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_18"   --->   Operation 42 'read' 'pix_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_19_read = muxlogic"   --->   Operation 43 'muxlogic' 'muxLogicCE_to_pix_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pix_19_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_19"   --->   Operation 44 'read' 'pix_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sub117_cast_cast = sext i12 %sub117_cast_read"   --->   Operation 45 'sext' 'sub117_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane0, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_19_read"   --->   Operation 49 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_47"   --->   Operation 50 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_19_read, i10 %pix_47" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 51 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_18_read"   --->   Operation 52 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_46"   --->   Operation 53 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_18_read, i10 %pix_46" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 54 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_17_read"   --->   Operation 55 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_45"   --->   Operation 56 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_17_read, i10 %pix_45" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 57 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_16_read"   --->   Operation 58 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_44"   --->   Operation 59 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_16_read, i10 %pix_44" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 60 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_15_read"   --->   Operation 61 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_43"   --->   Operation 62 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_15_read, i10 %pix_43" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 63 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_14_read"   --->   Operation 64 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_42"   --->   Operation 65 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_14_read, i10 %pix_42" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 66 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_13_read"   --->   Operation 67 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_41"   --->   Operation 68 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_13_read, i10 %pix_41" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 69 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_12_read"   --->   Operation 70 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_40"   --->   Operation 71 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_12_read, i10 %pix_40" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 72 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln674 = muxlogic i12 0"   --->   Operation 73 'muxlogic' 'muxLogicData_to_store_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln674 = muxlogic i12 %x_1"   --->   Operation 74 'muxlogic' 'muxLogicAddr_to_store_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.41ns)   --->   "%store_ln674 = store i12 0, i12 %x_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674]   --->   Operation 75 'store' 'store_ln674' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_677_6"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_x = muxlogic i12 %x_1"   --->   Operation 77 'muxlogic' 'MuxLogicAddr_to_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%x = load i12 %x_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674]   --->   Operation 78 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.81ns)   --->   "%x_4 = add i12 %x, i12 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674]   --->   Operation 79 'add' 'x_4' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.81ns)   --->   "%icmp_ln674 = icmp_eq  i12 %x, i12 %trunc_ln658_2_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674]   --->   Operation 80 'icmp' 'icmp_ln674' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln674 = br i1 %icmp_ln674, void %VITIS_LOOP_677_6.split, void %for.inc168.loopexit.exitStub" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674]   --->   Operation 81 'br' 'br_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i12 %x" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674]   --->   Operation 82 'zext' 'zext_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.81ns)   --->   "%cmp118 = icmp_slt  i13 %zext_ln674, i13 %sub117_cast_cast" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674]   --->   Operation 83 'icmp' 'cmp118' <Predicate = (!icmp_ln674)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.30ns)   --->   "%or_ln679 = or i1 %cmp118, i1 %cmp120_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:679]   --->   Operation 84 'or' 'or_ln679' <Predicate = (!icmp_ln674)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln674 = muxlogic i12 %x_4"   --->   Operation 85 'muxlogic' 'muxLogicData_to_store_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln674 = muxlogic i12 %x_1"   --->   Operation 86 'muxlogic' 'muxLogicAddr_to_store_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.41ns)   --->   "%store_ln674 = store i12 %x_4, i12 %x_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674]   --->   Operation 87 'store' 'store_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.41>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix = muxlogic i10 %pix_40"   --->   Operation 88 'muxlogic' 'MuxLogicAddr_to_pix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%pix = load i10 %pix_40"   --->   Operation 89 'load' 'pix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_294 = muxlogic i10 %pix_41"   --->   Operation 90 'muxlogic' 'MuxLogicAddr_to_pix_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%pix_294 = load i10 %pix_41"   --->   Operation 91 'load' 'pix_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_295 = muxlogic i10 %pix_42"   --->   Operation 92 'muxlogic' 'MuxLogicAddr_to_pix_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%pix_295 = load i10 %pix_42"   --->   Operation 93 'load' 'pix_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_296 = muxlogic i10 %pix_43"   --->   Operation 94 'muxlogic' 'MuxLogicAddr_to_pix_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%pix_296 = load i10 %pix_43"   --->   Operation 95 'load' 'pix_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_297 = muxlogic i10 %pix_44"   --->   Operation 96 'muxlogic' 'MuxLogicAddr_to_pix_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%pix_297 = load i10 %pix_44"   --->   Operation 97 'load' 'pix_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_298 = muxlogic i10 %pix_45"   --->   Operation 98 'muxlogic' 'MuxLogicAddr_to_pix_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%pix_298 = load i10 %pix_45"   --->   Operation 99 'load' 'pix_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_299 = muxlogic i10 %pix_46"   --->   Operation 100 'muxlogic' 'MuxLogicAddr_to_pix_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%pix_299 = load i10 %pix_46"   --->   Operation 101 'load' 'pix_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_300 = muxlogic i10 %pix_47"   --->   Operation 102 'muxlogic' 'MuxLogicAddr_to_pix_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%pix_300 = load i10 %pix_47"   --->   Operation 103 'load' 'pix_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 2047"   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln676 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_23" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:676]   --->   Operation 105 'specpipeline' 'specpipeline_ln676' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674]   --->   Operation 106 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.40ns)   --->   "%br_ln679 = br i1 %or_ln679, void %for.inc149, void %if.then121" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:679]   --->   Operation 107 'br' 'br_ln679' <Predicate = (!icmp_ln674)> <Delay = 0.40>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read = muxlogic"   --->   Operation 108 'muxlogic' 'muxLogicCE_to_img_read' <Predicate = (!icmp_ln674 & or_ln679)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.85ns)   --->   "%img_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 109 'read' 'img_read' <Predicate = (!icmp_ln674 & or_ln679)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%pix_301 = trunc i120 %img_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 110 'trunc' 'pix_301' <Predicate = (!icmp_ln674 & or_ln679)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%pix_112 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 111 'partselect' 'pix_112' <Predicate = (!icmp_ln674 & or_ln679)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%pix_113 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 112 'partselect' 'pix_113' <Predicate = (!icmp_ln674 & or_ln679)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%pix_114 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 113 'partselect' 'pix_114' <Predicate = (!icmp_ln674 & or_ln679)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%pix_115 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 114 'partselect' 'pix_115' <Predicate = (!icmp_ln674 & or_ln679)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%pix_124 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 115 'partselect' 'pix_124' <Predicate = (!icmp_ln674 & or_ln679)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%pix_125 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 116 'partselect' 'pix_125' <Predicate = (!icmp_ln674 & or_ln679)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%pix_126 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 117 'partselect' 'pix_126' <Predicate = (!icmp_ln674 & or_ln679)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.40ns)   --->   "%br_ln680 = br void %for.inc149" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 118 'br' 'br_ln680' <Predicate = (!icmp_ln674 & or_ln679)> <Delay = 0.40>
ST_2 : Operation 119 [1/1] (0.30ns)   --->   "%or_ln679_1 = or i1 %cmp118, i1 %icmp_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:679]   --->   Operation 119 'or' 'or_ln679_1' <Predicate = (!icmp_ln674)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.30ns)   --->   "%or_ln679_2 = or i1 %cmp118, i1 %cmp120_2_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:679]   --->   Operation 120 'or' 'or_ln679_2' <Predicate = (!icmp_ln674)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.30ns)   --->   "%or_ln679_3 = or i1 %cmp118, i1 %icmp_ln662_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:679]   --->   Operation 121 'or' 'or_ln679_3' <Predicate = (!icmp_ln674)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_300"   --->   Operation 250 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_47_out"   --->   Operation 251 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_300, i10 %pix_47_out"   --->   Operation 252 'store' 'store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_299"   --->   Operation 253 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_46_out"   --->   Operation 254 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_299, i10 %pix_46_out"   --->   Operation 255 'store' 'store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_298"   --->   Operation 256 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_45_out"   --->   Operation 257 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_298, i10 %pix_45_out"   --->   Operation 258 'store' 'store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_297"   --->   Operation 259 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_44_out"   --->   Operation 260 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_297, i10 %pix_44_out"   --->   Operation 261 'store' 'store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_296"   --->   Operation 262 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_43_out"   --->   Operation 263 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_296, i10 %pix_43_out"   --->   Operation 264 'store' 'store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_295"   --->   Operation 265 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_42_out"   --->   Operation 266 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_295, i10 %pix_42_out"   --->   Operation 267 'store' 'store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_294"   --->   Operation 268 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_41_out"   --->   Operation 269 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_294, i10 %pix_41_out"   --->   Operation 270 'store' 'store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix"   --->   Operation 271 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_40_out"   --->   Operation 272 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix, i10 %pix_40_out"   --->   Operation 273 'store' 'store_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 274 'ret' 'ret_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.25>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%pix_107 = phi i10 %pix_126, void %if.then121, i10 %pix_300, void %VITIS_LOOP_677_6.split"   --->   Operation 122 'phi' 'pix_107' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%pix_106 = phi i10 %pix_125, void %if.then121, i10 %pix_299, void %VITIS_LOOP_677_6.split"   --->   Operation 123 'phi' 'pix_106' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%pix_105 = phi i10 %pix_124, void %if.then121, i10 %pix_298, void %VITIS_LOOP_677_6.split"   --->   Operation 124 'phi' 'pix_105' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%pix_104 = phi i10 %pix_115, void %if.then121, i10 %pix_297, void %VITIS_LOOP_677_6.split"   --->   Operation 125 'phi' 'pix_104' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%pix_103 = phi i10 %pix_114, void %if.then121, i10 %pix_296, void %VITIS_LOOP_677_6.split"   --->   Operation 126 'phi' 'pix_103' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%pix_102 = phi i10 %pix_113, void %if.then121, i10 %pix_295, void %VITIS_LOOP_677_6.split"   --->   Operation 127 'phi' 'pix_102' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%pix_101 = phi i10 %pix_112, void %if.then121, i10 %pix_294, void %VITIS_LOOP_677_6.split"   --->   Operation 128 'phi' 'pix_101' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%pix_100 = phi i10 %pix_301, void %if.then121, i10 %pix, void %VITIS_LOOP_677_6.split"   --->   Operation 129 'phi' 'pix_100' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_100, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 130 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln685_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_101, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 131 'partselect' 'trunc_ln685_1' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln685_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_102, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 132 'partselect' 'trunc_ln685_2' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln685_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_103, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 133 'partselect' 'trunc_ln685_3' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln685_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_104, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 134 'partselect' 'trunc_ln685_4' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln685_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_105, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 135 'partselect' 'trunc_ln685_5' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln685_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_106, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 136 'partselect' 'trunc_ln685_6' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln685_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_107, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 137 'partselect' 'trunc_ln685_7' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.40ns)   --->   "%br_ln679 = br i1 %or_ln679_1, void %for.inc149.1, void %if.then121.1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:679]   --->   Operation 138 'br' 'br_ln679' <Predicate = (!icmp_ln674)> <Delay = 0.40>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read_13 = muxlogic"   --->   Operation 139 'muxlogic' 'muxLogicCE_to_img_read_13' <Predicate = (!icmp_ln674 & or_ln679_1)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.85ns)   --->   "%img_read_13 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 140 'read' 'img_read_13' <Predicate = (!icmp_ln674 & or_ln679_1)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%pix_302 = trunc i120 %img_read_13" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 141 'trunc' 'pix_302' <Predicate = (!icmp_ln674 & or_ln679_1)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%pix_208 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 142 'partselect' 'pix_208' <Predicate = (!icmp_ln674 & or_ln679_1)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%pix_209 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 143 'partselect' 'pix_209' <Predicate = (!icmp_ln674 & or_ln679_1)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%pix_210 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 144 'partselect' 'pix_210' <Predicate = (!icmp_ln674 & or_ln679_1)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%pix_211 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 145 'partselect' 'pix_211' <Predicate = (!icmp_ln674 & or_ln679_1)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%pix_212 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 146 'partselect' 'pix_212' <Predicate = (!icmp_ln674 & or_ln679_1)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%pix_213 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 147 'partselect' 'pix_213' <Predicate = (!icmp_ln674 & or_ln679_1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%pix_214 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_13, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 148 'partselect' 'pix_214' <Predicate = (!icmp_ln674 & or_ln679_1)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.40ns)   --->   "%br_ln680 = br void %for.inc149.1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 149 'br' 'br_ln680' <Predicate = (!icmp_ln674 & or_ln679_1)> <Delay = 0.40>

State 4 <SV = 3> <Delay = 1.25>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%pix_163 = phi i10 %pix_214, void %if.then121.1, i10 %pix_107, void %for.inc149"   --->   Operation 150 'phi' 'pix_163' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%pix_162 = phi i10 %pix_213, void %if.then121.1, i10 %pix_106, void %for.inc149"   --->   Operation 151 'phi' 'pix_162' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%pix_161 = phi i10 %pix_212, void %if.then121.1, i10 %pix_105, void %for.inc149"   --->   Operation 152 'phi' 'pix_161' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%pix_160 = phi i10 %pix_211, void %if.then121.1, i10 %pix_104, void %for.inc149"   --->   Operation 153 'phi' 'pix_160' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%pix_159 = phi i10 %pix_210, void %if.then121.1, i10 %pix_103, void %for.inc149"   --->   Operation 154 'phi' 'pix_159' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%pix_158 = phi i10 %pix_209, void %if.then121.1, i10 %pix_102, void %for.inc149"   --->   Operation 155 'phi' 'pix_158' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%pix_157 = phi i10 %pix_208, void %if.then121.1, i10 %pix_101, void %for.inc149"   --->   Operation 156 'phi' 'pix_157' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%pix_156 = phi i10 %pix_302, void %if.then121.1, i10 %pix_100, void %for.inc149"   --->   Operation 157 'phi' 'pix_156' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln685_8 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_156, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 158 'partselect' 'trunc_ln685_8' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln685_9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_157, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 159 'partselect' 'trunc_ln685_9' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln685_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_158, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 160 'partselect' 'trunc_ln685_s' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln685_10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_159, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 161 'partselect' 'trunc_ln685_10' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln685_11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_160, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 162 'partselect' 'trunc_ln685_11' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln685_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_161, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 163 'partselect' 'trunc_ln685_12' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln685_13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_162, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 164 'partselect' 'trunc_ln685_13' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln685_14 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_163, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 165 'partselect' 'trunc_ln685_14' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.40ns)   --->   "%br_ln679 = br i1 %or_ln679_2, void %for.inc149.2, void %if.then121.2" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:679]   --->   Operation 166 'br' 'br_ln679' <Predicate = (!icmp_ln674)> <Delay = 0.40>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read_14 = muxlogic"   --->   Operation 167 'muxlogic' 'muxLogicCE_to_img_read_14' <Predicate = (!icmp_ln674 & or_ln679_2)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.85ns)   --->   "%img_read_14 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 168 'read' 'img_read_14' <Predicate = (!icmp_ln674 & or_ln679_2)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%pix_303 = trunc i120 %img_read_14" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 169 'trunc' 'pix_303' <Predicate = (!icmp_ln674 & or_ln679_2)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%pix_264 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 170 'partselect' 'pix_264' <Predicate = (!icmp_ln674 & or_ln679_2)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%pix_265 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 171 'partselect' 'pix_265' <Predicate = (!icmp_ln674 & or_ln679_2)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%pix_266 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 172 'partselect' 'pix_266' <Predicate = (!icmp_ln674 & or_ln679_2)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%pix_267 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 173 'partselect' 'pix_267' <Predicate = (!icmp_ln674 & or_ln679_2)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%pix_268 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 174 'partselect' 'pix_268' <Predicate = (!icmp_ln674 & or_ln679_2)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%pix_269 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 175 'partselect' 'pix_269' <Predicate = (!icmp_ln674 & or_ln679_2)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%pix_270 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_14, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 176 'partselect' 'pix_270' <Predicate = (!icmp_ln674 & or_ln679_2)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.40ns)   --->   "%br_ln680 = br void %for.inc149.2" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 177 'br' 'br_ln680' <Predicate = (!icmp_ln674 & or_ln679_2)> <Delay = 0.40>

State 5 <SV = 4> <Delay = 2.38>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%pix_207 = phi i10 %pix_270, void %if.then121.2, i10 %pix_163, void %for.inc149.1"   --->   Operation 178 'phi' 'pix_207' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%pix_206 = phi i10 %pix_269, void %if.then121.2, i10 %pix_162, void %for.inc149.1"   --->   Operation 179 'phi' 'pix_206' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%pix_205 = phi i10 %pix_268, void %if.then121.2, i10 %pix_161, void %for.inc149.1"   --->   Operation 180 'phi' 'pix_205' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%pix_204 = phi i10 %pix_267, void %if.then121.2, i10 %pix_160, void %for.inc149.1"   --->   Operation 181 'phi' 'pix_204' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%pix_203 = phi i10 %pix_266, void %if.then121.2, i10 %pix_159, void %for.inc149.1"   --->   Operation 182 'phi' 'pix_203' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%pix_202 = phi i10 %pix_265, void %if.then121.2, i10 %pix_158, void %for.inc149.1"   --->   Operation 183 'phi' 'pix_202' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%pix_201 = phi i10 %pix_264, void %if.then121.2, i10 %pix_157, void %for.inc149.1"   --->   Operation 184 'phi' 'pix_201' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%pix_200 = phi i10 %pix_303, void %if.then121.2, i10 %pix_156, void %for.inc149.1"   --->   Operation 185 'phi' 'pix_200' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln685_15 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_200, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 186 'partselect' 'trunc_ln685_15' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln685_16 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_201, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 187 'partselect' 'trunc_ln685_16' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln685_17 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_202, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 188 'partselect' 'trunc_ln685_17' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln685_18 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_203, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 189 'partselect' 'trunc_ln685_18' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln685_19 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_204, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 190 'partselect' 'trunc_ln685_19' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln685_20 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_205, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 191 'partselect' 'trunc_ln685_20' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln685_21 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_206, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 192 'partselect' 'trunc_ln685_21' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln685_22 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_207, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 193 'partselect' 'trunc_ln685_22' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.40ns)   --->   "%br_ln679 = br i1 %or_ln679_3, void %for.inc149.3, void %if.then121.3" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:679]   --->   Operation 194 'br' 'br_ln679' <Predicate = (!icmp_ln674)> <Delay = 0.40>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read_15 = muxlogic"   --->   Operation 195 'muxlogic' 'muxLogicCE_to_img_read_15' <Predicate = (!icmp_ln674 & or_ln679_3)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.85ns)   --->   "%img_read_15 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 196 'read' 'img_read_15' <Predicate = (!icmp_ln674 & or_ln679_3)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%pix_304 = trunc i120 %img_read_15" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 197 'trunc' 'pix_304' <Predicate = (!icmp_ln674 & or_ln679_3)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%pix_305 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 198 'partselect' 'pix_305' <Predicate = (!icmp_ln674 & or_ln679_3)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%pix_284 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 199 'partselect' 'pix_284' <Predicate = (!icmp_ln674 & or_ln679_3)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%pix_285 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 200 'partselect' 'pix_285' <Predicate = (!icmp_ln674 & or_ln679_3)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%pix_286 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 201 'partselect' 'pix_286' <Predicate = (!icmp_ln674 & or_ln679_3)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%pix_287 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 202 'partselect' 'pix_287' <Predicate = (!icmp_ln674 & or_ln679_3)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%pix_288 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 203 'partselect' 'pix_288' <Predicate = (!icmp_ln674 & or_ln679_3)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%pix_289 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_15, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 204 'partselect' 'pix_289' <Predicate = (!icmp_ln674 & or_ln679_3)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.40ns)   --->   "%br_ln680 = br void %for.inc149.3" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680]   --->   Operation 205 'br' 'br_ln680' <Predicate = (!icmp_ln674 & or_ln679_3)> <Delay = 0.40>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%pix_263 = phi i10 %pix_289, void %if.then121.3, i10 %pix_207, void %for.inc149.2"   --->   Operation 206 'phi' 'pix_263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%pix_262 = phi i10 %pix_288, void %if.then121.3, i10 %pix_206, void %for.inc149.2"   --->   Operation 207 'phi' 'pix_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%pix_261 = phi i10 %pix_287, void %if.then121.3, i10 %pix_205, void %for.inc149.2"   --->   Operation 208 'phi' 'pix_261' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%pix_260 = phi i10 %pix_286, void %if.then121.3, i10 %pix_204, void %for.inc149.2"   --->   Operation 209 'phi' 'pix_260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%pix_259 = phi i10 %pix_285, void %if.then121.3, i10 %pix_203, void %for.inc149.2"   --->   Operation 210 'phi' 'pix_259' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%pix_258 = phi i10 %pix_284, void %if.then121.3, i10 %pix_202, void %for.inc149.2"   --->   Operation 211 'phi' 'pix_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%pix_257 = phi i10 %pix_305, void %if.then121.3, i10 %pix_201, void %for.inc149.2"   --->   Operation 212 'phi' 'pix_257' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%pix_256 = phi i10 %pix_304, void %if.then121.3, i10 %pix_200, void %for.inc149.2"   --->   Operation 213 'phi' 'pix_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln685_23 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_256, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 214 'partselect' 'trunc_ln685_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln685_24 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_257, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 215 'partselect' 'trunc_ln685_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln685_25 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_258, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 216 'partselect' 'trunc_ln685_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln685_26 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_259, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 217 'partselect' 'trunc_ln685_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln685_27 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_260, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 218 'partselect' 'trunc_ln685_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln685_28 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_261, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 219 'partselect' 'trunc_ln685_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln685_29 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_262, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 220 'partselect' 'trunc_ln685_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln685_30 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %pix_263, i32 2, i32 9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:685]   --->   Operation 221 'partselect' 'trunc_ln685_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%out_pix = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln685_30, i8 %trunc_ln685_29, i8 %trunc_ln685_28, i8 %trunc_ln685_27, i8 %trunc_ln685_26, i8 %trunc_ln685_25, i8 %trunc_ln685_24, i8 %trunc_ln685_23, i8 %trunc_ln685_22, i8 %trunc_ln685_21, i8 %trunc_ln685_20, i8 %trunc_ln685_19, i8 %trunc_ln685_18, i8 %trunc_ln685_17, i8 %trunc_ln685_16, i8 %trunc_ln685_15, i8 %trunc_ln685_14, i8 %trunc_ln685_13, i8 %trunc_ln685_12, i8 %trunc_ln685_11, i8 %trunc_ln685_10, i8 %trunc_ln685_s, i8 %trunc_ln685_9, i8 %trunc_ln685_8, i8 %trunc_ln685_7, i8 %trunc_ln685_6, i8 %trunc_ln685_5, i8 %trunc_ln685_4, i8 %trunc_ln685_3, i8 %trunc_ln685_2, i8 %trunc_ln685_1, i8 %trunc_ln7" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:689]   --->   Operation 222 'bitconcatenate' 'out_pix' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln692 = muxlogic i256 %out_pix"   --->   Operation 223 'muxlogic' 'muxLogicData_to_write_ln692' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (1.12ns)   --->   "%write_ln692 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bytePlanes_plane0, i256 %out_pix" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:692]   --->   Operation 224 'write' 'write_ln692' <Predicate = true> <Delay = 1.12> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 480> <FIFO>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_263"   --->   Operation 225 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_47"   --->   Operation 226 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_263, i10 %pix_47" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 227 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_262"   --->   Operation 228 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_46"   --->   Operation 229 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_262, i10 %pix_46" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 230 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_261"   --->   Operation 231 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_45"   --->   Operation 232 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_261, i10 %pix_45" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 233 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_260"   --->   Operation 234 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_44"   --->   Operation 235 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_260, i10 %pix_44" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 236 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_259"   --->   Operation 237 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_43"   --->   Operation 238 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_259, i10 %pix_43" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 239 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_258"   --->   Operation 240 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_42"   --->   Operation 241 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_258, i10 %pix_42" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 242 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_257"   --->   Operation 243 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_41"   --->   Operation 244 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_257, i10 %pix_41" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 245 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_256"   --->   Operation 246 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_40"   --->   Operation 247 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_256, i10 %pix_40" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 248 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln674 = br void %VITIS_LOOP_677_6" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674]   --->   Operation 249 'br' 'br_ln674' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.652ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln674', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674) of constant 0 on local variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674 [92]  (0.419 ns)
	'load' operation 12 bit ('x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674) on local variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674 [96]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln674', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674) [115]  (0.814 ns)
	'store' operation 0 bit ('store_ln674', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674) of variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674 on local variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:674 [275]  (0.419 ns)

 <State 2>: 1.259ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read') [125]  (0.000 ns)
	fifo read operation ('img_read', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680) [126]  (0.857 ns)
	blocking operation 0.402 ns on control path)

 <State 3>: 1.259ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read_13') [156]  (0.000 ns)
	fifo read operation ('img_read_13', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680) [157]  (0.857 ns)
	blocking operation 0.402 ns on control path)

 <State 4>: 1.259ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read_14') [187]  (0.000 ns)
	fifo read operation ('img_read_14', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680) [188]  (0.857 ns)
	blocking operation 0.402 ns on control path)

 <State 5>: 2.386ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read_15') [218]  (0.000 ns)
	fifo read operation ('img_read_15', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680) [219]  (0.857 ns)
	multiplexor before 'phi' operation 10 bit ('pix') with incoming values : ('pix') ('pix', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680) [234]  (0.402 ns)
	'phi' operation 10 bit ('pix') with incoming values : ('pix') ('pix', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:680) [234]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln692') [247]  (0.000 ns)
	fifo write operation ('write_ln692', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:692) on port 'bytePlanes_plane0' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:692) [248]  (1.127 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
