// Seed: 1018857339
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11;
  assign id_8 = 1;
  wire id_12;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    output wor id_5
    , id_9,
    input supply1 id_6,
    input tri id_7
);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_9, id_9, id_9, id_10, id_10, id_10, id_9
  );
  always @(1) begin
    if (1) id_5 = id_7;
  end
  assign id_0 = id_3;
  wire id_11;
  wire id_12;
endmodule
