
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_13_1_6 (LogicCell40) [clk] -> lcout: 0.896 ns
     0.896 ns net_48324 (u_app.u_flash_spi.u_spi.bit_cnt_q[1])
        t8798 (LocalMux) I -> O: 0.486 ns
        inmux_13_1_52467_52488 (InMux) I -> O: 0.382 ns
        lc40_13_1_3 (LogicCell40) in0 -> lcout: 0.662 ns
     2.426 ns net_48321 (u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I0[2])
        odrv_13_1_48321_48485 (Odrv4) I -> O: 0.548 ns
        t8803 (Span4Mux_v4) I -> O: 0.548 ns
        t8802 (LocalMux) I -> O: 0.486 ns
        inmux_13_5_52979_53029 (InMux) I -> O: 0.382 ns
        lc40_13_5_4 (LogicCell40) in3 -> lcout: 0.465 ns
     4.855 ns net_48855 (u_app.mem_valid_q_SB_LUT4_I3_O[2])
        t8835 (LocalMux) I -> O: 0.486 ns
        inmux_13_6_53104_53152 (InMux) I -> O: 0.382 ns
        lc40_13_6_4 (LogicCell40) in3 -> lcout: 0.465 ns
     6.188 ns net_48978 (u_app.u_flash_spi.u_spi.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0])
        t8880 (LocalMux) I -> O: 0.486 ns
        inmux_12_6_49043_49073 (InMux) I -> O: 0.382 ns
        lc40_12_6_4 (LogicCell40) in1 -> lcout: 0.589 ns
     7.646 ns net_44901 (u_app.byte_cnt_d_SB_LUT4_O_22_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0])
        odrv_12_6_44901_44684 (Odrv4) I -> O: 0.548 ns
        t8232 (Span4Mux_v4) I -> O: 0.548 ns
        t8231 (Span4Mux_v4) I -> O: 0.548 ns
        t8234 (Span4Mux_v4) I -> O: 0.548 ns
        t8233 (LocalMux) I -> O: 0.486 ns
        inmux_12_17_50373_50438 (InMux) I -> O: 0.382 ns
        lc40_12_17_6 (LogicCell40) in1 -> lcout: 0.589 ns
    11.295 ns net_46256 (u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2])
        t8561 (LocalMux) I -> O: 0.486 ns
        inmux_11_18_46420_46483 (InMux) I -> O: 0.382 ns
        lc40_11_18_6 (LogicCell40) in0 -> lcout: 0.662 ns
    12.825 ns net_42302 (u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3])
        t7866 (LocalMux) I -> O: 0.486 ns
        inmux_11_18_46444_46462 (InMux) I -> O: 0.382 ns
        lc40_11_18_2 (LogicCell40) in3 -> lcout: 0.465 ns
    14.158 ns net_42298 (u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I1[1])
        t7861 (LocalMux) I -> O: 0.486 ns
        inmux_12_19_50640_50660 (InMux) I -> O: 0.382 ns
        lc40_12_19_2 (LogicCell40) in1 -> lcout: 0.589 ns
    15.616 ns net_46498 (u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
        t8614 (LocalMux) I -> O: 0.486 ns
        inmux_12_20_50739_50813 (InMux) I -> O: 0.382 ns
        lc40_12_20_7 (LogicCell40) in1 -> lcout: 0.589 ns
    17.073 ns net_46626 (u_app.byte_cnt_q_SB_DFFER_Q_E_SB_LUT4_O_I0[1])
        odrv_12_20_46626_46776 (Odrv4) I -> O: 0.548 ns
        t8674 (LocalMux) I -> O: 0.486 ns
        inmux_12_23_51117_51148 (InMux) I -> O: 0.382 ns
        lc40_12_23_1 (LogicCell40) in3 -> lcout: 0.465 ns
    18.955 ns net_46989 (u_app.byte_cnt_q_SB_DFFER_Q_23_E)
        odrv_12_23_46989_50845 (Odrv4) I -> O: 0.548 ns
        t8738 (Span4Mux_v4) I -> O: 0.548 ns
        t8737 (LocalMux) I -> O: 0.486 ns
        inmux_12_24_51256_51308 (CEMux) I -> O: 0.889 ns
    21.425 ns net_51308 (u_app.byte_cnt_q_SB_DFFER_Q_23_E)
        lc40_12_24_6 (LogicCell40) ce [setup]: 0.000 ns
    21.425 ns net_47117 (u_app.byte_cnt_q[15])

Resolvable net names on path:
     0.896 ns ..  1.764 ns u_app.u_flash_spi.u_spi.bit_cnt_q[1]
     2.426 ns ..  4.390 ns u_app.u_flash_spi.u_spi.bit_cnt_d_SB_LUT4_O_I0[2]
     4.855 ns ..  5.723 ns u_app.mem_valid_q_SB_LUT4_I3_O[2]
     6.188 ns ..  7.057 ns u_app.u_flash_spi.u_spi.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
     7.646 ns .. 10.706 ns u_app.byte_cnt_d_SB_LUT4_O_22_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
    11.295 ns .. 12.163 ns u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
    12.825 ns .. 13.693 ns u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]
    14.158 ns .. 15.027 ns u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
    15.616 ns .. 16.484 ns u_app.state_q_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
    17.073 ns .. 18.489 ns u_app.byte_cnt_q_SB_DFFER_Q_E_SB_LUT4_O_I0[1]
    18.955 ns .. 21.425 ns u_app.byte_cnt_q_SB_DFFER_Q_23_E
                  lcout -> u_app.byte_cnt_q[15]

Total number of logic levels: 11
Total path delay: 21.43 ns (46.67 MHz)

