/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/common/access.hpp>
#include <stm32/common/bittypes.hpp>

namespace stm32::regs {

// hardware_semaphore_c1icr_v1: C1ICR
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_c1icr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"iscm", std::uint32_t, 31, 0>>;

// hardware_semaphore_c1ier0_v1: C1IER0
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_c1ier0_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"isem", std::uint32_t, 31, 0>>;

// hardware_semaphore_c1isr_v1: C1ISR
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_c1isr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"isfm", std::uint32_t, 31, 0>>;

// hardware_semaphore_c1misr_v1: C1MISR
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_c1misr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"misfm", std::uint32_t, 31, 0>>;

// hardware_semaphore_c2icr_v1: C2ICR
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_c2icr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"iscm", std::uint32_t, 31, 0>>;

// hardware_semaphore_c2ier0_v1: C2IER0
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_c2ier0_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"isem", std::uint32_t, 31, 0>>;

// hardware_semaphore_c2isr_v1: C2ISR
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_c2isr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"isfm", std::uint32_t, 31, 0>>;

// hardware_semaphore_c2misr_v1: C2MISR
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_c2misr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"misfm", std::uint32_t, 31, 0>>;

// hardware_semaphore_cr_v1: CR
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"key", std::uint16_t, 31, 16>,
               groov::field<"reserved1", std::uint8_t, 15, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 0, common::access::ro>>;

// hardware_semaphore_hwcfgr1_v1: HWCFGR1
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_hwcfgr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"reserved0", std::uint32_t, 31, 12>,
               groov::field<"nbint", std::uint8_t, 11, 8>,
               groov::field<"nbsem", std::uint8_t, 7, 0>>;

// hardware_semaphore_hwcfgr2_v1: HWCFGR2
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_hwcfgr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"reserved0", std::uint16_t, 31, 16>,
               groov::field<"masterid4", std::uint8_t, 15, 12>,
               groov::field<"masterid3", std::uint8_t, 11, 8>,
               groov::field<"masterid2", std::uint8_t, 7, 4>,
               groov::field<"masterid1", std::uint8_t, 3, 0>>;

// hardware_semaphore_ipidr_v1: IPIDR
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_ipidr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"id", std::uint32_t, 31, 0>>;

// hardware_semaphore_keyr_v1: KEYR
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_keyr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"key", std::uint16_t, 31, 16>,
               groov::field<"reserved0", std::uint16_t, 15, 0, common::access::ro>>;

// hardware_semaphore_r0_v1: R0
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r0_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r1_v1: R1
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r10_v1: R10
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r10_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r11_v1: R11
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r11_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r12_v1: R12
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r12_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r13_v1: R13
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r13_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r14_v1: R14
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r14_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r15_v1: R15
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r15_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r16_v1: R16
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r16_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r17_v1: R17
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r17_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r18_v1: R18
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r18_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r19_v1: R19
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r19_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r2_v1: R2
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r20_v1: R20
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r20_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r21_v1: R21
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r21_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r22_v1: R22
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r22_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r23_v1: R23
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r23_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r24_v1: R24
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r24_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r25_v1: R25
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r25_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r26_v1: R26
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r26_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r27_v1: R27
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r27_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r28_v1: R28
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r28_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r29_v1: R29
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r29_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r3_v1: R3
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r30_v1: R30
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r30_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r31_v1: R31
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r31_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r4_v1: R4
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r4_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r5_v1: R5
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r5_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r6_v1: R6
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r6_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r7_v1: R7
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r7_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r8_v1: R8
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r8_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_r9_v1: R9
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_r9_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12, common::access::ro>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr0_v1: RLR0
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr0_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr1_v1: RLR1
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr10_v1: RLR10
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr10_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr11_v1: RLR11
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr11_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr12_v1: RLR12
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr12_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr13_v1: RLR13
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr13_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr14_v1: RLR14
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr14_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr15_v1: RLR15
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr15_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr16_v1: RLR16
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr16_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr17_v1: RLR17
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr17_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr18_v1: RLR18
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr18_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr19_v1: RLR19
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr19_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr2_v1: RLR2
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr20_v1: RLR20
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr20_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr21_v1: RLR21
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr21_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr22_v1: RLR22
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr22_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr23_v1: RLR23
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr23_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr24_v1: RLR24
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr24_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr25_v1: RLR25
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr25_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr26_v1: RLR26
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr26_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr27_v1: RLR27
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr27_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr28_v1: RLR28
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr28_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr29_v1: RLR29
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr29_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr3_v1: RLR3
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr30_v1: RLR30
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr30_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr31_v1: RLR31
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr31_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr4_v1: RLR4
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr4_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr5_v1: RLR5
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr5_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr6_v1: RLR6
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr6_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr7_v1: RLR7
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr7_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr8_v1: RLR8
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr8_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_rlr9_v1: RLR9
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_rlr9_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"lock", common::bittypes::bit_locked, 31, 31>,
               groov::field<"reserved0", std::uint32_t, 30, 12>,
               groov::field<"coreid", std::uint8_t, 11, 8>,
               groov::field<"procid", std::uint8_t, 7, 0>>;

// hardware_semaphore_sidr_v1: SIDR
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_sidr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"sid", std::uint32_t, 31, 0>>;

// hardware_semaphore_verr_v1: VERR
// Used by: HSEM
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using hardware_semaphore_verr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"reserved0", std::uint32_t, 31, 8>,
               groov::field<"majrev", std::uint8_t, 7, 4>,
               groov::field<"minrev", std::uint8_t, 3, 0>>;

} // namespace stm32::regs
