-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv11_43A : STD_LOGIC_VECTOR (10 downto 0) := "10000111010";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_438 : STD_LOGIC_VECTOR (11 downto 0) := "010000111000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv12_FFD : STD_LOGIC_VECTOR (11 downto 0) := "111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_782 : STD_LOGIC_VECTOR (10 downto 0) := "11110000010";
    constant ap_const_lv12_780 : STD_LOGIC_VECTOR (11 downto 0) := "011110000000";
    constant ap_const_lv14_EFE : STD_LOGIC_VECTOR (13 downto 0) := "00111011111110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv21_1171 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000101110001";
    constant ap_const_lv19_3A8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001110101000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond389_i_reg_3006 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_3006_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3015 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_3015_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2959 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_2950 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal or_cond_i_reg_3042 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3042_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_3_reg_610 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_31_fu_621_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond390_i_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_643_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_V_reg_2945 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_34_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_528_0_0_not_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_528_0_0_not_reg_2954 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_2964 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_572_0_1_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_572_0_1_reg_2968 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_2972 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_13_0_0_t_fu_879_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_13_0_0_t_reg_2985 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_13_0_1_t_fu_899_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_13_0_1_t_reg_2992 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_13_0_2_t_fu_919_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_13_0_2_t_reg_2999 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond389_i_fu_929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op215_read_state6 : BOOLEAN;
    signal ap_predicate_op227_read_state6 : BOOLEAN;
    signal ap_predicate_op260_read_state6 : BOOLEAN;
    signal ap_predicate_op272_read_state6 : BOOLEAN;
    signal ap_predicate_op302_read_state6 : BOOLEAN;
    signal ap_predicate_op311_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond389_i_reg_3006_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_935_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1039_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_reg_3019 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_108_fu_1047_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_108_reg_3024 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_108_reg_3024_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_3029 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_3029_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3042_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3042_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3042_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_3046 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_3052 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_3058 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_addr_reg_3064 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_3070 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_3076 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_3082 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_3088 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_3094 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_6_fu_1216_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_3100 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_3100_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1234_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_3106 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1252_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_3112 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_0_1_1_fu_2603_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_0_1_1_reg_3118 : STD_LOGIC_VECTOR (20 downto 0);
    signal src_kernel_win_1_va_6_fu_1391_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_3123 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_3123_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_1409_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_3129 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_1427_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_reg_3135 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_1_1_1_fu_2609_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_1_1_1_reg_3141 : STD_LOGIC_VECTOR (20 downto 0);
    signal src_kernel_win_2_va_9_fu_1548_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_3146 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_3146_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_1566_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_3152 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_1584_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_reg_3158 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_2_1_1_fu_2615_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_2_1_1_reg_3164 : STD_LOGIC_VECTOR (20 downto 0);
    signal src_kernel_win_0_va_16_reg_3169 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_16_reg_3174 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_7_reg_3179 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_reg_3184 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2621_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_91_0_0_2_reg_3190 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal r_V_10_0_1_fu_1706_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_1_reg_3195 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp44_fu_1755_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp44_reg_3200 : STD_LOGIC_VECTOR (24 downto 0);
    signal src_kernel_win_1_va_9_reg_3205 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2639_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_91_1_0_2_reg_3211 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_10_1_1_fu_1845_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_1_reg_3216 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp60_fu_1894_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp60_reg_3221 : STD_LOGIC_VECTOR (24 downto 0);
    signal src_kernel_win_2_va_12_reg_3226 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2657_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_91_2_0_2_reg_3232 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_10_2_1_fu_1984_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_1_reg_3237 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp65_fu_2033_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp65_reg_3242 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_6_fu_2194_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_6_reg_3247 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_7_reg_3252 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_111_reg_3257 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_reg_3262 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_s_fu_2299_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_s_reg_3267 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_9_reg_3272 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_117_reg_3277 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_3282 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_17_fu_2404_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_17_reg_3287 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_19_reg_3292 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_reg_3297 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_reg_3302 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter2_state6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_588 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_reg_599 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_51_fu_1064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1121_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1140_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1500_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1159_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1296_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_362 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1481_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1315_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_378 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1334_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1462_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_661_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_cast_fu_633_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_38_fu_699_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_62_fu_705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_739_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i426_i_fu_745_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_14_0_1_fu_763_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_72_fu_785_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_70_fu_777_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_789_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_83_fu_795_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_assign_14_0_2_fu_807_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_101_fu_829_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_100_fu_821_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_833_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_103_fu_839_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_66_fu_759_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_851_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_fu_695_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i425_i_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_865_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_857_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_871_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_69_fu_769_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_799_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_885_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_891_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_99_fu_813_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_843_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_905_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_fu_911_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_105_fu_941_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal t_V_3_cast_fu_925_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_fu_957_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_106_fu_967_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_993_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_9_fu_1001_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_fu_1007_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_cast_fu_1015_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_50_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_s_fu_1025_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_x_cast_fu_963_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_p2_i_i_p_assign_s_fu_1031_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp1_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_cast_fu_1061_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_6_0_t_fu_1104_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_1109_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_1128_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_1147_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_1205_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_1223_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_1241_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_1284_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_1303_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_1322_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_1380_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_1398_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_fu_1416_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_fu_1450_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_1469_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_1488_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_1537_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_1555_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_1573_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_fu_1641_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl2_fu_1653_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl1_cast_fu_1649_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl2_cast_fu_1661_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_0_1_fu_1665_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_0_1_cast_fu_1671_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl3_fu_1682_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl4_fu_1694_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl3_cast_fu_1690_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl4_cast_fu_1702_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl5_fu_1712_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl6_fu_1723_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl5_cast_fu_1719_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl6_cast_fu_1730_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_1_2_fu_1734_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_1_2_cast_fu_1740_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2631_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp56_cast_fu_1752_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_616_0_1_2_cast_c_fu_1744_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl8_fu_1780_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl9_fu_1792_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl8_cast_fu_1788_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl9_cast_fu_1800_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_0_1_fu_1804_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_0_1_cast_fu_1810_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl10_fu_1821_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl11_fu_1833_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl10_cast_fu_1829_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl11_cast_fu_1841_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl12_fu_1851_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl13_fu_1862_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl12_cast_fu_1858_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl13_cast_fu_1869_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_1_2_fu_1873_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_1_2_cast_fu_1879_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2649_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp61_cast_fu_1891_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_616_1_1_2_cast_c_fu_1883_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl16_fu_1919_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl17_fu_1931_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl16_cast_fu_1927_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl17_cast_fu_1939_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_0_1_fu_1943_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_0_1_cast_fu_1949_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl18_fu_1960_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl19_fu_1972_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl18_cast_fu_1968_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl19_cast_fu_1980_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl20_fu_1990_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl21_fu_2001_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl20_cast_fu_1997_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl21_cast_fu_2008_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_1_2_fu_2012_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_1_2_cast_fu_2018_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2667_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp66_cast_fu_2030_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_616_2_1_2_cast_c_fu_2022_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_10_0_1_cast_fu_2126_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_91_0_0_2_ca_fu_2123_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_616_0_1_cast_fu_2129_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp55_cast_fu_2139_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp42_fu_2133_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_91_0_2_fu_2142_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl_fu_2152_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl7_fu_2163_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_2159_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl7_cast_fu_2170_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_2_1_fu_2174_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_0_2_1_cast_fu_2180_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2675_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp57_cast_fu_2191_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_91_0_2_cast_fu_2148_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_10_1_1_cast_fu_2231_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_91_1_0_2_ca_fu_2228_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_616_1_1_cast_fu_2234_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp60_cast_fu_2244_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp59_fu_2238_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_91_1_2_fu_2247_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl14_fu_2257_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl15_fu_2268_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl14_cast_fu_2264_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl15_cast_fu_2275_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_2_1_fu_2279_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_1_2_1_cast_fu_2285_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2684_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp62_cast_fu_2296_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_91_1_2_cast_fu_2253_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_10_2_1_cast_fu_2336_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_91_2_0_2_ca_fu_2333_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_616_2_1_cast_fu_2339_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp65_cast_fu_2349_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp64_fu_2343_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_91_2_2_fu_2352_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl22_fu_2362_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl23_fu_2373_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl22_cast_fu_2369_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl23_cast_fu_2380_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_2_1_fu_2384_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_10_2_2_1_cast_fu_2390_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2693_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp67_cast_fu_2401_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_91_2_2_cast_fu_2358_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_4_i_i_fu_2438_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_fu_2448_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_fu_2441_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_fu_2453_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_4_i_i_fu_2461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_2473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i_fu_2467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i_fu_2478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_i1_fu_2493_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_15_fu_2503_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_fu_2496_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_119_fu_2508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_4_i_i_1_fu_2516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_2528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i1_fu_2522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i1_fu_2533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_i2_fu_2548_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_20_fu_2558_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_fu_2551_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_fu_2563_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_4_i_i_2_fu_2571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_2583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i2_fu_2577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i2_fu_2588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_10_0_1_1_fu_2603_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_0_1_1_fu_2603_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_10_1_1_1_fu_2609_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_1_1_1_fu_2609_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_10_2_1_1_fu_2615_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_2_1_1_fu_2615_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2621_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2621_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2621_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2621_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2631_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2631_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2639_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2639_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2639_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2639_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2649_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2649_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2657_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2657_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2657_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2657_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2667_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2667_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2675_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2675_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2675_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2684_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2684_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2684_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2693_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2693_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2693_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_2621_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2621_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2621_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2631_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2639_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2639_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2639_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2649_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2657_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2657_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2657_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2667_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2675_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2675_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2684_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2684_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2693_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2693_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_10_0_1_1_fu_2603_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_1_1_1_fu_2609_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_10_2_1_1_fu_2615_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_condition_647 : BOOLEAN;
    signal ap_condition_641 : BOOLEAN;

    component SobelFilter_mux_3ncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component SobelFilter_mul_mocq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component SobelFilter_ama_apcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component SobelFilter_mac_mqcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component SobelFilter_mac_mrcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component Filter2D_1_k_buf_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_3046,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_3052,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_3058,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_addr_reg_3064,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_addr_reg_3070,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_addr_reg_3076,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_addr_reg_3082,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_addr_reg_3088,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_addr_reg_3094,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    SobelFilter_mux_3ncg_U27 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_318,
        din1 => right_border_buf_0_1_fu_322,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1104_p2,
        dout => tmp_52_fu_1109_p5);

    SobelFilter_mux_3ncg_U28 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_330,
        din1 => right_border_buf_0_3_fu_334,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1104_p2,
        dout => tmp_53_fu_1128_p5);

    SobelFilter_mux_3ncg_U29 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_4_fu_342,
        din1 => right_border_buf_0_5_fu_346,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1104_p2,
        dout => tmp_54_fu_1147_p5);

    SobelFilter_mux_3ncg_U30 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1121_p3,
        din1 => col_buf_0_val_1_0_fu_1140_p3,
        din2 => col_buf_0_val_2_0_fu_1159_p3,
        din3 => row_assign_13_0_0_t_reg_2985,
        dout => tmp_55_fu_1205_p5);

    SobelFilter_mux_3ncg_U31 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1121_p3,
        din1 => col_buf_0_val_1_0_fu_1140_p3,
        din2 => col_buf_0_val_2_0_fu_1159_p3,
        din3 => row_assign_13_0_1_t_reg_2992,
        dout => tmp_56_fu_1223_p5);

    SobelFilter_mux_3ncg_U32 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1121_p3,
        din1 => col_buf_0_val_1_0_fu_1140_p3,
        din2 => col_buf_0_val_2_0_fu_1159_p3,
        din3 => row_assign_13_0_2_t_reg_2999,
        dout => tmp_57_fu_1241_p5);

    SobelFilter_mux_3ncg_U33 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_354,
        din1 => right_border_buf_1_1_fu_358,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1104_p2,
        dout => tmp_59_fu_1284_p5);

    SobelFilter_mux_3ncg_U34 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_2_fu_366,
        din1 => right_border_buf_1_3_fu_370,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1104_p2,
        dout => tmp_60_fu_1303_p5);

    SobelFilter_mux_3ncg_U35 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_4_fu_378,
        din1 => right_border_buf_1_5_fu_382,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1104_p2,
        dout => tmp_63_fu_1322_p5);

    SobelFilter_mux_3ncg_U36 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1296_p3,
        din1 => col_buf_1_val_1_0_fu_1315_p3,
        din2 => col_buf_1_val_2_0_fu_1334_p3,
        din3 => row_assign_13_0_0_t_reg_2985,
        dout => tmp_64_fu_1380_p5);

    SobelFilter_mux_3ncg_U37 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1296_p3,
        din1 => col_buf_1_val_1_0_fu_1315_p3,
        din2 => col_buf_1_val_2_0_fu_1334_p3,
        din3 => row_assign_13_0_1_t_reg_2992,
        dout => tmp_67_fu_1398_p5);

    SobelFilter_mux_3ncg_U38 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1296_p3,
        din1 => col_buf_1_val_1_0_fu_1315_p3,
        din2 => col_buf_1_val_2_0_fu_1334_p3,
        din3 => row_assign_13_0_2_t_reg_2999,
        dout => tmp_68_fu_1416_p5);

    SobelFilter_mux_3ncg_U39 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_5_fu_386,
        din1 => right_border_buf_2_4_fu_374,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1104_p2,
        dout => tmp_73_fu_1450_p5);

    SobelFilter_mux_3ncg_U40 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_3_fu_362,
        din1 => right_border_buf_2_2_fu_350,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1104_p2,
        dout => tmp_75_fu_1469_p5);

    SobelFilter_mux_3ncg_U41 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_1_fu_338,
        din1 => right_border_buf_2_s_fu_326,
        din2 => ap_const_lv8_0,
        din3 => col_assign_6_0_t_fu_1104_p2,
        dout => tmp_76_fu_1488_p5);

    SobelFilter_mux_3ncg_U42 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1462_p3,
        din1 => col_buf_2_val_1_0_fu_1481_p3,
        din2 => col_buf_2_val_2_0_fu_1500_p3,
        din3 => row_assign_13_0_0_t_reg_2985,
        dout => tmp_77_fu_1537_p5);

    SobelFilter_mux_3ncg_U43 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1462_p3,
        din1 => col_buf_2_val_1_0_fu_1481_p3,
        din2 => col_buf_2_val_2_0_fu_1500_p3,
        din3 => row_assign_13_0_1_t_reg_2992,
        dout => tmp_78_fu_1555_p5);

    SobelFilter_mux_3ncg_U44 : component SobelFilter_mux_3ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1462_p3,
        din1 => col_buf_2_val_1_0_fu_1481_p3,
        din2 => col_buf_2_val_2_0_fu_1500_p3,
        din3 => row_assign_13_0_2_t_reg_2999,
        dout => tmp_79_fu_1573_p5);

    SobelFilter_mul_mocq_U45 : component SobelFilter_mul_mocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        din0 => r_V_10_0_1_1_fu_2603_p0,
        din1 => r_V_10_0_1_1_fu_2603_p1,
        dout => r_V_10_0_1_1_fu_2603_p2);

    SobelFilter_mul_mocq_U46 : component SobelFilter_mul_mocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        din0 => r_V_10_1_1_1_fu_2609_p0,
        din1 => r_V_10_1_1_1_fu_2609_p1,
        dout => r_V_10_1_1_1_fu_2609_p2);

    SobelFilter_mul_mocq_U47 : component SobelFilter_mul_mocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        din0 => r_V_10_2_1_1_fu_2615_p0,
        din1 => r_V_10_2_1_1_fu_2615_p1,
        dout => r_V_10_2_1_1_fu_2615_p2);

    SobelFilter_ama_apcA_U48 : component SobelFilter_ama_apcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2621_p0,
        din1 => grp_fu_2621_p1,
        din2 => grp_fu_2621_p2,
        din3 => grp_fu_2621_p3,
        dout => grp_fu_2621_p4);

    SobelFilter_mac_mqcK_U49 : component SobelFilter_mac_mqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_2631_p0,
        din1 => grp_fu_2631_p1,
        din2 => r_V_10_0_1_1_reg_3118,
        dout => grp_fu_2631_p3);

    SobelFilter_ama_apcA_U50 : component SobelFilter_ama_apcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2639_p0,
        din1 => grp_fu_2639_p1,
        din2 => grp_fu_2639_p2,
        din3 => grp_fu_2639_p3,
        dout => grp_fu_2639_p4);

    SobelFilter_mac_mqcK_U51 : component SobelFilter_mac_mqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_2649_p0,
        din1 => grp_fu_2649_p1,
        din2 => r_V_10_1_1_1_reg_3141,
        dout => grp_fu_2649_p3);

    SobelFilter_ama_apcA_U52 : component SobelFilter_ama_apcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2657_p0,
        din1 => grp_fu_2657_p1,
        din2 => grp_fu_2657_p2,
        din3 => grp_fu_2657_p3,
        dout => grp_fu_2657_p4);

    SobelFilter_mac_mqcK_U53 : component SobelFilter_mac_mqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_2667_p0,
        din1 => grp_fu_2667_p1,
        din2 => r_V_10_2_1_1_reg_3164,
        dout => grp_fu_2667_p3);

    SobelFilter_mac_mrcU_U54 : component SobelFilter_mac_mrcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2675_p0,
        din1 => grp_fu_2675_p1,
        din2 => grp_fu_2675_p2,
        dout => grp_fu_2675_p3);

    SobelFilter_mac_mrcU_U55 : component SobelFilter_mac_mrcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2684_p0,
        din1 => grp_fu_2684_p1,
        din2 => grp_fu_2684_p2,
        dout => grp_fu_2684_p3);

    SobelFilter_mac_mrcU_U56 : component SobelFilter_mac_mrcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2693_p0,
        din1 => grp_fu_2693_p1,
        din2 => grp_fu_2693_p2,
        dout => grp_fu_2693_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond389_i_fu_929_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond390_i_fu_637_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter2_state6)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((exitcond390_i_fu_637_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_3_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_929_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_3_reg_610 <= j_V_fu_935_p2;
            elsif (((exitcond390_i_fu_637_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_3_reg_610 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_32_fu_627_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_599 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                t_V_reg_599 <= i_V_reg_2945;
            end if; 
        end if;
    end process;

    tmp_s_reg_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_s_reg_588 <= ap_const_lv2_0;
            elsif (((tmp_32_fu_627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_s_reg_588 <= tmp_31_fu_621_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_929_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_3029 <= brmerge_fu_1051_p2;
                or_cond_i_i_reg_3015 <= or_cond_i_i_fu_987_p2;
                or_cond_i_reg_3042 <= or_cond_i_fu_1056_p2;
                tmp_108_reg_3024 <= tmp_108_fu_1047_p1;
                x_reg_3019 <= x_fu_1039_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_3029_pp0_iter1_reg <= brmerge_reg_3029;
                exitcond389_i_reg_3006 <= exitcond389_i_fu_929_p2;
                exitcond389_i_reg_3006_pp0_iter1_reg <= exitcond389_i_reg_3006;
                or_cond_i_i_reg_3015_pp0_iter1_reg <= or_cond_i_i_reg_3015;
                or_cond_i_reg_3042_pp0_iter1_reg <= or_cond_i_reg_3042;
                tmp_108_reg_3024_pp0_iter1_reg <= tmp_108_reg_3024;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond389_i_reg_3006_pp0_iter2_reg <= exitcond389_i_reg_3006_pp0_iter1_reg;
                or_cond_i_reg_3042_pp0_iter2_reg <= or_cond_i_reg_3042_pp0_iter1_reg;
                or_cond_i_reg_3042_pp0_iter3_reg <= or_cond_i_reg_3042_pp0_iter2_reg;
                or_cond_i_reg_3042_pp0_iter4_reg <= or_cond_i_reg_3042_pp0_iter3_reg;
                src_kernel_win_0_va_6_reg_3100_pp0_iter3_reg <= src_kernel_win_0_va_6_reg_3100;
                src_kernel_win_1_va_6_reg_3123_pp0_iter3_reg <= src_kernel_win_1_va_6_reg_3123;
                src_kernel_win_2_va_9_reg_3146_pp0_iter3_reg <= src_kernel_win_2_va_9_reg_3146;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2945 <= i_V_fu_643_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond390_i_fu_637_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_2959 <= icmp_fu_671_p2;
                row_assign_13_0_0_t_reg_2985 <= row_assign_13_0_0_t_fu_879_p2;
                row_assign_13_0_1_t_reg_2992 <= row_assign_13_0_1_t_fu_899_p2;
                row_assign_13_0_2_t_reg_2999 <= row_assign_13_0_2_t_fu_919_p2;
                tmp_34_reg_2950 <= tmp_34_fu_649_p2;
                tmp_35_reg_2964 <= tmp_35_fu_677_p2;
                tmp_36_reg_2972 <= tmp_36_fu_689_p2;
                tmp_528_0_0_not_reg_2954 <= tmp_528_0_0_not_fu_655_p2;
                tmp_572_0_1_reg_2968 <= tmp_572_0_1_fu_683_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3006 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                k_buf_0_val_3_addr_reg_3046 <= tmp_51_fu_1064_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_3052 <= tmp_51_fu_1064_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_3058 <= tmp_51_fu_1064_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_3064 <= tmp_51_fu_1064_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_3070 <= tmp_51_fu_1064_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_3076 <= tmp_51_fu_1064_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_3082 <= tmp_51_fu_1064_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_3088 <= tmp_51_fu_1064_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_3094 <= tmp_51_fu_1064_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3042_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_17_reg_3287 <= p_Val2_17_fu_2404_p2;
                p_Val2_19_reg_3292 <= p_Val2_17_fu_2404_p2(21 downto 14);
                p_Val2_6_reg_3247 <= p_Val2_6_fu_2194_p2;
                p_Val2_7_reg_3252 <= p_Val2_6_fu_2194_p2(21 downto 14);
                p_Val2_9_reg_3272 <= p_Val2_s_fu_2299_p2(21 downto 14);
                p_Val2_s_reg_3267 <= p_Val2_s_fu_2299_p2;
                tmp_111_reg_3257 <= p_Val2_6_fu_2194_p2(13 downto 13);
                tmp_117_reg_3277 <= p_Val2_s_fu_2299_p2(13 downto 13);
                tmp_123_reg_3297 <= p_Val2_17_fu_2404_p2(13 downto 13);
                tmp_58_reg_3262 <= p_Val2_6_fu_2194_p2(26 downto 22);
                tmp_71_reg_3282 <= p_Val2_s_fu_2299_p2(26 downto 22);
                tmp_80_reg_3302 <= p_Val2_17_fu_2404_p2(26 downto 22);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3042_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_91_0_0_2_reg_3190 <= grp_fu_2621_p4;
                p_Val2_91_1_0_2_reg_3211 <= grp_fu_2639_p4;
                p_Val2_91_2_0_2_reg_3232 <= grp_fu_2657_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3042_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_10_0_1_1_reg_3118 <= r_V_10_0_1_1_fu_2603_p2;
                r_V_10_1_1_1_reg_3141 <= r_V_10_1_1_1_fu_2609_p2;
                r_V_10_2_1_1_reg_3164 <= r_V_10_2_1_1_fu_2615_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3042_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    r_V_10_0_1_reg_3195(19 downto 2) <= r_V_10_0_1_fu_1706_p2(19 downto 2);
                    r_V_10_1_1_reg_3216(19 downto 2) <= r_V_10_1_1_fu_1845_p2(19 downto 2);
                    r_V_10_2_1_reg_3237(19 downto 2) <= r_V_10_2_1_fu_1984_p2(19 downto 2);
                src_kernel_win_0_va_9_reg_3184 <= src_kernel_win_0_va_fu_246;
                src_kernel_win_1_va_9_reg_3205 <= src_kernel_win_1_va_fu_270;
                src_kernel_win_2_va_12_reg_3226 <= src_kernel_win_2_va_fu_294;
                tmp44_reg_3200 <= tmp44_fu_1755_p2;
                tmp60_reg_3221 <= tmp60_fu_1894_p2;
                tmp65_reg_3242 <= tmp65_fu_2033_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op227_read_state6 = ap_const_boolean_1))) then
                right_border_buf_0_1_fu_322 <= right_border_buf_0_s_fu_318;
                right_border_buf_0_2_fu_330 <= col_buf_0_val_1_0_fu_1140_p3;
                right_border_buf_0_3_fu_334 <= right_border_buf_0_2_fu_330;
                right_border_buf_0_4_fu_342 <= col_buf_0_val_2_0_fu_1159_p3;
                right_border_buf_0_5_fu_346 <= right_border_buf_0_4_fu_342;
                right_border_buf_0_s_fu_318 <= col_buf_0_val_0_0_fu_1121_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state6 = ap_const_boolean_1))) then
                right_border_buf_1_1_fu_358 <= right_border_buf_1_s_fu_354;
                right_border_buf_1_2_fu_366 <= col_buf_1_val_1_0_fu_1315_p3;
                right_border_buf_1_3_fu_370 <= right_border_buf_1_2_fu_366;
                right_border_buf_1_4_fu_378 <= col_buf_1_val_2_0_fu_1334_p3;
                right_border_buf_1_5_fu_382 <= right_border_buf_1_4_fu_378;
                right_border_buf_1_s_fu_354 <= col_buf_1_val_0_0_fu_1296_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op311_read_state6 = ap_const_boolean_1))) then
                right_border_buf_2_1_fu_338 <= col_buf_2_val_2_0_fu_1500_p3;
                right_border_buf_2_2_fu_350 <= right_border_buf_2_3_fu_362;
                right_border_buf_2_3_fu_362 <= col_buf_2_val_1_0_fu_1481_p3;
                right_border_buf_2_4_fu_374 <= right_border_buf_2_5_fu_386;
                right_border_buf_2_5_fu_386 <= col_buf_2_val_0_0_fu_1462_p3;
                right_border_buf_2_s_fu_326 <= right_border_buf_2_1_fu_338;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_16_reg_3169 <= src_kernel_win_0_va_2_fu_254;
                src_kernel_win_0_va_6_reg_3100 <= src_kernel_win_0_va_6_fu_1216_p3;
                src_kernel_win_0_va_7_reg_3106 <= src_kernel_win_0_va_7_fu_1234_p3;
                src_kernel_win_0_va_8_reg_3112 <= src_kernel_win_0_va_8_fu_1252_p3;
                src_kernel_win_1_va_16_reg_3174 <= src_kernel_win_1_va_2_fu_278;
                src_kernel_win_1_va_6_reg_3123 <= src_kernel_win_1_va_6_fu_1391_p3;
                src_kernel_win_1_va_7_reg_3129 <= src_kernel_win_1_va_7_fu_1409_p3;
                src_kernel_win_1_va_8_reg_3135 <= src_kernel_win_1_va_8_fu_1427_p3;
                src_kernel_win_2_va_10_reg_3152 <= src_kernel_win_2_va_10_fu_1566_p3;
                src_kernel_win_2_va_11_reg_3158 <= src_kernel_win_2_va_11_fu_1584_p3;
                src_kernel_win_2_va_7_reg_3179 <= src_kernel_win_2_va_2_fu_302;
                src_kernel_win_2_va_9_reg_3146 <= src_kernel_win_2_va_9_fu_1548_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3006_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_250 <= src_kernel_win_0_va_fu_246;
                src_kernel_win_0_va_3_fu_258 <= src_kernel_win_0_va_16_reg_3169;
                src_kernel_win_0_va_4_fu_262 <= src_kernel_win_0_va_8_reg_3112;
                src_kernel_win_0_va_5_fu_266 <= src_kernel_win_0_va_4_fu_262;
                src_kernel_win_0_va_fu_246 <= src_kernel_win_0_va_6_reg_3100;
                src_kernel_win_1_va_1_fu_274 <= src_kernel_win_1_va_fu_270;
                src_kernel_win_1_va_3_fu_282 <= src_kernel_win_1_va_16_reg_3174;
                src_kernel_win_1_va_4_fu_286 <= src_kernel_win_1_va_8_reg_3135;
                src_kernel_win_1_va_5_fu_290 <= src_kernel_win_1_va_4_fu_286;
                src_kernel_win_1_va_fu_270 <= src_kernel_win_1_va_6_reg_3123;
                src_kernel_win_2_va_1_fu_298 <= src_kernel_win_2_va_fu_294;
                src_kernel_win_2_va_3_fu_306 <= src_kernel_win_2_va_7_reg_3179;
                src_kernel_win_2_va_4_fu_310 <= src_kernel_win_2_va_11_reg_3158;
                src_kernel_win_2_va_5_fu_314 <= src_kernel_win_2_va_4_fu_310;
                src_kernel_win_2_va_fu_294 <= src_kernel_win_2_va_9_reg_3146;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_2_fu_254 <= src_kernel_win_0_va_7_fu_1234_p3;
                src_kernel_win_1_va_2_fu_278 <= src_kernel_win_1_va_7_fu_1409_p3;
                src_kernel_win_2_va_2_fu_302 <= src_kernel_win_2_va_10_fu_1566_p3;
            end if;
        end if;
    end process;
    r_V_10_0_1_reg_3195(1 downto 0) <= "00";
    r_V_10_1_1_reg_3216(1 downto 0) <= "00";
    r_V_10_2_1_reg_3237(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_CS_fsm_state2, exitcond390_i_fu_637_p2, ap_CS_fsm_state3, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, tmp_32_fu_627_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_32_fu_627_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond390_i_fu_637_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
        ImagLoc_x_cast_fu_963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ImagLoc_x_fu_957_p2),14));

    ImagLoc_x_fu_957_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_3_cast_fu_925_p1));
    Range1_all_zeros_2_fu_2528_p2 <= "1" when (tmp_71_reg_3282 = ap_const_lv5_0) else "0";
    Range1_all_zeros_3_fu_2583_p2 <= "1" when (tmp_80_reg_3302 = ap_const_lv5_0) else "0";
    Range1_all_zeros_fu_2473_p2 <= "1" when (tmp_58_reg_3262 = ap_const_lv5_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(4);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_3042_pp0_iter4_reg, ap_predicate_op215_read_state6, ap_predicate_op227_read_state6, ap_predicate_op260_read_state6, ap_predicate_op272_read_state6, ap_predicate_op302_read_state6, ap_predicate_op311_read_state6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op311_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op302_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op272_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op260_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op227_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op215_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_3042_pp0_iter4_reg, ap_predicate_op215_read_state6, ap_predicate_op227_read_state6, ap_predicate_op260_read_state6, ap_predicate_op272_read_state6, ap_predicate_op302_read_state6, ap_predicate_op311_read_state6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op311_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op302_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op272_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op260_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op227_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op215_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_3042_pp0_iter4_reg, ap_predicate_op215_read_state6, ap_predicate_op227_read_state6, ap_predicate_op260_read_state6, ap_predicate_op272_read_state6, ap_predicate_op302_read_state6, ap_predicate_op311_read_state6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op311_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op302_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op272_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op260_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op227_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op215_read_state6 = ap_const_boolean_1)))));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op215_read_state6, ap_predicate_op227_read_state6, ap_predicate_op260_read_state6, ap_predicate_op272_read_state6, ap_predicate_op302_read_state6, ap_predicate_op311_read_state6)
    begin
                ap_block_state6_pp0_stage0_iter2 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op311_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op302_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op272_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op260_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op227_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op215_read_state6 = ap_const_boolean_1)));
    end process;

        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter5_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_3042_pp0_iter4_reg)
    begin
                ap_block_state9_pp0_stage0_iter5 <= (((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_641_assign_proc : process(exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964)
    begin
                ap_condition_641 <= ((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_647_assign_proc : process(exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_572_0_1_reg_2968)
    begin
                ap_condition_647 <= ((tmp_572_0_1_reg_2968 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter2_state6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter2_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter2_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond390_i_fu_637_p2, ap_CS_fsm_state3)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond390_i_fu_637_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op215_read_state6_assign_proc : process(exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959)
    begin
                ap_predicate_op215_read_state6 <= ((or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op227_read_state6_assign_proc : process(exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_34_reg_2950)
    begin
                ap_predicate_op227_read_state6 <= ((tmp_34_reg_2950 = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op260_read_state6_assign_proc : process(exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959)
    begin
                ap_predicate_op260_read_state6 <= ((or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op272_read_state6_assign_proc : process(exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_34_reg_2950)
    begin
                ap_predicate_op272_read_state6 <= ((tmp_34_reg_2950 = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op302_read_state6_assign_proc : process(exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959)
    begin
                ap_predicate_op302_read_state6 <= ((or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op311_read_state6_assign_proc : process(exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_34_reg_2950)
    begin
                ap_predicate_op311_read_state6 <= ((tmp_34_reg_2950 = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond390_i_fu_637_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond390_i_fu_637_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1051_p2 <= (tmp_528_0_0_not_reg_2954 or tmp_49_fu_981_p2);
    brmerge_i_i_not_i_i1_fu_2533_p2 <= (carry_i1_fu_2522_p2 and Range1_all_zeros_2_fu_2528_p2);
    brmerge_i_i_not_i_i2_fu_2588_p2 <= (carry_i2_fu_2577_p2 and Range1_all_zeros_3_fu_2583_p2);
    brmerge_i_i_not_i_i_fu_2478_p2 <= (carry_i_fu_2467_p2 and Range1_all_zeros_fu_2473_p2);
    carry_i1_fu_2522_p2 <= (tmp_119_fu_2508_p3 or not_Result_4_i_i_1_fu_2516_p2);
    carry_i2_fu_2577_p2 <= (tmp_125_fu_2563_p3 or not_Result_4_i_i_2_fu_2571_p2);
    carry_i_fu_2467_p2 <= (tmp_113_fu_2453_p3 or not_Result_4_i_i_fu_2461_p2);
    col_assign_6_0_t_fu_1104_p2 <= (tmp_108_reg_3024_pp0_iter1_reg xor ap_const_lv2_3);
    col_buf_0_val_0_0_fu_1121_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_3029_pp0_iter1_reg(0) = '1') else 
        tmp_52_fu_1109_p5;
    col_buf_0_val_1_0_fu_1140_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_3029_pp0_iter1_reg(0) = '1') else 
        tmp_53_fu_1128_p5;
    col_buf_0_val_2_0_fu_1159_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_3029_pp0_iter1_reg(0) = '1') else 
        tmp_54_fu_1147_p5;
    col_buf_1_val_0_0_fu_1296_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_3029_pp0_iter1_reg(0) = '1') else 
        tmp_59_fu_1284_p5;
    col_buf_1_val_1_0_fu_1315_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_3029_pp0_iter1_reg(0) = '1') else 
        tmp_60_fu_1303_p5;
    col_buf_1_val_2_0_fu_1334_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_3029_pp0_iter1_reg(0) = '1') else 
        tmp_63_fu_1322_p5;
    col_buf_2_val_0_0_fu_1462_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_3029_pp0_iter1_reg(0) = '1') else 
        tmp_73_fu_1450_p5;
    col_buf_2_val_1_0_fu_1481_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_3029_pp0_iter1_reg(0) = '1') else 
        tmp_75_fu_1469_p5;
    col_buf_2_val_2_0_fu_1500_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_3029_pp0_iter1_reg(0) = '1') else 
        tmp_76_fu_1488_p5;
    exitcond389_i_fu_929_p2 <= "1" when (t_V_3_reg_610 = ap_const_lv11_782) else "0";
    exitcond390_i_fu_637_p2 <= "1" when (t_V_reg_599 = ap_const_lv11_43A) else "0";
    grp_fu_2621_p0 <= grp_fu_2621_p00(8 - 1 downto 0);
    grp_fu_2621_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_266),9));
    grp_fu_2621_p1 <= grp_fu_2621_p10(8 - 1 downto 0);
    grp_fu_2621_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_reg_3112),9));
    grp_fu_2621_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2621_p3 <= grp_fu_2621_p30(24 - 1 downto 0);
    grp_fu_2621_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_0_0_1_cast_fu_1671_p1),25));
    grp_fu_2631_p0 <= grp_fu_2631_p00(8 - 1 downto 0);
    grp_fu_2631_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_250),19));
    grp_fu_2631_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2639_p0 <= grp_fu_2639_p00(8 - 1 downto 0);
    grp_fu_2639_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_290),9));
    grp_fu_2639_p1 <= grp_fu_2639_p10(8 - 1 downto 0);
    grp_fu_2639_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_reg_3135),9));
    grp_fu_2639_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2639_p3 <= grp_fu_2639_p30(24 - 1 downto 0);
    grp_fu_2639_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_1_0_1_cast_fu_1810_p1),25));
    grp_fu_2649_p0 <= grp_fu_2649_p00(8 - 1 downto 0);
    grp_fu_2649_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_274),19));
    grp_fu_2649_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2657_p0 <= grp_fu_2657_p00(8 - 1 downto 0);
    grp_fu_2657_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_314),9));
    grp_fu_2657_p1 <= grp_fu_2657_p10(8 - 1 downto 0);
    grp_fu_2657_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_reg_3158),9));
    grp_fu_2657_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2657_p3 <= grp_fu_2657_p30(24 - 1 downto 0);
    grp_fu_2657_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_2_0_1_cast_fu_1949_p1),25));
    grp_fu_2667_p0 <= grp_fu_2667_p00(8 - 1 downto 0);
    grp_fu_2667_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_298),19));
    grp_fu_2667_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2675_p0 <= grp_fu_2675_p00(8 - 1 downto 0);
    grp_fu_2675_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_3100_pp0_iter3_reg),19));
    grp_fu_2675_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2675_p2 <= grp_fu_2675_p20(24 - 1 downto 0);
    grp_fu_2675_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_0_2_1_cast_fu_2180_p1),25));
    grp_fu_2684_p0 <= grp_fu_2684_p00(8 - 1 downto 0);
    grp_fu_2684_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_reg_3123_pp0_iter3_reg),19));
    grp_fu_2684_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2684_p2 <= grp_fu_2684_p20(24 - 1 downto 0);
    grp_fu_2684_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_1_2_1_cast_fu_2285_p1),25));
    grp_fu_2693_p0 <= grp_fu_2693_p00(8 - 1 downto 0);
    grp_fu_2693_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_reg_3146_pp0_iter3_reg),19));
    grp_fu_2693_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2693_p2 <= grp_fu_2693_p20(24 - 1 downto 0);
    grp_fu_2693_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_2_2_1_cast_fu_2390_p1),25));
    i_V_fu_643_p2 <= std_logic_vector(unsigned(t_V_reg_599) + unsigned(ap_const_lv11_1));
    icmp1_fu_951_p2 <= "0" when (tmp_105_fu_941_p4 = ap_const_lv10_0) else "1";
    icmp_fu_671_p2 <= "0" when (tmp_fu_661_p4 = ap_const_lv10_0) else "1";
    j_V_fu_935_p2 <= std_logic_vector(unsigned(t_V_3_reg_610) + unsigned(ap_const_lv11_1));
    k_buf_0_val_3_address0 <= tmp_51_fu_1064_p1(11 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964, ap_predicate_op227_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op227_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964, ap_predicate_op227_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op227_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_51_fu_1064_p1(11 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_572_0_1_reg_2968, ap_predicate_op227_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_572_0_1_reg_2968 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op227_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op227_read_state6, k_buf_0_val_3_q0, ap_condition_647)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op227_read_state6 = ap_const_boolean_1)) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_647)) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_572_0_1_reg_2968, ap_predicate_op227_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_572_0_1_reg_2968 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op227_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_51_fu_1064_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964, ap_predicate_op227_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op227_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op227_read_state6, k_buf_0_val_4_q0, ap_condition_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op227_read_state6 = ap_const_boolean_1)) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_641)) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964, ap_predicate_op227_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op227_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_51_fu_1064_p1(11 - 1 downto 0);

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964, ap_predicate_op272_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964, ap_predicate_op272_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_51_fu_1064_p1(11 - 1 downto 0);

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_572_0_1_reg_2968, ap_predicate_op272_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_572_0_1_reg_2968 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op272_read_state6, k_buf_1_val_3_q0, ap_condition_647)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op272_read_state6 = ap_const_boolean_1)) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_647)) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_572_0_1_reg_2968, ap_predicate_op272_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_572_0_1_reg_2968 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_51_fu_1064_p1(11 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964, ap_predicate_op272_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op272_read_state6, k_buf_1_val_4_q0, ap_condition_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op272_read_state6 = ap_const_boolean_1)) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_641)) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964, ap_predicate_op272_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_51_fu_1064_p1(11 - 1 downto 0);

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964, ap_predicate_op311_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op311_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964, ap_predicate_op311_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op311_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_51_fu_1064_p1(11 - 1 downto 0);

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_572_0_1_reg_2968, ap_predicate_op311_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_572_0_1_reg_2968 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op311_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op311_read_state6, k_buf_2_val_3_q0, ap_condition_647)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op311_read_state6 = ap_const_boolean_1)) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_647)) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_572_0_1_reg_2968, ap_predicate_op311_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_572_0_1_reg_2968 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op311_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_51_fu_1064_p1(11 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964, ap_predicate_op311_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op311_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op311_read_state6, k_buf_2_val_4_q0, ap_condition_641)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op311_read_state6 = ap_const_boolean_1)) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_641)) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_35_reg_2964, ap_predicate_op311_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_35_reg_2964 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op311_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_Result_4_i_i_1_fu_2516_p2 <= (tmp_118_fu_2496_p3 xor ap_const_lv1_1);
    not_Result_4_i_i_2_fu_2571_p2 <= (tmp_124_fu_2551_p3 xor ap_const_lv1_1);
    not_Result_4_i_i_fu_2461_p2 <= (tmp_112_fu_2441_p3 xor ap_const_lv1_1);
    or_cond_i425_i_fu_725_p2 <= (tmp_39_fu_719_p2 and rev_fu_713_p2);
    or_cond_i_fu_1056_p2 <= (icmp_reg_2959 and icmp1_fu_951_p2);
    or_cond_i_i_fu_987_p2 <= (tmp_49_fu_981_p2 and rev1_fu_975_p2);
    p_Val2_15_fu_2503_p2 <= std_logic_vector(unsigned(p_Val2_9_reg_3272) + unsigned(tmp_4_i_i1_fu_2493_p1));
    p_Val2_17_fu_2404_p2 <= std_logic_vector(unsigned(tmp67_cast_fu_2401_p1) + unsigned(p_Val2_91_2_2_cast_fu_2358_p1));
    p_Val2_20_fu_2558_p2 <= std_logic_vector(unsigned(p_Val2_19_reg_3292) + unsigned(tmp_4_i_i2_fu_2548_p1));
    p_Val2_6_fu_2194_p2 <= std_logic_vector(unsigned(tmp57_cast_fu_2191_p1) + unsigned(p_Val2_91_0_2_cast_fu_2148_p1));
    p_Val2_8_fu_2448_p2 <= std_logic_vector(unsigned(p_Val2_7_reg_3252) + unsigned(tmp_4_i_i_fu_2438_p1));
    p_Val2_91_0_0_2_ca_fu_2123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_91_0_0_2_reg_3190),26));
    p_Val2_91_0_2_cast_fu_2148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_91_0_2_fu_2142_p2),27));
    p_Val2_91_0_2_fu_2142_p2 <= std_logic_vector(unsigned(tmp55_cast_fu_2139_p1) + unsigned(tmp42_fu_2133_p2));
    p_Val2_91_1_0_2_ca_fu_2228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_91_1_0_2_reg_3211),26));
    p_Val2_91_1_2_cast_fu_2253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_91_1_2_fu_2247_p2),27));
    p_Val2_91_1_2_fu_2247_p2 <= std_logic_vector(unsigned(tmp60_cast_fu_2244_p1) + unsigned(tmp59_fu_2238_p2));
    p_Val2_91_2_0_2_ca_fu_2333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_91_2_0_2_reg_3232),26));
    p_Val2_91_2_2_cast_fu_2358_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_91_2_2_fu_2352_p2),27));
    p_Val2_91_2_2_fu_2352_p2 <= std_logic_vector(unsigned(tmp65_cast_fu_2349_p1) + unsigned(tmp64_fu_2343_p2));
    p_Val2_s_fu_2299_p2 <= std_logic_vector(unsigned(tmp62_cast_fu_2296_p1) + unsigned(p_Val2_91_1_2_cast_fu_2253_p1));
    p_assign_14_0_1_fu_763_p2 <= std_logic_vector(signed(ap_const_lv12_FFE) + signed(t_V_cast_fu_633_p1));
    p_assign_14_0_2_fu_807_p2 <= std_logic_vector(signed(ap_const_lv12_FFD) + signed(t_V_cast_fu_633_p1));
    p_assign_1_fu_739_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(t_V_cast_fu_633_p1));
    p_assign_9_fu_1001_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(t_V_3_cast_fu_925_p1));
    p_assign_s_fu_1025_p2 <= std_logic_vector(unsigned(ap_const_lv14_EFE) - unsigned(p_p2_i_i_cast_fu_1015_p1));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_3042_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        p_Val2_8_fu_2448_p2 when (brmerge_i_i_not_i_i_fu_2478_p2(0) = '1') else 
        ap_const_lv8_FF;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_3042_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_3042_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_Val2_15_fu_2503_p2 when (brmerge_i_i_not_i_i1_fu_2533_p2(0) = '1') else 
        ap_const_lv8_FF;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_3042_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_3042_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_Val2_20_fu_2558_p2 when (brmerge_i_i_not_i_i2_fu_2588_p2(0) = '1') else 
        ap_const_lv8_FF;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_3042_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_3042_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_p2_i426_i_fu_745_p3 <= 
        p_assign_1_fu_739_p2 when (tmp_65_fu_731_p3(0) = '1') else 
        tmp_38_fu_699_p2;
        p_p2_i_i_cast_fu_1015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_p2_i_i_fu_1007_p3),14));

    p_p2_i_i_fu_1007_p3 <= 
        p_assign_9_fu_1001_p2 when (tmp_107_fu_993_p3(0) = '1') else 
        ImagLoc_x_fu_957_p2;
    p_p2_i_i_p_assign_s_fu_1031_p3 <= 
        p_p2_i_i_cast_fu_1015_p1 when (tmp_50_fu_1019_p2(0) = '1') else 
        p_assign_s_fu_1025_p2;
    p_shl10_cast_fu_1829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl10_fu_1821_p3),20));
    p_shl10_fu_1821_p3 <= (src_kernel_win_1_va_3_fu_282 & ap_const_lv11_0);
    p_shl11_cast_fu_1841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl11_fu_1833_p3),20));
    p_shl11_fu_1833_p3 <= (src_kernel_win_1_va_3_fu_282 & ap_const_lv2_0);
    p_shl12_cast_fu_1858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl12_fu_1851_p3),20));
    p_shl12_fu_1851_p3 <= (src_kernel_win_1_va_7_reg_3129 & ap_const_lv11_0);
    p_shl13_cast_fu_1869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl13_fu_1862_p3),20));
    p_shl13_fu_1862_p3 <= (src_kernel_win_1_va_7_reg_3129 & ap_const_lv2_0);
    p_shl14_cast_fu_2264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl14_fu_2257_p3),20));
    p_shl14_fu_2257_p3 <= (src_kernel_win_1_va_9_reg_3205 & ap_const_lv11_0);
    p_shl15_cast_fu_2275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl15_fu_2268_p3),20));
    p_shl15_fu_2268_p3 <= (src_kernel_win_1_va_9_reg_3205 & ap_const_lv2_0);
    p_shl16_cast_fu_1927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl16_fu_1919_p3),20));
    p_shl16_fu_1919_p3 <= (src_kernel_win_2_va_4_fu_310 & ap_const_lv11_0);
    p_shl17_cast_fu_1939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl17_fu_1931_p3),20));
    p_shl17_fu_1931_p3 <= (src_kernel_win_2_va_4_fu_310 & ap_const_lv2_0);
    p_shl18_cast_fu_1968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl18_fu_1960_p3),20));
    p_shl18_fu_1960_p3 <= (src_kernel_win_2_va_3_fu_306 & ap_const_lv11_0);
    p_shl19_cast_fu_1980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl19_fu_1972_p3),20));
    p_shl19_fu_1972_p3 <= (src_kernel_win_2_va_3_fu_306 & ap_const_lv2_0);
    p_shl1_cast_fu_1649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1641_p3),20));
    p_shl1_fu_1641_p3 <= (src_kernel_win_0_va_4_fu_262 & ap_const_lv11_0);
    p_shl20_cast_fu_1997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl20_fu_1990_p3),20));
    p_shl20_fu_1990_p3 <= (src_kernel_win_2_va_10_reg_3152 & ap_const_lv11_0);
    p_shl21_cast_fu_2008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl21_fu_2001_p3),20));
    p_shl21_fu_2001_p3 <= (src_kernel_win_2_va_10_reg_3152 & ap_const_lv2_0);
    p_shl22_cast_fu_2369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl22_fu_2362_p3),20));
    p_shl22_fu_2362_p3 <= (src_kernel_win_2_va_12_reg_3226 & ap_const_lv11_0);
    p_shl23_cast_fu_2380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl23_fu_2373_p3),20));
    p_shl23_fu_2373_p3 <= (src_kernel_win_2_va_12_reg_3226 & ap_const_lv2_0);
    p_shl2_cast_fu_1661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1653_p3),20));
    p_shl2_fu_1653_p3 <= (src_kernel_win_0_va_4_fu_262 & ap_const_lv2_0);
    p_shl3_cast_fu_1690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_1682_p3),20));
    p_shl3_fu_1682_p3 <= (src_kernel_win_0_va_3_fu_258 & ap_const_lv11_0);
    p_shl4_cast_fu_1702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_1694_p3),20));
    p_shl4_fu_1694_p3 <= (src_kernel_win_0_va_3_fu_258 & ap_const_lv2_0);
    p_shl5_cast_fu_1719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_fu_1712_p3),20));
    p_shl5_fu_1712_p3 <= (src_kernel_win_0_va_7_reg_3106 & ap_const_lv11_0);
    p_shl6_cast_fu_1730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_fu_1723_p3),20));
    p_shl6_fu_1723_p3 <= (src_kernel_win_0_va_7_reg_3106 & ap_const_lv2_0);
    p_shl7_cast_fu_2170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_fu_2163_p3),20));
    p_shl7_fu_2163_p3 <= (src_kernel_win_0_va_9_reg_3184 & ap_const_lv2_0);
    p_shl8_cast_fu_1788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl8_fu_1780_p3),20));
    p_shl8_fu_1780_p3 <= (src_kernel_win_1_va_4_fu_286 & ap_const_lv11_0);
    p_shl9_cast_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl9_fu_1792_p3),20));
    p_shl9_fu_1792_p3 <= (src_kernel_win_1_va_4_fu_286 & ap_const_lv2_0);
    p_shl_cast_fu_2159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_2152_p3),20));
    p_shl_fu_2152_p3 <= (src_kernel_win_0_va_9_reg_3184 & ap_const_lv11_0);

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_34_reg_2950)
    begin
        if ((((or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_34_reg_2950 = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op215_read_state6, ap_predicate_op227_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op227_read_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op215_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_34_reg_2950)
    begin
        if ((((or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_34_reg_2950 = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op260_read_state6, ap_predicate_op272_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op272_read_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op260_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_3006_pp0_iter1_reg, or_cond_i_i_reg_3015_pp0_iter1_reg, icmp_reg_2959, tmp_34_reg_2950)
    begin
        if ((((or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_0) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_34_reg_2950 = ap_const_lv1_1) and (icmp_reg_2959 = ap_const_lv1_1) and (or_cond_i_i_reg_3015_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3006_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op302_read_state6, ap_predicate_op311_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op311_read_state6 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op302_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

        r_V_10_0_0_1_cast_fu_1671_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_0_0_1_fu_1665_p2),24));

    r_V_10_0_0_1_fu_1665_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_1649_p1) - unsigned(p_shl2_cast_fu_1661_p1));
    r_V_10_0_1_1_fu_2603_p0 <= r_V_10_0_1_1_fu_2603_p00(8 - 1 downto 0);
    r_V_10_0_1_1_fu_2603_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_2_fu_254),21));
    r_V_10_0_1_1_fu_2603_p1 <= ap_const_lv21_1171(14 - 1 downto 0);
        r_V_10_0_1_2_cast_fu_1740_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_0_1_2_fu_1734_p2),24));

    r_V_10_0_1_2_fu_1734_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_1719_p1) - unsigned(p_shl6_cast_fu_1730_p1));
        r_V_10_0_1_cast_fu_2126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_0_1_reg_3195),24));

    r_V_10_0_1_fu_1706_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_1690_p1) - unsigned(p_shl4_cast_fu_1702_p1));
        r_V_10_0_2_1_cast_fu_2180_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_0_2_1_fu_2174_p2),24));

    r_V_10_0_2_1_fu_2174_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_2159_p1) - unsigned(p_shl7_cast_fu_2170_p1));
        r_V_10_1_0_1_cast_fu_1810_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_1_0_1_fu_1804_p2),24));

    r_V_10_1_0_1_fu_1804_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_1788_p1) - unsigned(p_shl9_cast_fu_1800_p1));
    r_V_10_1_1_1_fu_2609_p0 <= r_V_10_1_1_1_fu_2609_p00(8 - 1 downto 0);
    r_V_10_1_1_1_fu_2609_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_2_fu_278),21));
    r_V_10_1_1_1_fu_2609_p1 <= ap_const_lv21_1171(14 - 1 downto 0);
        r_V_10_1_1_2_cast_fu_1879_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_1_1_2_fu_1873_p2),24));

    r_V_10_1_1_2_fu_1873_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_1858_p1) - unsigned(p_shl13_cast_fu_1869_p1));
        r_V_10_1_1_cast_fu_2231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_1_1_reg_3216),24));

    r_V_10_1_1_fu_1845_p2 <= std_logic_vector(unsigned(p_shl10_cast_fu_1829_p1) - unsigned(p_shl11_cast_fu_1841_p1));
        r_V_10_1_2_1_cast_fu_2285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_1_2_1_fu_2279_p2),24));

    r_V_10_1_2_1_fu_2279_p2 <= std_logic_vector(unsigned(p_shl14_cast_fu_2264_p1) - unsigned(p_shl15_cast_fu_2275_p1));
        r_V_10_2_0_1_cast_fu_1949_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_2_0_1_fu_1943_p2),24));

    r_V_10_2_0_1_fu_1943_p2 <= std_logic_vector(unsigned(p_shl16_cast_fu_1927_p1) - unsigned(p_shl17_cast_fu_1939_p1));
    r_V_10_2_1_1_fu_2615_p0 <= r_V_10_2_1_1_fu_2615_p00(8 - 1 downto 0);
    r_V_10_2_1_1_fu_2615_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_2_fu_302),21));
    r_V_10_2_1_1_fu_2615_p1 <= ap_const_lv21_1171(14 - 1 downto 0);
        r_V_10_2_1_2_cast_fu_2018_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_2_1_2_fu_2012_p2),24));

    r_V_10_2_1_2_fu_2012_p2 <= std_logic_vector(unsigned(p_shl20_cast_fu_1997_p1) - unsigned(p_shl21_cast_fu_2008_p1));
        r_V_10_2_1_cast_fu_2336_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_2_1_reg_3237),24));

    r_V_10_2_1_fu_1984_p2 <= std_logic_vector(unsigned(p_shl18_cast_fu_1968_p1) - unsigned(p_shl19_cast_fu_1980_p1));
        r_V_10_2_2_1_cast_fu_2390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_2_2_1_fu_2384_p2),24));

    r_V_10_2_2_1_fu_2384_p2 <= std_logic_vector(unsigned(p_shl22_cast_fu_2369_p1) - unsigned(p_shl23_cast_fu_2380_p1));
    rev1_fu_975_p2 <= (tmp_106_fu_967_p3 xor ap_const_lv1_1);
    rev_fu_713_p2 <= (tmp_62_fu_705_p3 xor ap_const_lv1_1);
    row_assign_13_0_0_t_fu_879_p2 <= (tmp_44_fu_871_p3 xor ap_const_lv2_3);
    row_assign_13_0_1_t_fu_899_p2 <= (tmp_46_fu_891_p3 xor ap_const_lv2_3);
    row_assign_13_0_2_t_fu_919_p2 <= (tmp_48_fu_911_p3 xor ap_const_lv2_3);
    src_kernel_win_0_va_6_fu_1216_p3 <= 
        tmp_55_fu_1205_p5 when (tmp_36_reg_2972(0) = '1') else 
        col_buf_0_val_0_0_fu_1121_p3;
    src_kernel_win_0_va_7_fu_1234_p3 <= 
        tmp_56_fu_1223_p5 when (tmp_36_reg_2972(0) = '1') else 
        col_buf_0_val_1_0_fu_1140_p3;
    src_kernel_win_0_va_8_fu_1252_p3 <= 
        tmp_57_fu_1241_p5 when (tmp_36_reg_2972(0) = '1') else 
        col_buf_0_val_2_0_fu_1159_p3;
    src_kernel_win_1_va_6_fu_1391_p3 <= 
        tmp_64_fu_1380_p5 when (tmp_36_reg_2972(0) = '1') else 
        col_buf_1_val_0_0_fu_1296_p3;
    src_kernel_win_1_va_7_fu_1409_p3 <= 
        tmp_67_fu_1398_p5 when (tmp_36_reg_2972(0) = '1') else 
        col_buf_1_val_1_0_fu_1315_p3;
    src_kernel_win_1_va_8_fu_1427_p3 <= 
        tmp_68_fu_1416_p5 when (tmp_36_reg_2972(0) = '1') else 
        col_buf_1_val_2_0_fu_1334_p3;
    src_kernel_win_2_va_10_fu_1566_p3 <= 
        tmp_78_fu_1555_p5 when (tmp_36_reg_2972(0) = '1') else 
        col_buf_2_val_1_0_fu_1481_p3;
    src_kernel_win_2_va_11_fu_1584_p3 <= 
        tmp_79_fu_1573_p5 when (tmp_36_reg_2972(0) = '1') else 
        col_buf_2_val_2_0_fu_1500_p3;
    src_kernel_win_2_va_9_fu_1548_p3 <= 
        tmp_77_fu_1537_p5 when (tmp_36_reg_2972(0) = '1') else 
        col_buf_2_val_0_0_fu_1462_p3;
    t_V_3_cast_fu_925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_3_reg_610),12));
    t_V_cast_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_599),12));
    tmp42_fu_2133_p2 <= std_logic_vector(unsigned(p_Val2_91_0_0_2_ca_fu_2123_p1) + unsigned(tmp_616_0_1_cast_fu_2129_p1));
    tmp44_fu_1755_p2 <= std_logic_vector(unsigned(tmp56_cast_fu_1752_p1) + unsigned(tmp_616_0_1_2_cast_c_fu_1744_p1));
    tmp55_cast_fu_2139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp44_reg_3200),26));
    tmp56_cast_fu_1752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2631_p3),25));
    tmp57_cast_fu_2191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2675_p3),27));
    tmp59_fu_2238_p2 <= std_logic_vector(unsigned(p_Val2_91_1_0_2_ca_fu_2228_p1) + unsigned(tmp_616_1_1_cast_fu_2234_p1));
    tmp60_cast_fu_2244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp60_reg_3221),26));
    tmp60_fu_1894_p2 <= std_logic_vector(unsigned(tmp61_cast_fu_1891_p1) + unsigned(tmp_616_1_1_2_cast_c_fu_1883_p1));
    tmp61_cast_fu_1891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2649_p3),25));
    tmp62_cast_fu_2296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2684_p3),27));
    tmp64_fu_2343_p2 <= std_logic_vector(unsigned(p_Val2_91_2_0_2_ca_fu_2333_p1) + unsigned(tmp_616_2_1_cast_fu_2339_p1));
    tmp65_cast_fu_2349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp65_reg_3242),26));
    tmp65_fu_2033_p2 <= std_logic_vector(unsigned(tmp66_cast_fu_2030_p1) + unsigned(tmp_616_2_1_2_cast_c_fu_2022_p1));
    tmp66_cast_fu_2030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2667_p3),25));
    tmp67_cast_fu_2401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2693_p3),27));
    tmp_100_fu_821_p3 <= p_assign_14_0_2_fu_807_p2(11 downto 11);
    tmp_101_fu_829_p1 <= t_V_reg_599(2 - 1 downto 0);
    tmp_102_fu_833_p2 <= (tmp_101_fu_829_p1 xor ap_const_lv2_3);
    tmp_103_fu_839_p1 <= p_assign_14_0_2_fu_807_p2(2 - 1 downto 0);
    tmp_104_fu_843_p3 <= 
        tmp_102_fu_833_p2 when (tmp_100_fu_821_p3(0) = '1') else 
        tmp_103_fu_839_p1;
    tmp_105_fu_941_p4 <= t_V_3_reg_610(10 downto 1);
    tmp_106_fu_967_p3 <= ImagLoc_x_fu_957_p2(11 downto 11);
    tmp_107_fu_993_p3 <= ImagLoc_x_fu_957_p2(11 downto 11);
    tmp_108_fu_1047_p1 <= x_fu_1039_p3(2 - 1 downto 0);
    tmp_112_fu_2441_p3 <= p_Val2_6_reg_3247(21 downto 21);
    tmp_113_fu_2453_p3 <= p_Val2_8_fu_2448_p2(7 downto 7);
    tmp_118_fu_2496_p3 <= p_Val2_s_reg_3267(21 downto 21);
    tmp_119_fu_2508_p3 <= p_Val2_15_fu_2503_p2(7 downto 7);
    tmp_124_fu_2551_p3 <= p_Val2_17_reg_3287(21 downto 21);
    tmp_125_fu_2563_p3 <= p_Val2_20_fu_2558_p2(7 downto 7);
    tmp_31_fu_621_p2 <= std_logic_vector(unsigned(tmp_s_reg_588) + unsigned(ap_const_lv2_1));
    tmp_32_fu_627_p2 <= "1" when (tmp_s_reg_588 = ap_const_lv2_2) else "0";
    tmp_34_fu_649_p2 <= "1" when (unsigned(t_V_reg_599) < unsigned(ap_const_lv11_438)) else "0";
    tmp_35_fu_677_p2 <= "1" when (t_V_reg_599 = ap_const_lv11_1) else "0";
    tmp_36_fu_689_p2 <= "1" when (unsigned(t_V_reg_599) > unsigned(ap_const_lv11_438)) else "0";
    tmp_38_fu_699_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(t_V_cast_fu_633_p1));
    tmp_39_fu_719_p2 <= "1" when (signed(tmp_38_fu_699_p2) < signed(ap_const_lv12_438)) else "0";
    tmp_40_fu_753_p2 <= "1" when (signed(p_p2_i426_i_fu_745_p3) < signed(ap_const_lv12_438)) else "0";
    tmp_41_fu_851_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_66_fu_759_p1));
    tmp_42_fu_857_p3 <= 
        tmp_66_fu_759_p1 when (tmp_40_fu_753_p2(0) = '1') else 
        tmp_41_fu_851_p2;
    tmp_43_fu_865_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_61_fu_695_p1));
    tmp_44_fu_871_p3 <= 
        tmp_43_fu_865_p2 when (or_cond_i425_i_fu_725_p2(0) = '1') else 
        tmp_42_fu_857_p3;
    tmp_45_fu_885_p2 <= (tmp_61_fu_695_p1 xor ap_const_lv2_2);
    tmp_46_fu_891_p3 <= 
        tmp_91_fu_799_p3 when (tmp_69_fu_769_p3(0) = '1') else 
        tmp_45_fu_885_p2;
    tmp_47_fu_905_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_61_fu_695_p1));
    tmp_48_fu_911_p3 <= 
        tmp_104_fu_843_p3 when (tmp_99_fu_813_p3(0) = '1') else 
        tmp_47_fu_905_p2;
    tmp_49_fu_981_p2 <= "1" when (signed(ImagLoc_x_fu_957_p2) < signed(ap_const_lv12_780)) else "0";
    tmp_4_i_i1_fu_2493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_117_reg_3277),8));
    tmp_4_i_i2_fu_2548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_123_reg_3297),8));
    tmp_4_i_i_fu_2438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_111_reg_3257),8));
    tmp_50_fu_1019_p2 <= "1" when (signed(p_p2_i_i_fu_1007_p3) < signed(ap_const_lv12_780)) else "0";
    tmp_51_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_cast_fu_1061_p1),64));
    tmp_528_0_0_not_fu_655_p2 <= (tmp_34_fu_649_p2 xor ap_const_lv1_1);
    tmp_572_0_1_fu_683_p2 <= "1" when (t_V_reg_599 = ap_const_lv11_0) else "0";
    tmp_616_0_1_2_cast_c_fu_1744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_0_1_2_cast_fu_1740_p1),25));
    tmp_616_0_1_cast_fu_2129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_0_1_cast_fu_2126_p1),26));
    tmp_616_1_1_2_cast_c_fu_1883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_1_1_2_cast_fu_1879_p1),25));
    tmp_616_1_1_cast_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_1_1_cast_fu_2231_p1),26));
    tmp_616_2_1_2_cast_c_fu_2022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_2_1_2_cast_fu_2018_p1),25));
    tmp_616_2_1_cast_fu_2339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_2_1_cast_fu_2336_p1),26));
    tmp_61_fu_695_p1 <= t_V_reg_599(2 - 1 downto 0);
    tmp_62_fu_705_p3 <= tmp_38_fu_699_p2(11 downto 11);
    tmp_65_fu_731_p3 <= tmp_38_fu_699_p2(11 downto 11);
    tmp_66_fu_759_p1 <= p_p2_i426_i_fu_745_p3(2 - 1 downto 0);
    tmp_69_fu_769_p3 <= p_assign_14_0_1_fu_763_p2(11 downto 11);
    tmp_70_fu_777_p3 <= p_assign_14_0_1_fu_763_p2(11 downto 11);
    tmp_72_fu_785_p1 <= t_V_reg_599(2 - 1 downto 0);
    tmp_74_fu_789_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_72_fu_785_p1));
    tmp_83_fu_795_p1 <= p_assign_14_0_1_fu_763_p2(2 - 1 downto 0);
    tmp_91_fu_799_p3 <= 
        tmp_74_fu_789_p2 when (tmp_70_fu_777_p3(0) = '1') else 
        tmp_83_fu_795_p1;
    tmp_99_fu_813_p3 <= p_assign_14_0_2_fu_807_p2(11 downto 11);
    tmp_fu_661_p4 <= t_V_reg_599(10 downto 1);
        x_cast_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_reg_3019),32));

    x_fu_1039_p3 <= 
        ImagLoc_x_cast_fu_963_p1 when (or_cond_i_i_fu_987_p2(0) = '1') else 
        p_p2_i_i_p_assign_s_fu_1031_p3;
end behav;
