{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1573664498612 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GG210 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"GG210\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573664498627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573664498690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573664498690 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573664499143 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573664499174 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573664500236 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573664500236 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573664500236 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 704 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573664500252 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 705 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573664500252 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 706 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573664500252 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573664500252 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1573664500268 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "No exact pin location assignment(s) for 62 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[0\] " "Pin IR_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[0] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[1\] " "Pin IR_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[1] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[2\] " "Pin IR_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[2] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[3\] " "Pin IR_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[3] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[4\] " "Pin IR_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[4] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[5\] " "Pin IR_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[5] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[6\] " "Pin IR_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[6] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[7\] " "Pin IR_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[7] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[8\] " "Pin IR_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[8] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[9\] " "Pin IR_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[9] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[10\] " "Pin IR_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[10] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[11\] " "Pin IR_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[11] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[12\] " "Pin IR_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[12] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[13\] " "Pin IR_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[13] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[14\] " "Pin IR_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[14] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[15\] " "Pin IR_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_out[15] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_out\[0\] " "Pin comp_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { comp_out[0] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 28 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comp_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_out\[1\] " "Pin comp_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { comp_out[1] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 28 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comp_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comp_out\[2\] " "Pin comp_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { comp_out[2] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 28 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comp_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_5e1\[1\] " "Pin sel_5e1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { sel_5e1[1] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 20 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_5e1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_5e1\[2\] " "Pin sel_5e1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { sel_5e1[2] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 20 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_5e1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_5e1\[0\] " "Pin sel_5e1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { sel_5e1[0] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 20 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_5e1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_5e2\[1\] " "Pin sel_5e2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { sel_5e2[1] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 21 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_5e2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_5e2\[2\] " "Pin sel_5e2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { sel_5e2[2] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 21 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_5e2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_5e2\[0\] " "Pin sel_5e2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { sel_5e2[0] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 21 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_5e2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_clr " "Pin IR_clr not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_clr } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 26 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_ld " "Pin IR_ld not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_ld } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 25 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3_clr " "Pin R3_clr not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R3_clr } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 18 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3_ld " "Pin R3_ld not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R3_ld } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2_clr " "Pin R2_clr not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R2_clr } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2_ld " "Pin R2_ld not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R2_ld } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 14 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_mux4e\[0\] " "Pin sel_mux4e\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { sel_mux4e[0] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_mux4e[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_mux4e\[1\] " "Pin sel_mux4e\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { sel_mux4e[1] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_mux4e[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[0\] " "Pin mem_adr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mem_adr[0] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_adr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_clr " "Pin R1_clr not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R1_clr } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1_ld " "Pin R1_ld not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R1_ld } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[1\] " "Pin mem_adr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mem_adr[1] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_adr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[3\] " "Pin mem_adr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mem_adr[3] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_adr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[2\] " "Pin mem_adr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mem_adr[2] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_adr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[4\] " "Pin mem_adr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mem_adr[4] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_adr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[5\] " "Pin mem_adr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mem_adr[5] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_adr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[6\] " "Pin mem_adr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mem_adr[6] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_adr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_adr\[7\] " "Pin mem_adr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mem_adr[7] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 23 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_adr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren " "Pin wren not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { wren } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 27 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[1\] " "Pin alu_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { alu_sel[1] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[2\] " "Pin alu_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { alu_sel[2] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[0\] " "Pin alu_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { alu_sel[0] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_sel\[3\] " "Pin alu_sel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { alu_sel[3] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_sel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_in1\[0\] " "Pin mux2_in1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mux2_in1[0] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2_in1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_clr " "Pin pc_clr not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_clr } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel_mux_pc " "Pin sel_mux_pc not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { sel_mux_pc } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 24 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sel_mux_pc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_ld " "Pin pc_ld not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_ld } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_in1\[1\] " "Pin mux2_in1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mux2_in1[1] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2_in1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_in1\[2\] " "Pin mux2_in1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mux2_in1[2] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2_in1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_in1\[3\] " "Pin mux2_in1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mux2_in1[3] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2_in1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_in1\[4\] " "Pin mux2_in1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mux2_in1[4] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2_in1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_in1\[5\] " "Pin mux2_in1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mux2_in1[5] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2_in1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_in1\[6\] " "Pin mux2_in1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mux2_in1[6] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2_in1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_in1\[7\] " "Pin mux2_in1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mux2_in1[7] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2_in1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_in1\[8\] " "Pin mux2_in1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mux2_in1[8] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2_in1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux2_in1\[9\] " "Pin mux2_in1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { mux2_in1[9] } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 22 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux2_in1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573664500455 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1573664500455 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1573664500830 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GG210.sdc " "Synopsys Design Constraints File file not found: 'GG210.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573664500830 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573664500830 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "mux4\|Mux0~2\|combout " "Node \"mux4\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux0~1\|dataa " "Node \"mux5E2\|Mux0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux0~1\|combout " "Node \"mux5E2\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux0\|datad " "Node \"mux5E2\|Mux0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux0\|combout " "Node \"mux5E2\|Mux0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux0~2\|dataa " "Node \"mux4\|Mux0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""}  } { { "MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX4E/MUX4E.vhd" 23 -1 0 } } { "MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573664500861 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux1\|combout " "Node \"mux5E2\|Mux1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux1~1\|datab " "Node \"mux4\|Mux1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux1~1\|combout " "Node \"mux4\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux1~2\|datac " "Node \"mux4\|Mux1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux1~2\|combout " "Node \"mux4\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux1~1\|dataa " "Node \"mux5E2\|Mux1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux1~1\|combout " "Node \"mux5E2\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux1\|datad " "Node \"mux5E2\|Mux1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""}  } { { "MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX5E/MUX5E.vhd" 24 -1 0 } } { "MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX4E/MUX4E.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573664500861 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "mux4\|Mux2~2\|combout " "Node \"mux4\|Mux2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux2~1\|dataa " "Node \"mux5E2\|Mux2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux2~1\|combout " "Node \"mux5E2\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux2\|datad " "Node \"mux5E2\|Mux2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux2\|combout " "Node \"mux5E2\|Mux2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux2~2\|dataa " "Node \"mux4\|Mux2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""}  } { { "MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX4E/MUX4E.vhd" 23 -1 0 } } { "MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573664500861 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "mux4\|Mux3~2\|combout " "Node \"mux4\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux3~1\|dataa " "Node \"mux5E2\|Mux3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux3~1\|combout " "Node \"mux5E2\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux3\|datad " "Node \"mux5E2\|Mux3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux3\|combout " "Node \"mux5E2\|Mux3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux3~1\|datab " "Node \"mux4\|Mux3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux3~1\|combout " "Node \"mux4\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux3~2\|datac " "Node \"mux4\|Mux3~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""}  } { { "MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX4E/MUX4E.vhd" 23 -1 0 } } { "MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573664500861 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "mux4\|Mux4~2\|combout " "Node \"mux4\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux4~4\|dataa " "Node \"mux5E2\|Mux4~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux4~4\|combout " "Node \"mux5E2\|Mux4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux4\|datad " "Node \"mux5E2\|Mux4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux4\|combout " "Node \"mux5E2\|Mux4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux4~2\|dataa " "Node \"mux4\|Mux4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""}  } { { "MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX4E/MUX4E.vhd" 23 -1 0 } } { "MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573664500861 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux5\|combout " "Node \"mux5E2\|Mux5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux5~1\|datab " "Node \"mux4\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux5~1\|combout " "Node \"mux4\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux5~2\|datac " "Node \"mux4\|Mux5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux5~2\|combout " "Node \"mux4\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux5~1\|dataa " "Node \"mux5E2\|Mux5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux5~1\|combout " "Node \"mux5E2\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux5\|datad " "Node \"mux5E2\|Mux5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""}  } { { "MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX5E/MUX5E.vhd" 24 -1 0 } } { "MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX4E/MUX4E.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573664500861 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "mux4\|Mux6~2\|combout " "Node \"mux4\|Mux6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux6~1\|dataa " "Node \"mux5E2\|Mux6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux6~1\|combout " "Node \"mux5E2\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux6\|datad " "Node \"mux5E2\|Mux6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux6\|combout " "Node \"mux5E2\|Mux6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux6~2\|dataa " "Node \"mux4\|Mux6~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""}  } { { "MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX4E/MUX4E.vhd" 23 -1 0 } } { "MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573664500861 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "mux4\|Mux7~2\|combout " "Node \"mux4\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux7~1\|dataa " "Node \"mux5E2\|Mux7~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux7~1\|combout " "Node \"mux5E2\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux7\|datad " "Node \"mux5E2\|Mux7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux5E2\|Mux7\|combout " "Node \"mux5E2\|Mux7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux7~1\|datab " "Node \"mux4\|Mux7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux7~1\|combout " "Node \"mux4\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""} { "Warning" "WSTA_SCC_NODE" "mux4\|Mux7~2\|datac " "Node \"mux4\|Mux7~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573664500861 ""}  } { { "MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX4E/MUX4E.vhd" 23 -1 0 } } { "MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573664500861 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573664500893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573664501033 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573664501033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ula\|Mux8~0  " "Automatically promoted node ALU:ula\|Mux8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573664501033 ""}  } { { "ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd" 24 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:ula|Mux8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573664501033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IR_clr (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node IR_clr (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573664501033 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { IR_clr } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 26 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573664501033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pc_clr (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node pc_clr (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573664501049 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_clr } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573664501049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "R1_clr (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node R1_clr (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573664501049 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R1_clr } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573664501049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "R2_clr (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node R2_clr (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573664501049 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R2_clr } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573664501049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "R3_clr (placed in PIN B13 (CLK8, LVDSCLK4n, Input)) " "Automatically promoted node R3_clr (placed in PIN B13 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573664501049 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { R3_clr } } } { "GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd" 18 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3_clr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573664501049 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573664501189 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573664501189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573664501189 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573664501205 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573664501205 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573664501205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573664501205 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573664501205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573664501236 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1573664501236 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573664501236 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 37 19 0 " "Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 37 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1573664501252 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1573664501252 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573664501252 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573664501252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573664501252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573664501252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 57 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573664501252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573664501252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573664501252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573664501252 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573664501252 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1573664501252 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573664501252 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573664501330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573664504532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573664504907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573664504938 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573664506719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573664506719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573664506844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1573664510265 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573664510265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573664511062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1573664511062 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573664511062 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.25 " "Total time spent on timing analysis during the Fitter is 1.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1573664511109 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573664511124 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[0\] 0 " "Pin \"IR_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[1\] 0 " "Pin \"IR_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[2\] 0 " "Pin \"IR_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[3\] 0 " "Pin \"IR_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[4\] 0 " "Pin \"IR_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[5\] 0 " "Pin \"IR_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[6\] 0 " "Pin \"IR_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[7\] 0 " "Pin \"IR_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[8\] 0 " "Pin \"IR_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[9\] 0 " "Pin \"IR_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[10\] 0 " "Pin \"IR_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[11\] 0 " "Pin \"IR_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[12\] 0 " "Pin \"IR_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[13\] 0 " "Pin \"IR_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[14\] 0 " "Pin \"IR_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out\[15\] 0 " "Pin \"IR_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_out\[0\] 0 " "Pin \"comp_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_out\[1\] 0 " "Pin \"comp_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comp_out\[2\] 0 " "Pin \"comp_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1573664511124 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1573664511124 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573664511406 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573664511437 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573664511656 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573664512109 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1573664512109 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1573664512280 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/output_files/GG210.fit.smsg " "Generated suppressed messages file C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/output_files/GG210.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573664512608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573664513280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 14:01:53 2019 " "Processing ended: Wed Nov 13 14:01:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573664513280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573664513280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573664513280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573664513280 ""}
