
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /data/tools/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dlutton' on host 'uwlogin.cern.ch' (Linux_x86_64 version 3.10.0-957.12.2.el7.x86_64) on Mon Jul 15 17:18:44 EDT 2019
INFO: [HLS 200-10] On os "CentOS Linux release 7.6.1810 (Core) "
INFO: [HLS 200-10] In directory '/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls'
INFO: [HLS 200-10] Opening and resetting project '/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj'.
INFO: [HLS 200-10] Adding design file 'src/algo_unpacked_DCLRps_NojR_S.cpp' to the project
INFO: [HLS 200-10] Adding design file 'src/TPG.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'src/algo_unpacked_DCLRps_NojR_S_tb.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'data/test2_DCLRps_NojR_S_inp.txt' to the project
INFO: [HLS 200-10] Adding test bench file 'data/test2_DCLRps_NojR_S_out_ref.txt' to the project
INFO: [HLS 200-10] Opening and resetting solution '/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1927-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.33333ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/algo_unpacked_DCLRps_NojR_S_tb.cpp in debug mode
   Compiling ../../../../src/TPG.cc in debug mode
   Compiling ../../../../src/algo_unpacked_DCLRps_NojR_S.cpp in debug mode
   Generating csim.exe
shift 135 0 0 0
peak 0 0
shift 135 135 0 0
peak 0 0
shift 132 135 135 0
peak 0 0
shift 368 132 135 135
peak 160 0
shift 17364 368 132 135
peak 6572 160
shift 23050 17364 368 132
peak 16996 6572
shift 20515 23050 17364 368
peak 22921 16996
shift 15618 20515 23050 17364
peak 11851 22921
shift 11045 15618 20515 23050
peak 0 11851
shift 7483 11045 15618 20515
peak 0 0
*** Output data verification. PASSED ***
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m4s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-10] Analyzing design file 'src/TPG.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'src/algo_unpacked_DCLRps_NojR_S.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 456.129 ; gain = 0.316 ; free physical = 12489 ; free virtual = 84006
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 456.129 ; gain = 0.316 ; free physical = 12489 ; free virtual = 84006
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 584.852 ; gain = 129.039 ; free physical = 12457 ; free virtual = 83982
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] src/algo_unpacked_DCLRps_NojR_S.cpp:62: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 584.852 ; gain = 129.039 ; free physical = 12445 ; free virtual = 83971
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'algo_unpacked_DCLRps_NojR_S' (src/algo_unpacked_DCLRps_NojR_S.cpp:32).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (src/algo_unpacked_DCLRps_NojR_S.cpp:56) in function 'algo_unpacked_DCLRps_NojR_S' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (src/algo_unpacked_DCLRps_NojR_S.cpp:76) in function 'algo_unpacked_DCLRps_NojR_S' completely.
INFO: [XFORM 203-101] Partitioning array 'link_in.V' (src/algo_unpacked_DCLRps_NojR_S.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'link_out.V' (src/algo_unpacked_DCLRps_NojR_S.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reg.shift_reg.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reg.peak_reg.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reg.shift_reg.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reg.peak_reg.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reg.shift_reg.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'reg.peak_reg.V'  in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/TPG.cc:90:3) in function 'TPG'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'TPG' (src/TPG.cc:8)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 584.852 ; gain = 129.039 ; free physical = 12404 ; free virtual = 83935
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 584.852 ; gain = 129.039 ; free physical = 12399 ; free virtual = 83931
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'algo_unpacked_DCLRps_NojR_S' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TPG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'TPG'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.95 seconds; current allocated memory: 126.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 126.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'algo_unpacked_DCLRps_NojR_S' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'algo_unpacked_DCLRps_NojR_S'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (src/algo_unpacked_DCLRps_NojR_S.cpp:62) of variable 'reg_peak_reg_V_0_0_0_2', src/algo_unpacked_DCLRps_NojR_S.cpp:62 on static variable 'reg_peak_reg_V_0_0_0' and 'load' operation ('reg_peak_reg_V_0_0_0_1', src/algo_unpacked_DCLRps_NojR_S.cpp:62) on static variable 'reg_peak_reg_V_0_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 128.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 129.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TPG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'algo_unpacked_DCLRps_NojR_S_am_submul_12ns_12ns_8ns_21_1_0' to 'algo_unpacked_DCLbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'algo_unpacked_DCLRps_NojR_S_mul_mul_7s_18ns_25_1_0' to 'algo_unpacked_DCLcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'algo_unpacked_DCLbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'algo_unpacked_DCLcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'TPG'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 130.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'algo_unpacked_DCLRps_NojR_S' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_4_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_5_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_6_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_7_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_8_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_9_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_10_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_11_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_12_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_13_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_14_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_15_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_16_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_17_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_18_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_19_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_20_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_21_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_22_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_23_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_24_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_25_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_26_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_27_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_28_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_29_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_30_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_31_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_32_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_33_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_34_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_35_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_36_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_37_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_38_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_39_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_40_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_41_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_42_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_43_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_44_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_45_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_46_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_in_47_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'algo_unpacked_DCLRps_NojR_S/link_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'algo_unpacked_DCLRps_NojR_S' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'algo_unpacked_DCLRps_NojR_S_coeff_V' to 'algo_unpacked_DCLdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_0_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_1_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_2_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_3_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_4_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_5_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_6_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_7_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_8_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_9_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_10_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_peak_reg_V_0_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_10_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reg_shift_reg_V_0_10_3' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_2_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_3_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_4_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_5_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_6_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_7_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_8_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_9_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_10_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_11_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_12_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_13_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_14_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_15_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_16_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_17_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_18_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_19_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_20_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_21_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_22_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_23_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_24_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_25_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_26_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_27_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_28_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_29_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_30_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_31_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_32_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_33_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_34_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_35_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_36_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_37_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_38_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_39_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_40_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_41_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_42_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_43_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_44_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_45_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_46_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'algo_unpacked_DCLRps_NojR_S/link_in_47_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'algo_unpacked_DCLRps_NojR_S' is 8878 from HDL expression: ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'algo_unpacked_DCLRps_NojR_S'.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 133.555 MB.
INFO: [RTMG 210-279] Implementing memory 'algo_unpacked_DCLdEe_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 648.020 ; gain = 192.207 ; free physical = 12364 ; free virtual = 83909
INFO: [SYSC 207-301] Generating SystemC RTL for algo_unpacked_DCLRps_NojR_S.
INFO: [VHDL 208-304] Generating VHDL RTL for algo_unpacked_DCLRps_NojR_S.
INFO: [VLOG 209-307] Generating Verilog RTL for algo_unpacked_DCLRps_NojR_S.
***** C/RTL SYNTHESIS COMPLETED IN 0h0m47s *****
***** C/RTL SIMULATION *****
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/data/tools/Xilinx/Vivado/2018.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling algo_unpacked_DCLRps_NojR_S.cpp_pre.cpp.tb.cpp
   Compiling apatb_algo_unpacked_DCLRps_NojR_S.cpp
   Compiling algo_unpacked_DCLRps_NojR_S_tb.cpp_pre.cpp.tb.cpp
   Compiling TPG.cc_pre.cc.tb.cc
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
shift 135 0 0 0
peak 0 0
shift 135 135 0 0
peak 0 0
shift 132 135 135 0
peak 0 0
shift 368 132 135 135
peak 160 0
shift 17364 368 132 135
peak 6572 160
shift 23050 17364 368 132
peak 16996 6572
shift 20515 23050 17364 368
peak 22921 16996
shift 15618 20515 23050 17364
peak 11851 22921
shift 11045 15618 20515 23050
peak 0 11851
shift 7483 11045 15618 20515
peak 0 0
*** Output data verification. PASSED ***
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/tools/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_algo_unpacked_DCLRps_NojR_S_top glbl -prj algo_unpacked_DCLRps_NojR_S.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/tools/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s algo_unpacked_DCLRps_NojR_S -debug wave 
Multi-threading is on. Using 34 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj/solution1/sim/verilog/algo_unpacked_DCLRps_NojR_S.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_algo_unpacked_DCLRps_NojR_S_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj/solution1/sim/verilog/TPG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TPG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj/solution1/sim/verilog/algo_unpacked_DCLRps_NojR_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_unpacked_DCLRps_NojR_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj/solution1/sim/verilog/algo_unpacked_DCLbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_unpacked_DCLbkb_DSP48_0
INFO: [VRFC 10-311] analyzing module algo_unpacked_DCLbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj/solution1/sim/verilog/algo_unpacked_DCLcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_unpacked_DCLcud_DSP48_1
INFO: [VRFC 10-311] analyzing module algo_unpacked_DCLcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj/solution1/sim/verilog/algo_unpacked_DCLdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module algo_unpacked_DCLdEe_rom
INFO: [VRFC 10-311] analyzing module algo_unpacked_DCLdEe
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.algo_unpacked_DCLdEe_rom
Compiling module xil_defaultlib.algo_unpacked_DCLdEe(DataWidth=2...
Compiling module xil_defaultlib.algo_unpacked_DCLbkb_DSP48_0
Compiling module xil_defaultlib.algo_unpacked_DCLbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.algo_unpacked_DCLcud_DSP48_1
Compiling module xil_defaultlib.algo_unpacked_DCLcud(ID=1,NUM_ST...
Compiling module xil_defaultlib.TPG
Compiling module xil_defaultlib.algo_unpacked_DCLRps_NojR_S
Compiling module xil_defaultlib.apatb_algo_unpacked_DCLRps_NojR_...
Compiling module work.glbl
Built simulation snapshot algo_unpacked_DCLRps_NojR_S

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj/solution1/sim/verilog/xsim.dir/algo_unpacked_DCLRps_NojR_S/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 15 17:20:31 2019...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/algo_unpacked_DCLRps_NojR_S/xsim_script.tcl
# xsim {algo_unpacked_DCLRps_NojR_S} -autoloadwcfg -tclbatch {algo_unpacked_DCLRps_NojR_S.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source algo_unpacked_DCLRps_NojR_S.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set link_out_group [add_wave_group link_out(wire) -into $coutputgroup]
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_47_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_47_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_46_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_46_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_45_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_45_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_44_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_44_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_43_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_43_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_42_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_42_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_41_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_41_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_40_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_40_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_39_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_39_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_38_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_38_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_37_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_37_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_36_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_36_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_35_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_35_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_34_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_34_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_33_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_33_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_32_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_32_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_31_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_31_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_30_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_30_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_29_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_29_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_28_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_28_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_27_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_27_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_26_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_26_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_25_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_25_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_24_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_24_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_23_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_23_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_22_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_22_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_21_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_21_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_20_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_20_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_19_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_19_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_18_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_18_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_17_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_17_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_16_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_16_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_15_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_15_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_14_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_14_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_13_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_13_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_12_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_12_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_11_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_11_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_10_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_10_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_9_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_9_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_8_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_8_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_7_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_7_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_6_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_6_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_5_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_5_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_4_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_4_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_3_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_3_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_2_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_2_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_1_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_1_V -into $link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_0_V_ap_vld -into $link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_out_0_V -into $link_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set link_in_group [add_wave_group link_in(wire) -into $cinputgroup]
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_47_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_46_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_45_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_44_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_43_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_42_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_41_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_40_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_39_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_38_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_37_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_36_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_35_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_34_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_33_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_32_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_31_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_30_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_29_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_28_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_27_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_26_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_25_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_24_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_23_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_22_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_21_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_20_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_19_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_18_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_17_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_16_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_15_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_14_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_13_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_12_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_11_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_10_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_9_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_8_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_7_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_6_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_5_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_4_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_3_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_2_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_1_V -into $link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/link_in_0_V -into $link_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/ap_start -into $blocksiggroup
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/ap_done -into $blocksiggroup
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/ap_idle -into $blocksiggroup
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AESL_inst_algo_unpacked_DCLRps_NojR_S/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_in_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_in_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_8_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_9_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_10_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_11_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_12_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_13_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_14_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_15_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_16_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_17_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_18_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_19_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_20_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_21_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_22_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_23_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_24_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_25_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_26_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_27_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_28_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_29_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_30_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_31_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_32_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_33_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_34_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_35_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_36_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_37_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_38_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_39_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_40_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_41_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_42_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_43_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_44_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_45_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_46_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/LENGTH_link_out_47_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_link_out_group [add_wave_group link_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_47_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_47_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_46_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_46_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_45_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_45_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_44_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_44_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_43_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_43_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_42_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_42_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_41_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_41_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_40_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_40_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_39_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_39_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_38_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_38_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_37_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_37_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_36_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_36_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_35_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_35_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_34_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_34_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_33_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_33_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_32_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_32_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_31_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_31_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_30_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_30_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_29_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_29_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_28_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_28_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_27_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_27_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_26_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_26_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_25_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_25_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_24_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_24_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_23_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_23_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_22_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_22_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_21_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_21_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_20_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_20_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_19_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_19_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_18_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_18_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_17_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_17_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_16_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_16_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_15_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_15_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_14_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_14_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_13_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_13_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_12_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_12_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_11_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_11_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_10_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_10_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_9_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_9_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_8_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_8_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_7_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_7_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_6_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_6_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_5_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_5_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_4_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_4_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_3_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_3_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_2_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_2_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_1_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_1_V -into $tb_link_out_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_0_V_ap_vld -into $tb_link_out_group -color #ffff00 -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_out_0_V -into $tb_link_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_link_in_group [add_wave_group link_in(wire) -into $tbcinputgroup]
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_47_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_46_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_45_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_44_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_43_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_42_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_41_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_40_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_39_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_38_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_37_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_36_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_35_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_34_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_33_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_32_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_31_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_30_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_29_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_28_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_27_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_26_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_25_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_24_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_23_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_22_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_21_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_20_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_19_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_18_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_17_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_16_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_15_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_14_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_13_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_12_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_11_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_10_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_9_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_8_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_7_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_6_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_5_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_4_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_3_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_2_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_1_V -into $tb_link_in_group -radix hex
## add_wave /apatb_algo_unpacked_DCLRps_NojR_S_top/link_in_0_V -into $tb_link_in_group -radix hex
## save_wave_config algo_unpacked_DCLRps_NojR_S.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "121000"
// RTL Simulation : 1 / 10 [50.00%] @ "204000"
// RTL Simulation : 2 / 10 [50.00%] @ "238000"
// RTL Simulation : 3 / 10 [50.00%] @ "271000"
// RTL Simulation : 4 / 10 [50.00%] @ "304000"
// RTL Simulation : 5 / 10 [50.00%] @ "338000"
// RTL Simulation : 6 / 10 [50.00%] @ "371000"
// RTL Simulation : 7 / 10 [50.00%] @ "404000"
// RTL Simulation : 8 / 10 [50.00%] @ "438000"
// RTL Simulation : 9 / 10 [50.00%] @ "471000"
// RTL Simulation : 10 / 10 [100.00%] @ "505000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 537930 ps : File "/afs/cern.ch/user/d/dlutton/dlutton/VHLS/centos/firmwareTestCode/CMSPhase2BCP/vivado_hls/proj/solution1/sim/verilog/algo_unpacked_DCLRps_NojR_S.autotb.v" Line 3533
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jul 15 17:20:41 2019...
INFO: [COSIM 212-316] Starting C post checking ...
*** Output data verification. PASSED ***
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
***** C/RTL SIMULATION COMPLETED IN 0h1m5s *****
***** EXPORT IP *****
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/tools/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 17:21:10 2019...
***** EXPORT IP COMPLETED IN 0h0m28s *****
INFO: [HLS 200-112] Total elapsed time: 146.48 seconds; peak allocated memory: 133.555 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Jul 15 17:21:11 2019...
