$date
	Sun Apr 03 08:15:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module delay_tb $end
$var wire 1 ! out $end
$var reg 1 " ctrl $end
$var reg 1 # in $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#5
1#
#8
z!
#10
1"
#15
0#
#19
1!
#20
0"
#25
1#
#28
z!
#30
1"
#35
0#
#39
1!
#40
0"
#45
1#
#48
z!
#50
1"
#55
0#
#59
1!
#60
0"
#65
1#
#68
z!
#70
1"
#75
0#
#79
1!
#80
0"
#85
1#
#88
z!
#90
1"
#95
0#
#99
1!
#100
0"
