Info: Generated by version: 22.4 build 94
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\jtag_uart.ip --synthesis=VERILOG --output-directory=C:\work\Nios\Software_Read_Write_Example\NiosV_Read_Write_Example_C\ip\sys\jtag_uart --family="Arria 10" --part=10AX115S3F45E2SGE3
Info: jtag_uart.altera_avalon_jtag_uart_inst: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: jtag_uart: "Transforming system: jtag_uart"
Info: jtag_uart: "Naming system components in system: jtag_uart"
Info: jtag_uart: "Processing generation queue"
Info: jtag_uart: "Generating: jtag_uart"
Info: jtag_uart: "Generating: jtag_uart_altera_avalon_jtag_uart_1920_vygddhy"
Info: altera_avalon_jtag_uart_inst: Starting RTL generation for module 'jtag_uart_altera_avalon_jtag_uart_1920_vygddhy'
Info: altera_avalon_jtag_uart_inst:   Generation command is [exec C:/intelfpga_pro/22.4/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_pro/22.4/quartus/bin64//perl/lib -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/22.4/quartus/sopc_builder/bin -I C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jtag_uart_altera_avalon_jtag_uart_1920_vygddhy --dir=C:/Users/kweldon/AppData/Local/Temp/alt9367_6420528821239069150.dir/0001_altera_avalon_jtag_uart_inst_gen/ --quartus_dir=C:/intelfpga_pro/22.4/quartus --verilog --config=C:/Users/kweldon/AppData/Local/Temp/alt9367_6420528821239069150.dir/0001_altera_avalon_jtag_uart_inst_gen//jtag_uart_altera_avalon_jtag_uart_1920_vygddhy_component_configuration.pl  --do_build_sim=0  ]
Info: altera_avalon_jtag_uart_inst: Done RTL generation for module 'jtag_uart_altera_avalon_jtag_uart_1920_vygddhy'
Info: jtag_uart: Done "jtag_uart" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
