{"vcs1":{"timestamp_begin":1732692729.897511867, "rt":2.68, "ut":1.19, "st":0.30}}
{"vcselab":{"timestamp_begin":1732692732.666025996, "rt":1.03, "ut":0.32, "st":0.17}}
{"link":{"timestamp_begin":1732692733.772255793, "rt":0.34, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732692729.218504747}
{"VCS_COMP_START_TIME": 1732692729.218504747}
{"VCS_COMP_END_TIME": 1732692810.363170537}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332232}}
{"stitch_vcselab": {"peak_mem": 231516}}
