<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 15 Configuration Register - configuration_dedicated_io_15</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 15 Configuration Register - configuration_dedicated_io_15</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 15</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcdad5479f6d0f097b42661bd50258b75"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac174ce230a3f1bad289df3cdc6e22614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gac174ce230a3f1bad289df3cdc6e22614">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac174ce230a3f1bad289df3cdc6e22614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga561629640de153f3b0393c842a943876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga561629640de153f3b0393c842a943876">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga561629640de153f3b0393c842a943876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga581197640888d79a4abc45bd91c5cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga581197640888d79a4abc45bd91c5cd9a">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga581197640888d79a4abc45bd91c5cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef01fe458e61ee6be5e1765e176c432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga5ef01fe458e61ee6be5e1765e176c432">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga5ef01fe458e61ee6be5e1765e176c432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bca0192215c7efe4e4c8f0c49e838c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga9bca0192215c7efe4e4c8f0c49e838c1">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga9bca0192215c7efe4e4c8f0c49e838c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd355e6c6caa90bce97450b14b8339a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gaacd355e6c6caa90bce97450b14b8339a">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gaacd355e6c6caa90bce97450b14b8339a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1afc9b0259b8e6b0b6e8d644445f9e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gae1afc9b0259b8e6b0b6e8d644445f9e6">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:gae1afc9b0259b8e6b0b6e8d644445f9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e6824c2d29b8a678be7f9580e161ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga62e6824c2d29b8a678be7f9580e161ef">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga62e6824c2d29b8a678be7f9580e161ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb7dc1804f68c87444a3274b2af932573"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab6e538d078d6eb09e958e4848da27792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gab6e538d078d6eb09e958e4848da27792">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab6e538d078d6eb09e958e4848da27792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166298d2e2b4982e30d1750ada1611f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga166298d2e2b4982e30d1750ada1611f8">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga166298d2e2b4982e30d1750ada1611f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bbd3c5381d1d389b45255f9a655b5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga0bbd3c5381d1d389b45255f9a655b5c6">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0bbd3c5381d1d389b45255f9a655b5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1125586bcf3f391d55d21a1b400c0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gaf1125586bcf3f391d55d21a1b400c0db">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gaf1125586bcf3f391d55d21a1b400c0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4030c60f23e19b05fe5c3ebbe01a15d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga4030c60f23e19b05fe5c3ebbe01a15d5">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga4030c60f23e19b05fe5c3ebbe01a15d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ed42e8ce938969b902500e85517ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gaf4ed42e8ce938969b902500e85517ed5">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf4ed42e8ce938969b902500e85517ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11efa0781af37d22396126e05e3923b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga11efa0781af37d22396126e05e3923b3">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga11efa0781af37d22396126e05e3923b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddd7e986f98d840674fbf781a45b8124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gaddd7e986f98d840674fbf781a45b8124">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gaddd7e986f98d840674fbf781a45b8124"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbd128ae28c5d714a02042a4e2d972775"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7971c3b3238cd7895b013076af023e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga7971c3b3238cd7895b013076af023e66">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7971c3b3238cd7895b013076af023e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58198df9bca0a2654f63b312d734de42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga58198df9bca0a2654f63b312d734de42">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga58198df9bca0a2654f63b312d734de42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae0d0d8a6919261a2f25c49db741926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gacae0d0d8a6919261a2f25c49db741926">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacae0d0d8a6919261a2f25c49db741926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf861a067df9259cddc4f4b5314e0413f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gaf861a067df9259cddc4f4b5314e0413f">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:gaf861a067df9259cddc4f4b5314e0413f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba40803fe419cb7ebadd176000dbd37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga0ba40803fe419cb7ebadd176000dbd37">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga0ba40803fe419cb7ebadd176000dbd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b64897a1b9bdda4969c28038fb765ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga7b64897a1b9bdda4969c28038fb765ab">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7b64897a1b9bdda4969c28038fb765ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a92e02a704d4f6ee5739e31c2f35f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga41a92e02a704d4f6ee5739e31c2f35f8">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga41a92e02a704d4f6ee5739e31c2f35f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0fc08b2f5e9947561bea9adfeb651a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gad0fc08b2f5e9947561bea9adfeb651a5">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:gad0fc08b2f5e9947561bea9adfeb651a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5ca5e33f689d9a8dc5f35e20a79a3a62"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae4249290996da411ef9276b48f59ccce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gae4249290996da411ef9276b48f59ccce">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae4249290996da411ef9276b48f59ccce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7632ec211d671e313251b57ca2ead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gade7632ec211d671e313251b57ca2ead2">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gade7632ec211d671e313251b57ca2ead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846f7f7a9636f7882f4251fb11377303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga846f7f7a9636f7882f4251fb11377303">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga846f7f7a9636f7882f4251fb11377303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b9204b4cc49fdf056d00ad1dfe47e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gac6b9204b4cc49fdf056d00ad1dfe47e9">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:gac6b9204b4cc49fdf056d00ad1dfe47e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8158817e72232d8b5b07b515949bb586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga8158817e72232d8b5b07b515949bb586">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:ga8158817e72232d8b5b07b515949bb586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44aa888c53fb6be2654beb89cc74dc4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga44aa888c53fb6be2654beb89cc74dc4c">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga44aa888c53fb6be2654beb89cc74dc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f5d09e6f9c3ad8f3b4a85fc91f53a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga10f5d09e6f9c3ad8f3b4a85fc91f53a9">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga10f5d09e6f9c3ad8f3b4a85fc91f53a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b81e63cf38cae99e6eed93ffbf77e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga28b81e63cf38cae99e6eed93ffbf77e1">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga28b81e63cf38cae99e6eed93ffbf77e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2be6496e43daa2ced7587e7a5cb19430"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4e7575555f31e312cc170bbb2de4fb7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga4e7575555f31e312cc170bbb2de4fb7f">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga4e7575555f31e312cc170bbb2de4fb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797eee313f01c37bbc95bfb8ffb21c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga797eee313f01c37bbc95bfb8ffb21c5b">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga797eee313f01c37bbc95bfb8ffb21c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299c0a5f89483d2fa3aa70d3e64e36b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga299c0a5f89483d2fa3aa70d3e64e36b8">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga299c0a5f89483d2fa3aa70d3e64e36b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd4469f927cb9d1a58098c7b853d7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gaacd4469f927cb9d1a58098c7b853d7a9">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gaacd4469f927cb9d1a58098c7b853d7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdf6aa30ad9a49161e3493fb1c24590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga6fdf6aa30ad9a49161e3493fb1c24590">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga6fdf6aa30ad9a49161e3493fb1c24590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga622ec03676c0e7efe44e84789d7c9430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga622ec03676c0e7efe44e84789d7c9430">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga622ec03676c0e7efe44e84789d7c9430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc2e2a5837df5ac2b4b3fdf70a5c7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga4bc2e2a5837df5ac2b4b3fdf70a5c7ed">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga4bc2e2a5837df5ac2b4b3fdf70a5c7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3a435cc4087a9c25fea021783c78ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga4b3a435cc4087a9c25fea021783c78ba">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga4b3a435cc4087a9c25fea021783c78ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9af6220c0b473bfcbf62cecd3a1a961b"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae53ebfa815f4964c1fe8bedd5a51e68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gae53ebfa815f4964c1fe8bedd5a51e68e">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gae53ebfa815f4964c1fe8bedd5a51e68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae602b7c1bd6e69fe726f1d2e0e6001ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gae602b7c1bd6e69fe726f1d2e0e6001ff">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gae602b7c1bd6e69fe726f1d2e0e6001ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf8c5469e280e9114e1b48d1215f3f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gadbf8c5469e280e9114e1b48d1215f3f3">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gadbf8c5469e280e9114e1b48d1215f3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b060a5e2c5d10b2f702dfefd91d2fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga9b060a5e2c5d10b2f702dfefd91d2fa9">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:ga9b060a5e2c5d10b2f702dfefd91d2fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1251ee9fed7b5715fa2e53ec0411061b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga1251ee9fed7b5715fa2e53ec0411061b">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga1251ee9fed7b5715fa2e53ec0411061b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5cf8a3ef4731da07b8d7c23aa99a5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gab5cf8a3ef4731da07b8d7c23aa99a5e1">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab5cf8a3ef4731da07b8d7c23aa99a5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4140ac71f79f96fba1ad500e5f91c670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga4140ac71f79f96fba1ad500e5f91c670">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga4140ac71f79f96fba1ad500e5f91c670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935ea820f7dca7f119d7d4d8766c86f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga935ea820f7dca7f119d7d4d8766c86f8">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:ga935ea820f7dca7f119d7d4d8766c86f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp35a0602e8bb2736b041104f69fdad891"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadd0aa30c9aa00b74e87628048bdf2c34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gadd0aa30c9aa00b74e87628048bdf2c34">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gadd0aa30c9aa00b74e87628048bdf2c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe26f6a4dca5d7439a6bac8ce4aab2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gafe26f6a4dca5d7439a6bac8ce4aab2ed">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gafe26f6a4dca5d7439a6bac8ce4aab2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d15e68e430bc39824146662ea1a09df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga4d15e68e430bc39824146662ea1a09df">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4d15e68e430bc39824146662ea1a09df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafcce24ec114110ea5b0e67aeb67768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gacafcce24ec114110ea5b0e67aeb67768">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:gacafcce24ec114110ea5b0e67aeb67768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3251f24281c493a0a1eb66f2822c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gaed3251f24281c493a0a1eb66f2822c64">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gaed3251f24281c493a0a1eb66f2822c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c83e69795defcf922e3bb590058dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga28c83e69795defcf922e3bb590058dbe">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga28c83e69795defcf922e3bb590058dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707bd9cdd5d51c01910479c3536a6f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga707bd9cdd5d51c01910479c3536a6f0f">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga707bd9cdd5d51c01910479c3536a6f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0f711e5e230c59f3fc051388c6bc4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga1d0f711e5e230c59f3fc051388c6bc4e">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga1d0f711e5e230c59f3fc051388c6bc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp14a6ea35d5f02c7254c116ed5f2c967a"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga847448b4b5d8a8eb8faba2478212ecd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga847448b4b5d8a8eb8faba2478212ecd5">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga847448b4b5d8a8eb8faba2478212ecd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3badde7f22402db05ec28cb845ad17af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga3badde7f22402db05ec28cb845ad17af">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga3badde7f22402db05ec28cb845ad17af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b023687f2f692eec35884ad054e0049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga7b023687f2f692eec35884ad054e0049">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7b023687f2f692eec35884ad054e0049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3cc317f0c4b17cf77ffbc970394ce43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gae3cc317f0c4b17cf77ffbc970394ce43">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:gae3cc317f0c4b17cf77ffbc970394ce43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9bd8966d4203a5e137d7e113d8aa1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gab9bd8966d4203a5e137d7e113d8aa1d1">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:gab9bd8966d4203a5e137d7e113d8aa1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270ec76a15a179432e82ad98cfe4efe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga270ec76a15a179432e82ad98cfe4efe8">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga270ec76a15a179432e82ad98cfe4efe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867a851949856d0839f5f061cb85c48d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga867a851949856d0839f5f061cb85c48d">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga867a851949856d0839f5f061cb85c48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac199bcab0e876edd91d03f900927e017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gac199bcab0e876edd91d03f900927e017">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:gac199bcab0e876edd91d03f900927e017"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4660de6876613a6000c9209528ab946b"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_15_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5c4f58399236f25089c7ba060152b5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga5c4f58399236f25089c7ba060152b5f3">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga5c4f58399236f25089c7ba060152b5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97e6ccdfe971c9afd293d8ecf2628e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gae97e6ccdfe971c9afd293d8ecf2628e9">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gae97e6ccdfe971c9afd293d8ecf2628e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58bba06320cff4420f735743cd3bb451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga58bba06320cff4420f735743cd3bb451">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga58bba06320cff4420f735743cd3bb451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab962387aa510ba4eb1dfe66e5878bb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gab962387aa510ba4eb1dfe66e5878bb99">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:gab962387aa510ba4eb1dfe66e5878bb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dcc4263b6fd60d1fdcac593e322eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga73dcc4263b6fd60d1fdcac593e322eb2">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:ga73dcc4263b6fd60d1fdcac593e322eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bcf43a07b9bfe6a677485259b99b842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga8bcf43a07b9bfe6a677485259b99b842">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8bcf43a07b9bfe6a677485259b99b842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd928266f758ab8d74cabf79a9d3c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gadfd928266f758ab8d74cabf79a9d3c84">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:gadfd928266f758ab8d74cabf79a9d3c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e6adeaa33de62ff208e15962534d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gac6e6adeaa33de62ff208e15962534d0d">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:gac6e6adeaa33de62ff208e15962534d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1ea0c95164a2431fa194b2eaa2b6f61e"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga032d5fd3edce9abac566a71bc3058530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga032d5fd3edce9abac566a71bc3058530">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga032d5fd3edce9abac566a71bc3058530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02d84faf7ac314cfaee7c71a61036a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gac02d84faf7ac314cfaee7c71a61036a8">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gac02d84faf7ac314cfaee7c71a61036a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4eb6aeef743896e54fc49b317605ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gace4eb6aeef743896e54fc49b317605ef">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gace4eb6aeef743896e54fc49b317605ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3528f083b17fc19c18e65f0ebf3a3075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga3528f083b17fc19c18e65f0ebf3a3075">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:ga3528f083b17fc19c18e65f0ebf3a3075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00fdbad633169aacfd9fb28fd3a23e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga00fdbad633169aacfd9fb28fd3a23e6e">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:ga00fdbad633169aacfd9fb28fd3a23e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9ff35bd4a99f68651754751977b8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga0a9ff35bd4a99f68651754751977b8ef">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0a9ff35bd4a99f68651754751977b8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619aea4d32a64b45fbb849654814283d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga619aea4d32a64b45fbb849654814283d">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:ga619aea4d32a64b45fbb849654814283d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac2f1cd9a441ea0936fc2b7186e9da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gacac2f1cd9a441ea0936fc2b7186e9da3">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:gacac2f1cd9a441ea0936fc2b7186e9da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15__s">ALT_PINMUX_DCTD_IO_CFG_15_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga52473f8dd2e48deae4eedbefb4fbcbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga52473f8dd2e48deae4eedbefb4fbcbbd">ALT_PINMUX_DCTD_IO_CFG_15_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:ga52473f8dd2e48deae4eedbefb4fbcbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae01e661d4982a09fac60e835ae2df7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#gaae01e661d4982a09fac60e835ae2df7a">ALT_PINMUX_DCTD_IO_CFG_15_OFST</a>&#160;&#160;&#160;0x13c</td></tr>
<tr class="separator:gaae01e661d4982a09fac60e835ae2df7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4fe33a09acbff409cd56922a1236fc8e"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15__s">ALT_PINMUX_DCTD_IO_CFG_15_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga4fe33a09acbff409cd56922a1236fc8e">ALT_PINMUX_DCTD_IO_CFG_15_t</a></td></tr>
<tr class="separator:ga4fe33a09acbff409cd56922a1236fc8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_15_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html">ALT_PINMUX_DCTD_IO_CFG_15</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adbae3e4a63f1b55cf100241297686721"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aac851ff2141edbdcd2739560ff5f9033"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5b76dcb5a21c6976899034ffe28787d6"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab69a490491a0e9d8857f72a2b9efcb99"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7b69e2bd9fe5013de105f534e86a4a9d"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7ac7f39287c06df43647b4cac5768107"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa26808a75ae7b504eeaa5135f81426ba"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3f13bcf3848196a2e80bb90949795e45"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a77cccd0e08b431788eb861846e637d9c"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6d77153a517a4283ac30b98065988edb"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gac174ce230a3f1bad289df3cdc6e22614"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga561629640de153f3b0393c842a943876"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga581197640888d79a4abc45bd91c5cd9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5ef01fe458e61ee6be5e1765e176c432"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9bca0192215c7efe4e4c8f0c49e838c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaacd355e6c6caa90bce97450b14b8339a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae1afc9b0259b8e6b0b6e8d644445f9e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga62e6824c2d29b8a678be7f9580e161ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab6e538d078d6eb09e958e4848da27792"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga166298d2e2b4982e30d1750ada1611f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0bbd3c5381d1d389b45255f9a655b5c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf1125586bcf3f391d55d21a1b400c0db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4030c60f23e19b05fe5c3ebbe01a15d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf4ed42e8ce938969b902500e85517ed5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga11efa0781af37d22396126e05e3923b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaddd7e986f98d840674fbf781a45b8124"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7971c3b3238cd7895b013076af023e66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga58198df9bca0a2654f63b312d734de42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacae0d0d8a6919261a2f25c49db741926"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf861a067df9259cddc4f4b5314e0413f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0ba40803fe419cb7ebadd176000dbd37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7b64897a1b9bdda4969c28038fb765ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga41a92e02a704d4f6ee5739e31c2f35f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad0fc08b2f5e9947561bea9adfeb651a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae4249290996da411ef9276b48f59ccce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gade7632ec211d671e313251b57ca2ead2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga846f7f7a9636f7882f4251fb11377303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac6b9204b4cc49fdf056d00ad1dfe47e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8158817e72232d8b5b07b515949bb586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga44aa888c53fb6be2654beb89cc74dc4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga10f5d09e6f9c3ad8f3b4a85fc91f53a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga28b81e63cf38cae99e6eed93ffbf77e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_15_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4e7575555f31e312cc170bbb2de4fb7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga797eee313f01c37bbc95bfb8ffb21c5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga299c0a5f89483d2fa3aa70d3e64e36b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaacd4469f927cb9d1a58098c7b853d7a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6fdf6aa30ad9a49161e3493fb1c24590"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga622ec03676c0e7efe44e84789d7c9430"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4bc2e2a5837df5ac2b4b3fdf70a5c7ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4b3a435cc4087a9c25fea021783c78ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_15_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae53ebfa815f4964c1fe8bedd5a51e68e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae602b7c1bd6e69fe726f1d2e0e6001ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadbf8c5469e280e9114e1b48d1215f3f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9b060a5e2c5d10b2f702dfefd91d2fa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1251ee9fed7b5715fa2e53ec0411061b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab5cf8a3ef4731da07b8d7c23aa99a5e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4140ac71f79f96fba1ad500e5f91c670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga935ea820f7dca7f119d7d4d8766c86f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadd0aa30c9aa00b74e87628048bdf2c34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafe26f6a4dca5d7439a6bac8ce4aab2ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4d15e68e430bc39824146662ea1a09df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacafcce24ec114110ea5b0e67aeb67768"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaed3251f24281c493a0a1eb66f2822c64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga28c83e69795defcf922e3bb590058dbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga707bd9cdd5d51c01910479c3536a6f0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1d0f711e5e230c59f3fc051388c6bc4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_15_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga847448b4b5d8a8eb8faba2478212ecd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3badde7f22402db05ec28cb845ad17af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7b023687f2f692eec35884ad054e0049"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae3cc317f0c4b17cf77ffbc970394ce43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab9bd8966d4203a5e137d7e113d8aa1d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga270ec76a15a179432e82ad98cfe4efe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga867a851949856d0839f5f061cb85c48d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac199bcab0e876edd91d03f900927e017"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_15_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5c4f58399236f25089c7ba060152b5f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RTRIM">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae97e6ccdfe971c9afd293d8ecf2628e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RTRIM">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga58bba06320cff4420f735743cd3bb451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RTRIM">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab962387aa510ba4eb1dfe66e5878bb99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RTRIM">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga73dcc4263b6fd60d1fdcac593e322eb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RTRIM">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8bcf43a07b9bfe6a677485259b99b842"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RTRIM">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadfd928266f758ab8d74cabf79a9d3c84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RTRIM">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac6e6adeaa33de62ff208e15962534d0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RTRIM">ALT_PINMUX_DCTD_IO_CFG_15_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga032d5fd3edce9abac566a71bc3058530"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac02d84faf7ac314cfaee7c71a61036a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gace4eb6aeef743896e54fc49b317605ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3528f083b17fc19c18e65f0ebf3a3075"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga00fdbad633169aacfd9fb28fd3a23e6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0a9ff35bd4a99f68651754751977b8ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga619aea4d32a64b45fbb849654814283d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacac2f1cd9a441ea0936fc2b7186e9da3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_15_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga52473f8dd2e48deae4eedbefb4fbcbbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html">ALT_PINMUX_DCTD_IO_CFG_15</a> register. </p>

</div>
</div>
<a class="anchor" id="gaae01e661d4982a09fac60e835ae2df7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_15_OFST&#160;&#160;&#160;0x13c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html">ALT_PINMUX_DCTD_IO_CFG_15</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga4fe33a09acbff409cd56922a1236fc8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15__s">ALT_PINMUX_DCTD_IO_CFG_15_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html#ga4fe33a09acbff409cd56922a1236fc8e">ALT_PINMUX_DCTD_IO_CFG_15_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__15.html">ALT_PINMUX_DCTD_IO_CFG_15</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
