// Seed: 2311819852
module module_0 (
    input tri1 id_0
);
  wire id_2, id_3;
  wire id_4;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wire id_7,
    input wire id_8,
    input tri0 id_9
);
  id_11 :
  assert property (@(negedge 1) (1)) #id_12 id_4 = 1'h0;
  wire id_13, id_14, id_15;
  wire id_16, id_17;
  tri1 id_18 = 1, id_19;
  wire id_20;
  module_0(
      id_2
  );
  assign id_7 = 1;
endmodule
