

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Thu Mar 21 11:21:00 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        test1
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.816|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  2080083|    3|  2080083|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name       | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_wait_for_start  |    0|        0|         1|          1|          1|         0|    yes   |
        |- loop_height          |    0|  2080080| 6 ~ 1926 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width          |    1|     1921|         2|          1|          1| 0 ~ 1920 |    yes   |
        | + loop_wait_for_eol   |    0|        0|         1|          1|          1|         0|    yes   |
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   186|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   317|
|Register         |        -|      -|    276|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|    276|   503|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|      1|     6|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_330_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_341_p2                     |     +    |      0|  0|  39|          32|           1|
    |AXI_video_strm_V_id_V0_status     |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state8                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_149                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op74_read_state6     |    and   |      0|  0|   8|           1|           1|
    |exitcond5_i_fu_325_p2             |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_i_fu_336_p2              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |brmerge_i_fu_350_p2               |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 186|         137|          76|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_blk_n            |   9|          2|    1|          2|
    |AXI_video_strm_V_dest_V_blk_n            |   9|          2|    1|          2|
    |AXI_video_strm_V_id_V_blk_n              |   9|          2|    1|          2|
    |AXI_video_strm_V_keep_V_blk_n            |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_blk_n            |   9|          2|    1|          2|
    |AXI_video_strm_V_strb_V_blk_n            |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_blk_n            |   9|          2|    1|          2|
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_axi_last_V_2_i_phi_fu_252_p4  |  15|          3|    1|          3|
    |ap_phi_mux_p_Val2_s_phi_fu_264_p4        |  15|          3|   24|         72|
    |axi_data_V1_i_reg_181                    |   9|          2|   24|         48|
    |axi_data_V_1_i_reg_224                   |   9|          2|   24|         48|
    |axi_data_V_3_i_reg_284                   |   9|          2|   24|         48|
    |axi_last_V1_i_reg_171                    |   9|          2|    1|          2|
    |axi_last_V_3_i_reg_272                   |   9|          2|    1|          2|
    |eol_2_i_reg_296                          |   9|          2|    1|          2|
    |eol_i_reg_235                            |   9|          2|    1|          2|
    |eol_reg_213                              |   9|          2|    1|          2|
    |img_cols_V_blk_n                         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n                     |   9|          2|    1|          2|
    |img_data_stream_0_V_blk_n                |   9|          2|    1|          2|
    |img_data_stream_1_V_blk_n                |   9|          2|    1|          2|
    |img_data_stream_2_V_blk_n                |   9|          2|    1|          2|
    |img_rows_V_blk_n                         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n                     |   9|          2|    1|          2|
    |real_start                               |   9|          2|    1|          2|
    |t_V_3_reg_202                            |   9|          2|   32|         64|
    |t_V_reg_191                              |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 317|         69|  184|        400|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   8|   0|    8|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |axi_data_V1_i_reg_181    |  24|   0|   24|          0|
    |axi_data_V_1_i_reg_224   |  24|   0|   24|          0|
    |axi_data_V_3_i_reg_284   |  24|   0|   24|          0|
    |axi_last_V1_i_reg_171    |   1|   0|    1|          0|
    |axi_last_V_3_i_reg_272   |   1|   0|    1|          0|
    |cols_V_reg_393           |  32|   0|   32|          0|
    |eol_2_i_reg_296          |   1|   0|    1|          0|
    |eol_i_reg_235            |   1|   0|    1|          0|
    |eol_reg_213              |   1|   0|    1|          0|
    |exitcond_i_reg_427       |   1|   0|    1|          0|
    |i_V_reg_422              |  32|   0|   32|          0|
    |rows_V_reg_388           |  32|   0|   32|          0|
    |sof_1_i_fu_100           |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |t_V_3_reg_202            |  32|   0|   32|          0|
    |t_V_reg_191              |  32|   0|   32|          0|
    |tmp_data_V_reg_398       |  24|   0|   24|          0|
    |tmp_last_V_reg_406       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 276|   0|  276|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_done                          | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_out                        | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_write                      | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|AXI_video_strm_V_data_V_dout     |  in |   24|   ap_fifo  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_data_V_empty_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_data_V_read     | out |    1|   ap_fifo  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_keep_V_dout     |  in |    3|   ap_fifo  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_keep_V_empty_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_keep_V_read     | out |    1|   ap_fifo  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_strb_V_dout     |  in |    3|   ap_fifo  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_strb_V_empty_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_strb_V_read     | out |    1|   ap_fifo  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_user_V_dout     |  in |    1|   ap_fifo  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_user_V_empty_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_user_V_read     | out |    1|   ap_fifo  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_last_V_dout     |  in |    1|   ap_fifo  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_last_V_empty_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_last_V_read     | out |    1|   ap_fifo  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_id_V_dout       |  in |    1|   ap_fifo  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_id_V_empty_n    |  in |    1|   ap_fifo  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_id_V_read       | out |    1|   ap_fifo  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_dest_V_dout     |  in |    1|   ap_fifo  | AXI_video_strm_V_dest_V |    pointer   |
|AXI_video_strm_V_dest_V_empty_n  |  in |    1|   ap_fifo  | AXI_video_strm_V_dest_V |    pointer   |
|AXI_video_strm_V_dest_V_read     | out |    1|   ap_fifo  | AXI_video_strm_V_dest_V |    pointer   |
|img_rows_V_dout                  |  in |   32|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_empty_n               |  in |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_read                  | out |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_cols_V_dout                  |  in |   32|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_empty_n               |  in |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_read                  | out |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_data_stream_0_V_din          | out |    8|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_full_n       |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_write        | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_din          | out |    8|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_full_n       |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_write        | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_2_V_din          | out |    8|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_full_n       |  in |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_write        | out |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_rows_V_out_din               | out |   32|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_full_n            |  in |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_write             | out |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_cols_V_out_din               | out |   32|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_full_n            |  in |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_write             | out |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

