	component sys is
		port (
			clk50_clk      : in    std_logic                     := 'X';             -- clk
			pio0out_export : out   std_logic_vector(31 downto 0);                    -- export
			pio1in_export  : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			reset_reset_n  : in    std_logic                     := 'X';             -- reset_n
			clk100_clk     : in    std_logic                     := 'X';             -- clk
			sdram_addr     : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba       : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n    : out   std_logic;                                        -- cas_n
			sdram_cke      : out   std_logic;                                        -- cke
			sdram_cs_n     : out   std_logic;                                        -- cs_n
			sdram_dq       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm      : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n    : out   std_logic;                                        -- ras_n
			sdram_we_n     : out   std_logic;                                        -- we_n
			softspi_MISO   : in    std_logic                     := 'X';             -- MISO
			softspi_MOSI   : out   std_logic;                                        -- MOSI
			softspi_SCLK   : out   std_logic;                                        -- SCLK
			softspi_SS_n   : out   std_logic_vector(2 downto 0);                     -- SS_n
			myuart_rxd     : in    std_logic                     := 'X';             -- rxd
			myuart_txd     : out   std_logic;                                        -- txd
			mycpu_uart_txd : out   std_logic;                                        -- uart_txd
			mycpu_uart_rxd : in    std_logic                     := 'X';             -- uart_rxd
			mycpu_debug8   : out   std_logic_vector(7 downto 0);                     -- debug8
			mycpu_debug32  : out   std_logic_vector(31 downto 0)                     -- debug32
		);
	end component sys;

