
stm32_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d160  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000332c  0800d300  0800d300  0001d300  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801062c  0801062c  00030880  2**0
                  CONTENTS
  4 .ARM          00000008  0801062c  0801062c  0002062c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010634  08010634  00030880  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010634  08010634  00020634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010638  08010638  00020638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000880  20000000  0801063c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001178  20000880  08010ebc  00030880  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200019f8  08010ebc  000319f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030880  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000308b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a10f  00000000  00000000  000308f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e68  00000000  00000000  0004aa02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018b0  00000000  00000000  0004e870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000132b  00000000  00000000  00050120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d373  00000000  00000000  0005144b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000222e6  00000000  00000000  0006e7be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a2ff7  00000000  00000000  00090aa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000789c  00000000  00000000  00133a9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0013b338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000880 	.word	0x20000880
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d2e8 	.word	0x0800d2e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000884 	.word	0x20000884
 80001dc:	0800d2e8 	.word	0x0800d2e8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b970 	b.w	8000ef0 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	460d      	mov	r5, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	460f      	mov	r7, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4694      	mov	ip, r2
 8000c3c:	d965      	bls.n	8000d0a <__udivmoddi4+0xe2>
 8000c3e:	fab2 f382 	clz	r3, r2
 8000c42:	b143      	cbz	r3, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c48:	f1c3 0220 	rsb	r2, r3, #32
 8000c4c:	409f      	lsls	r7, r3
 8000c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c52:	4317      	orrs	r7, r2
 8000c54:	409c      	lsls	r4, r3
 8000c56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5a:	fa1f f58c 	uxth.w	r5, ip
 8000c5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c62:	0c22      	lsrs	r2, r4, #16
 8000c64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c6c:	fb01 f005 	mul.w	r0, r1, r5
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c74:	eb1c 0202 	adds.w	r2, ip, r2
 8000c78:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c7c:	f080 811c 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000c80:	4290      	cmp	r0, r2
 8000c82:	f240 8119 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4462      	add	r2, ip
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9a:	fb00 f505 	mul.w	r5, r0, r5
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x90>
 8000ca2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x294>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x294>
 8000cb4:	4464      	add	r4, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbc:	1b64      	subs	r4, r4, r5
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11e      	cbz	r6, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0xbc>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80ed 	beq.w	8000eb2 <__udivmoddi4+0x28a>
 8000cd8:	2100      	movs	r1, #0
 8000cda:	e9c6 0500 	strd	r0, r5, [r6]
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	fab3 f183 	clz	r1, r3
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	d149      	bne.n	8000d80 <__udivmoddi4+0x158>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d302      	bcc.n	8000cf6 <__udivmoddi4+0xce>
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	f200 80f8 	bhi.w	8000ee6 <__udivmoddi4+0x2be>
 8000cf6:	1a84      	subs	r4, r0, r2
 8000cf8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d0e2      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	e9c6 4700 	strd	r4, r7, [r6]
 8000d08:	e7df      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d0a:	b902      	cbnz	r2, 8000d0e <__udivmoddi4+0xe6>
 8000d0c:	deff      	udf	#255	; 0xff
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8090 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	2101      	movs	r1, #1
 8000d24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d28:	fb07 2015 	mls	r0, r7, r5, r2
 8000d2c:	0c22      	lsrs	r2, r4, #16
 8000d2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d32:	fb0e f005 	mul.w	r0, lr, r5
 8000d36:	4290      	cmp	r0, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4290      	cmp	r0, r2
 8000d46:	f200 80cb 	bhi.w	8000ee0 <__udivmoddi4+0x2b8>
 8000d4a:	4645      	mov	r5, r8
 8000d4c:	1a12      	subs	r2, r2, r0
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d54:	fb07 2210 	mls	r2, r7, r0, r2
 8000d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x14e>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x14c>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f200 80bb 	bhi.w	8000eea <__udivmoddi4+0x2c2>
 8000d74:	4610      	mov	r0, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d7e:	e79f      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d80:	f1c1 0720 	rsb	r7, r1, #32
 8000d84:	408b      	lsls	r3, r1
 8000d86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d92:	fa20 f307 	lsr.w	r3, r0, r7
 8000d96:	40fd      	lsrs	r5, r7
 8000d98:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9c:	4323      	orrs	r3, r4
 8000d9e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da2:	fa1f fe8c 	uxth.w	lr, ip
 8000da6:	fb09 5518 	mls	r5, r9, r8, r5
 8000daa:	0c1c      	lsrs	r4, r3, #16
 8000dac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db0:	fb08 f50e 	mul.w	r5, r8, lr
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	fa00 f001 	lsl.w	r0, r0, r1
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc8:	f080 8088 	bcs.w	8000edc <__udivmoddi4+0x2b4>
 8000dcc:	42a5      	cmp	r5, r4
 8000dce:	f240 8085 	bls.w	8000edc <__udivmoddi4+0x2b4>
 8000dd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd6:	4464      	add	r4, ip
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	b29d      	uxth	r5, r3
 8000ddc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de0:	fb09 4413 	mls	r4, r9, r3, r4
 8000de4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000df8:	d26c      	bcs.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	d96a      	bls.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e06:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	42ac      	cmp	r4, r5
 8000e10:	46c8      	mov	r8, r9
 8000e12:	46ae      	mov	lr, r5
 8000e14:	d356      	bcc.n	8000ec4 <__udivmoddi4+0x29c>
 8000e16:	d053      	beq.n	8000ec0 <__udivmoddi4+0x298>
 8000e18:	b156      	cbz	r6, 8000e30 <__udivmoddi4+0x208>
 8000e1a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e1e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e22:	fa04 f707 	lsl.w	r7, r4, r7
 8000e26:	40ca      	lsrs	r2, r1
 8000e28:	40cc      	lsrs	r4, r1
 8000e2a:	4317      	orrs	r7, r2
 8000e2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e30:	4618      	mov	r0, r3
 8000e32:	2100      	movs	r1, #0
 8000e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e38:	f1c3 0120 	rsb	r1, r3, #32
 8000e3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e40:	fa20 f201 	lsr.w	r2, r0, r1
 8000e44:	fa25 f101 	lsr.w	r1, r5, r1
 8000e48:	409d      	lsls	r5, r3
 8000e4a:	432a      	orrs	r2, r5
 8000e4c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1510 	mls	r5, r7, r0, r1
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e62:	fb00 f50e 	mul.w	r5, r0, lr
 8000e66:	428d      	cmp	r5, r1
 8000e68:	fa04 f403 	lsl.w	r4, r4, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x258>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e76:	d22f      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e78:	428d      	cmp	r5, r1
 8000e7a:	d92d      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1b49      	subs	r1, r1, r5
 8000e82:	b292      	uxth	r2, r2
 8000e84:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e88:	fb07 1115 	mls	r1, r7, r5, r1
 8000e8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e90:	fb05 f10e 	mul.w	r1, r5, lr
 8000e94:	4291      	cmp	r1, r2
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x282>
 8000e98:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ea0:	d216      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea2:	4291      	cmp	r1, r2
 8000ea4:	d914      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea6:	3d02      	subs	r5, #2
 8000ea8:	4462      	add	r2, ip
 8000eaa:	1a52      	subs	r2, r2, r1
 8000eac:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb0:	e738      	b.n	8000d24 <__udivmoddi4+0xfc>
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e708      	b.n	8000cca <__udivmoddi4+0xa2>
 8000eb8:	4639      	mov	r1, r7
 8000eba:	e6e6      	b.n	8000c8a <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x90>
 8000ec0:	4548      	cmp	r0, r9
 8000ec2:	d2a9      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	e7a3      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ed0:	4645      	mov	r5, r8
 8000ed2:	e7ea      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ed4:	462b      	mov	r3, r5
 8000ed6:	e794      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed8:	4640      	mov	r0, r8
 8000eda:	e7d1      	b.n	8000e80 <__udivmoddi4+0x258>
 8000edc:	46d0      	mov	r8, sl
 8000ede:	e77b      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ee0:	3d02      	subs	r5, #2
 8000ee2:	4462      	add	r2, ip
 8000ee4:	e732      	b.n	8000d4c <__udivmoddi4+0x124>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	e70a      	b.n	8000d00 <__udivmoddi4+0xd8>
 8000eea:	4464      	add	r4, ip
 8000eec:	3802      	subs	r0, #2
 8000eee:	e742      	b.n	8000d76 <__udivmoddi4+0x14e>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <ds18_init>:

TIM_HandleTypeDef *htim10_new;



void ds18_init(TIM_HandleTypeDef *htim10) {
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	htim10_new=htim10;
 8000efc:	4a04      	ldr	r2, [pc, #16]	; (8000f10 <ds18_init+0x1c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6013      	str	r3, [r2, #0]
}
 8000f02:	bf00      	nop
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	2000089c 	.word	0x2000089c

08000f14 <ds18_get_temp>:

float ds18_get_temp(void) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
	wire_reset();
 8000f1a:	f000 f857 	bl	8000fcc <wire_reset>
	wire_write(0xcc);
 8000f1e:	20cc      	movs	r0, #204	; 0xcc
 8000f20:	f000 f8d0 	bl	80010c4 <wire_write>
	wire_write(0x44);
 8000f24:	2044      	movs	r0, #68	; 0x44
 8000f26:	f000 f8cd 	bl	80010c4 <wire_write>
	HAL_Delay(95);
 8000f2a:	205f      	movs	r0, #95	; 0x5f
 8000f2c:	f002 fec0 	bl	8003cb0 <HAL_Delay>
	wire_reset();
 8000f30:	f000 f84c 	bl	8000fcc <wire_reset>
	wire_write(0xcc);
 8000f34:	20cc      	movs	r0, #204	; 0xcc
 8000f36:	f000 f8c5 	bl	80010c4 <wire_write>
	wire_write(0xbe);
 8000f3a:	20be      	movs	r0, #190	; 0xbe
 8000f3c:	f000 f8c2 	bl	80010c4 <wire_write>
	int i;
	uint8_t rom_code[9];
	for (i = 0; i < 9; i++)
 8000f40:	2300      	movs	r3, #0
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	e00b      	b.n	8000f5e <ds18_get_temp+0x4a>
	  rom_code[i] = wire_read();
 8000f46:	f000 f8d9 	bl	80010fc <wire_read>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	1d3a      	adds	r2, r7, #4
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	4413      	add	r3, r2
 8000f54:	460a      	mov	r2, r1
 8000f56:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 9; i++)
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	617b      	str	r3, [r7, #20]
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	2b08      	cmp	r3, #8
 8000f62:	ddf0      	ble.n	8000f46 <ds18_get_temp+0x32>
	float temp= ((rom_code[1]<<8) | (rom_code[0]));
 8000f64:	797b      	ldrb	r3, [r7, #5]
 8000f66:	021b      	lsls	r3, r3, #8
 8000f68:	793a      	ldrb	r2, [r7, #4]
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	ee07 3a90 	vmov	s15, r3
 8000f70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f74:	edc7 7a04 	vstr	s15, [r7, #16]


	return temp = temp/16.0f;
 8000f78:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f7c:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8000f80:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f84:	edc7 7a04 	vstr	s15, [r7, #16]
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	ee07 3a90 	vmov	s15, r3
}
 8000f8e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f92:	3718      	adds	r7, #24
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <delay_us>:

void delay_us(uint32_t us)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(htim10_new, 0);
 8000fa0:	4b09      	ldr	r3, [pc, #36]	; (8000fc8 <delay_us+0x30>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	625a      	str	r2, [r3, #36]	; 0x24
	  while (__HAL_TIM_GET_COUNTER(htim10_new) < us) {}
 8000faa:	bf00      	nop
 8000fac:	4b06      	ldr	r3, [pc, #24]	; (8000fc8 <delay_us+0x30>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	429a      	cmp	r2, r3
 8000fb8:	d8f8      	bhi.n	8000fac <delay_us+0x14>
}
 8000fba:	bf00      	nop
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	2000089c 	.word	0x2000089c

08000fcc <wire_reset>:

HAL_StatusTypeDef wire_reset(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
  int rc;

  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2102      	movs	r1, #2
 8000fd6:	4811      	ldr	r0, [pc, #68]	; (800101c <wire_reset+0x50>)
 8000fd8:	f003 fbae 	bl	8004738 <HAL_GPIO_WritePin>
  delay_us(480);
 8000fdc:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8000fe0:	f7ff ffda 	bl	8000f98 <delay_us>
  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	2102      	movs	r1, #2
 8000fe8:	480c      	ldr	r0, [pc, #48]	; (800101c <wire_reset+0x50>)
 8000fea:	f003 fba5 	bl	8004738 <HAL_GPIO_WritePin>
  delay_us(70);
 8000fee:	2046      	movs	r0, #70	; 0x46
 8000ff0:	f7ff ffd2 	bl	8000f98 <delay_us>
  rc = HAL_GPIO_ReadPin(DSO_DATA_GPIO_Port, DSO_DATA_Pin);
 8000ff4:	2102      	movs	r1, #2
 8000ff6:	4809      	ldr	r0, [pc, #36]	; (800101c <wire_reset+0x50>)
 8000ff8:	f003 fb86 	bl	8004708 <HAL_GPIO_ReadPin>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	607b      	str	r3, [r7, #4]
  delay_us(410);
 8001000:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8001004:	f7ff ffc8 	bl	8000f98 <delay_us>

  if (rc == 0)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <wire_reset+0x46>
    return HAL_OK;
 800100e:	2300      	movs	r3, #0
 8001010:	e000      	b.n	8001014 <wire_reset+0x48>
  else
    return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
}
 8001014:	4618      	mov	r0, r3
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40020400 	.word	0x40020400

08001020 <write_bit>:

void write_bit(int value)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  if (value) {
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d010      	beq.n	8001050 <write_bit+0x30>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	2102      	movs	r1, #2
 8001032:	4811      	ldr	r0, [pc, #68]	; (8001078 <write_bit+0x58>)
 8001034:	f003 fb80 	bl	8004738 <HAL_GPIO_WritePin>
    delay_us(6);
 8001038:	2006      	movs	r0, #6
 800103a:	f7ff ffad 	bl	8000f98 <delay_us>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 800103e:	2201      	movs	r2, #1
 8001040:	2102      	movs	r1, #2
 8001042:	480d      	ldr	r0, [pc, #52]	; (8001078 <write_bit+0x58>)
 8001044:	f003 fb78 	bl	8004738 <HAL_GPIO_WritePin>
    delay_us(64);
 8001048:	2040      	movs	r0, #64	; 0x40
 800104a:	f7ff ffa5 	bl	8000f98 <delay_us>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
    delay_us(60);
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
    delay_us(10);
  }
}
 800104e:	e00f      	b.n	8001070 <write_bit+0x50>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
 8001050:	2200      	movs	r2, #0
 8001052:	2102      	movs	r1, #2
 8001054:	4808      	ldr	r0, [pc, #32]	; (8001078 <write_bit+0x58>)
 8001056:	f003 fb6f 	bl	8004738 <HAL_GPIO_WritePin>
    delay_us(60);
 800105a:	203c      	movs	r0, #60	; 0x3c
 800105c:	f7ff ff9c 	bl	8000f98 <delay_us>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 8001060:	2201      	movs	r2, #1
 8001062:	2102      	movs	r1, #2
 8001064:	4804      	ldr	r0, [pc, #16]	; (8001078 <write_bit+0x58>)
 8001066:	f003 fb67 	bl	8004738 <HAL_GPIO_WritePin>
    delay_us(10);
 800106a:	200a      	movs	r0, #10
 800106c:	f7ff ff94 	bl	8000f98 <delay_us>
}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40020400 	.word	0x40020400

0800107c <read_bit>:


int read_bit(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
  int rc;
  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
 8001082:	2200      	movs	r2, #0
 8001084:	2102      	movs	r1, #2
 8001086:	480e      	ldr	r0, [pc, #56]	; (80010c0 <read_bit+0x44>)
 8001088:	f003 fb56 	bl	8004738 <HAL_GPIO_WritePin>
  delay_us(6);
 800108c:	2006      	movs	r0, #6
 800108e:	f7ff ff83 	bl	8000f98 <delay_us>
  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 8001092:	2201      	movs	r2, #1
 8001094:	2102      	movs	r1, #2
 8001096:	480a      	ldr	r0, [pc, #40]	; (80010c0 <read_bit+0x44>)
 8001098:	f003 fb4e 	bl	8004738 <HAL_GPIO_WritePin>
  delay_us(9);
 800109c:	2009      	movs	r0, #9
 800109e:	f7ff ff7b 	bl	8000f98 <delay_us>
  rc = HAL_GPIO_ReadPin(DSO_DATA_GPIO_Port, DSO_DATA_Pin);
 80010a2:	2102      	movs	r1, #2
 80010a4:	4806      	ldr	r0, [pc, #24]	; (80010c0 <read_bit+0x44>)
 80010a6:	f003 fb2f 	bl	8004708 <HAL_GPIO_ReadPin>
 80010aa:	4603      	mov	r3, r0
 80010ac:	607b      	str	r3, [r7, #4]
  delay_us(55);
 80010ae:	2037      	movs	r0, #55	; 0x37
 80010b0:	f7ff ff72 	bl	8000f98 <delay_us>
  return rc;
 80010b4:	687b      	ldr	r3, [r7, #4]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40020400 	.word	0x40020400

080010c4 <wire_write>:

void wire_write(uint8_t byte)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	e00b      	b.n	80010ec <wire_write+0x28>
    write_bit(byte & 0x01);
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff ffa0 	bl	8001020 <write_bit>
    byte >>= 1;
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	085b      	lsrs	r3, r3, #1
 80010e4:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	3301      	adds	r3, #1
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	2b07      	cmp	r3, #7
 80010f0:	ddf0      	ble.n	80010d4 <wire_write+0x10>
  }
}
 80010f2:	bf00      	nop
 80010f4:	bf00      	nop
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <wire_read>:

uint8_t wire_read(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 8001106:	2300      	movs	r3, #0
 8001108:	603b      	str	r3, [r7, #0]
 800110a:	e00e      	b.n	800112a <wire_read+0x2e>
    value >>= 1;
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	085b      	lsrs	r3, r3, #1
 8001110:	71fb      	strb	r3, [r7, #7]
    if (read_bit())
 8001112:	f7ff ffb3 	bl	800107c <read_bit>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d003      	beq.n	8001124 <wire_read+0x28>
      value |= 0x80;
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001122:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	3301      	adds	r3, #1
 8001128:	603b      	str	r3, [r7, #0]
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	2b07      	cmp	r3, #7
 800112e:	dded      	ble.n	800110c <wire_read+0x10>
  }
  return value;
 8001130:	79fb      	ldrb	r3, [r7, #7]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <encSetRange>:


TIM_HandleTypeDef *htim1_new;


void encSetRange(uint16_t min, uint16_t max) {
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	460a      	mov	r2, r1
 8001146:	80fb      	strh	r3, [r7, #6]
 8001148:	4613      	mov	r3, r2
 800114a:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(htim1_new, max);
 800114c:	4b07      	ldr	r3, [pc, #28]	; (800116c <encSetRange+0x30>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	88ba      	ldrh	r2, [r7, #4]
 8001154:	62da      	str	r2, [r3, #44]	; 0x2c
 8001156:	4b05      	ldr	r3, [pc, #20]	; (800116c <encSetRange+0x30>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	88ba      	ldrh	r2, [r7, #4]
 800115c:	60da      	str	r2, [r3, #12]
}
 800115e:	bf00      	nop
 8001160:	370c      	adds	r7, #12
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	200008a0 	.word	0x200008a0

08001170 <encSetPos>:

void encSetPos(uint16_t encPos) {
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(htim1_new, encPos);
 800117a:	4b05      	ldr	r3, [pc, #20]	; (8001190 <encSetPos+0x20>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	88fa      	ldrh	r2, [r7, #6]
 8001182:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001184:	bf00      	nop
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	200008a0 	.word	0x200008a0

08001194 <encoderGet>:

uint32_t encoderGet(void) {
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(htim1_new);
 8001198:	4b04      	ldr	r3, [pc, #16]	; (80011ac <encoderGet+0x18>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	200008a0 	.word	0x200008a0

080011b0 <encoderInit>:

void encoderInit(TIM_HandleTypeDef *htim1) {
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
	htim1_new=htim1;
 80011b8:	4a04      	ldr	r2, [pc, #16]	; (80011cc <encoderInit+0x1c>)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6013      	str	r3, [r2, #0]
}
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	200008a0 	.word	0x200008a0

080011d0 <entrySelected>:

bool entrySelected(int16_t id) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	80fb      	strh	r3, [r7, #6]
    if (encoderGet() == id) {
 80011da:	f7ff ffdb 	bl	8001194 <encoderGet>
 80011de:	4602      	mov	r2, r0
 80011e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d101      	bne.n	80011ec <entrySelected+0x1c>
        return true;
 80011e8:	2301      	movs	r3, #1
 80011ea:	e000      	b.n	80011ee <entrySelected+0x1e>
    }
    return false;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <entryClicked>:

bool entryClicked(int16_t id) {
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b082      	sub	sp, #8
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	4603      	mov	r3, r0
 80011fe:	80fb      	strh	r3, [r7, #6]
    if (encoderGet() == id && isClicked()) {
 8001200:	f7ff ffc8 	bl	8001194 <encoderGet>
 8001204:	4602      	mov	r2, r0
 8001206:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800120a:	429a      	cmp	r2, r3
 800120c:	d106      	bne.n	800121c <entryClicked+0x26>
 800120e:	f000 f8b9 	bl	8001384 <isClicked>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <entryClicked+0x26>
        return true;
 8001218:	2301      	movs	r3, #1
 800121a:	e000      	b.n	800121e <entryClicked+0x28>
    }
    return false;
 800121c:	2300      	movs	r3, #0
}
 800121e:	4618      	mov	r0, r3
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
	...

08001228 <send_uart>:
int8_t ch2przerwanie=0;
int8_t ch3przerwanie=0;
int8_t ch4przerwanie=0;


void send_uart(char *string) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(string);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff f825 	bl	8000280 <strlen>
 8001236:	4603      	mov	r3, r0
 8001238:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart6, (uint8_t *)string, len, HAL_MAX_DELAY);
 800123a:	7bfb      	ldrb	r3, [r7, #15]
 800123c:	b29a      	uxth	r2, r3
 800123e:	f04f 33ff 	mov.w	r3, #4294967295
 8001242:	6879      	ldr	r1, [r7, #4]
 8001244:	4803      	ldr	r0, [pc, #12]	; (8001254 <send_uart+0x2c>)
 8001246:	f006 f99e 	bl	8007586 <HAL_UART_Transmit>
}
 800124a:	bf00      	nop
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000b0c 	.word	0x20000b0c

08001258 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM11) {
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a0b      	ldr	r2, [pc, #44]	; (8001294 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d110      	bne.n	800128c <HAL_TIM_PeriodElapsedCallback+0x34>
		HAL_TIM_Base_Stop_IT(htim);
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f005 f888 	bl	8006380 <HAL_TIM_Base_Stop_IT>
		if(HAL_GPIO_ReadPin(ENC_BTN_GPIO_Port, ENC_BTN_Pin)==GPIO_PIN_RESET) {
 8001270:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001274:	4808      	ldr	r0, [pc, #32]	; (8001298 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001276:	f003 fa47 	bl	8004708 <HAL_GPIO_ReadPin>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d105      	bne.n	800128c <HAL_TIM_PeriodElapsedCallback+0x34>
			sendToUart=1;
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001282:	2201      	movs	r2, #1
 8001284:	701a      	strb	r2, [r3, #0]
			send_uart("dupa\n\r");
 8001286:	4806      	ldr	r0, [pc, #24]	; (80012a0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001288:	f7ff ffce 	bl	8001228 <send_uart>
			}
		}
	}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40014800 	.word	0x40014800
 8001298:	40020400 	.word	0x40020400
 800129c:	20000b50 	.word	0x20000b50
 80012a0:	0800d300 	.word	0x0800d300

080012a4 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint32_t pulse;
  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	7f1b      	ldrb	r3, [r3, #28]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d10e      	bne.n	80012d2 <HAL_TIM_OC_DelayElapsedCallback+0x2e>
    pulse = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80012b4:	2100      	movs	r1, #0
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f005 fd68 	bl	8006d8c <HAL_TIM_ReadCapturedValue>
 80012bc:	60f8      	str	r0, [r7, #12]
    ch1przerwanie=1;
 80012be:	4b24      	ldr	r3, [pc, #144]	; (8001350 <HAL_TIM_OC_DelayElapsedCallback+0xac>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	701a      	strb	r2, [r3, #0]
    /* Set the Capture Compare Register value */
      __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, (pulse + 6659)); //to wartosc pulse dla kazdego timera
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
 80012ce:	3303      	adds	r3, #3
 80012d0:	6353      	str	r3, [r2, #52]	; 0x34
  }

  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	7f1b      	ldrb	r3, [r3, #28]
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d10e      	bne.n	80012f8 <HAL_TIM_OC_DelayElapsedCallback+0x54>
  pulse = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80012da:	2104      	movs	r1, #4
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f005 fd55 	bl	8006d8c <HAL_TIM_ReadCapturedValue>
 80012e2:	60f8      	str	r0, [r7, #12]
  ch2przerwanie=1;
 80012e4:	4b1b      	ldr	r3, [pc, #108]	; (8001354 <HAL_TIM_OC_DelayElapsedCallback+0xb0>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	701a      	strb	r2, [r3, #0]
  /* Set the Capture Compare Register value */ //z github https://github.com/cnoviello/mastering-stm32-2nd/blame/2183a2c5fe25fd9229abd21dab4f23658036dd3f/Nucleo-L476RG/CH11/Core/Src/main-ex7.c#L61
    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, (pulse + 13500));
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	f503 5352 	add.w	r3, r3, #13440	; 0x3480
 80012f4:	333c      	adds	r3, #60	; 0x3c
 80012f6:	6393      	str	r3, [r2, #56]	; 0x38
  }

  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	7f1b      	ldrb	r3, [r3, #28]
 80012fc:	2b04      	cmp	r3, #4
 80012fe:	d10e      	bne.n	800131e <HAL_TIM_OC_DelayElapsedCallback+0x7a>
    pulse = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8001300:	2108      	movs	r1, #8
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f005 fd42 	bl	8006d8c <HAL_TIM_ReadCapturedValue>
 8001308:	60f8      	str	r0, [r7, #12]
    ch3przerwanie=1;
 800130a:	4b13      	ldr	r3, [pc, #76]	; (8001358 <HAL_TIM_OC_DelayElapsedCallback+0xb4>)
 800130c:	2201      	movs	r2, #1
 800130e:	701a      	strb	r2, [r3, #0]
    /* Set the Capture Compare Register value */ //z github https://github.com/cnoviello/mastering-stm32-2nd/blame/2183a2c5fe25fd9229abd21dab4f23658036dd3f/Nucleo-L476RG/CH11/Core/Src/main-ex7.c#L61
      __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, (pulse + 36000));
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	f503 430c 	add.w	r3, r3, #35840	; 0x8c00
 800131a:	33a0      	adds	r3, #160	; 0xa0
 800131c:	63d3      	str	r3, [r2, #60]	; 0x3c
    }

  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	7f1b      	ldrb	r3, [r3, #28]
 8001322:	2b08      	cmp	r3, #8
 8001324:	d10f      	bne.n	8001346 <HAL_TIM_OC_DelayElapsedCallback+0xa2>
    pulse = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8001326:	210c      	movs	r1, #12
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f005 fd2f 	bl	8006d8c <HAL_TIM_ReadCapturedValue>
 800132e:	60f8      	str	r0, [r7, #12]
    ch4przerwanie=1;
 8001330:	4b0a      	ldr	r3, [pc, #40]	; (800135c <HAL_TIM_OC_DelayElapsedCallback+0xb8>)
 8001332:	2201      	movs	r2, #1
 8001334:	701a      	strb	r2, [r3, #0]
    /* Set the Capture Compare Register value */ //z github https://github.com/cnoviello/mastering-stm32-2nd/blame/2183a2c5fe25fd9229abd21dab4f23658036dd3f/Nucleo-L476RG/CH11/Core/Src/main-ex7.c#L61
      __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, (pulse + 67000));
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8001340:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001344:	6413      	str	r3, [r2, #64]	; 0x40
    }
}
 8001346:	bf00      	nop
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000b51 	.word	0x20000b51
 8001354:	20000b52 	.word	0x20000b52
 8001358:	20000b53 	.word	0x20000b53
 800135c:	20000b54 	.word	0x20000b54

08001360 <HAL_GPIO_EXTI_Callback>:
//} //sprawdzic czy nie mozna usunac tego

char charAr[50];


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	80fb      	strh	r3, [r7, #6]
	  if(GPIO_Pin == ENC_BTN_Pin) {
 800136a:	88fb      	ldrh	r3, [r7, #6]
 800136c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001370:	d102      	bne.n	8001378 <HAL_GPIO_EXTI_Callback+0x18>
		  HAL_TIM_Base_Start_IT(&htim11);
 8001372:	4803      	ldr	r0, [pc, #12]	; (8001380 <HAL_GPIO_EXTI_Callback+0x20>)
 8001374:	f004 ffa2 	bl	80062bc <HAL_TIM_Base_Start_IT>
	  }
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20000ac4 	.word	0x20000ac4

08001384 <isClicked>:


bool isClicked(void) {
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
	if(sendToUart==1) {
 8001388:	4b07      	ldr	r3, [pc, #28]	; (80013a8 <isClicked+0x24>)
 800138a:	f993 3000 	ldrsb.w	r3, [r3]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d104      	bne.n	800139c <isClicked+0x18>
		sendToUart=0;
 8001392:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <isClicked+0x24>)
 8001394:	2200      	movs	r2, #0
 8001396:	701a      	strb	r2, [r3, #0]
		return true;
 8001398:	2301      	movs	r3, #1
 800139a:	e000      	b.n	800139e <isClicked+0x1a>
	}
	else {
		return false;
 800139c:	2300      	movs	r3, #0
	}
}
 800139e:	4618      	mov	r0, r3
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	20000b50 	.word	0x20000b50

080013ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013b2:	f002 fc0b 	bl	8003bcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013b6:	f000 f8a9 	bl	800150c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ba:	f000 fb69 	bl	8001a90 <MX_GPIO_Init>
  MX_ADC1_Init();
 80013be:	f000 f90d 	bl	80015dc <MX_ADC1_Init>
  MX_I2C1_Init();
 80013c2:	f000 f96b 	bl	800169c <MX_I2C1_Init>
  MX_I2C2_Init();
 80013c6:	f000 f997 	bl	80016f8 <MX_I2C2_Init>
  MX_SPI1_Init();
 80013ca:	f000 f9c3 	bl	8001754 <MX_SPI1_Init>
  MX_TIM1_Init();
 80013ce:	f000 f9f7 	bl	80017c0 <MX_TIM1_Init>
  MX_USART6_UART_Init();
 80013d2:	f000 fb33 	bl	8001a3c <MX_USART6_UART_Init>
  MX_TIM10_Init();
 80013d6:	f000 fae9 	bl	80019ac <MX_TIM10_Init>
  MX_TIM11_Init();
 80013da:	f000 fb0b 	bl	80019f4 <MX_TIM11_Init>
  MX_TIM2_Init();
 80013de:	f000 fa45 	bl	800186c <MX_TIM2_Init>
  MX_FATFS_Init();
 80013e2:	f006 fc45 	bl	8007c70 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  encoderInit(&htim1);
 80013e6:	483d      	ldr	r0, [pc, #244]	; (80014dc <main+0x130>)
 80013e8:	f7ff fee2 	bl	80011b0 <encoderInit>
  ds18_init(&htim10);
 80013ec:	483c      	ldr	r0, [pc, #240]	; (80014e0 <main+0x134>)
 80013ee:	f7ff fd81 	bl	8000ef4 <ds18_init>
  huart_ds_init(&huart6);
 80013f2:	483c      	ldr	r0, [pc, #240]	; (80014e4 <main+0x138>)
 80013f4:	f000 fc16 	bl	8001c24 <huart_ds_init>
  HAL_TIM_Base_Start(&htim10);
 80013f8:	4839      	ldr	r0, [pc, #228]	; (80014e0 <main+0x134>)
 80013fa:	f004 ff05 	bl	8006208 <HAL_TIM_Base_Start>
  displayInit();
 80013fe:	f000 ff07 	bl	8002210 <displayInit>

  wire_reset();
 8001402:	f7ff fde3 	bl	8000fcc <wire_reset>
  buff();
 8001406:	f000 ff8d 	bl	8002324 <buff>
  sd_init();
 800140a:	f000 ffdb 	bl	80023c4 <sd_init>
  sd_totalspace();
 800140e:	f001 f839 	bl	8002484 <sd_totalspace>
  sd_freespace();
 8001412:	f001 f801 	bl	8002418 <sd_freespace>

  sd_writefile();
 8001416:	f001 f8a9 	bl	800256c <sd_writefile>
  sd_closefile();
 800141a:	f001 f8cb 	bl	80025b4 <sd_closefile>
  sd_readfile();
 800141e:	f001 f869 	bl	80024f4 <sd_readfile>
  sd_closefile();
 8001422:	f001 f8c7 	bl	80025b4 <sd_closefile>
  sd_demount();
 8001426:	f000 ffc1 	bl	80023ac <sd_demount>
  bool debug=false;
 800142a:	2300      	movs	r3, #0
 800142c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 800142e:	213c      	movs	r1, #60	; 0x3c
 8001430:	482a      	ldr	r0, [pc, #168]	; (80014dc <main+0x130>)
 8001432:	f005 f9d1 	bl	80067d8 <HAL_TIM_Encoder_Start_IT>

  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001436:	2100      	movs	r1, #0
 8001438:	482b      	ldr	r0, [pc, #172]	; (80014e8 <main+0x13c>)
 800143a:	f005 f829 	bl	8006490 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_2);
 800143e:	2104      	movs	r1, #4
 8001440:	4829      	ldr	r0, [pc, #164]	; (80014e8 <main+0x13c>)
 8001442:	f005 f825 	bl	8006490 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_3);
 8001446:	2108      	movs	r1, #8
 8001448:	4827      	ldr	r0, [pc, #156]	; (80014e8 <main+0x13c>)
 800144a:	f005 f821 	bl	8006490 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 800144e:	210c      	movs	r1, #12
 8001450:	4825      	ldr	r0, [pc, #148]	; (80014e8 <main+0x13c>)
 8001452:	f005 f81d 	bl	8006490 <HAL_TIM_OC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(debug) {
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d03b      	beq.n	80014d4 <main+0x128>
		  if(ch1przerwanie==1) {
 800145c:	4b23      	ldr	r3, [pc, #140]	; (80014ec <main+0x140>)
 800145e:	f993 3000 	ldrsb.w	r3, [r3]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d109      	bne.n	800147a <main+0xce>
			  HAL_UART_Transmit(&huart6, (uint8_t *)"ch1 sie wykonal \n\r", strlen("ch1 sie wykonal \n\r"), HAL_MAX_DELAY);
 8001466:	f04f 33ff 	mov.w	r3, #4294967295
 800146a:	2212      	movs	r2, #18
 800146c:	4920      	ldr	r1, [pc, #128]	; (80014f0 <main+0x144>)
 800146e:	481d      	ldr	r0, [pc, #116]	; (80014e4 <main+0x138>)
 8001470:	f006 f889 	bl	8007586 <HAL_UART_Transmit>
			  ch1przerwanie=0;
 8001474:	4b1d      	ldr	r3, [pc, #116]	; (80014ec <main+0x140>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
		  }
		  if(ch2przerwanie==1) { //castowanie na uint8_t bo funkcja oczekuje wlasnie takiego typu
 800147a:	4b1e      	ldr	r3, [pc, #120]	; (80014f4 <main+0x148>)
 800147c:	f993 3000 	ldrsb.w	r3, [r3]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d109      	bne.n	8001498 <main+0xec>
			  HAL_UART_Transmit(&huart6, (uint8_t *)"ch2 sie wykonal \n\r", strlen("ch2 sie wykonal \n\r"), HAL_MAX_DELAY);
 8001484:	f04f 33ff 	mov.w	r3, #4294967295
 8001488:	2212      	movs	r2, #18
 800148a:	491b      	ldr	r1, [pc, #108]	; (80014f8 <main+0x14c>)
 800148c:	4815      	ldr	r0, [pc, #84]	; (80014e4 <main+0x138>)
 800148e:	f006 f87a 	bl	8007586 <HAL_UART_Transmit>
			  ch2przerwanie=0;
 8001492:	4b18      	ldr	r3, [pc, #96]	; (80014f4 <main+0x148>)
 8001494:	2200      	movs	r2, #0
 8001496:	701a      	strb	r2, [r3, #0]
		  }
		  if(ch3przerwanie==1) {
 8001498:	4b18      	ldr	r3, [pc, #96]	; (80014fc <main+0x150>)
 800149a:	f993 3000 	ldrsb.w	r3, [r3]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d109      	bne.n	80014b6 <main+0x10a>
			  HAL_UART_Transmit(&huart6, (uint8_t *)"ch3 sie wykonal \n\r", strlen("ch3 sie wykonal \n\r"), HAL_MAX_DELAY);
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295
 80014a6:	2212      	movs	r2, #18
 80014a8:	4915      	ldr	r1, [pc, #84]	; (8001500 <main+0x154>)
 80014aa:	480e      	ldr	r0, [pc, #56]	; (80014e4 <main+0x138>)
 80014ac:	f006 f86b 	bl	8007586 <HAL_UART_Transmit>
			  ch3przerwanie=0;
 80014b0:	4b12      	ldr	r3, [pc, #72]	; (80014fc <main+0x150>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	701a      	strb	r2, [r3, #0]
			  }
		  if(ch4przerwanie==1) {
 80014b6:	4b13      	ldr	r3, [pc, #76]	; (8001504 <main+0x158>)
 80014b8:	f993 3000 	ldrsb.w	r3, [r3]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d109      	bne.n	80014d4 <main+0x128>
			  HAL_UART_Transmit(&huart6, (uint8_t *)"ch4 sie wykonal \n\r", strlen("ch4 sie wykonal \n\r"), HAL_MAX_DELAY);
 80014c0:	f04f 33ff 	mov.w	r3, #4294967295
 80014c4:	2212      	movs	r2, #18
 80014c6:	4910      	ldr	r1, [pc, #64]	; (8001508 <main+0x15c>)
 80014c8:	4806      	ldr	r0, [pc, #24]	; (80014e4 <main+0x138>)
 80014ca:	f006 f85c 	bl	8007586 <HAL_UART_Transmit>
			  ch4przerwanie=0;
 80014ce:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <main+0x158>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	701a      	strb	r2, [r3, #0]
//	  HAL_UART_Transmit(&huart6, (uint8_t *)charAr, strlen(charAr), HAL_MAX_DELAY);
//	  prev_value=value;
//	  }

	  //updateSensorsListIT(); //nie dziaa
	displayMenu();
 80014d4:	f000 fe74 	bl	80021c0 <displayMenu>
	  if(debug) {
 80014d8:	e7bd      	b.n	8001456 <main+0xaa>
 80014da:	bf00      	nop
 80014dc:	200009ec 	.word	0x200009ec
 80014e0:	20000a7c 	.word	0x20000a7c
 80014e4:	20000b0c 	.word	0x20000b0c
 80014e8:	20000a34 	.word	0x20000a34
 80014ec:	20000b51 	.word	0x20000b51
 80014f0:	0800d310 	.word	0x0800d310
 80014f4:	20000b52 	.word	0x20000b52
 80014f8:	0800d324 	.word	0x0800d324
 80014fc:	20000b53 	.word	0x20000b53
 8001500:	0800d338 	.word	0x0800d338
 8001504:	20000b54 	.word	0x20000b54
 8001508:	0800d34c 	.word	0x0800d34c

0800150c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b094      	sub	sp, #80	; 0x50
 8001510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001512:	f107 0320 	add.w	r3, r7, #32
 8001516:	2230      	movs	r2, #48	; 0x30
 8001518:	2100      	movs	r1, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f009 fe05 	bl	800b12a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001520:	f107 030c 	add.w	r3, r7, #12
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]
 800152e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001530:	2300      	movs	r3, #0
 8001532:	60bb      	str	r3, [r7, #8]
 8001534:	4b27      	ldr	r3, [pc, #156]	; (80015d4 <SystemClock_Config+0xc8>)
 8001536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001538:	4a26      	ldr	r2, [pc, #152]	; (80015d4 <SystemClock_Config+0xc8>)
 800153a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800153e:	6413      	str	r3, [r2, #64]	; 0x40
 8001540:	4b24      	ldr	r3, [pc, #144]	; (80015d4 <SystemClock_Config+0xc8>)
 8001542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800154c:	2300      	movs	r3, #0
 800154e:	607b      	str	r3, [r7, #4]
 8001550:	4b21      	ldr	r3, [pc, #132]	; (80015d8 <SystemClock_Config+0xcc>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a20      	ldr	r2, [pc, #128]	; (80015d8 <SystemClock_Config+0xcc>)
 8001556:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800155a:	6013      	str	r3, [r2, #0]
 800155c:	4b1e      	ldr	r3, [pc, #120]	; (80015d8 <SystemClock_Config+0xcc>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001564:	607b      	str	r3, [r7, #4]
 8001566:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001568:	2302      	movs	r3, #2
 800156a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800156c:	2301      	movs	r3, #1
 800156e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001570:	2310      	movs	r3, #16
 8001572:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001574:	2302      	movs	r3, #2
 8001576:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001578:	2300      	movs	r3, #0
 800157a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800157c:	2308      	movs	r3, #8
 800157e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 8001580:	2350      	movs	r3, #80	; 0x50
 8001582:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001584:	2302      	movs	r3, #2
 8001586:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001588:	2304      	movs	r3, #4
 800158a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800158c:	f107 0320 	add.w	r3, r7, #32
 8001590:	4618      	mov	r0, r3
 8001592:	f003 fd5f 	bl	8005054 <HAL_RCC_OscConfig>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800159c:	f000 fb3c 	bl	8001c18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015a0:	230f      	movs	r3, #15
 80015a2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015a4:	2302      	movs	r3, #2
 80015a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015a8:	2300      	movs	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015b2:	2300      	movs	r3, #0
 80015b4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015b6:	f107 030c 	add.w	r3, r7, #12
 80015ba:	2102      	movs	r1, #2
 80015bc:	4618      	mov	r0, r3
 80015be:	f003 ffc1 	bl	8005544 <HAL_RCC_ClockConfig>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80015c8:	f000 fb26 	bl	8001c18 <Error_Handler>
  }
}
 80015cc:	bf00      	nop
 80015ce:	3750      	adds	r7, #80	; 0x50
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40023800 	.word	0x40023800
 80015d8:	40007000 	.word	0x40007000

080015dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015e2:	463b      	mov	r3, r7
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	605a      	str	r2, [r3, #4]
 80015ea:	609a      	str	r2, [r3, #8]
 80015ec:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015ee:	4b28      	ldr	r3, [pc, #160]	; (8001690 <MX_ADC1_Init+0xb4>)
 80015f0:	4a28      	ldr	r2, [pc, #160]	; (8001694 <MX_ADC1_Init+0xb8>)
 80015f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015f4:	4b26      	ldr	r3, [pc, #152]	; (8001690 <MX_ADC1_Init+0xb4>)
 80015f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015fa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015fc:	4b24      	ldr	r3, [pc, #144]	; (8001690 <MX_ADC1_Init+0xb4>)
 80015fe:	2200      	movs	r2, #0
 8001600:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001602:	4b23      	ldr	r3, [pc, #140]	; (8001690 <MX_ADC1_Init+0xb4>)
 8001604:	2201      	movs	r2, #1
 8001606:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001608:	4b21      	ldr	r3, [pc, #132]	; (8001690 <MX_ADC1_Init+0xb4>)
 800160a:	2200      	movs	r2, #0
 800160c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800160e:	4b20      	ldr	r3, [pc, #128]	; (8001690 <MX_ADC1_Init+0xb4>)
 8001610:	2200      	movs	r2, #0
 8001612:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001616:	4b1e      	ldr	r3, [pc, #120]	; (8001690 <MX_ADC1_Init+0xb4>)
 8001618:	2200      	movs	r2, #0
 800161a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800161c:	4b1c      	ldr	r3, [pc, #112]	; (8001690 <MX_ADC1_Init+0xb4>)
 800161e:	4a1e      	ldr	r2, [pc, #120]	; (8001698 <MX_ADC1_Init+0xbc>)
 8001620:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001622:	4b1b      	ldr	r3, [pc, #108]	; (8001690 <MX_ADC1_Init+0xb4>)
 8001624:	2200      	movs	r2, #0
 8001626:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001628:	4b19      	ldr	r3, [pc, #100]	; (8001690 <MX_ADC1_Init+0xb4>)
 800162a:	2202      	movs	r2, #2
 800162c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800162e:	4b18      	ldr	r3, [pc, #96]	; (8001690 <MX_ADC1_Init+0xb4>)
 8001630:	2200      	movs	r2, #0
 8001632:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001636:	4b16      	ldr	r3, [pc, #88]	; (8001690 <MX_ADC1_Init+0xb4>)
 8001638:	2201      	movs	r2, #1
 800163a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800163c:	4814      	ldr	r0, [pc, #80]	; (8001690 <MX_ADC1_Init+0xb4>)
 800163e:	f002 fb5b 	bl	8003cf8 <HAL_ADC_Init>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001648:	f000 fae6 	bl	8001c18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800164c:	2300      	movs	r3, #0
 800164e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001650:	2301      	movs	r3, #1
 8001652:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001654:	2303      	movs	r3, #3
 8001656:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001658:	463b      	mov	r3, r7
 800165a:	4619      	mov	r1, r3
 800165c:	480c      	ldr	r0, [pc, #48]	; (8001690 <MX_ADC1_Init+0xb4>)
 800165e:	f002 fb8f 	bl	8003d80 <HAL_ADC_ConfigChannel>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001668:	f000 fad6 	bl	8001c18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800166c:	2301      	movs	r3, #1
 800166e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001670:	2302      	movs	r3, #2
 8001672:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001674:	463b      	mov	r3, r7
 8001676:	4619      	mov	r1, r3
 8001678:	4805      	ldr	r0, [pc, #20]	; (8001690 <MX_ADC1_Init+0xb4>)
 800167a:	f002 fb81 	bl	8003d80 <HAL_ADC_ConfigChannel>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001684:	f000 fac8 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001688:	bf00      	nop
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200008a4 	.word	0x200008a4
 8001694:	40012000 	.word	0x40012000
 8001698:	0f000001 	.word	0x0f000001

0800169c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016a0:	4b12      	ldr	r3, [pc, #72]	; (80016ec <MX_I2C1_Init+0x50>)
 80016a2:	4a13      	ldr	r2, [pc, #76]	; (80016f0 <MX_I2C1_Init+0x54>)
 80016a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016a6:	4b11      	ldr	r3, [pc, #68]	; (80016ec <MX_I2C1_Init+0x50>)
 80016a8:	4a12      	ldr	r2, [pc, #72]	; (80016f4 <MX_I2C1_Init+0x58>)
 80016aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016ac:	4b0f      	ldr	r3, [pc, #60]	; (80016ec <MX_I2C1_Init+0x50>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016b2:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <MX_I2C1_Init+0x50>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016b8:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <MX_I2C1_Init+0x50>)
 80016ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016c0:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <MX_I2C1_Init+0x50>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016c6:	4b09      	ldr	r3, [pc, #36]	; (80016ec <MX_I2C1_Init+0x50>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016cc:	4b07      	ldr	r3, [pc, #28]	; (80016ec <MX_I2C1_Init+0x50>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016d2:	4b06      	ldr	r3, [pc, #24]	; (80016ec <MX_I2C1_Init+0x50>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016d8:	4804      	ldr	r0, [pc, #16]	; (80016ec <MX_I2C1_Init+0x50>)
 80016da:	f003 f85f 	bl	800479c <HAL_I2C_Init>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016e4:	f000 fa98 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	200008ec 	.word	0x200008ec
 80016f0:	40005400 	.word	0x40005400
 80016f4:	000186a0 	.word	0x000186a0

080016f8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80016fc:	4b12      	ldr	r3, [pc, #72]	; (8001748 <MX_I2C2_Init+0x50>)
 80016fe:	4a13      	ldr	r2, [pc, #76]	; (800174c <MX_I2C2_Init+0x54>)
 8001700:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001702:	4b11      	ldr	r3, [pc, #68]	; (8001748 <MX_I2C2_Init+0x50>)
 8001704:	4a12      	ldr	r2, [pc, #72]	; (8001750 <MX_I2C2_Init+0x58>)
 8001706:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001708:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <MX_I2C2_Init+0x50>)
 800170a:	2200      	movs	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800170e:	4b0e      	ldr	r3, [pc, #56]	; (8001748 <MX_I2C2_Init+0x50>)
 8001710:	2200      	movs	r2, #0
 8001712:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <MX_I2C2_Init+0x50>)
 8001716:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800171a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800171c:	4b0a      	ldr	r3, [pc, #40]	; (8001748 <MX_I2C2_Init+0x50>)
 800171e:	2200      	movs	r2, #0
 8001720:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001722:	4b09      	ldr	r3, [pc, #36]	; (8001748 <MX_I2C2_Init+0x50>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001728:	4b07      	ldr	r3, [pc, #28]	; (8001748 <MX_I2C2_Init+0x50>)
 800172a:	2200      	movs	r2, #0
 800172c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800172e:	4b06      	ldr	r3, [pc, #24]	; (8001748 <MX_I2C2_Init+0x50>)
 8001730:	2200      	movs	r2, #0
 8001732:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001734:	4804      	ldr	r0, [pc, #16]	; (8001748 <MX_I2C2_Init+0x50>)
 8001736:	f003 f831 	bl	800479c <HAL_I2C_Init>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001740:	f000 fa6a 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20000940 	.word	0x20000940
 800174c:	40005800 	.word	0x40005800
 8001750:	000186a0 	.word	0x000186a0

08001754 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001758:	4b17      	ldr	r3, [pc, #92]	; (80017b8 <MX_SPI1_Init+0x64>)
 800175a:	4a18      	ldr	r2, [pc, #96]	; (80017bc <MX_SPI1_Init+0x68>)
 800175c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800175e:	4b16      	ldr	r3, [pc, #88]	; (80017b8 <MX_SPI1_Init+0x64>)
 8001760:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001764:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001766:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <MX_SPI1_Init+0x64>)
 8001768:	2200      	movs	r2, #0
 800176a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800176c:	4b12      	ldr	r3, [pc, #72]	; (80017b8 <MX_SPI1_Init+0x64>)
 800176e:	2200      	movs	r2, #0
 8001770:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001772:	4b11      	ldr	r3, [pc, #68]	; (80017b8 <MX_SPI1_Init+0x64>)
 8001774:	2200      	movs	r2, #0
 8001776:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001778:	4b0f      	ldr	r3, [pc, #60]	; (80017b8 <MX_SPI1_Init+0x64>)
 800177a:	2200      	movs	r2, #0
 800177c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800177e:	4b0e      	ldr	r3, [pc, #56]	; (80017b8 <MX_SPI1_Init+0x64>)
 8001780:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001784:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001786:	4b0c      	ldr	r3, [pc, #48]	; (80017b8 <MX_SPI1_Init+0x64>)
 8001788:	2220      	movs	r2, #32
 800178a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800178c:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <MX_SPI1_Init+0x64>)
 800178e:	2200      	movs	r2, #0
 8001790:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001792:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <MX_SPI1_Init+0x64>)
 8001794:	2200      	movs	r2, #0
 8001796:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001798:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <MX_SPI1_Init+0x64>)
 800179a:	2200      	movs	r2, #0
 800179c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800179e:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <MX_SPI1_Init+0x64>)
 80017a0:	220a      	movs	r2, #10
 80017a2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017a4:	4804      	ldr	r0, [pc, #16]	; (80017b8 <MX_SPI1_Init+0x64>)
 80017a6:	f004 f8ad 	bl	8005904 <HAL_SPI_Init>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017b0:	f000 fa32 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017b4:	bf00      	nop
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20000994 	.word	0x20000994
 80017bc:	40013000 	.word	0x40013000

080017c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08c      	sub	sp, #48	; 0x30
 80017c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80017c6:	f107 030c 	add.w	r3, r7, #12
 80017ca:	2224      	movs	r2, #36	; 0x24
 80017cc:	2100      	movs	r1, #0
 80017ce:	4618      	mov	r0, r3
 80017d0:	f009 fcab 	bl	800b12a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d4:	1d3b      	adds	r3, r7, #4
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017dc:	4b21      	ldr	r3, [pc, #132]	; (8001864 <MX_TIM1_Init+0xa4>)
 80017de:	4a22      	ldr	r2, [pc, #136]	; (8001868 <MX_TIM1_Init+0xa8>)
 80017e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 80017e2:	4b20      	ldr	r3, [pc, #128]	; (8001864 <MX_TIM1_Init+0xa4>)
 80017e4:	2201      	movs	r2, #1
 80017e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017e8:	4b1e      	ldr	r3, [pc, #120]	; (8001864 <MX_TIM1_Init+0xa4>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 40;
 80017ee:	4b1d      	ldr	r3, [pc, #116]	; (8001864 <MX_TIM1_Init+0xa4>)
 80017f0:	2228      	movs	r2, #40	; 0x28
 80017f2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017f4:	4b1b      	ldr	r3, [pc, #108]	; (8001864 <MX_TIM1_Init+0xa4>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017fa:	4b1a      	ldr	r3, [pc, #104]	; (8001864 <MX_TIM1_Init+0xa4>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001800:	4b18      	ldr	r3, [pc, #96]	; (8001864 <MX_TIM1_Init+0xa4>)
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001806:	2301      	movs	r3, #1
 8001808:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800180a:	2300      	movs	r3, #0
 800180c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800180e:	2301      	movs	r3, #1
 8001810:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001812:	2300      	movs	r3, #0
 8001814:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001816:	230f      	movs	r3, #15
 8001818:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800181a:	2300      	movs	r3, #0
 800181c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800181e:	2301      	movs	r3, #1
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001822:	2300      	movs	r3, #0
 8001824:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001826:	230f      	movs	r3, #15
 8001828:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800182a:	f107 030c 	add.w	r3, r7, #12
 800182e:	4619      	mov	r1, r3
 8001830:	480c      	ldr	r0, [pc, #48]	; (8001864 <MX_TIM1_Init+0xa4>)
 8001832:	f004 ff2b 	bl	800668c <HAL_TIM_Encoder_Init>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 800183c:	f000 f9ec 	bl	8001c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001840:	2300      	movs	r3, #0
 8001842:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001844:	2300      	movs	r3, #0
 8001846:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001848:	1d3b      	adds	r3, r7, #4
 800184a:	4619      	mov	r1, r3
 800184c:	4805      	ldr	r0, [pc, #20]	; (8001864 <MX_TIM1_Init+0xa4>)
 800184e:	f005 fdcb 	bl	80073e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001858:	f000 f9de 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800185c:	bf00      	nop
 800185e:	3730      	adds	r7, #48	; 0x30
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	200009ec 	.word	0x200009ec
 8001868:	40010000 	.word	0x40010000

0800186c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b08e      	sub	sp, #56	; 0x38
 8001870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001872:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001880:	f107 0320 	add.w	r3, r7, #32
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800188a:	1d3b      	adds	r3, r7, #4
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
 8001898:	615a      	str	r2, [r3, #20]
 800189a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800189c:	4b41      	ldr	r3, [pc, #260]	; (80019a4 <MX_TIM2_Init+0x138>)
 800189e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 12000;
 80018a4:	4b3f      	ldr	r3, [pc, #252]	; (80019a4 <MX_TIM2_Init+0x138>)
 80018a6:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80018aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ac:	4b3d      	ldr	r3, [pc, #244]	; (80019a4 <MX_TIM2_Init+0x138>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80018b2:	4b3c      	ldr	r3, [pc, #240]	; (80019a4 <MX_TIM2_Init+0x138>)
 80018b4:	f04f 32ff 	mov.w	r2, #4294967295
 80018b8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ba:	4b3a      	ldr	r3, [pc, #232]	; (80019a4 <MX_TIM2_Init+0x138>)
 80018bc:	2200      	movs	r2, #0
 80018be:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018c0:	4b38      	ldr	r3, [pc, #224]	; (80019a4 <MX_TIM2_Init+0x138>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018c6:	4837      	ldr	r0, [pc, #220]	; (80019a4 <MX_TIM2_Init+0x138>)
 80018c8:	f004 fc4e 	bl	8006168 <HAL_TIM_Base_Init>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80018d2:	f000 f9a1 	bl	8001c18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018da:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018e0:	4619      	mov	r1, r3
 80018e2:	4830      	ldr	r0, [pc, #192]	; (80019a4 <MX_TIM2_Init+0x138>)
 80018e4:	f005 f98a 	bl	8006bfc <HAL_TIM_ConfigClockSource>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80018ee:	f000 f993 	bl	8001c18 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80018f2:	482c      	ldr	r0, [pc, #176]	; (80019a4 <MX_TIM2_Init+0x138>)
 80018f4:	f004 fd73 	bl	80063de <HAL_TIM_OC_Init>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80018fe:	f000 f98b 	bl	8001c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001902:	2300      	movs	r3, #0
 8001904:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001906:	2300      	movs	r3, #0
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800190a:	f107 0320 	add.w	r3, r7, #32
 800190e:	4619      	mov	r1, r3
 8001910:	4824      	ldr	r0, [pc, #144]	; (80019a4 <MX_TIM2_Init+0x138>)
 8001912:	f005 fd69 	bl	80073e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800191c:	f000 f97c 	bl	8001c18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001920:	2330      	movs	r3, #48	; 0x30
 8001922:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 6659;
 8001924:	f641 2303 	movw	r3, #6659	; 0x1a03
 8001928:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800192a:	2300      	movs	r3, #0
 800192c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001932:	1d3b      	adds	r3, r7, #4
 8001934:	2200      	movs	r2, #0
 8001936:	4619      	mov	r1, r3
 8001938:	481a      	ldr	r0, [pc, #104]	; (80019a4 <MX_TIM2_Init+0x138>)
 800193a:	f005 f903 	bl	8006b44 <HAL_TIM_OC_ConfigChannel>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001944:	f000 f968 	bl	8001c18 <Error_Handler>
  }
  sConfigOC.Pulse = 13500;
 8001948:	f243 43bc 	movw	r3, #13500	; 0x34bc
 800194c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800194e:	1d3b      	adds	r3, r7, #4
 8001950:	2204      	movs	r2, #4
 8001952:	4619      	mov	r1, r3
 8001954:	4813      	ldr	r0, [pc, #76]	; (80019a4 <MX_TIM2_Init+0x138>)
 8001956:	f005 f8f5 	bl	8006b44 <HAL_TIM_OC_ConfigChannel>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 8001960:	f000 f95a 	bl	8001c18 <Error_Handler>
  }
  sConfigOC.Pulse = 36000;
 8001964:	f648 43a0 	movw	r3, #36000	; 0x8ca0
 8001968:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800196a:	1d3b      	adds	r3, r7, #4
 800196c:	2208      	movs	r2, #8
 800196e:	4619      	mov	r1, r3
 8001970:	480c      	ldr	r0, [pc, #48]	; (80019a4 <MX_TIM2_Init+0x138>)
 8001972:	f005 f8e7 	bl	8006b44 <HAL_TIM_OC_ConfigChannel>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <MX_TIM2_Init+0x114>
  {
    Error_Handler();
 800197c:	f000 f94c 	bl	8001c18 <Error_Handler>
  }
  sConfigOC.Pulse = 67000;
 8001980:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <MX_TIM2_Init+0x13c>)
 8001982:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001984:	1d3b      	adds	r3, r7, #4
 8001986:	220c      	movs	r2, #12
 8001988:	4619      	mov	r1, r3
 800198a:	4806      	ldr	r0, [pc, #24]	; (80019a4 <MX_TIM2_Init+0x138>)
 800198c:	f005 f8da 	bl	8006b44 <HAL_TIM_OC_ConfigChannel>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_TIM2_Init+0x12e>
  {
    Error_Handler();
 8001996:	f000 f93f 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800199a:	bf00      	nop
 800199c:	3738      	adds	r7, #56	; 0x38
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20000a34 	.word	0x20000a34
 80019a8:	000105b8 	.word	0x000105b8

080019ac <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80019b0:	4b0e      	ldr	r3, [pc, #56]	; (80019ec <MX_TIM10_Init+0x40>)
 80019b2:	4a0f      	ldr	r2, [pc, #60]	; (80019f0 <MX_TIM10_Init+0x44>)
 80019b4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 79;
 80019b6:	4b0d      	ldr	r3, [pc, #52]	; (80019ec <MX_TIM10_Init+0x40>)
 80019b8:	224f      	movs	r2, #79	; 0x4f
 80019ba:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019bc:	4b0b      	ldr	r3, [pc, #44]	; (80019ec <MX_TIM10_Init+0x40>)
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 80019c2:	4b0a      	ldr	r3, [pc, #40]	; (80019ec <MX_TIM10_Init+0x40>)
 80019c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019c8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ca:	4b08      	ldr	r3, [pc, #32]	; (80019ec <MX_TIM10_Init+0x40>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d0:	4b06      	ldr	r3, [pc, #24]	; (80019ec <MX_TIM10_Init+0x40>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80019d6:	4805      	ldr	r0, [pc, #20]	; (80019ec <MX_TIM10_Init+0x40>)
 80019d8:	f004 fbc6 	bl	8006168 <HAL_TIM_Base_Init>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80019e2:	f000 f919 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000a7c 	.word	0x20000a7c
 80019f0:	40014400 	.word	0x40014400

080019f4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80019f8:	4b0e      	ldr	r3, [pc, #56]	; (8001a34 <MX_TIM11_Init+0x40>)
 80019fa:	4a0f      	ldr	r2, [pc, #60]	; (8001a38 <MX_TIM11_Init+0x44>)
 80019fc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 10;
 80019fe:	4b0d      	ldr	r3, [pc, #52]	; (8001a34 <MX_TIM11_Init+0x40>)
 8001a00:	220a      	movs	r2, #10
 8001a02:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a04:	4b0b      	ldr	r3, [pc, #44]	; (8001a34 <MX_TIM11_Init+0x40>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001a0a:	4b0a      	ldr	r3, [pc, #40]	; (8001a34 <MX_TIM11_Init+0x40>)
 8001a0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a10:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a12:	4b08      	ldr	r3, [pc, #32]	; (8001a34 <MX_TIM11_Init+0x40>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a18:	4b06      	ldr	r3, [pc, #24]	; (8001a34 <MX_TIM11_Init+0x40>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001a1e:	4805      	ldr	r0, [pc, #20]	; (8001a34 <MX_TIM11_Init+0x40>)
 8001a20:	f004 fba2 	bl	8006168 <HAL_TIM_Base_Init>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001a2a:	f000 f8f5 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000ac4 	.word	0x20000ac4
 8001a38:	40014800 	.word	0x40014800

08001a3c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001a40:	4b11      	ldr	r3, [pc, #68]	; (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a42:	4a12      	ldr	r2, [pc, #72]	; (8001a8c <MX_USART6_UART_Init+0x50>)
 8001a44:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001a46:	4b10      	ldr	r3, [pc, #64]	; (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a4c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001a4e:	4b0e      	ldr	r3, [pc, #56]	; (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001a54:	4b0c      	ldr	r3, [pc, #48]	; (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001a5a:	4b0b      	ldr	r3, [pc, #44]	; (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001a60:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a62:	220c      	movs	r2, #12
 8001a64:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a66:	4b08      	ldr	r3, [pc, #32]	; (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a6c:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001a72:	4805      	ldr	r0, [pc, #20]	; (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a74:	f005 fd3a 	bl	80074ec <HAL_UART_Init>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001a7e:	f000 f8cb 	bl	8001c18 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20000b0c 	.word	0x20000b0c
 8001a8c:	40011400 	.word	0x40011400

08001a90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08a      	sub	sp, #40	; 0x28
 8001a94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a96:	f107 0314 	add.w	r3, r7, #20
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	609a      	str	r2, [r3, #8]
 8001aa2:	60da      	str	r2, [r3, #12]
 8001aa4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	613b      	str	r3, [r7, #16]
 8001aaa:	4b57      	ldr	r3, [pc, #348]	; (8001c08 <MX_GPIO_Init+0x178>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aae:	4a56      	ldr	r2, [pc, #344]	; (8001c08 <MX_GPIO_Init+0x178>)
 8001ab0:	f043 0304 	orr.w	r3, r3, #4
 8001ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab6:	4b54      	ldr	r3, [pc, #336]	; (8001c08 <MX_GPIO_Init+0x178>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aba:	f003 0304 	and.w	r3, r3, #4
 8001abe:	613b      	str	r3, [r7, #16]
 8001ac0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	60fb      	str	r3, [r7, #12]
 8001ac6:	4b50      	ldr	r3, [pc, #320]	; (8001c08 <MX_GPIO_Init+0x178>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	4a4f      	ldr	r2, [pc, #316]	; (8001c08 <MX_GPIO_Init+0x178>)
 8001acc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ad2:	4b4d      	ldr	r3, [pc, #308]	; (8001c08 <MX_GPIO_Init+0x178>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ada:	60fb      	str	r3, [r7, #12]
 8001adc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60bb      	str	r3, [r7, #8]
 8001ae2:	4b49      	ldr	r3, [pc, #292]	; (8001c08 <MX_GPIO_Init+0x178>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	4a48      	ldr	r2, [pc, #288]	; (8001c08 <MX_GPIO_Init+0x178>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	6313      	str	r3, [r2, #48]	; 0x30
 8001aee:	4b46      	ldr	r3, [pc, #280]	; (8001c08 <MX_GPIO_Init+0x178>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	60bb      	str	r3, [r7, #8]
 8001af8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	607b      	str	r3, [r7, #4]
 8001afe:	4b42      	ldr	r3, [pc, #264]	; (8001c08 <MX_GPIO_Init+0x178>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	4a41      	ldr	r2, [pc, #260]	; (8001c08 <MX_GPIO_Init+0x178>)
 8001b04:	f043 0302 	orr.w	r3, r3, #2
 8001b08:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0a:	4b3f      	ldr	r3, [pc, #252]	; (8001c08 <MX_GPIO_Init+0x178>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	607b      	str	r3, [r7, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_SD_Pin|LED5_Pin, GPIO_PIN_RESET);
 8001b16:	2200      	movs	r2, #0
 8001b18:	f248 0110 	movw	r1, #32784	; 0x8010
 8001b1c:	483b      	ldr	r0, [pc, #236]	; (8001c0c <MX_GPIO_Init+0x17c>)
 8001b1e:	f002 fe0b 	bl	8004738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 8001b22:	2201      	movs	r2, #1
 8001b24:	2102      	movs	r1, #2
 8001b26:	483a      	ldr	r0, [pc, #232]	; (8001c10 <MX_GPIO_Init+0x180>)
 8001b28:	f002 fe06 	bl	8004738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin|LED4_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f243 0118 	movw	r1, #12312	; 0x3018
 8001b32:	4837      	ldr	r0, [pc, #220]	; (8001c10 <MX_GPIO_Init+0x180>)
 8001b34:	f002 fe00 	bl	8004738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ALERT_ADS_Pin */
  GPIO_InitStruct.Pin = ALERT_ADS_Pin;
 8001b38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b3e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001b42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ALERT_ADS_GPIO_Port, &GPIO_InitStruct);
 8001b48:	f107 0314 	add.w	r3, r7, #20
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4831      	ldr	r0, [pc, #196]	; (8001c14 <MX_GPIO_Init+0x184>)
 8001b50:	f002 fc56 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_SD_Pin LED5_Pin */
  GPIO_InitStruct.Pin = CS_SD_Pin|LED5_Pin;
 8001b54:	f248 0310 	movw	r3, #32784	; 0x8010
 8001b58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b62:	2300      	movs	r3, #0
 8001b64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b66:	f107 0314 	add.w	r3, r7, #20
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4827      	ldr	r0, [pc, #156]	; (8001c0c <MX_GPIO_Init+0x17c>)
 8001b6e:	f002 fc47 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pin : DSO_DATA_Pin */
  GPIO_InitStruct.Pin = DSO_DATA_Pin;
 8001b72:	2302      	movs	r3, #2
 8001b74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001b76:	2311      	movs	r3, #17
 8001b78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DSO_DATA_GPIO_Port, &GPIO_InitStruct);
 8001b82:	f107 0314 	add.w	r3, r7, #20
 8001b86:	4619      	mov	r1, r3
 8001b88:	4821      	ldr	r0, [pc, #132]	; (8001c10 <MX_GPIO_Init+0x180>)
 8001b8a:	f002 fc39 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pin : DET_SD_Pin */
  GPIO_InitStruct.Pin = DET_SD_Pin;
 8001b8e:	2304      	movs	r3, #4
 8001b90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b92:	2300      	movs	r3, #0
 8001b94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b96:	2300      	movs	r3, #0
 8001b98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DET_SD_GPIO_Port, &GPIO_InitStruct);
 8001b9a:	f107 0314 	add.w	r3, r7, #20
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	481b      	ldr	r0, [pc, #108]	; (8001c10 <MX_GPIO_Init+0x180>)
 8001ba2:	f002 fc2d 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED1_Pin LED4_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|LED4_Pin|LED3_Pin;
 8001ba6:	f243 0318 	movw	r3, #12312	; 0x3018
 8001baa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bac:	2301      	movs	r3, #1
 8001bae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bb8:	f107 0314 	add.w	r3, r7, #20
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4814      	ldr	r0, [pc, #80]	; (8001c10 <MX_GPIO_Init+0x180>)
 8001bc0:	f002 fc1e 	bl	8004400 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_BTN_Pin */
  GPIO_InitStruct.Pin = ENC_BTN_Pin;
 8001bc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001bca:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001bce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 8001bd4:	f107 0314 	add.w	r3, r7, #20
 8001bd8:	4619      	mov	r1, r3
 8001bda:	480d      	ldr	r0, [pc, #52]	; (8001c10 <MX_GPIO_Init+0x180>)
 8001bdc:	f002 fc10 	bl	8004400 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001be0:	2200      	movs	r2, #0
 8001be2:	2100      	movs	r1, #0
 8001be4:	2017      	movs	r0, #23
 8001be6:	f002 fbd4 	bl	8004392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001bea:	2017      	movs	r0, #23
 8001bec:	f002 fbed 	bl	80043ca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	2028      	movs	r0, #40	; 0x28
 8001bf6:	f002 fbcc 	bl	8004392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bfa:	2028      	movs	r0, #40	; 0x28
 8001bfc:	f002 fbe5 	bl	80043ca <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c00:	bf00      	nop
 8001c02:	3728      	adds	r7, #40	; 0x28
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40020000 	.word	0x40020000
 8001c10:	40020400 	.word	0x40020400
 8001c14:	40020800 	.word	0x40020800

08001c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c1c:	b672      	cpsid	i
}
 8001c1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c20:	e7fe      	b.n	8001c20 <Error_Handler+0x8>
	...

08001c24 <huart_ds_init>:
uint16_t encoderMax;
volatile Screen screen = MAIN_MENU; //instancja enuma Screen, aktualny stan menu
int sensorAdcExt=0;
UART_HandleTypeDef *huart6_new;

void huart_ds_init(UART_HandleTypeDef *huart6) {
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
	huart6_new=huart6;
 8001c2c:	4a04      	ldr	r2, [pc, #16]	; (8001c40 <huart_ds_init+0x1c>)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6013      	str	r3, [r2, #0]
}
 8001c32:	bf00      	nop
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	20000b58 	.word	0x20000b58

08001c44 <backButton>:

void backButton(uint8_t back_pos, uint8_t target_screen, uint16_t encoder_pos) { //usunac encoder_pos bo nieuzywane
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
 8001c4e:	460b      	mov	r3, r1
 8001c50:	71bb      	strb	r3, [r7, #6]
 8001c52:	4613      	mov	r3, r2
 8001c54:	80bb      	strh	r3, [r7, #4]
	ssd1306_SetCursor(0, 56);
 8001c56:	2138      	movs	r1, #56	; 0x38
 8001c58:	2000      	movs	r0, #0
 8001c5a:	f001 ff6d 	bl	8003b38 <ssd1306_SetCursor>
	ssd1306_WriteString("COFNIJ", Font_6x8, entrySelected(back_pos) ? Black : White);
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	b21b      	sxth	r3, r3
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff fab4 	bl	80011d0 <entrySelected>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	f083 0301 	eor.w	r3, r3, #1
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	4a0b      	ldr	r2, [pc, #44]	; (8001ca0 <backButton+0x5c>)
 8001c72:	ca06      	ldmia	r2, {r1, r2}
 8001c74:	480b      	ldr	r0, [pc, #44]	; (8001ca4 <backButton+0x60>)
 8001c76:	f001 ff39 	bl	8003aec <ssd1306_WriteString>
	if(entryClicked(back_pos)) {
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	b21b      	sxth	r3, r3
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff fab9 	bl	80011f6 <entryClicked>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d005      	beq.n	8001c96 <backButton+0x52>
		encSetPos(0);
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f7ff fa70 	bl	8001170 <encSetPos>
		screen = target_screen;
 8001c90:	4a05      	ldr	r2, [pc, #20]	; (8001ca8 <backButton+0x64>)
 8001c92:	79bb      	ldrb	r3, [r7, #6]
 8001c94:	7013      	strb	r3, [r2, #0]
	}
}
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	2000067c 	.word	0x2000067c
 8001ca4:	0800d360 	.word	0x0800d360
 8001ca8:	20000b55 	.word	0x20000b55

08001cac <listAllItemsFromMenu>:

void listAllItemsFromMenu(Menu *menu) {
 8001cac:	b590      	push	{r4, r7, lr}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < menu->entry_count; ++i) { //-> bo entry_count na stercie cpu jest (heap)
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	e02e      	b.n	8001d18 <listAllItemsFromMenu+0x6c>
			ssd1306_SetCursor(0, i*8);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	2000      	movs	r0, #0
 8001cc6:	f001 ff37 	bl	8003b38 <ssd1306_SetCursor>
			if(entryClicked(i)) {
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	b21b      	sxth	r3, r3
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff fa91 	bl	80011f6 <entryClicked>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d007      	beq.n	8001cea <listAllItemsFromMenu+0x3e>
				screen = menu->entries[i].entry;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	68fa      	ldr	r2, [r7, #12]
 8001cde:	3201      	adds	r2, #1
 8001ce0:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 8001ce4:	4b11      	ldr	r3, [pc, #68]	; (8001d2c <listAllItemsFromMenu+0x80>)
 8001ce6:	701a      	strb	r2, [r3, #0]
				break;
 8001ce8:	e01c      	b.n	8001d24 <listAllItemsFromMenu+0x78>
			}
			ssd1306_WriteString(menu->entries[i].entry_string, Font_6x8, entrySelected(i) ? Black : White);
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	00db      	lsls	r3, r3, #3
 8001cf2:	4413      	add	r3, r2
 8001cf4:	685c      	ldr	r4, [r3, #4]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	b21b      	sxth	r3, r3
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff fa68 	bl	80011d0 <entrySelected>
 8001d00:	4603      	mov	r3, r0
 8001d02:	f083 0301 	eor.w	r3, r3, #1
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	4a09      	ldr	r2, [pc, #36]	; (8001d30 <listAllItemsFromMenu+0x84>)
 8001d0a:	ca06      	ldmia	r2, {r1, r2}
 8001d0c:	4620      	mov	r0, r4
 8001d0e:	f001 feed 	bl	8003aec <ssd1306_WriteString>
	for (int i = 0; i < menu->entry_count; ++i) { //-> bo entry_count na stercie cpu jest (heap)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	3301      	adds	r3, #1
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	68fa      	ldr	r2, [r7, #12]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	dbcb      	blt.n	8001cba <listAllItemsFromMenu+0xe>
		  }
}
 8001d22:	bf00      	nop
 8001d24:	bf00      	nop
 8001d26:	3714      	adds	r7, #20
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd90      	pop	{r4, r7, pc}
 8001d2c:	20000b55 	.word	0x20000b55
 8001d30:	2000067c 	.word	0x2000067c

08001d34 <drawMainMenu>:

void drawMainMenu(Menu *menu) {
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
	encSetRange(0, 39);
 8001d3c:	2127      	movs	r1, #39	; 0x27
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f7ff f9fc 	bl	800113c <encSetRange>
	listAllItemsFromMenu(menu);
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f7ff ffb1 	bl	8001cac <listAllItemsFromMenu>
	uint32_t encVal = encoderGet();
 8001d4a:	f7ff fa23 	bl	8001194 <encoderGet>
 8001d4e:	60f8      	str	r0, [r7, #12]
	char charArVal[4];
	sprintf(charArVal, "%lu", encVal);
 8001d50:	f107 0308 	add.w	r3, r7, #8
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	4909      	ldr	r1, [pc, #36]	; (8001d7c <drawMainMenu+0x48>)
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f009 f969 	bl	800b030 <siprintf>
	ssd1306_SetCursor(0, 30);
 8001d5e:	211e      	movs	r1, #30
 8001d60:	2000      	movs	r0, #0
 8001d62:	f001 fee9 	bl	8003b38 <ssd1306_SetCursor>
	ssd1306_WriteString(charArVal, Font_16x24, White);
 8001d66:	4a06      	ldr	r2, [pc, #24]	; (8001d80 <drawMainMenu+0x4c>)
 8001d68:	f107 0008 	add.w	r0, r7, #8
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	ca06      	ldmia	r2, {r1, r2}
 8001d70:	f001 febc 	bl	8003aec <ssd1306_WriteString>

}
 8001d74:	bf00      	nop
 8001d76:	3710      	adds	r7, #16
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	0800d368 	.word	0x0800d368
 8001d80:	20000694 	.word	0x20000694

08001d84 <drawSensorConfig>:

void drawSensorConfig(Menu *menu) {
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
	encSetRange(0, 3);
 8001d8c:	2103      	movs	r1, #3
 8001d8e:	2000      	movs	r0, #0
 8001d90:	f7ff f9d4 	bl	800113c <encSetRange>
	listAllItemsFromMenu(menu);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7ff ff89 	bl	8001cac <listAllItemsFromMenu>
	backButton(3, MAIN_MENU, 1);
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	2003      	movs	r0, #3
 8001da0:	f7ff ff50 	bl	8001c44 <backButton>
}
 8001da4:	bf00      	nop
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <drawSdConfig>:

volatile bool dataOverwrite=false;
char strDataOverwrite[6];
void drawSdConfig(Menu *menu) {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
	encSetRange(0, 1);
 8001db4:	2101      	movs	r1, #1
 8001db6:	2000      	movs	r0, #0
 8001db8:	f7ff f9c0 	bl	800113c <encSetRange>
	ssd1306_SetCursor(0, 0);
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	f001 feba 	bl	8003b38 <ssd1306_SetCursor>
	ssd1306_WriteString("SD status:", Font_7x10, White);
 8001dc4:	4a34      	ldr	r2, [pc, #208]	; (8001e98 <drawSdConfig+0xec>)
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	ca06      	ldmia	r2, {r1, r2}
 8001dca:	4834      	ldr	r0, [pc, #208]	; (8001e9c <drawSdConfig+0xf0>)
 8001dcc:	f001 fe8e 	bl	8003aec <ssd1306_WriteString>
	ssd1306_SetCursor(70, 0);
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	2046      	movs	r0, #70	; 0x46
 8001dd4:	f001 feb0 	bl	8003b38 <ssd1306_SetCursor>
	if(!sdReady) {
 8001dd8:	4b31      	ldr	r3, [pc, #196]	; (8001ea0 <drawSdConfig+0xf4>)
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	f083 0301 	eor.w	r3, r3, #1
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d006      	beq.n	8001df4 <drawSdConfig+0x48>
		ssd1306_WriteString(" error", Font_7x10, White);
 8001de6:	4a2c      	ldr	r2, [pc, #176]	; (8001e98 <drawSdConfig+0xec>)
 8001de8:	2301      	movs	r3, #1
 8001dea:	ca06      	ldmia	r2, {r1, r2}
 8001dec:	482d      	ldr	r0, [pc, #180]	; (8001ea4 <drawSdConfig+0xf8>)
 8001dee:	f001 fe7d 	bl	8003aec <ssd1306_WriteString>
 8001df2:	e005      	b.n	8001e00 <drawSdConfig+0x54>
	}
	else {
		ssd1306_WriteString(" OK", Font_7x10, White);
 8001df4:	4a28      	ldr	r2, [pc, #160]	; (8001e98 <drawSdConfig+0xec>)
 8001df6:	2301      	movs	r3, #1
 8001df8:	ca06      	ldmia	r2, {r1, r2}
 8001dfa:	482b      	ldr	r0, [pc, #172]	; (8001ea8 <drawSdConfig+0xfc>)
 8001dfc:	f001 fe76 	bl	8003aec <ssd1306_WriteString>
	}
	ssd1306_SetCursor(0, 10);
 8001e00:	210a      	movs	r1, #10
 8001e02:	2000      	movs	r0, #0
 8001e04:	f001 fe98 	bl	8003b38 <ssd1306_SetCursor>
	ssd1306_WriteString("Overwrite: ", Font_7x10, White);
 8001e08:	4a23      	ldr	r2, [pc, #140]	; (8001e98 <drawSdConfig+0xec>)
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	ca06      	ldmia	r2, {r1, r2}
 8001e0e:	4827      	ldr	r0, [pc, #156]	; (8001eac <drawSdConfig+0x100>)
 8001e10:	f001 fe6c 	bl	8003aec <ssd1306_WriteString>
	if(entrySelected(0) && entryClicked(0)) {
 8001e14:	2000      	movs	r0, #0
 8001e16:	f7ff f9db 	bl	80011d0 <entrySelected>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d014      	beq.n	8001e4a <drawSdConfig+0x9e>
 8001e20:	2000      	movs	r0, #0
 8001e22:	f7ff f9e8 	bl	80011f6 <entryClicked>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d00e      	beq.n	8001e4a <drawSdConfig+0x9e>
				if(dataOverwrite==false) {
 8001e2c:	4b20      	ldr	r3, [pc, #128]	; (8001eb0 <drawSdConfig+0x104>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	f083 0301 	eor.w	r3, r3, #1
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d003      	beq.n	8001e44 <drawSdConfig+0x98>
					dataOverwrite=true;
 8001e3c:	4b1c      	ldr	r3, [pc, #112]	; (8001eb0 <drawSdConfig+0x104>)
 8001e3e:	2201      	movs	r2, #1
 8001e40:	701a      	strb	r2, [r3, #0]
 8001e42:	e002      	b.n	8001e4a <drawSdConfig+0x9e>
				}
				else {
					dataOverwrite=false;
 8001e44:	4b1a      	ldr	r3, [pc, #104]	; (8001eb0 <drawSdConfig+0x104>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	701a      	strb	r2, [r3, #0]
				}
	}
	ssd1306_SetCursor(75, 10);
 8001e4a:	210a      	movs	r1, #10
 8001e4c:	204b      	movs	r0, #75	; 0x4b
 8001e4e:	f001 fe73 	bl	8003b38 <ssd1306_SetCursor>
	sprintf(strDataOverwrite, "%s", dataOverwrite ? "true" : "false");
 8001e52:	4b17      	ldr	r3, [pc, #92]	; (8001eb0 <drawSdConfig+0x104>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <drawSdConfig+0xb4>
 8001e5c:	4b15      	ldr	r3, [pc, #84]	; (8001eb4 <drawSdConfig+0x108>)
 8001e5e:	e000      	b.n	8001e62 <drawSdConfig+0xb6>
 8001e60:	4b15      	ldr	r3, [pc, #84]	; (8001eb8 <drawSdConfig+0x10c>)
 8001e62:	461a      	mov	r2, r3
 8001e64:	4915      	ldr	r1, [pc, #84]	; (8001ebc <drawSdConfig+0x110>)
 8001e66:	4816      	ldr	r0, [pc, #88]	; (8001ec0 <drawSdConfig+0x114>)
 8001e68:	f009 f8e2 	bl	800b030 <siprintf>
	ssd1306_WriteString(strDataOverwrite, Font_7x10, entrySelected(0) ? Black : White);
 8001e6c:	2000      	movs	r0, #0
 8001e6e:	f7ff f9af 	bl	80011d0 <entrySelected>
 8001e72:	4603      	mov	r3, r0
 8001e74:	f083 0301 	eor.w	r3, r3, #1
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	4a07      	ldr	r2, [pc, #28]	; (8001e98 <drawSdConfig+0xec>)
 8001e7c:	ca06      	ldmia	r2, {r1, r2}
 8001e7e:	4810      	ldr	r0, [pc, #64]	; (8001ec0 <drawSdConfig+0x114>)
 8001e80:	f001 fe34 	bl	8003aec <ssd1306_WriteString>
	backButton(1, MAIN_MENU, 0);
 8001e84:	2200      	movs	r2, #0
 8001e86:	2100      	movs	r1, #0
 8001e88:	2001      	movs	r0, #1
 8001e8a:	f7ff fedb 	bl	8001c44 <backButton>
}
 8001e8e:	bf00      	nop
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000684 	.word	0x20000684
 8001e9c:	0800d36c 	.word	0x0800d36c
 8001ea0:	20001450 	.word	0x20001450
 8001ea4:	0800d378 	.word	0x0800d378
 8001ea8:	0800d380 	.word	0x0800d380
 8001eac:	0800d384 	.word	0x0800d384
 8001eb0:	20000b5c 	.word	0x20000b5c
 8001eb4:	0800d390 	.word	0x0800d390
 8001eb8:	0800d398 	.word	0x0800d398
 8001ebc:	0800d3a0 	.word	0x0800d3a0
 8001ec0:	20000b60 	.word	0x20000b60

08001ec4 <drawOnoffMeasure>:

void drawOnoffMeasure(Menu *menu) {
 8001ec4:	b590      	push	{r4, r7, lr}
 8001ec6:	b087      	sub	sp, #28
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
	//listAllItemsFromMenu(menu);
	encSetRange(0, 1);
 8001ecc:	2101      	movs	r1, #1
 8001ece:	2000      	movs	r0, #0
 8001ed0:	f7ff f934 	bl	800113c <encSetRange>
	float temp = ds18_get_temp();
 8001ed4:	f7ff f81e 	bl	8000f14 <ds18_get_temp>
 8001ed8:	ed87 0a05 	vstr	s0, [r7, #20]
	char tempStr[10];
	ssd1306_SetCursor(0, 0);
 8001edc:	2100      	movs	r1, #0
 8001ede:	2000      	movs	r0, #0
 8001ee0:	f001 fe2a 	bl	8003b38 <ssd1306_SetCursor>
	ssd1306_WriteString("ds18b20_1 value:", Font_7x10, White);
 8001ee4:	4a19      	ldr	r2, [pc, #100]	; (8001f4c <drawOnoffMeasure+0x88>)
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	ca06      	ldmia	r2, {r1, r2}
 8001eea:	4819      	ldr	r0, [pc, #100]	; (8001f50 <drawOnoffMeasure+0x8c>)
 8001eec:	f001 fdfe 	bl	8003aec <ssd1306_WriteString>
	ssd1306_SetCursor(0, 12);
 8001ef0:	210c      	movs	r1, #12
 8001ef2:	2000      	movs	r0, #0
 8001ef4:	f001 fe20 	bl	8003b38 <ssd1306_SetCursor>
	sprintf(tempStr, "%f \n\r", temp);
 8001ef8:	6978      	ldr	r0, [r7, #20]
 8001efa:	f7fe fb2d 	bl	8000558 <__aeabi_f2d>
 8001efe:	4602      	mov	r2, r0
 8001f00:	460b      	mov	r3, r1
 8001f02:	f107 0008 	add.w	r0, r7, #8
 8001f06:	4913      	ldr	r1, [pc, #76]	; (8001f54 <drawOnoffMeasure+0x90>)
 8001f08:	f009 f892 	bl	800b030 <siprintf>
	ssd1306_WriteString(tempStr, Font_16x24, White);
 8001f0c:	4a12      	ldr	r2, [pc, #72]	; (8001f58 <drawOnoffMeasure+0x94>)
 8001f0e:	f107 0008 	add.w	r0, r7, #8
 8001f12:	2301      	movs	r3, #1
 8001f14:	ca06      	ldmia	r2, {r1, r2}
 8001f16:	f001 fde9 	bl	8003aec <ssd1306_WriteString>
	HAL_UART_Transmit(huart6_new, tempStr, strlen(tempStr), HAL_MAX_DELAY);
 8001f1a:	4b10      	ldr	r3, [pc, #64]	; (8001f5c <drawOnoffMeasure+0x98>)
 8001f1c:	681c      	ldr	r4, [r3, #0]
 8001f1e:	f107 0308 	add.w	r3, r7, #8
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7fe f9ac 	bl	8000280 <strlen>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	f107 0108 	add.w	r1, r7, #8
 8001f30:	f04f 33ff 	mov.w	r3, #4294967295
 8001f34:	4620      	mov	r0, r4
 8001f36:	f005 fb26 	bl	8007586 <HAL_UART_Transmit>
	backButton(1, MAIN_MENU, 1);
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	2001      	movs	r0, #1
 8001f40:	f7ff fe80 	bl	8001c44 <backButton>
}
 8001f44:	bf00      	nop
 8001f46:	371c      	adds	r7, #28
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd90      	pop	{r4, r7, pc}
 8001f4c:	20000684 	.word	0x20000684
 8001f50:	0800d3a4 	.word	0x0800d3a4
 8001f54:	0800d3b8 	.word	0x0800d3b8
 8001f58:	20000694 	.word	0x20000694
 8001f5c:	20000b58 	.word	0x20000b58

08001f60 <drawSensorConfigAdcExt>:


void drawSensorConfigAdcExt(Menu *menu) {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
	encSetRange(0, 4);
 8001f68:	2104      	movs	r1, #4
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	f7ff f8e6 	bl	800113c <encSetRange>
	listAllItemsFromMenu(menu);
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f7ff fe9b 	bl	8001cac <listAllItemsFromMenu>
	backButton(4, MAIN_MENU, 4);
 8001f76:	2204      	movs	r2, #4
 8001f78:	2100      	movs	r1, #0
 8001f7a:	2004      	movs	r0, #4
 8001f7c:	f7ff fe62 	bl	8001c44 <backButton>
}
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <drawSensorConfigAdcInt>:
void drawSensorConfigAdcInt(Menu *menu) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
	encSetRange(0, 4);
 8001f90:	2104      	movs	r1, #4
 8001f92:	2000      	movs	r0, #0
 8001f94:	f7ff f8d2 	bl	800113c <encSetRange>
	listAllItemsFromMenu(menu);
 8001f98:	6878      	ldr	r0, [r7, #4]
 8001f9a:	f7ff fe87 	bl	8001cac <listAllItemsFromMenu>
	backButton(4, MAIN_MENU, 4);
 8001f9e:	2204      	movs	r2, #4
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	2004      	movs	r0, #4
 8001fa4:	f7ff fe4e 	bl	8001c44 <backButton>
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <drawSensorConfigDS18>:
void drawSensorConfigDS18(Menu *menu) {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
	encSetRange(0, 1);
 8001fb8:	2101      	movs	r1, #1
 8001fba:	2000      	movs	r0, #0
 8001fbc:	f7ff f8be 	bl	800113c <encSetRange>
	listAllItemsFromMenu(menu);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff fe73 	bl	8001cac <listAllItemsFromMenu>
	backButton(3, MAIN_MENU, 3);
 8001fc6:	2203      	movs	r2, #3
 8001fc8:	2100      	movs	r1, #0
 8001fca:	2003      	movs	r0, #3
 8001fcc:	f7ff fe3a 	bl	8001c44 <backButton>
}
 8001fd0:	bf00      	nop
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <drawSensorOptions>:
uint16_t samplingRates[] = {10,50,100,500};
volatile uint8_t  samplingIndex = 0;
volatile int counter=0;
char sampl1str[10]="???";

void drawSensorOptions(uint8_t index) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b088      	sub	sp, #32
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	71fb      	strb	r3, [r7, #7]
	ssd1306_WriteString(sensors[index].name, Font_11x18, White);
 8001fe2:	79fa      	ldrb	r2, [r7, #7]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	4413      	add	r3, r2
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	4a58      	ldr	r2, [pc, #352]	; (8002150 <drawSensorOptions+0x178>)
 8001fee:	1898      	adds	r0, r3, r2
 8001ff0:	4a58      	ldr	r2, [pc, #352]	; (8002154 <drawSensorOptions+0x17c>)
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	ca06      	ldmia	r2, {r1, r2}
 8001ff6:	f001 fd79 	bl	8003aec <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 8001ffa:	2112      	movs	r1, #18
 8001ffc:	2000      	movs	r0, #0
 8001ffe:	f001 fd9b 	bl	8003b38 <ssd1306_SetCursor>
	char isEnabledStr[20];
	if(entrySelected(0) && entryClicked(0)) {
 8002002:	2000      	movs	r0, #0
 8002004:	f7ff f8e4 	bl	80011d0 <entrySelected>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d028      	beq.n	8002060 <drawSensorOptions+0x88>
 800200e:	2000      	movs	r0, #0
 8002010:	f7ff f8f1 	bl	80011f6 <entryClicked>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d022      	beq.n	8002060 <drawSensorOptions+0x88>
		if(sensors[index].isEnabled==false) {
 800201a:	79fa      	ldrb	r2, [r7, #7]
 800201c:	494c      	ldr	r1, [pc, #304]	; (8002150 <drawSensorOptions+0x178>)
 800201e:	4613      	mov	r3, r2
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	4413      	add	r3, r2
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	440b      	add	r3, r1
 8002028:	3314      	adds	r3, #20
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	f083 0301 	eor.w	r3, r3, #1
 8002030:	b2db      	uxtb	r3, r3
 8002032:	2b00      	cmp	r3, #0
 8002034:	d00a      	beq.n	800204c <drawSensorOptions+0x74>
			sensors[index].isEnabled=true;
 8002036:	79fa      	ldrb	r2, [r7, #7]
 8002038:	4945      	ldr	r1, [pc, #276]	; (8002150 <drawSensorOptions+0x178>)
 800203a:	4613      	mov	r3, r2
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	4413      	add	r3, r2
 8002040:	00db      	lsls	r3, r3, #3
 8002042:	440b      	add	r3, r1
 8002044:	3314      	adds	r3, #20
 8002046:	2201      	movs	r2, #1
 8002048:	701a      	strb	r2, [r3, #0]
 800204a:	e009      	b.n	8002060 <drawSensorOptions+0x88>
		}
		else {
			sensors[index].isEnabled=false;
 800204c:	79fa      	ldrb	r2, [r7, #7]
 800204e:	4940      	ldr	r1, [pc, #256]	; (8002150 <drawSensorOptions+0x178>)
 8002050:	4613      	mov	r3, r2
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	4413      	add	r3, r2
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	440b      	add	r3, r1
 800205a:	3314      	adds	r3, #20
 800205c:	2200      	movs	r2, #0
 800205e:	701a      	strb	r2, [r3, #0]
		}
	}
	sprintf(isEnabledStr, "enabled: %s", sensors[index].isEnabled ? "true" : "false");
 8002060:	79fa      	ldrb	r2, [r7, #7]
 8002062:	493b      	ldr	r1, [pc, #236]	; (8002150 <drawSensorOptions+0x178>)
 8002064:	4613      	mov	r3, r2
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	4413      	add	r3, r2
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	440b      	add	r3, r1
 800206e:	3314      	adds	r3, #20
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <drawSensorOptions+0xa2>
 8002076:	4a38      	ldr	r2, [pc, #224]	; (8002158 <drawSensorOptions+0x180>)
 8002078:	e000      	b.n	800207c <drawSensorOptions+0xa4>
 800207a:	4a38      	ldr	r2, [pc, #224]	; (800215c <drawSensorOptions+0x184>)
 800207c:	f107 030c 	add.w	r3, r7, #12
 8002080:	4937      	ldr	r1, [pc, #220]	; (8002160 <drawSensorOptions+0x188>)
 8002082:	4618      	mov	r0, r3
 8002084:	f008 ffd4 	bl	800b030 <siprintf>
	ssd1306_WriteString(isEnabledStr, Font_7x10, entrySelected(0) ? Black : White);
 8002088:	2000      	movs	r0, #0
 800208a:	f7ff f8a1 	bl	80011d0 <entrySelected>
 800208e:	4603      	mov	r3, r0
 8002090:	f083 0301 	eor.w	r3, r3, #1
 8002094:	b2db      	uxtb	r3, r3
 8002096:	4a33      	ldr	r2, [pc, #204]	; (8002164 <drawSensorOptions+0x18c>)
 8002098:	f107 000c 	add.w	r0, r7, #12
 800209c:	ca06      	ldmia	r2, {r1, r2}
 800209e:	f001 fd25 	bl	8003aec <ssd1306_WriteString>
	ssd1306_SetCursor(0, 28);
 80020a2:	211c      	movs	r1, #28
 80020a4:	2000      	movs	r0, #0
 80020a6:	f001 fd47 	bl	8003b38 <ssd1306_SetCursor>
	ssd1306_WriteString("period [ms]: ", Font_7x10, White);
 80020aa:	4a2e      	ldr	r2, [pc, #184]	; (8002164 <drawSensorOptions+0x18c>)
 80020ac:	2301      	movs	r3, #1
 80020ae:	ca06      	ldmia	r2, {r1, r2}
 80020b0:	482d      	ldr	r0, [pc, #180]	; (8002168 <drawSensorOptions+0x190>)
 80020b2:	f001 fd1b 	bl	8003aec <ssd1306_WriteString>
	ssd1306_SetCursor(90, 28);
 80020b6:	211c      	movs	r1, #28
 80020b8:	205a      	movs	r0, #90	; 0x5a
 80020ba:	f001 fd3d 	bl	8003b38 <ssd1306_SetCursor>
	sprintf(sampl1str, "%d\n\r", sensors[index].samplingRate);
 80020be:	79fa      	ldrb	r2, [r7, #7]
 80020c0:	4923      	ldr	r1, [pc, #140]	; (8002150 <drawSensorOptions+0x178>)
 80020c2:	4613      	mov	r3, r2
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	4413      	add	r3, r2
 80020c8:	00db      	lsls	r3, r3, #3
 80020ca:	440b      	add	r3, r1
 80020cc:	3316      	adds	r3, #22
 80020ce:	881b      	ldrh	r3, [r3, #0]
 80020d0:	461a      	mov	r2, r3
 80020d2:	4926      	ldr	r1, [pc, #152]	; (800216c <drawSensorOptions+0x194>)
 80020d4:	4826      	ldr	r0, [pc, #152]	; (8002170 <drawSensorOptions+0x198>)
 80020d6:	f008 ffab 	bl	800b030 <siprintf>
	ssd1306_WriteString(sampl1str, Font_7x10, entrySelected(1) ? Black : White);
 80020da:	2001      	movs	r0, #1
 80020dc:	f7ff f878 	bl	80011d0 <entrySelected>
 80020e0:	4603      	mov	r3, r0
 80020e2:	f083 0301 	eor.w	r3, r3, #1
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	4a1e      	ldr	r2, [pc, #120]	; (8002164 <drawSensorOptions+0x18c>)
 80020ea:	ca06      	ldmia	r2, {r1, r2}
 80020ec:	4820      	ldr	r0, [pc, #128]	; (8002170 <drawSensorOptions+0x198>)
 80020ee:	f001 fcfd 	bl	8003aec <ssd1306_WriteString>
	if(entrySelected(1) && entryClicked(1)) { //tu sie dzieje cos dziwnego
 80020f2:	2001      	movs	r0, #1
 80020f4:	f7ff f86c 	bl	80011d0 <entrySelected>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d024      	beq.n	8002148 <drawSensorOptions+0x170>
 80020fe:	2001      	movs	r0, #1
 8002100:	f7ff f879 	bl	80011f6 <entryClicked>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d01e      	beq.n	8002148 <drawSensorOptions+0x170>
		send_uart("klikniete\n\r");
 800210a:	481a      	ldr	r0, [pc, #104]	; (8002174 <drawSensorOptions+0x19c>)
 800210c:	f7ff f88c 	bl	8001228 <send_uart>
		counter++;
 8002110:	4b19      	ldr	r3, [pc, #100]	; (8002178 <drawSensorOptions+0x1a0>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	3301      	adds	r3, #1
 8002116:	4a18      	ldr	r2, [pc, #96]	; (8002178 <drawSensorOptions+0x1a0>)
 8002118:	6013      	str	r3, [r2, #0]
		if(counter>4) {
 800211a:	4b17      	ldr	r3, [pc, #92]	; (8002178 <drawSensorOptions+0x1a0>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2b04      	cmp	r3, #4
 8002120:	dd02      	ble.n	8002128 <drawSensorOptions+0x150>
			counter=1;
 8002122:	4b15      	ldr	r3, [pc, #84]	; (8002178 <drawSensorOptions+0x1a0>)
 8002124:	2201      	movs	r2, #1
 8002126:	601a      	str	r2, [r3, #0]
		}
		sensors[index].samplingRate = samplingRates[counter-1];
 8002128:	4b13      	ldr	r3, [pc, #76]	; (8002178 <drawSensorOptions+0x1a0>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	3b01      	subs	r3, #1
 800212e:	79fa      	ldrb	r2, [r7, #7]
 8002130:	4912      	ldr	r1, [pc, #72]	; (800217c <drawSensorOptions+0x1a4>)
 8002132:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 8002136:	4906      	ldr	r1, [pc, #24]	; (8002150 <drawSensorOptions+0x178>)
 8002138:	4613      	mov	r3, r2
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	4413      	add	r3, r2
 800213e:	00db      	lsls	r3, r3, #3
 8002140:	440b      	add	r3, r1
 8002142:	3316      	adds	r3, #22
 8002144:	4602      	mov	r2, r0
 8002146:	801a      	strh	r2, [r3, #0]

}
}
 8002148:	bf00      	nop
 800214a:	3720      	adds	r7, #32
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	20000000 	.word	0x20000000
 8002154:	2000068c 	.word	0x2000068c
 8002158:	0800d390 	.word	0x0800d390
 800215c:	0800d398 	.word	0x0800d398
 8002160:	0800d3c0 	.word	0x0800d3c0
 8002164:	20000684 	.word	0x20000684
 8002168:	0800d3cc 	.word	0x0800d3cc
 800216c:	0800d3dc 	.word	0x0800d3dc
 8002170:	20000110 	.word	0x20000110
 8002174:	0800d3e4 	.word	0x0800d3e4
 8002178:	20000b68 	.word	0x20000b68
 800217c:	20000108 	.word	0x20000108

08002180 <drawSensorConfigGeneric>:


void drawSensorConfigGeneric(Menu *menu) {
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
	encSetRange(0, 2);
 8002188:	2102      	movs	r1, #2
 800218a:	2000      	movs	r0, #0
 800218c:	f7fe ffd6 	bl	800113c <encSetRange>
	ssd1306_SetCursor(0, 0);
 8002190:	2100      	movs	r1, #0
 8002192:	2000      	movs	r0, #0
 8002194:	f001 fcd0 	bl	8003b38 <ssd1306_SetCursor>
	drawSensorOptions(screen-SENSOR_CONFIG_ADC_EXT0);
 8002198:	4b08      	ldr	r3, [pc, #32]	; (80021bc <drawSensorConfigGeneric+0x3c>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	b2db      	uxtb	r3, r3
 800219e:	3b08      	subs	r3, #8
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff ff18 	bl	8001fd8 <drawSensorOptions>
	backButton(2, MAIN_MENU, 2);
 80021a8:	2202      	movs	r2, #2
 80021aa:	2100      	movs	r1, #0
 80021ac:	2002      	movs	r0, #2
 80021ae:	f7ff fd49 	bl	8001c44 <backButton>
//}
}
 80021b2:	bf00      	nop
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000b55 	.word	0x20000b55

080021c0 <displayMenu>:
	[SENSOR_CONFIG_DS18_3] = {drawSensorConfigGeneric,0,{}},
	[SD_CONFIG] = {drawSdConfig, 0, {}},
	[ONOFF_MEASURE] = {drawOnoffMeasure, 0, {}}
};

void displayMenu(void) {
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 80021c4:	2000      	movs	r0, #0
 80021c6:	f001 fb69 	bl	800389c <ssd1306_Fill>

	menu[screen].function(&menu[screen]);
 80021ca:	4b0f      	ldr	r3, [pc, #60]	; (8002208 <displayMenu+0x48>)
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	4619      	mov	r1, r3
 80021d2:	4a0e      	ldr	r2, [pc, #56]	; (800220c <displayMenu+0x4c>)
 80021d4:	460b      	mov	r3, r1
 80021d6:	00db      	lsls	r3, r3, #3
 80021d8:	440b      	add	r3, r1
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	4413      	add	r3, r2
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	4b09      	ldr	r3, [pc, #36]	; (8002208 <displayMenu+0x48>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	4619      	mov	r1, r3
 80021e8:	460b      	mov	r3, r1
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	440b      	add	r3, r1
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	4906      	ldr	r1, [pc, #24]	; (800220c <displayMenu+0x4c>)
 80021f2:	440b      	add	r3, r1
 80021f4:	4618      	mov	r0, r3
 80021f6:	4790      	blx	r2
	ssd1306_UpdateScreen();
 80021f8:	f001 fb74 	bl	80038e4 <ssd1306_UpdateScreen>
	//clearEncButton();
	HAL_Delay(1);
 80021fc:	2001      	movs	r0, #1
 80021fe:	f001 fd57 	bl	8003cb0 <HAL_Delay>

}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	20000b55 	.word	0x20000b55
 800220c:	2000011c 	.word	0x2000011c

08002210 <displayInit>:
#include "ssd1306_tests.h"
#include "ssd1306.h"



void displayInit(void) {
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
	ssd1306_Init();
 8002214:	f001 fad8 	bl	80037c8 <ssd1306_Init>
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}

0800221c <CircularBuffer_Init>:
	uint8_t buffer[BUFFER_SIZE];
	uint8_t head;
	uint8_t tail;
} CircularBuffer;

void CircularBuffer_Init(CircularBuffer *buffer) {
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
    buffer->head = 0;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
    buffer->tail = 0;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
}
 8002234:	bf00      	nop
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <CircularBuffer_Add>:

CircularBuffer myBuffer;


bool CircularBuffer_Add(CircularBuffer *buffer, uint8_t data) {
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	460b      	mov	r3, r1
 800224a:	70fb      	strb	r3, [r7, #3]
    // Sprawd, czy bufor nie jest peny
    if (((buffer->head + 1) % BUFFER_SIZE) != buffer->tail) {
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8002252:	1c5a      	adds	r2, r3, #1
 8002254:	4b19      	ldr	r3, [pc, #100]	; (80022bc <CircularBuffer_Add+0x7c>)
 8002256:	fb83 1302 	smull	r1, r3, r3, r2
 800225a:	1199      	asrs	r1, r3, #6
 800225c:	17d3      	asrs	r3, r2, #31
 800225e:	1acb      	subs	r3, r1, r3
 8002260:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002264:	fb01 f303 	mul.w	r3, r1, r3
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	f892 23e9 	ldrb.w	r2, [r2, #1001]	; 0x3e9
 8002270:	4293      	cmp	r3, r2
 8002272:	d01b      	beq.n	80022ac <CircularBuffer_Add+0x6c>
        buffer->buffer[buffer->head] = data;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 800227a:	4619      	mov	r1, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	78fa      	ldrb	r2, [r7, #3]
 8002280:	545a      	strb	r2, [r3, r1]
        buffer->head = (buffer->head + 1) % BUFFER_SIZE;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8002288:	3301      	adds	r3, #1
 800228a:	4a0c      	ldr	r2, [pc, #48]	; (80022bc <CircularBuffer_Add+0x7c>)
 800228c:	fb82 1203 	smull	r1, r2, r2, r3
 8002290:	1191      	asrs	r1, r2, #6
 8002292:	17da      	asrs	r2, r3, #31
 8002294:	1a8a      	subs	r2, r1, r2
 8002296:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800229a:	fb01 f202 	mul.w	r2, r1, r2
 800229e:	1a9a      	subs	r2, r3, r2
 80022a0:	b2d2      	uxtb	r2, r2
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
        return true;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e000      	b.n	80022ae <CircularBuffer_Add+0x6e>
    }
    return false;
 80022ac:	2300      	movs	r3, #0
    // Jeli bufor jest peny, mona obsuy to w odpowiedni sposb (np. zignorowa nowe dane lub nadpisa stare)
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	10624dd3 	.word	0x10624dd3

080022c0 <CircularBuffer_Get>:


// Funkcja pobierajca element z bufora
uint8_t CircularBuffer_Get(CircularBuffer *buffer) {
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
    // Sprawd, czy bufor nie jest pusty
    if (buffer->head != buffer->tail) {
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f893 23e8 	ldrb.w	r2, [r3, #1000]	; 0x3e8
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 33e9 	ldrb.w	r3, [r3, #1001]	; 0x3e9
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d01b      	beq.n	8002310 <CircularBuffer_Get+0x50>
        uint8_t data = buffer->buffer[buffer->tail];
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f893 33e9 	ldrb.w	r3, [r3, #1001]	; 0x3e9
 80022de:	461a      	mov	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	5c9b      	ldrb	r3, [r3, r2]
 80022e4:	73fb      	strb	r3, [r7, #15]
        buffer->tail = (buffer->tail + 1) % BUFFER_SIZE;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f893 33e9 	ldrb.w	r3, [r3, #1001]	; 0x3e9
 80022ec:	3301      	adds	r3, #1
 80022ee:	4a0c      	ldr	r2, [pc, #48]	; (8002320 <CircularBuffer_Get+0x60>)
 80022f0:	fb82 1203 	smull	r1, r2, r2, r3
 80022f4:	1191      	asrs	r1, r2, #6
 80022f6:	17da      	asrs	r2, r3, #31
 80022f8:	1a8a      	subs	r2, r1, r2
 80022fa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80022fe:	fb01 f202 	mul.w	r2, r1, r2
 8002302:	1a9a      	subs	r2, r3, r2
 8002304:	b2d2      	uxtb	r2, r2
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
        return data;
 800230c:	7bfb      	ldrb	r3, [r7, #15]
 800230e:	e000      	b.n	8002312 <CircularBuffer_Get+0x52>
    }
    // Jeli bufor jest pusty, mona obsuy to w odpowiedni sposb (np. zwrci specjaln warto lub zablokowa wykonanie)
    return 0;
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	3714      	adds	r7, #20
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	10624dd3 	.word	0x10624dd3

08002324 <buff>:

void buff(void) {
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0

	CircularBuffer_Init(&myBuffer);
 800232a:	481e      	ldr	r0, [pc, #120]	; (80023a4 <buff+0x80>)
 800232c:	f7ff ff76 	bl	800221c <CircularBuffer_Init>
	// Przykadowe uycie bufora koowego
	CircularBuffer_Add(&myBuffer, 10);
 8002330:	210a      	movs	r1, #10
 8002332:	481c      	ldr	r0, [pc, #112]	; (80023a4 <buff+0x80>)
 8002334:	f7ff ff84 	bl	8002240 <CircularBuffer_Add>
	CircularBuffer_Add(&myBuffer, 20);
 8002338:	2114      	movs	r1, #20
 800233a:	481a      	ldr	r0, [pc, #104]	; (80023a4 <buff+0x80>)
 800233c:	f7ff ff80 	bl	8002240 <CircularBuffer_Add>
	CircularBuffer_Add(&myBuffer, 'B');
 8002340:	2142      	movs	r1, #66	; 0x42
 8002342:	4818      	ldr	r0, [pc, #96]	; (80023a4 <buff+0x80>)
 8002344:	f7ff ff7c 	bl	8002240 <CircularBuffer_Add>
	//uint8_t data = CircularBuffer_Get(&myBuffer);
	char temp[10];
	sprintf(temp, "%u \n\r", CircularBuffer_Get(&myBuffer));
 8002348:	4816      	ldr	r0, [pc, #88]	; (80023a4 <buff+0x80>)
 800234a:	f7ff ffb9 	bl	80022c0 <CircularBuffer_Get>
 800234e:	4603      	mov	r3, r0
 8002350:	461a      	mov	r2, r3
 8002352:	1d3b      	adds	r3, r7, #4
 8002354:	4914      	ldr	r1, [pc, #80]	; (80023a8 <buff+0x84>)
 8002356:	4618      	mov	r0, r3
 8002358:	f008 fe6a 	bl	800b030 <siprintf>
	send_uart(temp);
 800235c:	1d3b      	adds	r3, r7, #4
 800235e:	4618      	mov	r0, r3
 8002360:	f7fe ff62 	bl	8001228 <send_uart>
	sprintf(temp, "%u \n\r", CircularBuffer_Get(&myBuffer));
 8002364:	480f      	ldr	r0, [pc, #60]	; (80023a4 <buff+0x80>)
 8002366:	f7ff ffab 	bl	80022c0 <CircularBuffer_Get>
 800236a:	4603      	mov	r3, r0
 800236c:	461a      	mov	r2, r3
 800236e:	1d3b      	adds	r3, r7, #4
 8002370:	490d      	ldr	r1, [pc, #52]	; (80023a8 <buff+0x84>)
 8002372:	4618      	mov	r0, r3
 8002374:	f008 fe5c 	bl	800b030 <siprintf>
	send_uart(temp);
 8002378:	1d3b      	adds	r3, r7, #4
 800237a:	4618      	mov	r0, r3
 800237c:	f7fe ff54 	bl	8001228 <send_uart>
	sprintf(temp, "%u \n\r", CircularBuffer_Get(&myBuffer));
 8002380:	4808      	ldr	r0, [pc, #32]	; (80023a4 <buff+0x80>)
 8002382:	f7ff ff9d 	bl	80022c0 <CircularBuffer_Get>
 8002386:	4603      	mov	r3, r0
 8002388:	461a      	mov	r2, r3
 800238a:	1d3b      	adds	r3, r7, #4
 800238c:	4906      	ldr	r1, [pc, #24]	; (80023a8 <buff+0x84>)
 800238e:	4618      	mov	r0, r3
 8002390:	f008 fe4e 	bl	800b030 <siprintf>
	send_uart(temp);
 8002394:	1d3b      	adds	r3, r7, #4
 8002396:	4618      	mov	r0, r3
 8002398:	f7fe ff46 	bl	8001228 <send_uart>

}
 800239c:	bf00      	nop
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	20000b6c 	.word	0x20000b6c
 80023a8:	0800d4a4 	.word	0x0800d4a4

080023ac <sd_demount>:
uint32_t total, free_space;

char buffer[128];
bool sdReady = false;
// functions
void sd_demount() {
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
	f_mount(NULL, "", 0);
 80023b0:	2200      	movs	r2, #0
 80023b2:	4903      	ldr	r1, [pc, #12]	; (80023c0 <sd_demount+0x14>)
 80023b4:	2000      	movs	r0, #0
 80023b6:	f007 fa07 	bl	80097c8 <f_mount>
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	0800d4ac 	.word	0x0800d4ac

080023c4 <sd_init>:

void sd_init() {
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
	fresult = f_mount(&fs, "/", 1);
 80023c8:	2201      	movs	r2, #1
 80023ca:	490d      	ldr	r1, [pc, #52]	; (8002400 <sd_init+0x3c>)
 80023cc:	480d      	ldr	r0, [pc, #52]	; (8002404 <sd_init+0x40>)
 80023ce:	f007 f9fb 	bl	80097c8 <f_mount>
 80023d2:	4603      	mov	r3, r0
 80023d4:	461a      	mov	r2, r3
 80023d6:	4b0c      	ldr	r3, [pc, #48]	; (8002408 <sd_init+0x44>)
 80023d8:	701a      	strb	r2, [r3, #0]

	if(fresult==FR_OK) {
 80023da:	4b0b      	ldr	r3, [pc, #44]	; (8002408 <sd_init+0x44>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <sd_init+0x2c>
		sdReady = true;
 80023e2:	4b0a      	ldr	r3, [pc, #40]	; (800240c <sd_init+0x48>)
 80023e4:	2201      	movs	r2, #1
 80023e6:	701a      	strb	r2, [r3, #0]
		send_uart("sd status: FR_OK\n\r");
 80023e8:	4809      	ldr	r0, [pc, #36]	; (8002410 <sd_init+0x4c>)
 80023ea:	f7fe ff1d 	bl	8001228 <send_uart>
	}
	else {
		sdReady = false;
		send_uart("sd status: sd err\n\r");
	}
}
 80023ee:	e005      	b.n	80023fc <sd_init+0x38>
		sdReady = false;
 80023f0:	4b06      	ldr	r3, [pc, #24]	; (800240c <sd_init+0x48>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	701a      	strb	r2, [r3, #0]
		send_uart("sd status: sd err\n\r");
 80023f6:	4807      	ldr	r0, [pc, #28]	; (8002414 <sd_init+0x50>)
 80023f8:	f7fe ff16 	bl	8001228 <send_uart>
}
 80023fc:	bf00      	nop
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	0800d4b0 	.word	0x0800d4b0
 8002404:	20000f58 	.word	0x20000f58
 8002408:	200013b8 	.word	0x200013b8
 800240c:	20001450 	.word	0x20001450
 8002410:	0800d4b4 	.word	0x0800d4b4
 8002414:	0800d4c8 	.word	0x0800d4c8

08002418 <sd_freespace>:

uint32_t sd_freespace() {
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
	if(sdReady) {
 800241c:	4b13      	ldr	r3, [pc, #76]	; (800246c <sd_freespace+0x54>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d020      	beq.n	8002466 <sd_freespace+0x4e>
		f_getfree("", &fre_clust, &pfs);
 8002424:	4a12      	ldr	r2, [pc, #72]	; (8002470 <sd_freespace+0x58>)
 8002426:	4913      	ldr	r1, [pc, #76]	; (8002474 <sd_freespace+0x5c>)
 8002428:	4813      	ldr	r0, [pc, #76]	; (8002478 <sd_freespace+0x60>)
 800242a:	f007 ff2d 	bl	800a288 <f_getfree>
		return free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 800242e:	4b10      	ldr	r3, [pc, #64]	; (8002470 <sd_freespace+0x58>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	895b      	ldrh	r3, [r3, #10]
 8002434:	461a      	mov	r2, r3
 8002436:	4b0f      	ldr	r3, [pc, #60]	; (8002474 <sd_freespace+0x5c>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	fb02 f303 	mul.w	r3, r2, r3
 800243e:	4618      	mov	r0, r3
 8002440:	f7fe f868 	bl	8000514 <__aeabi_ui2d>
 8002444:	f04f 0200 	mov.w	r2, #0
 8002448:	4b0c      	ldr	r3, [pc, #48]	; (800247c <sd_freespace+0x64>)
 800244a:	f7fe f8dd 	bl	8000608 <__aeabi_dmul>
 800244e:	4602      	mov	r2, r0
 8002450:	460b      	mov	r3, r1
 8002452:	4610      	mov	r0, r2
 8002454:	4619      	mov	r1, r3
 8002456:	f7fe fbaf 	bl	8000bb8 <__aeabi_d2uiz>
 800245a:	4603      	mov	r3, r0
 800245c:	4a08      	ldr	r2, [pc, #32]	; (8002480 <sd_freespace+0x68>)
 800245e:	6013      	str	r3, [r2, #0]
 8002460:	4b07      	ldr	r3, [pc, #28]	; (8002480 <sd_freespace+0x68>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	e000      	b.n	8002468 <sd_freespace+0x50>
	}
	else {
		return 0;
 8002466:	2300      	movs	r3, #0
	}

}
 8002468:	4618      	mov	r0, r3
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20001450 	.word	0x20001450
 8002470:	200013c0 	.word	0x200013c0
 8002474:	200013c4 	.word	0x200013c4
 8002478:	0800d4ac 	.word	0x0800d4ac
 800247c:	3fe00000 	.word	0x3fe00000
 8002480:	200013cc 	.word	0x200013cc

08002484 <sd_totalspace>:

uint32_t sd_totalspace() {
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
	if(sdReady) {
 8002488:	4b14      	ldr	r3, [pc, #80]	; (80024dc <sd_totalspace+0x58>)
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d021      	beq.n	80024d4 <sd_totalspace+0x50>
		f_getfree("", &fre_clust, &pfs);
 8002490:	4a13      	ldr	r2, [pc, #76]	; (80024e0 <sd_totalspace+0x5c>)
 8002492:	4914      	ldr	r1, [pc, #80]	; (80024e4 <sd_totalspace+0x60>)
 8002494:	4814      	ldr	r0, [pc, #80]	; (80024e8 <sd_totalspace+0x64>)
 8002496:	f007 fef7 	bl	800a288 <f_getfree>
		return total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 800249a:	4b11      	ldr	r3, [pc, #68]	; (80024e0 <sd_totalspace+0x5c>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	695b      	ldr	r3, [r3, #20]
 80024a0:	3b02      	subs	r3, #2
 80024a2:	4a0f      	ldr	r2, [pc, #60]	; (80024e0 <sd_totalspace+0x5c>)
 80024a4:	6812      	ldr	r2, [r2, #0]
 80024a6:	8952      	ldrh	r2, [r2, #10]
 80024a8:	fb02 f303 	mul.w	r3, r2, r3
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7fe f831 	bl	8000514 <__aeabi_ui2d>
 80024b2:	f04f 0200 	mov.w	r2, #0
 80024b6:	4b0d      	ldr	r3, [pc, #52]	; (80024ec <sd_totalspace+0x68>)
 80024b8:	f7fe f8a6 	bl	8000608 <__aeabi_dmul>
 80024bc:	4602      	mov	r2, r0
 80024be:	460b      	mov	r3, r1
 80024c0:	4610      	mov	r0, r2
 80024c2:	4619      	mov	r1, r3
 80024c4:	f7fe fb78 	bl	8000bb8 <__aeabi_d2uiz>
 80024c8:	4603      	mov	r3, r0
 80024ca:	4a09      	ldr	r2, [pc, #36]	; (80024f0 <sd_totalspace+0x6c>)
 80024cc:	6013      	str	r3, [r2, #0]
 80024ce:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <sd_totalspace+0x6c>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	e000      	b.n	80024d6 <sd_totalspace+0x52>
	}
	else {
		return 0;
 80024d4:	2300      	movs	r3, #0
	}

}
 80024d6:	4618      	mov	r0, r3
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	20001450 	.word	0x20001450
 80024e0:	200013c0 	.word	0x200013c0
 80024e4:	200013c4 	.word	0x200013c4
 80024e8:	0800d4ac 	.word	0x0800d4ac
 80024ec:	3fe00000 	.word	0x3fe00000
 80024f0:	200013c8 	.word	0x200013c8

080024f4 <sd_readfile>:

void sd_readfile() {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
	if(sdReady) {
 80024f8:	4b13      	ldr	r3, [pc, #76]	; (8002548 <sd_readfile+0x54>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d020      	beq.n	8002542 <sd_readfile+0x4e>
	fresult = f_open(&fil, "file1.txt", FA_READ); //tu odczyt
 8002500:	2201      	movs	r2, #1
 8002502:	4912      	ldr	r1, [pc, #72]	; (800254c <sd_readfile+0x58>)
 8002504:	4812      	ldr	r0, [pc, #72]	; (8002550 <sd_readfile+0x5c>)
 8002506:	f007 f9a5 	bl	8009854 <f_open>
 800250a:	4603      	mov	r3, r0
 800250c:	461a      	mov	r2, r3
 800250e:	4b11      	ldr	r3, [pc, #68]	; (8002554 <sd_readfile+0x60>)
 8002510:	701a      	strb	r2, [r3, #0]
		if(fresult==FR_OK) {
 8002512:	4b10      	ldr	r3, [pc, #64]	; (8002554 <sd_readfile+0x60>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d110      	bne.n	800253c <sd_readfile+0x48>
			send_uart("opening file1.txt, data: \n\r");
 800251a:	480f      	ldr	r0, [pc, #60]	; (8002558 <sd_readfile+0x64>)
 800251c:	f7fe fe84 	bl	8001228 <send_uart>
			f_read(&fil, buffer, f_size(&fil), &br);
 8002520:	4b0b      	ldr	r3, [pc, #44]	; (8002550 <sd_readfile+0x5c>)
 8002522:	68da      	ldr	r2, [r3, #12]
 8002524:	4b0d      	ldr	r3, [pc, #52]	; (800255c <sd_readfile+0x68>)
 8002526:	490e      	ldr	r1, [pc, #56]	; (8002560 <sd_readfile+0x6c>)
 8002528:	4809      	ldr	r0, [pc, #36]	; (8002550 <sd_readfile+0x5c>)
 800252a:	f007 fb51 	bl	8009bd0 <f_read>
			send_uart(buffer);
 800252e:	480c      	ldr	r0, [pc, #48]	; (8002560 <sd_readfile+0x6c>)
 8002530:	f7fe fe7a 	bl	8001228 <send_uart>
			send_uart("\n\r");
 8002534:	480b      	ldr	r0, [pc, #44]	; (8002564 <sd_readfile+0x70>)
 8002536:	f7fe fe77 	bl	8001228 <send_uart>
		}
		else {
			send_uart("error while opening file... \n\r");
		}
	}
}
 800253a:	e002      	b.n	8002542 <sd_readfile+0x4e>
			send_uart("error while opening file... \n\r");
 800253c:	480a      	ldr	r0, [pc, #40]	; (8002568 <sd_readfile+0x74>)
 800253e:	f7fe fe73 	bl	8001228 <send_uart>
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20001450 	.word	0x20001450
 800254c:	0800d4dc 	.word	0x0800d4dc
 8002550:	20001188 	.word	0x20001188
 8002554:	200013b8 	.word	0x200013b8
 8002558:	0800d4e8 	.word	0x0800d4e8
 800255c:	200013bc 	.word	0x200013bc
 8002560:	200013d0 	.word	0x200013d0
 8002564:	0800d504 	.word	0x0800d504
 8002568:	0800d508 	.word	0x0800d508

0800256c <sd_writefile>:

void sd_writefile() {
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
	if(sdReady) {
 8002570:	4b0a      	ldr	r3, [pc, #40]	; (800259c <sd_writefile+0x30>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d00f      	beq.n	8002598 <sd_writefile+0x2c>
		fresult = f_open(&fil, "file1.txt", FA_CREATE_ALWAYS | FA_READ | FA_WRITE); // TU ZAPIS
 8002578:	220b      	movs	r2, #11
 800257a:	4909      	ldr	r1, [pc, #36]	; (80025a0 <sd_writefile+0x34>)
 800257c:	4809      	ldr	r0, [pc, #36]	; (80025a4 <sd_writefile+0x38>)
 800257e:	f007 f969 	bl	8009854 <f_open>
 8002582:	4603      	mov	r3, r0
 8002584:	461a      	mov	r2, r3
 8002586:	4b08      	ldr	r3, [pc, #32]	; (80025a8 <sd_writefile+0x3c>)
 8002588:	701a      	strb	r2, [r3, #0]
		/* Writing text */
		f_puts("test test test", &fil);
 800258a:	4906      	ldr	r1, [pc, #24]	; (80025a4 <sd_writefile+0x38>)
 800258c:	4807      	ldr	r0, [pc, #28]	; (80025ac <sd_writefile+0x40>)
 800258e:	f007 ffa7 	bl	800a4e0 <f_puts>
		send_uart("file written \n\r");
 8002592:	4807      	ldr	r0, [pc, #28]	; (80025b0 <sd_writefile+0x44>)
 8002594:	f7fe fe48 	bl	8001228 <send_uart>
	}
}
 8002598:	bf00      	nop
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20001450 	.word	0x20001450
 80025a0:	0800d4dc 	.word	0x0800d4dc
 80025a4:	20001188 	.word	0x20001188
 80025a8:	200013b8 	.word	0x200013b8
 80025ac:	0800d528 	.word	0x0800d528
 80025b0:	0800d538 	.word	0x0800d538

080025b4 <sd_closefile>:

void sd_closefile() {
 80025b4:	b580      	push	{r7, lr}
 80025b6:	af00      	add	r7, sp, #0
	if(sdReady) {
 80025b8:	4b07      	ldr	r3, [pc, #28]	; (80025d8 <sd_closefile+0x24>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d009      	beq.n	80025d4 <sd_closefile+0x20>
		fresult = f_close(&fil);
 80025c0:	4806      	ldr	r0, [pc, #24]	; (80025dc <sd_closefile+0x28>)
 80025c2:	f007 fe37 	bl	800a234 <f_close>
 80025c6:	4603      	mov	r3, r0
 80025c8:	461a      	mov	r2, r3
 80025ca:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <sd_closefile+0x2c>)
 80025cc:	701a      	strb	r2, [r3, #0]
		send_uart("closing file\n\r");
 80025ce:	4805      	ldr	r0, [pc, #20]	; (80025e4 <sd_closefile+0x30>)
 80025d0:	f7fe fe2a 	bl	8001228 <send_uart>
	}
}
 80025d4:	bf00      	nop
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20001450 	.word	0x20001450
 80025dc:	20001188 	.word	0x20001188
 80025e0:	200013b8 	.word	0x200013b8
 80025e4:	0800d548 	.word	0x0800d548

080025e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	607b      	str	r3, [r7, #4]
 80025f2:	4b10      	ldr	r3, [pc, #64]	; (8002634 <HAL_MspInit+0x4c>)
 80025f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f6:	4a0f      	ldr	r2, [pc, #60]	; (8002634 <HAL_MspInit+0x4c>)
 80025f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025fc:	6453      	str	r3, [r2, #68]	; 0x44
 80025fe:	4b0d      	ldr	r3, [pc, #52]	; (8002634 <HAL_MspInit+0x4c>)
 8002600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002602:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002606:	607b      	str	r3, [r7, #4]
 8002608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	603b      	str	r3, [r7, #0]
 800260e:	4b09      	ldr	r3, [pc, #36]	; (8002634 <HAL_MspInit+0x4c>)
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	4a08      	ldr	r2, [pc, #32]	; (8002634 <HAL_MspInit+0x4c>)
 8002614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002618:	6413      	str	r3, [r2, #64]	; 0x40
 800261a:	4b06      	ldr	r3, [pc, #24]	; (8002634 <HAL_MspInit+0x4c>)
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002622:	603b      	str	r3, [r7, #0]
 8002624:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40023800 	.word	0x40023800

08002638 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b08a      	sub	sp, #40	; 0x28
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002640:	f107 0314 	add.w	r3, r7, #20
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	605a      	str	r2, [r3, #4]
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	60da      	str	r2, [r3, #12]
 800264e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a17      	ldr	r2, [pc, #92]	; (80026b4 <HAL_ADC_MspInit+0x7c>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d127      	bne.n	80026aa <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	4b16      	ldr	r3, [pc, #88]	; (80026b8 <HAL_ADC_MspInit+0x80>)
 8002660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002662:	4a15      	ldr	r2, [pc, #84]	; (80026b8 <HAL_ADC_MspInit+0x80>)
 8002664:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002668:	6453      	str	r3, [r2, #68]	; 0x44
 800266a:	4b13      	ldr	r3, [pc, #76]	; (80026b8 <HAL_ADC_MspInit+0x80>)
 800266c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002672:	613b      	str	r3, [r7, #16]
 8002674:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	4b0f      	ldr	r3, [pc, #60]	; (80026b8 <HAL_ADC_MspInit+0x80>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267e:	4a0e      	ldr	r2, [pc, #56]	; (80026b8 <HAL_ADC_MspInit+0x80>)
 8002680:	f043 0301 	orr.w	r3, r3, #1
 8002684:	6313      	str	r3, [r2, #48]	; 0x30
 8002686:	4b0c      	ldr	r3, [pc, #48]	; (80026b8 <HAL_ADC_MspInit+0x80>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC1_IN0_INT_Pin|ADC1_IN1_INT_Pin|ADC1_IN2_INT_Pin|ADC1_IN3_INT_Pin;
 8002692:	230f      	movs	r3, #15
 8002694:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002696:	2303      	movs	r3, #3
 8002698:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269a:	2300      	movs	r3, #0
 800269c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800269e:	f107 0314 	add.w	r3, r7, #20
 80026a2:	4619      	mov	r1, r3
 80026a4:	4805      	ldr	r0, [pc, #20]	; (80026bc <HAL_ADC_MspInit+0x84>)
 80026a6:	f001 feab 	bl	8004400 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80026aa:	bf00      	nop
 80026ac:	3728      	adds	r7, #40	; 0x28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40012000 	.word	0x40012000
 80026b8:	40023800 	.word	0x40023800
 80026bc:	40020000 	.word	0x40020000

080026c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08c      	sub	sp, #48	; 0x30
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c8:	f107 031c 	add.w	r3, r7, #28
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	605a      	str	r2, [r3, #4]
 80026d2:	609a      	str	r2, [r3, #8]
 80026d4:	60da      	str	r2, [r3, #12]
 80026d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a3b      	ldr	r2, [pc, #236]	; (80027cc <HAL_I2C_MspInit+0x10c>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d12c      	bne.n	800273c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026e2:	2300      	movs	r3, #0
 80026e4:	61bb      	str	r3, [r7, #24]
 80026e6:	4b3a      	ldr	r3, [pc, #232]	; (80027d0 <HAL_I2C_MspInit+0x110>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ea:	4a39      	ldr	r2, [pc, #228]	; (80027d0 <HAL_I2C_MspInit+0x110>)
 80026ec:	f043 0302 	orr.w	r3, r3, #2
 80026f0:	6313      	str	r3, [r2, #48]	; 0x30
 80026f2:	4b37      	ldr	r3, [pc, #220]	; (80027d0 <HAL_I2C_MspInit+0x110>)
 80026f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	61bb      	str	r3, [r7, #24]
 80026fc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_OLED_Pin|SDA_OLED_Pin;
 80026fe:	23c0      	movs	r3, #192	; 0xc0
 8002700:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002702:	2312      	movs	r3, #18
 8002704:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002706:	2300      	movs	r3, #0
 8002708:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800270a:	2303      	movs	r3, #3
 800270c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800270e:	2304      	movs	r3, #4
 8002710:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002712:	f107 031c 	add.w	r3, r7, #28
 8002716:	4619      	mov	r1, r3
 8002718:	482e      	ldr	r0, [pc, #184]	; (80027d4 <HAL_I2C_MspInit+0x114>)
 800271a:	f001 fe71 	bl	8004400 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	617b      	str	r3, [r7, #20]
 8002722:	4b2b      	ldr	r3, [pc, #172]	; (80027d0 <HAL_I2C_MspInit+0x110>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002726:	4a2a      	ldr	r2, [pc, #168]	; (80027d0 <HAL_I2C_MspInit+0x110>)
 8002728:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800272c:	6413      	str	r3, [r2, #64]	; 0x40
 800272e:	4b28      	ldr	r3, [pc, #160]	; (80027d0 <HAL_I2C_MspInit+0x110>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002736:	617b      	str	r3, [r7, #20]
 8002738:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800273a:	e042      	b.n	80027c2 <HAL_I2C_MspInit+0x102>
  else if(hi2c->Instance==I2C2)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a25      	ldr	r2, [pc, #148]	; (80027d8 <HAL_I2C_MspInit+0x118>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d13d      	bne.n	80027c2 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	613b      	str	r3, [r7, #16]
 800274a:	4b21      	ldr	r3, [pc, #132]	; (80027d0 <HAL_I2C_MspInit+0x110>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a20      	ldr	r2, [pc, #128]	; (80027d0 <HAL_I2C_MspInit+0x110>)
 8002750:	f043 0302 	orr.w	r3, r3, #2
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b1e      	ldr	r3, [pc, #120]	; (80027d0 <HAL_I2C_MspInit+0x110>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	613b      	str	r3, [r7, #16]
 8002760:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SCL_ADS_Pin;
 8002762:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002766:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002768:	2312      	movs	r3, #18
 800276a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276c:	2300      	movs	r3, #0
 800276e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002770:	2303      	movs	r3, #3
 8002772:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002774:	2304      	movs	r3, #4
 8002776:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SCL_ADS_GPIO_Port, &GPIO_InitStruct);
 8002778:	f107 031c 	add.w	r3, r7, #28
 800277c:	4619      	mov	r1, r3
 800277e:	4815      	ldr	r0, [pc, #84]	; (80027d4 <HAL_I2C_MspInit+0x114>)
 8002780:	f001 fe3e 	bl	8004400 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SDA_ADS_Pin;
 8002784:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800278a:	2312      	movs	r3, #18
 800278c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002792:	2303      	movs	r3, #3
 8002794:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002796:	2309      	movs	r3, #9
 8002798:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SDA_ADS_GPIO_Port, &GPIO_InitStruct);
 800279a:	f107 031c 	add.w	r3, r7, #28
 800279e:	4619      	mov	r1, r3
 80027a0:	480c      	ldr	r0, [pc, #48]	; (80027d4 <HAL_I2C_MspInit+0x114>)
 80027a2:	f001 fe2d 	bl	8004400 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	60fb      	str	r3, [r7, #12]
 80027aa:	4b09      	ldr	r3, [pc, #36]	; (80027d0 <HAL_I2C_MspInit+0x110>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	4a08      	ldr	r2, [pc, #32]	; (80027d0 <HAL_I2C_MspInit+0x110>)
 80027b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80027b4:	6413      	str	r3, [r2, #64]	; 0x40
 80027b6:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <HAL_I2C_MspInit+0x110>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027be:	60fb      	str	r3, [r7, #12]
 80027c0:	68fb      	ldr	r3, [r7, #12]
}
 80027c2:	bf00      	nop
 80027c4:	3730      	adds	r7, #48	; 0x30
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	40005400 	.word	0x40005400
 80027d0:	40023800 	.word	0x40023800
 80027d4:	40020400 	.word	0x40020400
 80027d8:	40005800 	.word	0x40005800

080027dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b08a      	sub	sp, #40	; 0x28
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e4:	f107 0314 	add.w	r3, r7, #20
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	609a      	str	r2, [r3, #8]
 80027f0:	60da      	str	r2, [r3, #12]
 80027f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a19      	ldr	r2, [pc, #100]	; (8002860 <HAL_SPI_MspInit+0x84>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d12b      	bne.n	8002856 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	4b18      	ldr	r3, [pc, #96]	; (8002864 <HAL_SPI_MspInit+0x88>)
 8002804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002806:	4a17      	ldr	r2, [pc, #92]	; (8002864 <HAL_SPI_MspInit+0x88>)
 8002808:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800280c:	6453      	str	r3, [r2, #68]	; 0x44
 800280e:	4b15      	ldr	r3, [pc, #84]	; (8002864 <HAL_SPI_MspInit+0x88>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	4b11      	ldr	r3, [pc, #68]	; (8002864 <HAL_SPI_MspInit+0x88>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	4a10      	ldr	r2, [pc, #64]	; (8002864 <HAL_SPI_MspInit+0x88>)
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	6313      	str	r3, [r2, #48]	; 0x30
 800282a:	4b0e      	ldr	r3, [pc, #56]	; (8002864 <HAL_SPI_MspInit+0x88>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_SD_Pin|MISO_SD_Pin|MOSI_SD_Pin;
 8002836:	23e0      	movs	r3, #224	; 0xe0
 8002838:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283a:	2302      	movs	r3, #2
 800283c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002842:	2303      	movs	r3, #3
 8002844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002846:	2305      	movs	r3, #5
 8002848:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800284a:	f107 0314 	add.w	r3, r7, #20
 800284e:	4619      	mov	r1, r3
 8002850:	4805      	ldr	r0, [pc, #20]	; (8002868 <HAL_SPI_MspInit+0x8c>)
 8002852:	f001 fdd5 	bl	8004400 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002856:	bf00      	nop
 8002858:	3728      	adds	r7, #40	; 0x28
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	40013000 	.word	0x40013000
 8002864:	40023800 	.word	0x40023800
 8002868:	40020000 	.word	0x40020000

0800286c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b08a      	sub	sp, #40	; 0x28
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
 8002882:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a21      	ldr	r2, [pc, #132]	; (8002910 <HAL_TIM_Encoder_MspInit+0xa4>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d13c      	bne.n	8002908 <HAL_TIM_Encoder_MspInit+0x9c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	613b      	str	r3, [r7, #16]
 8002892:	4b20      	ldr	r3, [pc, #128]	; (8002914 <HAL_TIM_Encoder_MspInit+0xa8>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	4a1f      	ldr	r2, [pc, #124]	; (8002914 <HAL_TIM_Encoder_MspInit+0xa8>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6453      	str	r3, [r2, #68]	; 0x44
 800289e:	4b1d      	ldr	r3, [pc, #116]	; (8002914 <HAL_TIM_Encoder_MspInit+0xa8>)
 80028a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	613b      	str	r3, [r7, #16]
 80028a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028aa:	2300      	movs	r3, #0
 80028ac:	60fb      	str	r3, [r7, #12]
 80028ae:	4b19      	ldr	r3, [pc, #100]	; (8002914 <HAL_TIM_Encoder_MspInit+0xa8>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	4a18      	ldr	r2, [pc, #96]	; (8002914 <HAL_TIM_Encoder_MspInit+0xa8>)
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ba:	4b16      	ldr	r3, [pc, #88]	; (8002914 <HAL_TIM_Encoder_MspInit+0xa8>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	60fb      	str	r3, [r7, #12]
 80028c4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 80028c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80028ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028cc:	2302      	movs	r3, #2
 80028ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d0:	2300      	movs	r3, #0
 80028d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d4:	2300      	movs	r3, #0
 80028d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80028d8:	2301      	movs	r3, #1
 80028da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028dc:	f107 0314 	add.w	r3, r7, #20
 80028e0:	4619      	mov	r1, r3
 80028e2:	480d      	ldr	r0, [pc, #52]	; (8002918 <HAL_TIM_Encoder_MspInit+0xac>)
 80028e4:	f001 fd8c 	bl	8004400 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80028e8:	2200      	movs	r2, #0
 80028ea:	2100      	movs	r1, #0
 80028ec:	2019      	movs	r0, #25
 80028ee:	f001 fd50 	bl	8004392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80028f2:	2019      	movs	r0, #25
 80028f4:	f001 fd69 	bl	80043ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80028f8:	2200      	movs	r2, #0
 80028fa:	2100      	movs	r1, #0
 80028fc:	201a      	movs	r0, #26
 80028fe:	f001 fd48 	bl	8004392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002902:	201a      	movs	r0, #26
 8002904:	f001 fd61 	bl	80043ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002908:	bf00      	nop
 800290a:	3728      	adds	r7, #40	; 0x28
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40010000 	.word	0x40010000
 8002914:	40023800 	.word	0x40023800
 8002918:	40020000 	.word	0x40020000

0800291c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800292c:	d116      	bne.n	800295c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800292e:	2300      	movs	r3, #0
 8002930:	617b      	str	r3, [r7, #20]
 8002932:	4b28      	ldr	r3, [pc, #160]	; (80029d4 <HAL_TIM_Base_MspInit+0xb8>)
 8002934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002936:	4a27      	ldr	r2, [pc, #156]	; (80029d4 <HAL_TIM_Base_MspInit+0xb8>)
 8002938:	f043 0301 	orr.w	r3, r3, #1
 800293c:	6413      	str	r3, [r2, #64]	; 0x40
 800293e:	4b25      	ldr	r3, [pc, #148]	; (80029d4 <HAL_TIM_Base_MspInit+0xb8>)
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	617b      	str	r3, [r7, #20]
 8002948:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800294a:	2200      	movs	r2, #0
 800294c:	2100      	movs	r1, #0
 800294e:	201c      	movs	r0, #28
 8002950:	f001 fd1f 	bl	8004392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002954:	201c      	movs	r0, #28
 8002956:	f001 fd38 	bl	80043ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800295a:	e036      	b.n	80029ca <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a1d      	ldr	r2, [pc, #116]	; (80029d8 <HAL_TIM_Base_MspInit+0xbc>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d116      	bne.n	8002994 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	613b      	str	r3, [r7, #16]
 800296a:	4b1a      	ldr	r3, [pc, #104]	; (80029d4 <HAL_TIM_Base_MspInit+0xb8>)
 800296c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296e:	4a19      	ldr	r2, [pc, #100]	; (80029d4 <HAL_TIM_Base_MspInit+0xb8>)
 8002970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002974:	6453      	str	r3, [r2, #68]	; 0x44
 8002976:	4b17      	ldr	r3, [pc, #92]	; (80029d4 <HAL_TIM_Base_MspInit+0xb8>)
 8002978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800297a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002982:	2200      	movs	r2, #0
 8002984:	2100      	movs	r1, #0
 8002986:	2019      	movs	r0, #25
 8002988:	f001 fd03 	bl	8004392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800298c:	2019      	movs	r0, #25
 800298e:	f001 fd1c 	bl	80043ca <HAL_NVIC_EnableIRQ>
}
 8002992:	e01a      	b.n	80029ca <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a10      	ldr	r2, [pc, #64]	; (80029dc <HAL_TIM_Base_MspInit+0xc0>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d115      	bne.n	80029ca <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	60fb      	str	r3, [r7, #12]
 80029a2:	4b0c      	ldr	r3, [pc, #48]	; (80029d4 <HAL_TIM_Base_MspInit+0xb8>)
 80029a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a6:	4a0b      	ldr	r2, [pc, #44]	; (80029d4 <HAL_TIM_Base_MspInit+0xb8>)
 80029a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029ac:	6453      	str	r3, [r2, #68]	; 0x44
 80029ae:	4b09      	ldr	r3, [pc, #36]	; (80029d4 <HAL_TIM_Base_MspInit+0xb8>)
 80029b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029b6:	60fb      	str	r3, [r7, #12]
 80029b8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80029ba:	2200      	movs	r2, #0
 80029bc:	2100      	movs	r1, #0
 80029be:	201a      	movs	r0, #26
 80029c0:	f001 fce7 	bl	8004392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80029c4:	201a      	movs	r0, #26
 80029c6:	f001 fd00 	bl	80043ca <HAL_NVIC_EnableIRQ>
}
 80029ca:	bf00      	nop
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	40023800 	.word	0x40023800
 80029d8:	40014400 	.word	0x40014400
 80029dc:	40014800 	.word	0x40014800

080029e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08a      	sub	sp, #40	; 0x28
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e8:	f107 0314 	add.w	r3, r7, #20
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	60da      	str	r2, [r3, #12]
 80029f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a19      	ldr	r2, [pc, #100]	; (8002a64 <HAL_UART_MspInit+0x84>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d12c      	bne.n	8002a5c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	613b      	str	r3, [r7, #16]
 8002a06:	4b18      	ldr	r3, [pc, #96]	; (8002a68 <HAL_UART_MspInit+0x88>)
 8002a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0a:	4a17      	ldr	r2, [pc, #92]	; (8002a68 <HAL_UART_MspInit+0x88>)
 8002a0c:	f043 0320 	orr.w	r3, r3, #32
 8002a10:	6453      	str	r3, [r2, #68]	; 0x44
 8002a12:	4b15      	ldr	r3, [pc, #84]	; (8002a68 <HAL_UART_MspInit+0x88>)
 8002a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a16:	f003 0320 	and.w	r3, r3, #32
 8002a1a:	613b      	str	r3, [r7, #16]
 8002a1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a1e:	2300      	movs	r3, #0
 8002a20:	60fb      	str	r3, [r7, #12]
 8002a22:	4b11      	ldr	r3, [pc, #68]	; (8002a68 <HAL_UART_MspInit+0x88>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a26:	4a10      	ldr	r2, [pc, #64]	; (8002a68 <HAL_UART_MspInit+0x88>)
 8002a28:	f043 0301 	orr.w	r3, r3, #1
 8002a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a2e:	4b0e      	ldr	r3, [pc, #56]	; (8002a68 <HAL_UART_MspInit+0x88>)
 8002a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	60fb      	str	r3, [r7, #12]
 8002a38:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002a3a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002a3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a40:	2302      	movs	r3, #2
 8002a42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a44:	2300      	movs	r3, #0
 8002a46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002a4c:	2308      	movs	r3, #8
 8002a4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a50:	f107 0314 	add.w	r3, r7, #20
 8002a54:	4619      	mov	r1, r3
 8002a56:	4805      	ldr	r0, [pc, #20]	; (8002a6c <HAL_UART_MspInit+0x8c>)
 8002a58:	f001 fcd2 	bl	8004400 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002a5c:	bf00      	nop
 8002a5e:	3728      	adds	r7, #40	; 0x28
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40011400 	.word	0x40011400
 8002a68:	40023800 	.word	0x40023800
 8002a6c:	40020000 	.word	0x40020000

08002a70 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8002a74:	4b0e      	ldr	r3, [pc, #56]	; (8002ab0 <SDTimer_Handler+0x40>)
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d006      	beq.n	8002a8c <SDTimer_Handler+0x1c>
    Timer1--;
 8002a7e:	4b0c      	ldr	r3, [pc, #48]	; (8002ab0 <SDTimer_Handler+0x40>)
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	3b01      	subs	r3, #1
 8002a86:	b2da      	uxtb	r2, r3
 8002a88:	4b09      	ldr	r3, [pc, #36]	; (8002ab0 <SDTimer_Handler+0x40>)
 8002a8a:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 8002a8c:	4b09      	ldr	r3, [pc, #36]	; (8002ab4 <SDTimer_Handler+0x44>)
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d006      	beq.n	8002aa4 <SDTimer_Handler+0x34>
    Timer2--;
 8002a96:	4b07      	ldr	r3, [pc, #28]	; (8002ab4 <SDTimer_Handler+0x44>)
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	3b01      	subs	r3, #1
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	4b04      	ldr	r3, [pc, #16]	; (8002ab4 <SDTimer_Handler+0x44>)
 8002aa2:	701a      	strb	r2, [r3, #0]
}
 8002aa4:	bf00      	nop
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	20001452 	.word	0x20001452
 8002ab4:	20001453 	.word	0x20001453

08002ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002abc:	e7fe      	b.n	8002abc <NMI_Handler+0x4>

08002abe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002abe:	b480      	push	{r7}
 8002ac0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ac2:	e7fe      	b.n	8002ac2 <HardFault_Handler+0x4>

08002ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ac8:	e7fe      	b.n	8002ac8 <MemManage_Handler+0x4>

08002aca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aca:	b480      	push	{r7}
 8002acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ace:	e7fe      	b.n	8002ace <BusFault_Handler+0x4>

08002ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ad4:	e7fe      	b.n	8002ad4 <UsageFault_Handler+0x4>

08002ad6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ae8:	bf00      	nop
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002af2:	b480      	push	{r7}
 8002af4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002af6:	bf00      	nop
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 8002b04:	4b0a      	ldr	r3, [pc, #40]	; (8002b30 <SysTick_Handler+0x30>)
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	b2da      	uxtb	r2, r3
 8002b0e:	4b08      	ldr	r3, [pc, #32]	; (8002b30 <SysTick_Handler+0x30>)
 8002b10:	701a      	strb	r2, [r3, #0]
	  if(FatFsCnt >= 10)
 8002b12:	4b07      	ldr	r3, [pc, #28]	; (8002b30 <SysTick_Handler+0x30>)
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	2b09      	cmp	r3, #9
 8002b1a:	d904      	bls.n	8002b26 <SysTick_Handler+0x26>
	  {
	    FatFsCnt = 0;
 8002b1c:	4b04      	ldr	r3, [pc, #16]	; (8002b30 <SysTick_Handler+0x30>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	701a      	strb	r2, [r3, #0]
	    SDTimer_Handler();
 8002b22:	f7ff ffa5 	bl	8002a70 <SDTimer_Handler>
	  }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b26:	f001 f8a3 	bl	8003c70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b2a:	bf00      	nop
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	20001451 	.word	0x20001451

08002b34 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_BTN_Pin);
 8002b38:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002b3c:	f001 fe16 	bl	800476c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002b40:	bf00      	nop
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b48:	4803      	ldr	r0, [pc, #12]	; (8002b58 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8002b4a:	f003 fef3 	bl	8006934 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8002b4e:	4803      	ldr	r0, [pc, #12]	; (8002b5c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8002b50:	f003 fef0 	bl	8006934 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002b54:	bf00      	nop
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	200009ec 	.word	0x200009ec
 8002b5c:	20000a7c 	.word	0x20000a7c

08002b60 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b64:	4803      	ldr	r0, [pc, #12]	; (8002b74 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8002b66:	f003 fee5 	bl	8006934 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8002b6a:	4803      	ldr	r0, [pc, #12]	; (8002b78 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002b6c:	f003 fee2 	bl	8006934 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002b70:	bf00      	nop
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	200009ec 	.word	0x200009ec
 8002b78:	20000ac4 	.word	0x20000ac4

08002b7c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b80:	4802      	ldr	r0, [pc, #8]	; (8002b8c <TIM2_IRQHandler+0x10>)
 8002b82:	f003 fed7 	bl	8006934 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b86:	bf00      	nop
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	20000a34 	.word	0x20000a34

08002b90 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALERT_ADS_Pin);
 8002b94:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002b98:	f001 fde8 	bl	800476c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b9c:	bf00      	nop
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
  return 1;
 8002ba4:	2301      	movs	r3, #1
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <_kill>:

int _kill(int pid, int sig)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bba:	f008 fb09 	bl	800b1d0 <__errno>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2216      	movs	r2, #22
 8002bc2:	601a      	str	r2, [r3, #0]
  return -1;
 8002bc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3708      	adds	r7, #8
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <_exit>:

void _exit (int status)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f7ff ffe7 	bl	8002bb0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002be2:	e7fe      	b.n	8002be2 <_exit+0x12>

08002be4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b086      	sub	sp, #24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	617b      	str	r3, [r7, #20]
 8002bf4:	e00a      	b.n	8002c0c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bf6:	f3af 8000 	nop.w
 8002bfa:	4601      	mov	r1, r0
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	1c5a      	adds	r2, r3, #1
 8002c00:	60ba      	str	r2, [r7, #8]
 8002c02:	b2ca      	uxtb	r2, r1
 8002c04:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	3301      	adds	r3, #1
 8002c0a:	617b      	str	r3, [r7, #20]
 8002c0c:	697a      	ldr	r2, [r7, #20]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	dbf0      	blt.n	8002bf6 <_read+0x12>
  }

  return len;
 8002c14:	687b      	ldr	r3, [r7, #4]
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3718      	adds	r7, #24
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b086      	sub	sp, #24
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	60f8      	str	r0, [r7, #12]
 8002c26:	60b9      	str	r1, [r7, #8]
 8002c28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	617b      	str	r3, [r7, #20]
 8002c2e:	e009      	b.n	8002c44 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	1c5a      	adds	r2, r3, #1
 8002c34:	60ba      	str	r2, [r7, #8]
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	3301      	adds	r3, #1
 8002c42:	617b      	str	r3, [r7, #20]
 8002c44:	697a      	ldr	r2, [r7, #20]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	dbf1      	blt.n	8002c30 <_write+0x12>
  }
  return len;
 8002c4c:	687b      	ldr	r3, [r7, #4]
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3718      	adds	r7, #24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <_close>:

int _close(int file)
{
 8002c56:	b480      	push	{r7}
 8002c58:	b083      	sub	sp, #12
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr

08002c6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
 8002c76:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c7e:	605a      	str	r2, [r3, #4]
  return 0;
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr

08002c8e <_isatty>:

int _isatty(int file)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	b083      	sub	sp, #12
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c96:	2301      	movs	r3, #1
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3714      	adds	r7, #20
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
	...

08002cc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cc8:	4a14      	ldr	r2, [pc, #80]	; (8002d1c <_sbrk+0x5c>)
 8002cca:	4b15      	ldr	r3, [pc, #84]	; (8002d20 <_sbrk+0x60>)
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cd4:	4b13      	ldr	r3, [pc, #76]	; (8002d24 <_sbrk+0x64>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d102      	bne.n	8002ce2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cdc:	4b11      	ldr	r3, [pc, #68]	; (8002d24 <_sbrk+0x64>)
 8002cde:	4a12      	ldr	r2, [pc, #72]	; (8002d28 <_sbrk+0x68>)
 8002ce0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ce2:	4b10      	ldr	r3, [pc, #64]	; (8002d24 <_sbrk+0x64>)
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4413      	add	r3, r2
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d207      	bcs.n	8002d00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cf0:	f008 fa6e 	bl	800b1d0 <__errno>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	220c      	movs	r2, #12
 8002cf8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfe:	e009      	b.n	8002d14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d00:	4b08      	ldr	r3, [pc, #32]	; (8002d24 <_sbrk+0x64>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d06:	4b07      	ldr	r3, [pc, #28]	; (8002d24 <_sbrk+0x64>)
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	4a05      	ldr	r2, [pc, #20]	; (8002d24 <_sbrk+0x64>)
 8002d10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d12:	68fb      	ldr	r3, [r7, #12]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3718      	adds	r7, #24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	20020000 	.word	0x20020000
 8002d20:	00000400 	.word	0x00000400
 8002d24:	20001454 	.word	0x20001454
 8002d28:	200019f8 	.word	0x200019f8

08002d2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d30:	4b06      	ldr	r3, [pc, #24]	; (8002d4c <SystemInit+0x20>)
 8002d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d36:	4a05      	ldr	r2, [pc, #20]	; (8002d4c <SystemInit+0x20>)
 8002d38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d40:	bf00      	nop
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8002d58:	f000 ff9e 	bl	8003c98 <HAL_GetTick>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	4a04      	ldr	r2, [pc, #16]	; (8002d70 <SPI_Timer_On+0x20>)
 8002d60:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8002d62:	4a04      	ldr	r2, [pc, #16]	; (8002d74 <SPI_Timer_On+0x24>)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6013      	str	r3, [r2, #0]
}
 8002d68:	bf00      	nop
 8002d6a:	3708      	adds	r7, #8
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	2000145c 	.word	0x2000145c
 8002d74:	20001460 	.word	0x20001460

08002d78 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8002d7c:	f000 ff8c 	bl	8003c98 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	4b06      	ldr	r3, [pc, #24]	; (8002d9c <SPI_Timer_Status+0x24>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	1ad2      	subs	r2, r2, r3
 8002d88:	4b05      	ldr	r3, [pc, #20]	; (8002da0 <SPI_Timer_Status+0x28>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	bf34      	ite	cc
 8002d90:	2301      	movcc	r3, #1
 8002d92:	2300      	movcs	r3, #0
 8002d94:	b2db      	uxtb	r3, r3
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	2000145c 	.word	0x2000145c
 8002da0:	20001460 	.word	0x20001460

08002da4 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b086      	sub	sp, #24
 8002da8:	af02      	add	r7, sp, #8
 8002daa:	4603      	mov	r3, r0
 8002dac:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8002dae:	f107 020f 	add.w	r2, r7, #15
 8002db2:	1df9      	adds	r1, r7, #7
 8002db4:	2332      	movs	r3, #50	; 0x32
 8002db6:	9300      	str	r3, [sp, #0]
 8002db8:	2301      	movs	r3, #1
 8002dba:	4804      	ldr	r0, [pc, #16]	; (8002dcc <xchg_spi+0x28>)
 8002dbc:	f002 ff67 	bl	8005c8e <HAL_SPI_TransmitReceive>
    return rxDat;
 8002dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	20000994 	.word	0x20000994

08002dd0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8002dd0:	b590      	push	{r4, r7, lr}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8002dda:	2300      	movs	r3, #0
 8002ddc:	60fb      	str	r3, [r7, #12]
 8002dde:	e00a      	b.n	8002df6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	18d4      	adds	r4, r2, r3
 8002de6:	20ff      	movs	r0, #255	; 0xff
 8002de8:	f7ff ffdc 	bl	8002da4 <xchg_spi>
 8002dec:	4603      	mov	r3, r0
 8002dee:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	3301      	adds	r3, #1
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d3f0      	bcc.n	8002de0 <rcvr_spi_multi+0x10>
	}
}
 8002dfe:	bf00      	nop
 8002e00:	bf00      	nop
 8002e02:	3714      	adds	r7, #20
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd90      	pop	{r4, r7, pc}

08002e08 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	f04f 33ff 	mov.w	r3, #4294967295
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	4803      	ldr	r0, [pc, #12]	; (8002e2c <xmit_spi_multi+0x24>)
 8002e1e:	f002 fdfa 	bl	8005a16 <HAL_SPI_Transmit>
}
 8002e22:	bf00      	nop
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	20000994 	.word	0x20000994

08002e30 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8002e38:	f000 ff2e 	bl	8003c98 <HAL_GetTick>
 8002e3c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8002e42:	20ff      	movs	r0, #255	; 0xff
 8002e44:	f7ff ffae 	bl	8002da4 <xchg_spi>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8002e4c:	7bfb      	ldrb	r3, [r7, #15]
 8002e4e:	2bff      	cmp	r3, #255	; 0xff
 8002e50:	d007      	beq.n	8002e62 <wait_ready+0x32>
 8002e52:	f000 ff21 	bl	8003c98 <HAL_GetTick>
 8002e56:	4602      	mov	r2, r0
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d8ef      	bhi.n	8002e42 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8002e62:	7bfb      	ldrb	r3, [r7, #15]
 8002e64:	2bff      	cmp	r3, #255	; 0xff
 8002e66:	bf0c      	ite	eq
 8002e68:	2301      	moveq	r3, #1
 8002e6a:	2300      	movne	r3, #0
 8002e6c:	b2db      	uxtb	r3, r3
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3718      	adds	r7, #24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	2110      	movs	r1, #16
 8002e80:	4803      	ldr	r0, [pc, #12]	; (8002e90 <despiselect+0x18>)
 8002e82:	f001 fc59 	bl	8004738 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8002e86:	20ff      	movs	r0, #255	; 0xff
 8002e88:	f7ff ff8c 	bl	8002da4 <xchg_spi>

}
 8002e8c:	bf00      	nop
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40020000 	.word	0x40020000

08002e94 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8002e98:	2200      	movs	r2, #0
 8002e9a:	2110      	movs	r1, #16
 8002e9c:	4809      	ldr	r0, [pc, #36]	; (8002ec4 <spiselect+0x30>)
 8002e9e:	f001 fc4b 	bl	8004738 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8002ea2:	20ff      	movs	r0, #255	; 0xff
 8002ea4:	f7ff ff7e 	bl	8002da4 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8002ea8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002eac:	f7ff ffc0 	bl	8002e30 <wait_ready>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <spiselect+0x26>
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e002      	b.n	8002ec0 <spiselect+0x2c>

	despiselect();
 8002eba:	f7ff ffdd 	bl	8002e78 <despiselect>
	return 0;	/* Timeout */
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	40020000 	.word	0x40020000

08002ec8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8002ed2:	20c8      	movs	r0, #200	; 0xc8
 8002ed4:	f7ff ff3c 	bl	8002d50 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8002ed8:	20ff      	movs	r0, #255	; 0xff
 8002eda:	f7ff ff63 	bl	8002da4 <xchg_spi>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8002ee2:	7bfb      	ldrb	r3, [r7, #15]
 8002ee4:	2bff      	cmp	r3, #255	; 0xff
 8002ee6:	d104      	bne.n	8002ef2 <rcvr_datablock+0x2a>
 8002ee8:	f7ff ff46 	bl	8002d78 <SPI_Timer_Status>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1f2      	bne.n	8002ed8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8002ef2:	7bfb      	ldrb	r3, [r7, #15]
 8002ef4:	2bfe      	cmp	r3, #254	; 0xfe
 8002ef6:	d001      	beq.n	8002efc <rcvr_datablock+0x34>
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e00a      	b.n	8002f12 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8002efc:	6839      	ldr	r1, [r7, #0]
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f7ff ff66 	bl	8002dd0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8002f04:	20ff      	movs	r0, #255	; 0xff
 8002f06:	f7ff ff4d 	bl	8002da4 <xchg_spi>
 8002f0a:	20ff      	movs	r0, #255	; 0xff
 8002f0c:	f7ff ff4a 	bl	8002da4 <xchg_spi>

	return 1;						/* Function succeeded */
 8002f10:	2301      	movs	r3, #1
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b084      	sub	sp, #16
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
 8002f22:	460b      	mov	r3, r1
 8002f24:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8002f26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f2a:	f7ff ff81 	bl	8002e30 <wait_ready>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <xmit_datablock+0x1e>
 8002f34:	2300      	movs	r3, #0
 8002f36:	e01e      	b.n	8002f76 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8002f38:	78fb      	ldrb	r3, [r7, #3]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7ff ff32 	bl	8002da4 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8002f40:	78fb      	ldrb	r3, [r7, #3]
 8002f42:	2bfd      	cmp	r3, #253	; 0xfd
 8002f44:	d016      	beq.n	8002f74 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8002f46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f7ff ff5c 	bl	8002e08 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8002f50:	20ff      	movs	r0, #255	; 0xff
 8002f52:	f7ff ff27 	bl	8002da4 <xchg_spi>
 8002f56:	20ff      	movs	r0, #255	; 0xff
 8002f58:	f7ff ff24 	bl	8002da4 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8002f5c:	20ff      	movs	r0, #255	; 0xff
 8002f5e:	f7ff ff21 	bl	8002da4 <xchg_spi>
 8002f62:	4603      	mov	r3, r0
 8002f64:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8002f66:	7bfb      	ldrb	r3, [r7, #15]
 8002f68:	f003 031f 	and.w	r3, r3, #31
 8002f6c:	2b05      	cmp	r3, #5
 8002f6e:	d001      	beq.n	8002f74 <xmit_datablock+0x5a>
 8002f70:	2300      	movs	r3, #0
 8002f72:	e000      	b.n	8002f76 <xmit_datablock+0x5c>
	}
	return 1;
 8002f74:	2301      	movs	r3, #1
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b084      	sub	sp, #16
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	4603      	mov	r3, r0
 8002f86:	6039      	str	r1, [r7, #0]
 8002f88:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8002f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	da0e      	bge.n	8002fb0 <send_cmd+0x32>
		cmd &= 0x7F;
 8002f92:	79fb      	ldrb	r3, [r7, #7]
 8002f94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f98:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	2037      	movs	r0, #55	; 0x37
 8002f9e:	f7ff ffee 	bl	8002f7e <send_cmd>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8002fa6:	7bbb      	ldrb	r3, [r7, #14]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d901      	bls.n	8002fb0 <send_cmd+0x32>
 8002fac:	7bbb      	ldrb	r3, [r7, #14]
 8002fae:	e051      	b.n	8003054 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	2b0c      	cmp	r3, #12
 8002fb4:	d008      	beq.n	8002fc8 <send_cmd+0x4a>
		despiselect();
 8002fb6:	f7ff ff5f 	bl	8002e78 <despiselect>
		if (!spiselect()) return 0xFF;
 8002fba:	f7ff ff6b 	bl	8002e94 <spiselect>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d101      	bne.n	8002fc8 <send_cmd+0x4a>
 8002fc4:	23ff      	movs	r3, #255	; 0xff
 8002fc6:	e045      	b.n	8003054 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8002fc8:	79fb      	ldrb	r3, [r7, #7]
 8002fca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff fee7 	bl	8002da4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	0e1b      	lsrs	r3, r3, #24
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7ff fee1 	bl	8002da4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	0c1b      	lsrs	r3, r3, #16
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff fedb 	bl	8002da4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	0a1b      	lsrs	r3, r3, #8
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff fed5 	bl	8002da4 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7ff fed0 	bl	8002da4 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8003004:	2301      	movs	r3, #1
 8003006:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8003008:	79fb      	ldrb	r3, [r7, #7]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <send_cmd+0x94>
 800300e:	2395      	movs	r3, #149	; 0x95
 8003010:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	2b08      	cmp	r3, #8
 8003016:	d101      	bne.n	800301c <send_cmd+0x9e>
 8003018:	2387      	movs	r3, #135	; 0x87
 800301a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800301c:	7bfb      	ldrb	r3, [r7, #15]
 800301e:	4618      	mov	r0, r3
 8003020:	f7ff fec0 	bl	8002da4 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8003024:	79fb      	ldrb	r3, [r7, #7]
 8003026:	2b0c      	cmp	r3, #12
 8003028:	d102      	bne.n	8003030 <send_cmd+0xb2>
 800302a:	20ff      	movs	r0, #255	; 0xff
 800302c:	f7ff feba 	bl	8002da4 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8003030:	230a      	movs	r3, #10
 8003032:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8003034:	20ff      	movs	r0, #255	; 0xff
 8003036:	f7ff feb5 	bl	8002da4 <xchg_spi>
 800303a:	4603      	mov	r3, r0
 800303c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800303e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003042:	2b00      	cmp	r3, #0
 8003044:	da05      	bge.n	8003052 <send_cmd+0xd4>
 8003046:	7bfb      	ldrb	r3, [r7, #15]
 8003048:	3b01      	subs	r3, #1
 800304a:	73fb      	strb	r3, [r7, #15]
 800304c:	7bfb      	ldrb	r3, [r7, #15]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1f0      	bne.n	8003034 <send_cmd+0xb6>

	return res;							/* Return received response */
 8003052:	7bbb      	ldrb	r3, [r7, #14]
}
 8003054:	4618      	mov	r0, r3
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800305c:	b590      	push	{r4, r7, lr}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	4603      	mov	r3, r0
 8003064:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8003066:	79fb      	ldrb	r3, [r7, #7]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d001      	beq.n	8003070 <USER_SPI_initialize+0x14>
 800306c:	2301      	movs	r3, #1
 800306e:	e0d6      	b.n	800321e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8003070:	4b6d      	ldr	r3, [pc, #436]	; (8003228 <USER_SPI_initialize+0x1cc>)
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	b2db      	uxtb	r3, r3
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <USER_SPI_initialize+0x2a>
 800307e:	4b6a      	ldr	r3, [pc, #424]	; (8003228 <USER_SPI_initialize+0x1cc>)
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	b2db      	uxtb	r3, r3
 8003084:	e0cb      	b.n	800321e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8003086:	4b69      	ldr	r3, [pc, #420]	; (800322c <USER_SPI_initialize+0x1d0>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003090:	4b66      	ldr	r3, [pc, #408]	; (800322c <USER_SPI_initialize+0x1d0>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8003098:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800309a:	230a      	movs	r3, #10
 800309c:	73fb      	strb	r3, [r7, #15]
 800309e:	e005      	b.n	80030ac <USER_SPI_initialize+0x50>
 80030a0:	20ff      	movs	r0, #255	; 0xff
 80030a2:	f7ff fe7f 	bl	8002da4 <xchg_spi>
 80030a6:	7bfb      	ldrb	r3, [r7, #15]
 80030a8:	3b01      	subs	r3, #1
 80030aa:	73fb      	strb	r3, [r7, #15]
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1f6      	bne.n	80030a0 <USER_SPI_initialize+0x44>

	ty = 0;
 80030b2:	2300      	movs	r3, #0
 80030b4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80030b6:	2100      	movs	r1, #0
 80030b8:	2000      	movs	r0, #0
 80030ba:	f7ff ff60 	bl	8002f7e <send_cmd>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	f040 808b 	bne.w	80031dc <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80030c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030ca:	f7ff fe41 	bl	8002d50 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80030ce:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80030d2:	2008      	movs	r0, #8
 80030d4:	f7ff ff53 	bl	8002f7e <send_cmd>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d151      	bne.n	8003182 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80030de:	2300      	movs	r3, #0
 80030e0:	73fb      	strb	r3, [r7, #15]
 80030e2:	e00d      	b.n	8003100 <USER_SPI_initialize+0xa4>
 80030e4:	7bfc      	ldrb	r4, [r7, #15]
 80030e6:	20ff      	movs	r0, #255	; 0xff
 80030e8:	f7ff fe5c 	bl	8002da4 <xchg_spi>
 80030ec:	4603      	mov	r3, r0
 80030ee:	461a      	mov	r2, r3
 80030f0:	f104 0310 	add.w	r3, r4, #16
 80030f4:	443b      	add	r3, r7
 80030f6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80030fa:	7bfb      	ldrb	r3, [r7, #15]
 80030fc:	3301      	adds	r3, #1
 80030fe:	73fb      	strb	r3, [r7, #15]
 8003100:	7bfb      	ldrb	r3, [r7, #15]
 8003102:	2b03      	cmp	r3, #3
 8003104:	d9ee      	bls.n	80030e4 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8003106:	7abb      	ldrb	r3, [r7, #10]
 8003108:	2b01      	cmp	r3, #1
 800310a:	d167      	bne.n	80031dc <USER_SPI_initialize+0x180>
 800310c:	7afb      	ldrb	r3, [r7, #11]
 800310e:	2baa      	cmp	r3, #170	; 0xaa
 8003110:	d164      	bne.n	80031dc <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8003112:	bf00      	nop
 8003114:	f7ff fe30 	bl	8002d78 <SPI_Timer_Status>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d007      	beq.n	800312e <USER_SPI_initialize+0xd2>
 800311e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003122:	20a9      	movs	r0, #169	; 0xa9
 8003124:	f7ff ff2b 	bl	8002f7e <send_cmd>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1f2      	bne.n	8003114 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800312e:	f7ff fe23 	bl	8002d78 <SPI_Timer_Status>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d051      	beq.n	80031dc <USER_SPI_initialize+0x180>
 8003138:	2100      	movs	r1, #0
 800313a:	203a      	movs	r0, #58	; 0x3a
 800313c:	f7ff ff1f 	bl	8002f7e <send_cmd>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d14a      	bne.n	80031dc <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8003146:	2300      	movs	r3, #0
 8003148:	73fb      	strb	r3, [r7, #15]
 800314a:	e00d      	b.n	8003168 <USER_SPI_initialize+0x10c>
 800314c:	7bfc      	ldrb	r4, [r7, #15]
 800314e:	20ff      	movs	r0, #255	; 0xff
 8003150:	f7ff fe28 	bl	8002da4 <xchg_spi>
 8003154:	4603      	mov	r3, r0
 8003156:	461a      	mov	r2, r3
 8003158:	f104 0310 	add.w	r3, r4, #16
 800315c:	443b      	add	r3, r7
 800315e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003162:	7bfb      	ldrb	r3, [r7, #15]
 8003164:	3301      	adds	r3, #1
 8003166:	73fb      	strb	r3, [r7, #15]
 8003168:	7bfb      	ldrb	r3, [r7, #15]
 800316a:	2b03      	cmp	r3, #3
 800316c:	d9ee      	bls.n	800314c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800316e:	7a3b      	ldrb	r3, [r7, #8]
 8003170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003174:	2b00      	cmp	r3, #0
 8003176:	d001      	beq.n	800317c <USER_SPI_initialize+0x120>
 8003178:	230c      	movs	r3, #12
 800317a:	e000      	b.n	800317e <USER_SPI_initialize+0x122>
 800317c:	2304      	movs	r3, #4
 800317e:	737b      	strb	r3, [r7, #13]
 8003180:	e02c      	b.n	80031dc <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8003182:	2100      	movs	r1, #0
 8003184:	20a9      	movs	r0, #169	; 0xa9
 8003186:	f7ff fefa 	bl	8002f7e <send_cmd>
 800318a:	4603      	mov	r3, r0
 800318c:	2b01      	cmp	r3, #1
 800318e:	d804      	bhi.n	800319a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8003190:	2302      	movs	r3, #2
 8003192:	737b      	strb	r3, [r7, #13]
 8003194:	23a9      	movs	r3, #169	; 0xa9
 8003196:	73bb      	strb	r3, [r7, #14]
 8003198:	e003      	b.n	80031a2 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800319a:	2301      	movs	r3, #1
 800319c:	737b      	strb	r3, [r7, #13]
 800319e:	2301      	movs	r3, #1
 80031a0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80031a2:	bf00      	nop
 80031a4:	f7ff fde8 	bl	8002d78 <SPI_Timer_Status>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d007      	beq.n	80031be <USER_SPI_initialize+0x162>
 80031ae:	7bbb      	ldrb	r3, [r7, #14]
 80031b0:	2100      	movs	r1, #0
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff fee3 	bl	8002f7e <send_cmd>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f2      	bne.n	80031a4 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80031be:	f7ff fddb 	bl	8002d78 <SPI_Timer_Status>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d007      	beq.n	80031d8 <USER_SPI_initialize+0x17c>
 80031c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80031cc:	2010      	movs	r0, #16
 80031ce:	f7ff fed6 	bl	8002f7e <send_cmd>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <USER_SPI_initialize+0x180>
				ty = 0;
 80031d8:	2300      	movs	r3, #0
 80031da:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80031dc:	4a14      	ldr	r2, [pc, #80]	; (8003230 <USER_SPI_initialize+0x1d4>)
 80031de:	7b7b      	ldrb	r3, [r7, #13]
 80031e0:	7013      	strb	r3, [r2, #0]
	despiselect();
 80031e2:	f7ff fe49 	bl	8002e78 <despiselect>

	if (ty) {			/* OK */
 80031e6:	7b7b      	ldrb	r3, [r7, #13]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d012      	beq.n	8003212 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80031ec:	4b0f      	ldr	r3, [pc, #60]	; (800322c <USER_SPI_initialize+0x1d0>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80031f6:	4b0d      	ldr	r3, [pc, #52]	; (800322c <USER_SPI_initialize+0x1d0>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f042 0210 	orr.w	r2, r2, #16
 80031fe:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8003200:	4b09      	ldr	r3, [pc, #36]	; (8003228 <USER_SPI_initialize+0x1cc>)
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	b2db      	uxtb	r3, r3
 8003206:	f023 0301 	bic.w	r3, r3, #1
 800320a:	b2da      	uxtb	r2, r3
 800320c:	4b06      	ldr	r3, [pc, #24]	; (8003228 <USER_SPI_initialize+0x1cc>)
 800320e:	701a      	strb	r2, [r3, #0]
 8003210:	e002      	b.n	8003218 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8003212:	4b05      	ldr	r3, [pc, #20]	; (8003228 <USER_SPI_initialize+0x1cc>)
 8003214:	2201      	movs	r2, #1
 8003216:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8003218:	4b03      	ldr	r3, [pc, #12]	; (8003228 <USER_SPI_initialize+0x1cc>)
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	b2db      	uxtb	r3, r3
}
 800321e:	4618      	mov	r0, r3
 8003220:	3714      	adds	r7, #20
 8003222:	46bd      	mov	sp, r7
 8003224:	bd90      	pop	{r4, r7, pc}
 8003226:	bf00      	nop
 8003228:	20000678 	.word	0x20000678
 800322c:	20000994 	.word	0x20000994
 8003230:	20001458 	.word	0x20001458

08003234 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	4603      	mov	r3, r0
 800323c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800323e:	79fb      	ldrb	r3, [r7, #7]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d001      	beq.n	8003248 <USER_SPI_status+0x14>
 8003244:	2301      	movs	r3, #1
 8003246:	e002      	b.n	800324e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8003248:	4b04      	ldr	r3, [pc, #16]	; (800325c <USER_SPI_status+0x28>)
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	b2db      	uxtb	r3, r3
}
 800324e:	4618      	mov	r0, r3
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	20000678 	.word	0x20000678

08003260 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	60b9      	str	r1, [r7, #8]
 8003268:	607a      	str	r2, [r7, #4]
 800326a:	603b      	str	r3, [r7, #0]
 800326c:	4603      	mov	r3, r0
 800326e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8003270:	7bfb      	ldrb	r3, [r7, #15]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d102      	bne.n	800327c <USER_SPI_read+0x1c>
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d101      	bne.n	8003280 <USER_SPI_read+0x20>
 800327c:	2304      	movs	r3, #4
 800327e:	e04d      	b.n	800331c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8003280:	4b28      	ldr	r3, [pc, #160]	; (8003324 <USER_SPI_read+0xc4>)
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	b2db      	uxtb	r3, r3
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <USER_SPI_read+0x32>
 800328e:	2303      	movs	r3, #3
 8003290:	e044      	b.n	800331c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8003292:	4b25      	ldr	r3, [pc, #148]	; (8003328 <USER_SPI_read+0xc8>)
 8003294:	781b      	ldrb	r3, [r3, #0]
 8003296:	f003 0308 	and.w	r3, r3, #8
 800329a:	2b00      	cmp	r3, #0
 800329c:	d102      	bne.n	80032a4 <USER_SPI_read+0x44>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	025b      	lsls	r3, r3, #9
 80032a2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d111      	bne.n	80032ce <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80032aa:	6879      	ldr	r1, [r7, #4]
 80032ac:	2011      	movs	r0, #17
 80032ae:	f7ff fe66 	bl	8002f7e <send_cmd>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d129      	bne.n	800330c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80032b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80032bc:	68b8      	ldr	r0, [r7, #8]
 80032be:	f7ff fe03 	bl	8002ec8 <rcvr_datablock>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d021      	beq.n	800330c <USER_SPI_read+0xac>
			count = 0;
 80032c8:	2300      	movs	r3, #0
 80032ca:	603b      	str	r3, [r7, #0]
 80032cc:	e01e      	b.n	800330c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80032ce:	6879      	ldr	r1, [r7, #4]
 80032d0:	2012      	movs	r0, #18
 80032d2:	f7ff fe54 	bl	8002f7e <send_cmd>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d117      	bne.n	800330c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80032dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80032e0:	68b8      	ldr	r0, [r7, #8]
 80032e2:	f7ff fdf1 	bl	8002ec8 <rcvr_datablock>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00a      	beq.n	8003302 <USER_SPI_read+0xa2>
				buff += 512;
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80032f2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	3b01      	subs	r3, #1
 80032f8:	603b      	str	r3, [r7, #0]
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1ed      	bne.n	80032dc <USER_SPI_read+0x7c>
 8003300:	e000      	b.n	8003304 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8003302:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8003304:	2100      	movs	r1, #0
 8003306:	200c      	movs	r0, #12
 8003308:	f7ff fe39 	bl	8002f7e <send_cmd>
		}
	}
	despiselect();
 800330c:	f7ff fdb4 	bl	8002e78 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	2b00      	cmp	r3, #0
 8003314:	bf14      	ite	ne
 8003316:	2301      	movne	r3, #1
 8003318:	2300      	moveq	r3, #0
 800331a:	b2db      	uxtb	r3, r3
}
 800331c:	4618      	mov	r0, r3
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	20000678 	.word	0x20000678
 8003328:	20001458 	.word	0x20001458

0800332c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	60b9      	str	r1, [r7, #8]
 8003334:	607a      	str	r2, [r7, #4]
 8003336:	603b      	str	r3, [r7, #0]
 8003338:	4603      	mov	r3, r0
 800333a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800333c:	7bfb      	ldrb	r3, [r7, #15]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d102      	bne.n	8003348 <USER_SPI_write+0x1c>
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d101      	bne.n	800334c <USER_SPI_write+0x20>
 8003348:	2304      	movs	r3, #4
 800334a:	e063      	b.n	8003414 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800334c:	4b33      	ldr	r3, [pc, #204]	; (800341c <USER_SPI_write+0xf0>)
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	b2db      	uxtb	r3, r3
 8003352:	f003 0301 	and.w	r3, r3, #1
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <USER_SPI_write+0x32>
 800335a:	2303      	movs	r3, #3
 800335c:	e05a      	b.n	8003414 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800335e:	4b2f      	ldr	r3, [pc, #188]	; (800341c <USER_SPI_write+0xf0>)
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	b2db      	uxtb	r3, r3
 8003364:	f003 0304 	and.w	r3, r3, #4
 8003368:	2b00      	cmp	r3, #0
 800336a:	d001      	beq.n	8003370 <USER_SPI_write+0x44>
 800336c:	2302      	movs	r3, #2
 800336e:	e051      	b.n	8003414 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8003370:	4b2b      	ldr	r3, [pc, #172]	; (8003420 <USER_SPI_write+0xf4>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	f003 0308 	and.w	r3, r3, #8
 8003378:	2b00      	cmp	r3, #0
 800337a:	d102      	bne.n	8003382 <USER_SPI_write+0x56>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	025b      	lsls	r3, r3, #9
 8003380:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d110      	bne.n	80033aa <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8003388:	6879      	ldr	r1, [r7, #4]
 800338a:	2018      	movs	r0, #24
 800338c:	f7ff fdf7 	bl	8002f7e <send_cmd>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d136      	bne.n	8003404 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8003396:	21fe      	movs	r1, #254	; 0xfe
 8003398:	68b8      	ldr	r0, [r7, #8]
 800339a:	f7ff fdbe 	bl	8002f1a <xmit_datablock>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d02f      	beq.n	8003404 <USER_SPI_write+0xd8>
			count = 0;
 80033a4:	2300      	movs	r3, #0
 80033a6:	603b      	str	r3, [r7, #0]
 80033a8:	e02c      	b.n	8003404 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80033aa:	4b1d      	ldr	r3, [pc, #116]	; (8003420 <USER_SPI_write+0xf4>)
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	f003 0306 	and.w	r3, r3, #6
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d003      	beq.n	80033be <USER_SPI_write+0x92>
 80033b6:	6839      	ldr	r1, [r7, #0]
 80033b8:	2097      	movs	r0, #151	; 0x97
 80033ba:	f7ff fde0 	bl	8002f7e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80033be:	6879      	ldr	r1, [r7, #4]
 80033c0:	2019      	movs	r0, #25
 80033c2:	f7ff fddc 	bl	8002f7e <send_cmd>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d11b      	bne.n	8003404 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80033cc:	21fc      	movs	r1, #252	; 0xfc
 80033ce:	68b8      	ldr	r0, [r7, #8]
 80033d0:	f7ff fda3 	bl	8002f1a <xmit_datablock>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d00a      	beq.n	80033f0 <USER_SPI_write+0xc4>
				buff += 512;
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80033e0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	3b01      	subs	r3, #1
 80033e6:	603b      	str	r3, [r7, #0]
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1ee      	bne.n	80033cc <USER_SPI_write+0xa0>
 80033ee:	e000      	b.n	80033f2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80033f0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80033f2:	21fd      	movs	r1, #253	; 0xfd
 80033f4:	2000      	movs	r0, #0
 80033f6:	f7ff fd90 	bl	8002f1a <xmit_datablock>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d101      	bne.n	8003404 <USER_SPI_write+0xd8>
 8003400:	2301      	movs	r3, #1
 8003402:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8003404:	f7ff fd38 	bl	8002e78 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	bf14      	ite	ne
 800340e:	2301      	movne	r3, #1
 8003410:	2300      	moveq	r3, #0
 8003412:	b2db      	uxtb	r3, r3
}
 8003414:	4618      	mov	r0, r3
 8003416:	3710      	adds	r7, #16
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	20000678 	.word	0x20000678
 8003420:	20001458 	.word	0x20001458

08003424 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b08c      	sub	sp, #48	; 0x30
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	603a      	str	r2, [r7, #0]
 800342e:	71fb      	strb	r3, [r7, #7]
 8003430:	460b      	mov	r3, r1
 8003432:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8003434:	79fb      	ldrb	r3, [r7, #7]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <USER_SPI_ioctl+0x1a>
 800343a:	2304      	movs	r3, #4
 800343c:	e15a      	b.n	80036f4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800343e:	4baf      	ldr	r3, [pc, #700]	; (80036fc <USER_SPI_ioctl+0x2d8>)
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	b2db      	uxtb	r3, r3
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b00      	cmp	r3, #0
 800344a:	d001      	beq.n	8003450 <USER_SPI_ioctl+0x2c>
 800344c:	2303      	movs	r3, #3
 800344e:	e151      	b.n	80036f4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8003456:	79bb      	ldrb	r3, [r7, #6]
 8003458:	2b04      	cmp	r3, #4
 800345a:	f200 8136 	bhi.w	80036ca <USER_SPI_ioctl+0x2a6>
 800345e:	a201      	add	r2, pc, #4	; (adr r2, 8003464 <USER_SPI_ioctl+0x40>)
 8003460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003464:	08003479 	.word	0x08003479
 8003468:	0800348d 	.word	0x0800348d
 800346c:	080036cb 	.word	0x080036cb
 8003470:	08003539 	.word	0x08003539
 8003474:	0800362f 	.word	0x0800362f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8003478:	f7ff fd0c 	bl	8002e94 <spiselect>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	f000 8127 	beq.w	80036d2 <USER_SPI_ioctl+0x2ae>
 8003484:	2300      	movs	r3, #0
 8003486:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800348a:	e122      	b.n	80036d2 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800348c:	2100      	movs	r1, #0
 800348e:	2009      	movs	r0, #9
 8003490:	f7ff fd75 	bl	8002f7e <send_cmd>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	f040 811d 	bne.w	80036d6 <USER_SPI_ioctl+0x2b2>
 800349c:	f107 030c 	add.w	r3, r7, #12
 80034a0:	2110      	movs	r1, #16
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7ff fd10 	bl	8002ec8 <rcvr_datablock>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	f000 8113 	beq.w	80036d6 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80034b0:	7b3b      	ldrb	r3, [r7, #12]
 80034b2:	099b      	lsrs	r3, r3, #6
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d111      	bne.n	80034de <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80034ba:	7d7b      	ldrb	r3, [r7, #21]
 80034bc:	461a      	mov	r2, r3
 80034be:	7d3b      	ldrb	r3, [r7, #20]
 80034c0:	021b      	lsls	r3, r3, #8
 80034c2:	4413      	add	r3, r2
 80034c4:	461a      	mov	r2, r3
 80034c6:	7cfb      	ldrb	r3, [r7, #19]
 80034c8:	041b      	lsls	r3, r3, #16
 80034ca:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80034ce:	4413      	add	r3, r2
 80034d0:	3301      	adds	r3, #1
 80034d2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	029a      	lsls	r2, r3, #10
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	601a      	str	r2, [r3, #0]
 80034dc:	e028      	b.n	8003530 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80034de:	7c7b      	ldrb	r3, [r7, #17]
 80034e0:	f003 030f 	and.w	r3, r3, #15
 80034e4:	b2da      	uxtb	r2, r3
 80034e6:	7dbb      	ldrb	r3, [r7, #22]
 80034e8:	09db      	lsrs	r3, r3, #7
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	4413      	add	r3, r2
 80034ee:	b2da      	uxtb	r2, r3
 80034f0:	7d7b      	ldrb	r3, [r7, #21]
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	f003 0306 	and.w	r3, r3, #6
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	4413      	add	r3, r2
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	3302      	adds	r3, #2
 8003502:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8003506:	7d3b      	ldrb	r3, [r7, #20]
 8003508:	099b      	lsrs	r3, r3, #6
 800350a:	b2db      	uxtb	r3, r3
 800350c:	461a      	mov	r2, r3
 800350e:	7cfb      	ldrb	r3, [r7, #19]
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	441a      	add	r2, r3
 8003514:	7cbb      	ldrb	r3, [r7, #18]
 8003516:	029b      	lsls	r3, r3, #10
 8003518:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800351c:	4413      	add	r3, r2
 800351e:	3301      	adds	r3, #1
 8003520:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8003522:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003526:	3b09      	subs	r3, #9
 8003528:	69fa      	ldr	r2, [r7, #28]
 800352a:	409a      	lsls	r2, r3
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8003530:	2300      	movs	r3, #0
 8003532:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8003536:	e0ce      	b.n	80036d6 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8003538:	4b71      	ldr	r3, [pc, #452]	; (8003700 <USER_SPI_ioctl+0x2dc>)
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	f003 0304 	and.w	r3, r3, #4
 8003540:	2b00      	cmp	r3, #0
 8003542:	d031      	beq.n	80035a8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8003544:	2100      	movs	r1, #0
 8003546:	208d      	movs	r0, #141	; 0x8d
 8003548:	f7ff fd19 	bl	8002f7e <send_cmd>
 800354c:	4603      	mov	r3, r0
 800354e:	2b00      	cmp	r3, #0
 8003550:	f040 80c3 	bne.w	80036da <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8003554:	20ff      	movs	r0, #255	; 0xff
 8003556:	f7ff fc25 	bl	8002da4 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800355a:	f107 030c 	add.w	r3, r7, #12
 800355e:	2110      	movs	r1, #16
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff fcb1 	bl	8002ec8 <rcvr_datablock>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 80b6 	beq.w	80036da <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800356e:	2330      	movs	r3, #48	; 0x30
 8003570:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8003574:	e007      	b.n	8003586 <USER_SPI_ioctl+0x162>
 8003576:	20ff      	movs	r0, #255	; 0xff
 8003578:	f7ff fc14 	bl	8002da4 <xchg_spi>
 800357c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003580:	3b01      	subs	r3, #1
 8003582:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8003586:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1f3      	bne.n	8003576 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800358e:	7dbb      	ldrb	r3, [r7, #22]
 8003590:	091b      	lsrs	r3, r3, #4
 8003592:	b2db      	uxtb	r3, r3
 8003594:	461a      	mov	r2, r3
 8003596:	2310      	movs	r3, #16
 8003598:	fa03 f202 	lsl.w	r2, r3, r2
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80035a0:	2300      	movs	r3, #0
 80035a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80035a6:	e098      	b.n	80036da <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80035a8:	2100      	movs	r1, #0
 80035aa:	2009      	movs	r0, #9
 80035ac:	f7ff fce7 	bl	8002f7e <send_cmd>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f040 8091 	bne.w	80036da <USER_SPI_ioctl+0x2b6>
 80035b8:	f107 030c 	add.w	r3, r7, #12
 80035bc:	2110      	movs	r1, #16
 80035be:	4618      	mov	r0, r3
 80035c0:	f7ff fc82 	bl	8002ec8 <rcvr_datablock>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 8087 	beq.w	80036da <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80035cc:	4b4c      	ldr	r3, [pc, #304]	; (8003700 <USER_SPI_ioctl+0x2dc>)
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d012      	beq.n	80035fe <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80035d8:	7dbb      	ldrb	r3, [r7, #22]
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80035e0:	7dfa      	ldrb	r2, [r7, #23]
 80035e2:	09d2      	lsrs	r2, r2, #7
 80035e4:	b2d2      	uxtb	r2, r2
 80035e6:	4413      	add	r3, r2
 80035e8:	1c5a      	adds	r2, r3, #1
 80035ea:	7e7b      	ldrb	r3, [r7, #25]
 80035ec:	099b      	lsrs	r3, r3, #6
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	3b01      	subs	r3, #1
 80035f2:	fa02 f303 	lsl.w	r3, r2, r3
 80035f6:	461a      	mov	r2, r3
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	601a      	str	r2, [r3, #0]
 80035fc:	e013      	b.n	8003626 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80035fe:	7dbb      	ldrb	r3, [r7, #22]
 8003600:	109b      	asrs	r3, r3, #2
 8003602:	b29b      	uxth	r3, r3
 8003604:	f003 031f 	and.w	r3, r3, #31
 8003608:	3301      	adds	r3, #1
 800360a:	7dfa      	ldrb	r2, [r7, #23]
 800360c:	00d2      	lsls	r2, r2, #3
 800360e:	f002 0218 	and.w	r2, r2, #24
 8003612:	7df9      	ldrb	r1, [r7, #23]
 8003614:	0949      	lsrs	r1, r1, #5
 8003616:	b2c9      	uxtb	r1, r1
 8003618:	440a      	add	r2, r1
 800361a:	3201      	adds	r2, #1
 800361c:	fb02 f303 	mul.w	r3, r2, r3
 8003620:	461a      	mov	r2, r3
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8003626:	2300      	movs	r3, #0
 8003628:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800362c:	e055      	b.n	80036da <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800362e:	4b34      	ldr	r3, [pc, #208]	; (8003700 <USER_SPI_ioctl+0x2dc>)
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	f003 0306 	and.w	r3, r3, #6
 8003636:	2b00      	cmp	r3, #0
 8003638:	d051      	beq.n	80036de <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800363a:	f107 020c 	add.w	r2, r7, #12
 800363e:	79fb      	ldrb	r3, [r7, #7]
 8003640:	210b      	movs	r1, #11
 8003642:	4618      	mov	r0, r3
 8003644:	f7ff feee 	bl	8003424 <USER_SPI_ioctl>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d149      	bne.n	80036e2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800364e:	7b3b      	ldrb	r3, [r7, #12]
 8003650:	099b      	lsrs	r3, r3, #6
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b00      	cmp	r3, #0
 8003656:	d104      	bne.n	8003662 <USER_SPI_ioctl+0x23e>
 8003658:	7dbb      	ldrb	r3, [r7, #22]
 800365a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800365e:	2b00      	cmp	r3, #0
 8003660:	d041      	beq.n	80036e6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	623b      	str	r3, [r7, #32]
 8003666:	6a3b      	ldr	r3, [r7, #32]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	62bb      	str	r3, [r7, #40]	; 0x28
 800366c:	6a3b      	ldr	r3, [r7, #32]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8003672:	4b23      	ldr	r3, [pc, #140]	; (8003700 <USER_SPI_ioctl+0x2dc>)
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	f003 0308 	and.w	r3, r3, #8
 800367a:	2b00      	cmp	r3, #0
 800367c:	d105      	bne.n	800368a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800367e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003680:	025b      	lsls	r3, r3, #9
 8003682:	62bb      	str	r3, [r7, #40]	; 0x28
 8003684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003686:	025b      	lsls	r3, r3, #9
 8003688:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800368a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800368c:	2020      	movs	r0, #32
 800368e:	f7ff fc76 	bl	8002f7e <send_cmd>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d128      	bne.n	80036ea <USER_SPI_ioctl+0x2c6>
 8003698:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800369a:	2021      	movs	r0, #33	; 0x21
 800369c:	f7ff fc6f 	bl	8002f7e <send_cmd>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d121      	bne.n	80036ea <USER_SPI_ioctl+0x2c6>
 80036a6:	2100      	movs	r1, #0
 80036a8:	2026      	movs	r0, #38	; 0x26
 80036aa:	f7ff fc68 	bl	8002f7e <send_cmd>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d11a      	bne.n	80036ea <USER_SPI_ioctl+0x2c6>
 80036b4:	f247 5030 	movw	r0, #30000	; 0x7530
 80036b8:	f7ff fbba 	bl	8002e30 <wait_ready>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d013      	beq.n	80036ea <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80036c2:	2300      	movs	r3, #0
 80036c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80036c8:	e00f      	b.n	80036ea <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80036ca:	2304      	movs	r3, #4
 80036cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80036d0:	e00c      	b.n	80036ec <USER_SPI_ioctl+0x2c8>
		break;
 80036d2:	bf00      	nop
 80036d4:	e00a      	b.n	80036ec <USER_SPI_ioctl+0x2c8>
		break;
 80036d6:	bf00      	nop
 80036d8:	e008      	b.n	80036ec <USER_SPI_ioctl+0x2c8>
		break;
 80036da:	bf00      	nop
 80036dc:	e006      	b.n	80036ec <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80036de:	bf00      	nop
 80036e0:	e004      	b.n	80036ec <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80036e2:	bf00      	nop
 80036e4:	e002      	b.n	80036ec <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80036e6:	bf00      	nop
 80036e8:	e000      	b.n	80036ec <USER_SPI_ioctl+0x2c8>
		break;
 80036ea:	bf00      	nop
	}

	despiselect();
 80036ec:	f7ff fbc4 	bl	8002e78 <despiselect>

	return res;
 80036f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3730      	adds	r7, #48	; 0x30
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	20000678 	.word	0x20000678
 8003700:	20001458 	.word	0x20001458

08003704 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003704:	f8df d034 	ldr.w	sp, [pc, #52]	; 800373c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003708:	480d      	ldr	r0, [pc, #52]	; (8003740 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800370a:	490e      	ldr	r1, [pc, #56]	; (8003744 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800370c:	4a0e      	ldr	r2, [pc, #56]	; (8003748 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800370e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003710:	e002      	b.n	8003718 <LoopCopyDataInit>

08003712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003716:	3304      	adds	r3, #4

08003718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800371a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800371c:	d3f9      	bcc.n	8003712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800371e:	4a0b      	ldr	r2, [pc, #44]	; (800374c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003720:	4c0b      	ldr	r4, [pc, #44]	; (8003750 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003724:	e001      	b.n	800372a <LoopFillZerobss>

08003726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003728:	3204      	adds	r2, #4

0800372a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800372a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800372c:	d3fb      	bcc.n	8003726 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800372e:	f7ff fafd 	bl	8002d2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003732:	f007 fd53 	bl	800b1dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003736:	f7fd fe39 	bl	80013ac <main>
  bx  lr    
 800373a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800373c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003744:	20000880 	.word	0x20000880
  ldr r2, =_sidata
 8003748:	0801063c 	.word	0x0801063c
  ldr r2, =_sbss
 800374c:	20000880 	.word	0x20000880
  ldr r4, =_ebss
 8003750:	200019f8 	.word	0x200019f8

08003754 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003754:	e7fe      	b.n	8003754 <ADC_IRQHandler>

08003756 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8003756:	b480      	push	{r7}
 8003758:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800375a:	bf00      	nop
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af04      	add	r7, sp, #16
 800376a:	4603      	mov	r3, r0
 800376c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800376e:	f04f 33ff 	mov.w	r3, #4294967295
 8003772:	9302      	str	r3, [sp, #8]
 8003774:	2301      	movs	r3, #1
 8003776:	9301      	str	r3, [sp, #4]
 8003778:	1dfb      	adds	r3, r7, #7
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	2301      	movs	r3, #1
 800377e:	2200      	movs	r2, #0
 8003780:	2178      	movs	r1, #120	; 0x78
 8003782:	4803      	ldr	r0, [pc, #12]	; (8003790 <ssd1306_WriteCommand+0x2c>)
 8003784:	f001 f94e 	bl	8004a24 <HAL_I2C_Mem_Write>
}
 8003788:	bf00      	nop
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	200008ec 	.word	0x200008ec

08003794 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af04      	add	r7, sp, #16
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	f04f 32ff 	mov.w	r2, #4294967295
 80037a6:	9202      	str	r2, [sp, #8]
 80037a8:	9301      	str	r3, [sp, #4]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	2301      	movs	r3, #1
 80037b0:	2240      	movs	r2, #64	; 0x40
 80037b2:	2178      	movs	r1, #120	; 0x78
 80037b4:	4803      	ldr	r0, [pc, #12]	; (80037c4 <ssd1306_WriteData+0x30>)
 80037b6:	f001 f935 	bl	8004a24 <HAL_I2C_Mem_Write>
}
 80037ba:	bf00      	nop
 80037bc:	3708      	adds	r7, #8
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	200008ec 	.word	0x200008ec

080037c8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80037c8:	b580      	push	{r7, lr}
 80037ca:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80037cc:	f7ff ffc3 	bl	8003756 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80037d0:	2064      	movs	r0, #100	; 0x64
 80037d2:	f000 fa6d 	bl	8003cb0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80037d6:	2000      	movs	r0, #0
 80037d8:	f000 f9da 	bl	8003b90 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80037dc:	2020      	movs	r0, #32
 80037de:	f7ff ffc1 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80037e2:	2000      	movs	r0, #0
 80037e4:	f7ff ffbe 	bl	8003764 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80037e8:	20b0      	movs	r0, #176	; 0xb0
 80037ea:	f7ff ffbb 	bl	8003764 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80037ee:	20c8      	movs	r0, #200	; 0xc8
 80037f0:	f7ff ffb8 	bl	8003764 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80037f4:	2000      	movs	r0, #0
 80037f6:	f7ff ffb5 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80037fa:	2010      	movs	r0, #16
 80037fc:	f7ff ffb2 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003800:	2040      	movs	r0, #64	; 0x40
 8003802:	f7ff ffaf 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8003806:	20ff      	movs	r0, #255	; 0xff
 8003808:	f000 f9ae 	bl	8003b68 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800380c:	20a1      	movs	r0, #161	; 0xa1
 800380e:	f7ff ffa9 	bl	8003764 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003812:	20a6      	movs	r0, #166	; 0xa6
 8003814:	f7ff ffa6 	bl	8003764 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003818:	20a8      	movs	r0, #168	; 0xa8
 800381a:	f7ff ffa3 	bl	8003764 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800381e:	203f      	movs	r0, #63	; 0x3f
 8003820:	f7ff ffa0 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003824:	20a4      	movs	r0, #164	; 0xa4
 8003826:	f7ff ff9d 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800382a:	20d3      	movs	r0, #211	; 0xd3
 800382c:	f7ff ff9a 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003830:	2000      	movs	r0, #0
 8003832:	f7ff ff97 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003836:	20d5      	movs	r0, #213	; 0xd5
 8003838:	f7ff ff94 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800383c:	20f0      	movs	r0, #240	; 0xf0
 800383e:	f7ff ff91 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003842:	20d9      	movs	r0, #217	; 0xd9
 8003844:	f7ff ff8e 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003848:	2022      	movs	r0, #34	; 0x22
 800384a:	f7ff ff8b 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800384e:	20da      	movs	r0, #218	; 0xda
 8003850:	f7ff ff88 	bl	8003764 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003854:	2012      	movs	r0, #18
 8003856:	f7ff ff85 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800385a:	20db      	movs	r0, #219	; 0xdb
 800385c:	f7ff ff82 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003860:	2020      	movs	r0, #32
 8003862:	f7ff ff7f 	bl	8003764 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003866:	208d      	movs	r0, #141	; 0x8d
 8003868:	f7ff ff7c 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800386c:	2014      	movs	r0, #20
 800386e:	f7ff ff79 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003872:	2001      	movs	r0, #1
 8003874:	f000 f98c 	bl	8003b90 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003878:	2000      	movs	r0, #0
 800387a:	f000 f80f 	bl	800389c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800387e:	f000 f831 	bl	80038e4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003882:	4b05      	ldr	r3, [pc, #20]	; (8003898 <ssd1306_Init+0xd0>)
 8003884:	2200      	movs	r2, #0
 8003886:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003888:	4b03      	ldr	r3, [pc, #12]	; (8003898 <ssd1306_Init+0xd0>)
 800388a:	2200      	movs	r2, #0
 800388c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800388e:	4b02      	ldr	r3, [pc, #8]	; (8003898 <ssd1306_Init+0xd0>)
 8003890:	2201      	movs	r2, #1
 8003892:	711a      	strb	r2, [r3, #4]
}
 8003894:	bf00      	nop
 8003896:	bd80      	pop	{r7, pc}
 8003898:	20001864 	.word	0x20001864

0800389c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	4603      	mov	r3, r0
 80038a4:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80038a6:	2300      	movs	r3, #0
 80038a8:	60fb      	str	r3, [r7, #12]
 80038aa:	e00d      	b.n	80038c8 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80038ac:	79fb      	ldrb	r3, [r7, #7]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <ssd1306_Fill+0x1a>
 80038b2:	2100      	movs	r1, #0
 80038b4:	e000      	b.n	80038b8 <ssd1306_Fill+0x1c>
 80038b6:	21ff      	movs	r1, #255	; 0xff
 80038b8:	4a09      	ldr	r2, [pc, #36]	; (80038e0 <ssd1306_Fill+0x44>)
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	4413      	add	r3, r2
 80038be:	460a      	mov	r2, r1
 80038c0:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	3301      	adds	r3, #1
 80038c6:	60fb      	str	r3, [r7, #12]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038ce:	d3ed      	bcc.n	80038ac <ssd1306_Fill+0x10>
    }
}
 80038d0:	bf00      	nop
 80038d2:	bf00      	nop
 80038d4:	3714      	adds	r7, #20
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	20001464 	.word	0x20001464

080038e4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80038ea:	2300      	movs	r3, #0
 80038ec:	71fb      	strb	r3, [r7, #7]
 80038ee:	e016      	b.n	800391e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80038f0:	79fb      	ldrb	r3, [r7, #7]
 80038f2:	3b50      	subs	r3, #80	; 0x50
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7ff ff34 	bl	8003764 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80038fc:	2000      	movs	r0, #0
 80038fe:	f7ff ff31 	bl	8003764 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8003902:	2010      	movs	r0, #16
 8003904:	f7ff ff2e 	bl	8003764 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003908:	79fb      	ldrb	r3, [r7, #7]
 800390a:	01db      	lsls	r3, r3, #7
 800390c:	4a08      	ldr	r2, [pc, #32]	; (8003930 <ssd1306_UpdateScreen+0x4c>)
 800390e:	4413      	add	r3, r2
 8003910:	2180      	movs	r1, #128	; 0x80
 8003912:	4618      	mov	r0, r3
 8003914:	f7ff ff3e 	bl	8003794 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003918:	79fb      	ldrb	r3, [r7, #7]
 800391a:	3301      	adds	r3, #1
 800391c:	71fb      	strb	r3, [r7, #7]
 800391e:	79fb      	ldrb	r3, [r7, #7]
 8003920:	2b07      	cmp	r3, #7
 8003922:	d9e5      	bls.n	80038f0 <ssd1306_UpdateScreen+0xc>
    }
}
 8003924:	bf00      	nop
 8003926:	bf00      	nop
 8003928:	3708      	adds	r7, #8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	20001464 	.word	0x20001464

08003934 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	4603      	mov	r3, r0
 800393c:	71fb      	strb	r3, [r7, #7]
 800393e:	460b      	mov	r3, r1
 8003940:	71bb      	strb	r3, [r7, #6]
 8003942:	4613      	mov	r3, r2
 8003944:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394a:	2b00      	cmp	r3, #0
 800394c:	db3d      	blt.n	80039ca <ssd1306_DrawPixel+0x96>
 800394e:	79bb      	ldrb	r3, [r7, #6]
 8003950:	2b3f      	cmp	r3, #63	; 0x3f
 8003952:	d83a      	bhi.n	80039ca <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003954:	797b      	ldrb	r3, [r7, #5]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d11a      	bne.n	8003990 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800395a:	79fa      	ldrb	r2, [r7, #7]
 800395c:	79bb      	ldrb	r3, [r7, #6]
 800395e:	08db      	lsrs	r3, r3, #3
 8003960:	b2d8      	uxtb	r0, r3
 8003962:	4603      	mov	r3, r0
 8003964:	01db      	lsls	r3, r3, #7
 8003966:	4413      	add	r3, r2
 8003968:	4a1b      	ldr	r2, [pc, #108]	; (80039d8 <ssd1306_DrawPixel+0xa4>)
 800396a:	5cd3      	ldrb	r3, [r2, r3]
 800396c:	b25a      	sxtb	r2, r3
 800396e:	79bb      	ldrb	r3, [r7, #6]
 8003970:	f003 0307 	and.w	r3, r3, #7
 8003974:	2101      	movs	r1, #1
 8003976:	fa01 f303 	lsl.w	r3, r1, r3
 800397a:	b25b      	sxtb	r3, r3
 800397c:	4313      	orrs	r3, r2
 800397e:	b259      	sxtb	r1, r3
 8003980:	79fa      	ldrb	r2, [r7, #7]
 8003982:	4603      	mov	r3, r0
 8003984:	01db      	lsls	r3, r3, #7
 8003986:	4413      	add	r3, r2
 8003988:	b2c9      	uxtb	r1, r1
 800398a:	4a13      	ldr	r2, [pc, #76]	; (80039d8 <ssd1306_DrawPixel+0xa4>)
 800398c:	54d1      	strb	r1, [r2, r3]
 800398e:	e01d      	b.n	80039cc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003990:	79fa      	ldrb	r2, [r7, #7]
 8003992:	79bb      	ldrb	r3, [r7, #6]
 8003994:	08db      	lsrs	r3, r3, #3
 8003996:	b2d8      	uxtb	r0, r3
 8003998:	4603      	mov	r3, r0
 800399a:	01db      	lsls	r3, r3, #7
 800399c:	4413      	add	r3, r2
 800399e:	4a0e      	ldr	r2, [pc, #56]	; (80039d8 <ssd1306_DrawPixel+0xa4>)
 80039a0:	5cd3      	ldrb	r3, [r2, r3]
 80039a2:	b25a      	sxtb	r2, r3
 80039a4:	79bb      	ldrb	r3, [r7, #6]
 80039a6:	f003 0307 	and.w	r3, r3, #7
 80039aa:	2101      	movs	r1, #1
 80039ac:	fa01 f303 	lsl.w	r3, r1, r3
 80039b0:	b25b      	sxtb	r3, r3
 80039b2:	43db      	mvns	r3, r3
 80039b4:	b25b      	sxtb	r3, r3
 80039b6:	4013      	ands	r3, r2
 80039b8:	b259      	sxtb	r1, r3
 80039ba:	79fa      	ldrb	r2, [r7, #7]
 80039bc:	4603      	mov	r3, r0
 80039be:	01db      	lsls	r3, r3, #7
 80039c0:	4413      	add	r3, r2
 80039c2:	b2c9      	uxtb	r1, r1
 80039c4:	4a04      	ldr	r2, [pc, #16]	; (80039d8 <ssd1306_DrawPixel+0xa4>)
 80039c6:	54d1      	strb	r1, [r2, r3]
 80039c8:	e000      	b.n	80039cc <ssd1306_DrawPixel+0x98>
        return;
 80039ca:	bf00      	nop
    }
}
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	20001464 	.word	0x20001464

080039dc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80039dc:	b590      	push	{r4, r7, lr}
 80039de:	b089      	sub	sp, #36	; 0x24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	4604      	mov	r4, r0
 80039e4:	1d38      	adds	r0, r7, #4
 80039e6:	e880 0006 	stmia.w	r0, {r1, r2}
 80039ea:	461a      	mov	r2, r3
 80039ec:	4623      	mov	r3, r4
 80039ee:	73fb      	strb	r3, [r7, #15]
 80039f0:	4613      	mov	r3, r2
 80039f2:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80039f4:	7bfb      	ldrb	r3, [r7, #15]
 80039f6:	2b1f      	cmp	r3, #31
 80039f8:	d902      	bls.n	8003a00 <ssd1306_WriteChar+0x24>
 80039fa:	7bfb      	ldrb	r3, [r7, #15]
 80039fc:	2b7e      	cmp	r3, #126	; 0x7e
 80039fe:	d901      	bls.n	8003a04 <ssd1306_WriteChar+0x28>
        return 0;
 8003a00:	2300      	movs	r3, #0
 8003a02:	e06d      	b.n	8003ae0 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8003a04:	4b38      	ldr	r3, [pc, #224]	; (8003ae8 <ssd1306_WriteChar+0x10c>)
 8003a06:	881b      	ldrh	r3, [r3, #0]
 8003a08:	461a      	mov	r2, r3
 8003a0a:	793b      	ldrb	r3, [r7, #4]
 8003a0c:	4413      	add	r3, r2
 8003a0e:	2b80      	cmp	r3, #128	; 0x80
 8003a10:	dc06      	bgt.n	8003a20 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8003a12:	4b35      	ldr	r3, [pc, #212]	; (8003ae8 <ssd1306_WriteChar+0x10c>)
 8003a14:	885b      	ldrh	r3, [r3, #2]
 8003a16:	461a      	mov	r2, r3
 8003a18:	797b      	ldrb	r3, [r7, #5]
 8003a1a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8003a1c:	2b40      	cmp	r3, #64	; 0x40
 8003a1e:	dd01      	ble.n	8003a24 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8003a20:	2300      	movs	r3, #0
 8003a22:	e05d      	b.n	8003ae0 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8003a24:	2300      	movs	r3, #0
 8003a26:	61fb      	str	r3, [r7, #28]
 8003a28:	e04c      	b.n	8003ac4 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8003a2a:	68ba      	ldr	r2, [r7, #8]
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
 8003a2e:	3b20      	subs	r3, #32
 8003a30:	7979      	ldrb	r1, [r7, #5]
 8003a32:	fb01 f303 	mul.w	r3, r1, r3
 8003a36:	4619      	mov	r1, r3
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	440b      	add	r3, r1
 8003a3c:	005b      	lsls	r3, r3, #1
 8003a3e:	4413      	add	r3, r2
 8003a40:	881b      	ldrh	r3, [r3, #0]
 8003a42:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8003a44:	2300      	movs	r3, #0
 8003a46:	61bb      	str	r3, [r7, #24]
 8003a48:	e034      	b.n	8003ab4 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8003a4a:	697a      	ldr	r2, [r7, #20]
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d012      	beq.n	8003a80 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003a5a:	4b23      	ldr	r3, [pc, #140]	; (8003ae8 <ssd1306_WriteChar+0x10c>)
 8003a5c:	881b      	ldrh	r3, [r3, #0]
 8003a5e:	b2da      	uxtb	r2, r3
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	4413      	add	r3, r2
 8003a66:	b2d8      	uxtb	r0, r3
 8003a68:	4b1f      	ldr	r3, [pc, #124]	; (8003ae8 <ssd1306_WriteChar+0x10c>)
 8003a6a:	885b      	ldrh	r3, [r3, #2]
 8003a6c:	b2da      	uxtb	r2, r3
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	4413      	add	r3, r2
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	7bba      	ldrb	r2, [r7, #14]
 8003a78:	4619      	mov	r1, r3
 8003a7a:	f7ff ff5b 	bl	8003934 <ssd1306_DrawPixel>
 8003a7e:	e016      	b.n	8003aae <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003a80:	4b19      	ldr	r3, [pc, #100]	; (8003ae8 <ssd1306_WriteChar+0x10c>)
 8003a82:	881b      	ldrh	r3, [r3, #0]
 8003a84:	b2da      	uxtb	r2, r3
 8003a86:	69bb      	ldr	r3, [r7, #24]
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	4413      	add	r3, r2
 8003a8c:	b2d8      	uxtb	r0, r3
 8003a8e:	4b16      	ldr	r3, [pc, #88]	; (8003ae8 <ssd1306_WriteChar+0x10c>)
 8003a90:	885b      	ldrh	r3, [r3, #2]
 8003a92:	b2da      	uxtb	r2, r3
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	4413      	add	r3, r2
 8003a9a:	b2d9      	uxtb	r1, r3
 8003a9c:	7bbb      	ldrb	r3, [r7, #14]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	bf0c      	ite	eq
 8003aa2:	2301      	moveq	r3, #1
 8003aa4:	2300      	movne	r3, #0
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	f7ff ff43 	bl	8003934 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	61bb      	str	r3, [r7, #24]
 8003ab4:	793b      	ldrb	r3, [r7, #4]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d3c5      	bcc.n	8003a4a <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	61fb      	str	r3, [r7, #28]
 8003ac4:	797b      	ldrb	r3, [r7, #5]
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d3ad      	bcc.n	8003a2a <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8003ace:	4b06      	ldr	r3, [pc, #24]	; (8003ae8 <ssd1306_WriteChar+0x10c>)
 8003ad0:	881a      	ldrh	r2, [r3, #0]
 8003ad2:	793b      	ldrb	r3, [r7, #4]
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	4413      	add	r3, r2
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	4b03      	ldr	r3, [pc, #12]	; (8003ae8 <ssd1306_WriteChar+0x10c>)
 8003adc:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3724      	adds	r7, #36	; 0x24
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd90      	pop	{r4, r7, pc}
 8003ae8:	20001864 	.word	0x20001864

08003aec <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	1d38      	adds	r0, r7, #4
 8003af6:	e880 0006 	stmia.w	r0, {r1, r2}
 8003afa:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8003afc:	e012      	b.n	8003b24 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	7818      	ldrb	r0, [r3, #0]
 8003b02:	78fb      	ldrb	r3, [r7, #3]
 8003b04:	1d3a      	adds	r2, r7, #4
 8003b06:	ca06      	ldmia	r2, {r1, r2}
 8003b08:	f7ff ff68 	bl	80039dc <ssd1306_WriteChar>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	461a      	mov	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d002      	beq.n	8003b1e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	e008      	b.n	8003b30 <ssd1306_WriteString+0x44>
        }
        str++;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	3301      	adds	r3, #1
 8003b22:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d1e8      	bne.n	8003afe <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	781b      	ldrb	r3, [r3, #0]
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3710      	adds	r7, #16
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	4603      	mov	r3, r0
 8003b40:	460a      	mov	r2, r1
 8003b42:	71fb      	strb	r3, [r7, #7]
 8003b44:	4613      	mov	r3, r2
 8003b46:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003b48:	79fb      	ldrb	r3, [r7, #7]
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	4b05      	ldr	r3, [pc, #20]	; (8003b64 <ssd1306_SetCursor+0x2c>)
 8003b4e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003b50:	79bb      	ldrb	r3, [r7, #6]
 8003b52:	b29a      	uxth	r2, r3
 8003b54:	4b03      	ldr	r3, [pc, #12]	; (8003b64 <ssd1306_SetCursor+0x2c>)
 8003b56:	805a      	strh	r2, [r3, #2]
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	20001864 	.word	0x20001864

08003b68 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	4603      	mov	r3, r0
 8003b70:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003b72:	2381      	movs	r3, #129	; 0x81
 8003b74:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003b76:	7bfb      	ldrb	r3, [r7, #15]
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7ff fdf3 	bl	8003764 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003b7e:	79fb      	ldrb	r3, [r7, #7]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f7ff fdef 	bl	8003764 <ssd1306_WriteCommand>
}
 8003b86:	bf00      	nop
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
	...

08003b90 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	4603      	mov	r3, r0
 8003b98:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003b9a:	79fb      	ldrb	r3, [r7, #7]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d005      	beq.n	8003bac <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003ba0:	23af      	movs	r3, #175	; 0xaf
 8003ba2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003ba4:	4b08      	ldr	r3, [pc, #32]	; (8003bc8 <ssd1306_SetDisplayOn+0x38>)
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	715a      	strb	r2, [r3, #5]
 8003baa:	e004      	b.n	8003bb6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003bac:	23ae      	movs	r3, #174	; 0xae
 8003bae:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003bb0:	4b05      	ldr	r3, [pc, #20]	; (8003bc8 <ssd1306_SetDisplayOn+0x38>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003bb6:	7bfb      	ldrb	r3, [r7, #15]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff fdd3 	bl	8003764 <ssd1306_WriteCommand>
}
 8003bbe:	bf00      	nop
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	20001864 	.word	0x20001864

08003bcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bd0:	4b0e      	ldr	r3, [pc, #56]	; (8003c0c <HAL_Init+0x40>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a0d      	ldr	r2, [pc, #52]	; (8003c0c <HAL_Init+0x40>)
 8003bd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003bdc:	4b0b      	ldr	r3, [pc, #44]	; (8003c0c <HAL_Init+0x40>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a0a      	ldr	r2, [pc, #40]	; (8003c0c <HAL_Init+0x40>)
 8003be2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003be6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003be8:	4b08      	ldr	r3, [pc, #32]	; (8003c0c <HAL_Init+0x40>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a07      	ldr	r2, [pc, #28]	; (8003c0c <HAL_Init+0x40>)
 8003bee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bf2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bf4:	2003      	movs	r0, #3
 8003bf6:	f000 fbc1 	bl	800437c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bfa:	200f      	movs	r0, #15
 8003bfc:	f000 f808 	bl	8003c10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c00:	f7fe fcf2 	bl	80025e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	40023c00 	.word	0x40023c00

08003c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c18:	4b12      	ldr	r3, [pc, #72]	; (8003c64 <HAL_InitTick+0x54>)
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	4b12      	ldr	r3, [pc, #72]	; (8003c68 <HAL_InitTick+0x58>)
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	4619      	mov	r1, r3
 8003c22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c26:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 fbd9 	bl	80043e6 <HAL_SYSTICK_Config>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d001      	beq.n	8003c3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e00e      	b.n	8003c5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2b0f      	cmp	r3, #15
 8003c42:	d80a      	bhi.n	8003c5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c44:	2200      	movs	r2, #0
 8003c46:	6879      	ldr	r1, [r7, #4]
 8003c48:	f04f 30ff 	mov.w	r0, #4294967295
 8003c4c:	f000 fba1 	bl	8004392 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c50:	4a06      	ldr	r2, [pc, #24]	; (8003c6c <HAL_InitTick+0x5c>)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
 8003c58:	e000      	b.n	8003c5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3708      	adds	r7, #8
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	20000674 	.word	0x20000674
 8003c68:	200006a0 	.word	0x200006a0
 8003c6c:	2000069c 	.word	0x2000069c

08003c70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c74:	4b06      	ldr	r3, [pc, #24]	; (8003c90 <HAL_IncTick+0x20>)
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	461a      	mov	r2, r3
 8003c7a:	4b06      	ldr	r3, [pc, #24]	; (8003c94 <HAL_IncTick+0x24>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4413      	add	r3, r2
 8003c80:	4a04      	ldr	r2, [pc, #16]	; (8003c94 <HAL_IncTick+0x24>)
 8003c82:	6013      	str	r3, [r2, #0]
}
 8003c84:	bf00      	nop
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	200006a0 	.word	0x200006a0
 8003c94:	2000186c 	.word	0x2000186c

08003c98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	af00      	add	r7, sp, #0
  return uwTick;
 8003c9c:	4b03      	ldr	r3, [pc, #12]	; (8003cac <HAL_GetTick+0x14>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	2000186c 	.word	0x2000186c

08003cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cb8:	f7ff ffee 	bl	8003c98 <HAL_GetTick>
 8003cbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc8:	d005      	beq.n	8003cd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cca:	4b0a      	ldr	r3, [pc, #40]	; (8003cf4 <HAL_Delay+0x44>)
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	461a      	mov	r2, r3
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	4413      	add	r3, r2
 8003cd4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003cd6:	bf00      	nop
 8003cd8:	f7ff ffde 	bl	8003c98 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d8f7      	bhi.n	8003cd8 <HAL_Delay+0x28>
  {
  }
}
 8003ce8:	bf00      	nop
 8003cea:	bf00      	nop
 8003cec:	3710      	adds	r7, #16
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	200006a0 	.word	0x200006a0

08003cf8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d00:	2300      	movs	r3, #0
 8003d02:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d101      	bne.n	8003d0e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e033      	b.n	8003d76 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d109      	bne.n	8003d2a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7fe fc8e 	bl	8002638 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2e:	f003 0310 	and.w	r3, r3, #16
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d118      	bne.n	8003d68 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d3e:	f023 0302 	bic.w	r3, r3, #2
 8003d42:	f043 0202 	orr.w	r2, r3, #2
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f000 f94a 	bl	8003fe4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5a:	f023 0303 	bic.w	r3, r3, #3
 8003d5e:	f043 0201 	orr.w	r2, r3, #1
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	641a      	str	r2, [r3, #64]	; 0x40
 8003d66:	e001      	b.n	8003d6c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3710      	adds	r7, #16
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
	...

08003d80 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d101      	bne.n	8003d9c <HAL_ADC_ConfigChannel+0x1c>
 8003d98:	2302      	movs	r3, #2
 8003d9a:	e113      	b.n	8003fc4 <HAL_ADC_ConfigChannel+0x244>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2b09      	cmp	r3, #9
 8003daa:	d925      	bls.n	8003df8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68d9      	ldr	r1, [r3, #12]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	461a      	mov	r2, r3
 8003dba:	4613      	mov	r3, r2
 8003dbc:	005b      	lsls	r3, r3, #1
 8003dbe:	4413      	add	r3, r2
 8003dc0:	3b1e      	subs	r3, #30
 8003dc2:	2207      	movs	r2, #7
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	43da      	mvns	r2, r3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	400a      	ands	r2, r1
 8003dd0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	68d9      	ldr	r1, [r3, #12]
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	4618      	mov	r0, r3
 8003de4:	4603      	mov	r3, r0
 8003de6:	005b      	lsls	r3, r3, #1
 8003de8:	4403      	add	r3, r0
 8003dea:	3b1e      	subs	r3, #30
 8003dec:	409a      	lsls	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	430a      	orrs	r2, r1
 8003df4:	60da      	str	r2, [r3, #12]
 8003df6:	e022      	b.n	8003e3e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	6919      	ldr	r1, [r3, #16]
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	461a      	mov	r2, r3
 8003e06:	4613      	mov	r3, r2
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	4413      	add	r3, r2
 8003e0c:	2207      	movs	r2, #7
 8003e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e12:	43da      	mvns	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	400a      	ands	r2, r1
 8003e1a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	6919      	ldr	r1, [r3, #16]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	4603      	mov	r3, r0
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	4403      	add	r3, r0
 8003e34:	409a      	lsls	r2, r3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b06      	cmp	r3, #6
 8003e44:	d824      	bhi.n	8003e90 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	685a      	ldr	r2, [r3, #4]
 8003e50:	4613      	mov	r3, r2
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	4413      	add	r3, r2
 8003e56:	3b05      	subs	r3, #5
 8003e58:	221f      	movs	r2, #31
 8003e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5e:	43da      	mvns	r2, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	400a      	ands	r2, r1
 8003e66:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	4618      	mov	r0, r3
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685a      	ldr	r2, [r3, #4]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	4413      	add	r3, r2
 8003e80:	3b05      	subs	r3, #5
 8003e82:	fa00 f203 	lsl.w	r2, r0, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	635a      	str	r2, [r3, #52]	; 0x34
 8003e8e:	e04c      	b.n	8003f2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	2b0c      	cmp	r3, #12
 8003e96:	d824      	bhi.n	8003ee2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	4413      	add	r3, r2
 8003ea8:	3b23      	subs	r3, #35	; 0x23
 8003eaa:	221f      	movs	r2, #31
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	43da      	mvns	r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	400a      	ands	r2, r1
 8003eb8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	685a      	ldr	r2, [r3, #4]
 8003ecc:	4613      	mov	r3, r2
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	4413      	add	r3, r2
 8003ed2:	3b23      	subs	r3, #35	; 0x23
 8003ed4:	fa00 f203 	lsl.w	r2, r0, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	430a      	orrs	r2, r1
 8003ede:	631a      	str	r2, [r3, #48]	; 0x30
 8003ee0:	e023      	b.n	8003f2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685a      	ldr	r2, [r3, #4]
 8003eec:	4613      	mov	r3, r2
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	4413      	add	r3, r2
 8003ef2:	3b41      	subs	r3, #65	; 0x41
 8003ef4:	221f      	movs	r2, #31
 8003ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8003efa:	43da      	mvns	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	400a      	ands	r2, r1
 8003f02:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	4618      	mov	r0, r3
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685a      	ldr	r2, [r3, #4]
 8003f16:	4613      	mov	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	4413      	add	r3, r2
 8003f1c:	3b41      	subs	r3, #65	; 0x41
 8003f1e:	fa00 f203 	lsl.w	r2, r0, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	430a      	orrs	r2, r1
 8003f28:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f2a:	4b29      	ldr	r3, [pc, #164]	; (8003fd0 <HAL_ADC_ConfigChannel+0x250>)
 8003f2c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a28      	ldr	r2, [pc, #160]	; (8003fd4 <HAL_ADC_ConfigChannel+0x254>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d10f      	bne.n	8003f58 <HAL_ADC_ConfigChannel+0x1d8>
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b12      	cmp	r3, #18
 8003f3e:	d10b      	bne.n	8003f58 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a1d      	ldr	r2, [pc, #116]	; (8003fd4 <HAL_ADC_ConfigChannel+0x254>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d12b      	bne.n	8003fba <HAL_ADC_ConfigChannel+0x23a>
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a1c      	ldr	r2, [pc, #112]	; (8003fd8 <HAL_ADC_ConfigChannel+0x258>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d003      	beq.n	8003f74 <HAL_ADC_ConfigChannel+0x1f4>
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2b11      	cmp	r3, #17
 8003f72:	d122      	bne.n	8003fba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a11      	ldr	r2, [pc, #68]	; (8003fd8 <HAL_ADC_ConfigChannel+0x258>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d111      	bne.n	8003fba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003f96:	4b11      	ldr	r3, [pc, #68]	; (8003fdc <HAL_ADC_ConfigChannel+0x25c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a11      	ldr	r2, [pc, #68]	; (8003fe0 <HAL_ADC_ConfigChannel+0x260>)
 8003f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa0:	0c9a      	lsrs	r2, r3, #18
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	4413      	add	r3, r2
 8003fa8:	005b      	lsls	r3, r3, #1
 8003faa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003fac:	e002      	b.n	8003fb4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1f9      	bne.n	8003fae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3714      	adds	r7, #20
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr
 8003fd0:	40012300 	.word	0x40012300
 8003fd4:	40012000 	.word	0x40012000
 8003fd8:	10000012 	.word	0x10000012
 8003fdc:	20000674 	.word	0x20000674
 8003fe0:	431bde83 	.word	0x431bde83

08003fe4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fec:	4b79      	ldr	r3, [pc, #484]	; (80041d4 <ADC_Init+0x1f0>)
 8003fee:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	685a      	ldr	r2, [r3, #4]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	431a      	orrs	r2, r3
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004018:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	6859      	ldr	r1, [r3, #4]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	691b      	ldr	r3, [r3, #16]
 8004024:	021a      	lsls	r2, r3, #8
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	430a      	orrs	r2, r1
 800402c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	685a      	ldr	r2, [r3, #4]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800403c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	6859      	ldr	r1, [r3, #4]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689a      	ldr	r2, [r3, #8]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	430a      	orrs	r2, r1
 800404e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	689a      	ldr	r2, [r3, #8]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800405e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6899      	ldr	r1, [r3, #8]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	68da      	ldr	r2, [r3, #12]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004076:	4a58      	ldr	r2, [pc, #352]	; (80041d8 <ADC_Init+0x1f4>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d022      	beq.n	80040c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	689a      	ldr	r2, [r3, #8]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800408a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	6899      	ldr	r1, [r3, #8]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	430a      	orrs	r2, r1
 800409c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689a      	ldr	r2, [r3, #8]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80040ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	6899      	ldr	r1, [r3, #8]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	430a      	orrs	r2, r1
 80040be:	609a      	str	r2, [r3, #8]
 80040c0:	e00f      	b.n	80040e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	689a      	ldr	r2, [r3, #8]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80040d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	689a      	ldr	r2, [r3, #8]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80040e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689a      	ldr	r2, [r3, #8]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 0202 	bic.w	r2, r2, #2
 80040f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	6899      	ldr	r1, [r3, #8]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	7e1b      	ldrb	r3, [r3, #24]
 80040fc:	005a      	lsls	r2, r3, #1
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	430a      	orrs	r2, r1
 8004104:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f893 3020 	ldrb.w	r3, [r3, #32]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d01b      	beq.n	8004148 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685a      	ldr	r2, [r3, #4]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800411e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800412e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	6859      	ldr	r1, [r3, #4]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413a:	3b01      	subs	r3, #1
 800413c:	035a      	lsls	r2, r3, #13
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	430a      	orrs	r2, r1
 8004144:	605a      	str	r2, [r3, #4]
 8004146:	e007      	b.n	8004158 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004156:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004166:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	3b01      	subs	r3, #1
 8004174:	051a      	lsls	r2, r3, #20
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	430a      	orrs	r2, r1
 800417c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	689a      	ldr	r2, [r3, #8]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800418c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	6899      	ldr	r1, [r3, #8]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800419a:	025a      	lsls	r2, r3, #9
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	430a      	orrs	r2, r1
 80041a2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689a      	ldr	r2, [r3, #8]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	6899      	ldr	r1, [r3, #8]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	029a      	lsls	r2, r3, #10
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	430a      	orrs	r2, r1
 80041c6:	609a      	str	r2, [r3, #8]
}
 80041c8:	bf00      	nop
 80041ca:	3714      	adds	r7, #20
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr
 80041d4:	40012300 	.word	0x40012300
 80041d8:	0f000001 	.word	0x0f000001

080041dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f003 0307 	and.w	r3, r3, #7
 80041ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041ec:	4b0c      	ldr	r3, [pc, #48]	; (8004220 <__NVIC_SetPriorityGrouping+0x44>)
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041f2:	68ba      	ldr	r2, [r7, #8]
 80041f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80041f8:	4013      	ands	r3, r2
 80041fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004204:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004208:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800420c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800420e:	4a04      	ldr	r2, [pc, #16]	; (8004220 <__NVIC_SetPriorityGrouping+0x44>)
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	60d3      	str	r3, [r2, #12]
}
 8004214:	bf00      	nop
 8004216:	3714      	adds	r7, #20
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr
 8004220:	e000ed00 	.word	0xe000ed00

08004224 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004228:	4b04      	ldr	r3, [pc, #16]	; (800423c <__NVIC_GetPriorityGrouping+0x18>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	0a1b      	lsrs	r3, r3, #8
 800422e:	f003 0307 	and.w	r3, r3, #7
}
 8004232:	4618      	mov	r0, r3
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr
 800423c:	e000ed00 	.word	0xe000ed00

08004240 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	4603      	mov	r3, r0
 8004248:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800424a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800424e:	2b00      	cmp	r3, #0
 8004250:	db0b      	blt.n	800426a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004252:	79fb      	ldrb	r3, [r7, #7]
 8004254:	f003 021f 	and.w	r2, r3, #31
 8004258:	4907      	ldr	r1, [pc, #28]	; (8004278 <__NVIC_EnableIRQ+0x38>)
 800425a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800425e:	095b      	lsrs	r3, r3, #5
 8004260:	2001      	movs	r0, #1
 8004262:	fa00 f202 	lsl.w	r2, r0, r2
 8004266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800426a:	bf00      	nop
 800426c:	370c      	adds	r7, #12
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	e000e100 	.word	0xe000e100

0800427c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	4603      	mov	r3, r0
 8004284:	6039      	str	r1, [r7, #0]
 8004286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800428c:	2b00      	cmp	r3, #0
 800428e:	db0a      	blt.n	80042a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	b2da      	uxtb	r2, r3
 8004294:	490c      	ldr	r1, [pc, #48]	; (80042c8 <__NVIC_SetPriority+0x4c>)
 8004296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800429a:	0112      	lsls	r2, r2, #4
 800429c:	b2d2      	uxtb	r2, r2
 800429e:	440b      	add	r3, r1
 80042a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042a4:	e00a      	b.n	80042bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	b2da      	uxtb	r2, r3
 80042aa:	4908      	ldr	r1, [pc, #32]	; (80042cc <__NVIC_SetPriority+0x50>)
 80042ac:	79fb      	ldrb	r3, [r7, #7]
 80042ae:	f003 030f 	and.w	r3, r3, #15
 80042b2:	3b04      	subs	r3, #4
 80042b4:	0112      	lsls	r2, r2, #4
 80042b6:	b2d2      	uxtb	r2, r2
 80042b8:	440b      	add	r3, r1
 80042ba:	761a      	strb	r2, [r3, #24]
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	e000e100 	.word	0xe000e100
 80042cc:	e000ed00 	.word	0xe000ed00

080042d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b089      	sub	sp, #36	; 0x24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	f1c3 0307 	rsb	r3, r3, #7
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	bf28      	it	cs
 80042ee:	2304      	movcs	r3, #4
 80042f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	3304      	adds	r3, #4
 80042f6:	2b06      	cmp	r3, #6
 80042f8:	d902      	bls.n	8004300 <NVIC_EncodePriority+0x30>
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	3b03      	subs	r3, #3
 80042fe:	e000      	b.n	8004302 <NVIC_EncodePriority+0x32>
 8004300:	2300      	movs	r3, #0
 8004302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004304:	f04f 32ff 	mov.w	r2, #4294967295
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	fa02 f303 	lsl.w	r3, r2, r3
 800430e:	43da      	mvns	r2, r3
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	401a      	ands	r2, r3
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004318:	f04f 31ff 	mov.w	r1, #4294967295
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	fa01 f303 	lsl.w	r3, r1, r3
 8004322:	43d9      	mvns	r1, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004328:	4313      	orrs	r3, r2
         );
}
 800432a:	4618      	mov	r0, r3
 800432c:	3724      	adds	r7, #36	; 0x24
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
	...

08004338 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	3b01      	subs	r3, #1
 8004344:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004348:	d301      	bcc.n	800434e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800434a:	2301      	movs	r3, #1
 800434c:	e00f      	b.n	800436e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800434e:	4a0a      	ldr	r2, [pc, #40]	; (8004378 <SysTick_Config+0x40>)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	3b01      	subs	r3, #1
 8004354:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004356:	210f      	movs	r1, #15
 8004358:	f04f 30ff 	mov.w	r0, #4294967295
 800435c:	f7ff ff8e 	bl	800427c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004360:	4b05      	ldr	r3, [pc, #20]	; (8004378 <SysTick_Config+0x40>)
 8004362:	2200      	movs	r2, #0
 8004364:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004366:	4b04      	ldr	r3, [pc, #16]	; (8004378 <SysTick_Config+0x40>)
 8004368:	2207      	movs	r2, #7
 800436a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800436c:	2300      	movs	r3, #0
}
 800436e:	4618      	mov	r0, r3
 8004370:	3708      	adds	r7, #8
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	e000e010 	.word	0xe000e010

0800437c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f7ff ff29 	bl	80041dc <__NVIC_SetPriorityGrouping>
}
 800438a:	bf00      	nop
 800438c:	3708      	adds	r7, #8
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}

08004392 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004392:	b580      	push	{r7, lr}
 8004394:	b086      	sub	sp, #24
 8004396:	af00      	add	r7, sp, #0
 8004398:	4603      	mov	r3, r0
 800439a:	60b9      	str	r1, [r7, #8]
 800439c:	607a      	str	r2, [r7, #4]
 800439e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043a0:	2300      	movs	r3, #0
 80043a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043a4:	f7ff ff3e 	bl	8004224 <__NVIC_GetPriorityGrouping>
 80043a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	68b9      	ldr	r1, [r7, #8]
 80043ae:	6978      	ldr	r0, [r7, #20]
 80043b0:	f7ff ff8e 	bl	80042d0 <NVIC_EncodePriority>
 80043b4:	4602      	mov	r2, r0
 80043b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043ba:	4611      	mov	r1, r2
 80043bc:	4618      	mov	r0, r3
 80043be:	f7ff ff5d 	bl	800427c <__NVIC_SetPriority>
}
 80043c2:	bf00      	nop
 80043c4:	3718      	adds	r7, #24
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	b082      	sub	sp, #8
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	4603      	mov	r3, r0
 80043d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043d8:	4618      	mov	r0, r3
 80043da:	f7ff ff31 	bl	8004240 <__NVIC_EnableIRQ>
}
 80043de:	bf00      	nop
 80043e0:	3708      	adds	r7, #8
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}

080043e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043e6:	b580      	push	{r7, lr}
 80043e8:	b082      	sub	sp, #8
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7ff ffa2 	bl	8004338 <SysTick_Config>
 80043f4:	4603      	mov	r3, r0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3708      	adds	r7, #8
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
	...

08004400 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004400:	b480      	push	{r7}
 8004402:	b089      	sub	sp, #36	; 0x24
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800440a:	2300      	movs	r3, #0
 800440c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800440e:	2300      	movs	r3, #0
 8004410:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004412:	2300      	movs	r3, #0
 8004414:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004416:	2300      	movs	r3, #0
 8004418:	61fb      	str	r3, [r7, #28]
 800441a:	e159      	b.n	80046d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800441c:	2201      	movs	r2, #1
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	fa02 f303 	lsl.w	r3, r2, r3
 8004424:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	4013      	ands	r3, r2
 800442e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	429a      	cmp	r2, r3
 8004436:	f040 8148 	bne.w	80046ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f003 0303 	and.w	r3, r3, #3
 8004442:	2b01      	cmp	r3, #1
 8004444:	d005      	beq.n	8004452 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800444e:	2b02      	cmp	r3, #2
 8004450:	d130      	bne.n	80044b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	2203      	movs	r2, #3
 800445e:	fa02 f303 	lsl.w	r3, r2, r3
 8004462:	43db      	mvns	r3, r3
 8004464:	69ba      	ldr	r2, [r7, #24]
 8004466:	4013      	ands	r3, r2
 8004468:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	68da      	ldr	r2, [r3, #12]
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	fa02 f303 	lsl.w	r3, r2, r3
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	4313      	orrs	r3, r2
 800447a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004488:	2201      	movs	r2, #1
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	fa02 f303 	lsl.w	r3, r2, r3
 8004490:	43db      	mvns	r3, r3
 8004492:	69ba      	ldr	r2, [r7, #24]
 8004494:	4013      	ands	r3, r2
 8004496:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	091b      	lsrs	r3, r3, #4
 800449e:	f003 0201 	and.w	r2, r3, #1
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	fa02 f303 	lsl.w	r3, r2, r3
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f003 0303 	and.w	r3, r3, #3
 80044bc:	2b03      	cmp	r3, #3
 80044be:	d017      	beq.n	80044f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	005b      	lsls	r3, r3, #1
 80044ca:	2203      	movs	r2, #3
 80044cc:	fa02 f303 	lsl.w	r3, r2, r3
 80044d0:	43db      	mvns	r3, r3
 80044d2:	69ba      	ldr	r2, [r7, #24]
 80044d4:	4013      	ands	r3, r2
 80044d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	fa02 f303 	lsl.w	r3, r2, r3
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f003 0303 	and.w	r3, r3, #3
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d123      	bne.n	8004544 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	08da      	lsrs	r2, r3, #3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	3208      	adds	r2, #8
 8004504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004508:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	f003 0307 	and.w	r3, r3, #7
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	220f      	movs	r2, #15
 8004514:	fa02 f303 	lsl.w	r3, r2, r3
 8004518:	43db      	mvns	r3, r3
 800451a:	69ba      	ldr	r2, [r7, #24]
 800451c:	4013      	ands	r3, r2
 800451e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	691a      	ldr	r2, [r3, #16]
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	f003 0307 	and.w	r3, r3, #7
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	4313      	orrs	r3, r2
 8004534:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	08da      	lsrs	r2, r3, #3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	3208      	adds	r2, #8
 800453e:	69b9      	ldr	r1, [r7, #24]
 8004540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	005b      	lsls	r3, r3, #1
 800454e:	2203      	movs	r2, #3
 8004550:	fa02 f303 	lsl.w	r3, r2, r3
 8004554:	43db      	mvns	r3, r3
 8004556:	69ba      	ldr	r2, [r7, #24]
 8004558:	4013      	ands	r3, r2
 800455a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f003 0203 	and.w	r2, r3, #3
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	fa02 f303 	lsl.w	r3, r2, r3
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	4313      	orrs	r3, r2
 8004570:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69ba      	ldr	r2, [r7, #24]
 8004576:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004580:	2b00      	cmp	r3, #0
 8004582:	f000 80a2 	beq.w	80046ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004586:	2300      	movs	r3, #0
 8004588:	60fb      	str	r3, [r7, #12]
 800458a:	4b57      	ldr	r3, [pc, #348]	; (80046e8 <HAL_GPIO_Init+0x2e8>)
 800458c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458e:	4a56      	ldr	r2, [pc, #344]	; (80046e8 <HAL_GPIO_Init+0x2e8>)
 8004590:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004594:	6453      	str	r3, [r2, #68]	; 0x44
 8004596:	4b54      	ldr	r3, [pc, #336]	; (80046e8 <HAL_GPIO_Init+0x2e8>)
 8004598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800459a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800459e:	60fb      	str	r3, [r7, #12]
 80045a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045a2:	4a52      	ldr	r2, [pc, #328]	; (80046ec <HAL_GPIO_Init+0x2ec>)
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	089b      	lsrs	r3, r3, #2
 80045a8:	3302      	adds	r3, #2
 80045aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	220f      	movs	r2, #15
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	43db      	mvns	r3, r3
 80045c0:	69ba      	ldr	r2, [r7, #24]
 80045c2:	4013      	ands	r3, r2
 80045c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a49      	ldr	r2, [pc, #292]	; (80046f0 <HAL_GPIO_Init+0x2f0>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d019      	beq.n	8004602 <HAL_GPIO_Init+0x202>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a48      	ldr	r2, [pc, #288]	; (80046f4 <HAL_GPIO_Init+0x2f4>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d013      	beq.n	80045fe <HAL_GPIO_Init+0x1fe>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a47      	ldr	r2, [pc, #284]	; (80046f8 <HAL_GPIO_Init+0x2f8>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d00d      	beq.n	80045fa <HAL_GPIO_Init+0x1fa>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a46      	ldr	r2, [pc, #280]	; (80046fc <HAL_GPIO_Init+0x2fc>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d007      	beq.n	80045f6 <HAL_GPIO_Init+0x1f6>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a45      	ldr	r2, [pc, #276]	; (8004700 <HAL_GPIO_Init+0x300>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d101      	bne.n	80045f2 <HAL_GPIO_Init+0x1f2>
 80045ee:	2304      	movs	r3, #4
 80045f0:	e008      	b.n	8004604 <HAL_GPIO_Init+0x204>
 80045f2:	2307      	movs	r3, #7
 80045f4:	e006      	b.n	8004604 <HAL_GPIO_Init+0x204>
 80045f6:	2303      	movs	r3, #3
 80045f8:	e004      	b.n	8004604 <HAL_GPIO_Init+0x204>
 80045fa:	2302      	movs	r3, #2
 80045fc:	e002      	b.n	8004604 <HAL_GPIO_Init+0x204>
 80045fe:	2301      	movs	r3, #1
 8004600:	e000      	b.n	8004604 <HAL_GPIO_Init+0x204>
 8004602:	2300      	movs	r3, #0
 8004604:	69fa      	ldr	r2, [r7, #28]
 8004606:	f002 0203 	and.w	r2, r2, #3
 800460a:	0092      	lsls	r2, r2, #2
 800460c:	4093      	lsls	r3, r2
 800460e:	69ba      	ldr	r2, [r7, #24]
 8004610:	4313      	orrs	r3, r2
 8004612:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004614:	4935      	ldr	r1, [pc, #212]	; (80046ec <HAL_GPIO_Init+0x2ec>)
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	089b      	lsrs	r3, r3, #2
 800461a:	3302      	adds	r3, #2
 800461c:	69ba      	ldr	r2, [r7, #24]
 800461e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004622:	4b38      	ldr	r3, [pc, #224]	; (8004704 <HAL_GPIO_Init+0x304>)
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	43db      	mvns	r3, r3
 800462c:	69ba      	ldr	r2, [r7, #24]
 800462e:	4013      	ands	r3, r2
 8004630:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d003      	beq.n	8004646 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800463e:	69ba      	ldr	r2, [r7, #24]
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	4313      	orrs	r3, r2
 8004644:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004646:	4a2f      	ldr	r2, [pc, #188]	; (8004704 <HAL_GPIO_Init+0x304>)
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800464c:	4b2d      	ldr	r3, [pc, #180]	; (8004704 <HAL_GPIO_Init+0x304>)
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	43db      	mvns	r3, r3
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	4013      	ands	r3, r2
 800465a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d003      	beq.n	8004670 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	4313      	orrs	r3, r2
 800466e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004670:	4a24      	ldr	r2, [pc, #144]	; (8004704 <HAL_GPIO_Init+0x304>)
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004676:	4b23      	ldr	r3, [pc, #140]	; (8004704 <HAL_GPIO_Init+0x304>)
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	43db      	mvns	r3, r3
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	4013      	ands	r3, r2
 8004684:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004692:	69ba      	ldr	r2, [r7, #24]
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	4313      	orrs	r3, r2
 8004698:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800469a:	4a1a      	ldr	r2, [pc, #104]	; (8004704 <HAL_GPIO_Init+0x304>)
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046a0:	4b18      	ldr	r3, [pc, #96]	; (8004704 <HAL_GPIO_Init+0x304>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	43db      	mvns	r3, r3
 80046aa:	69ba      	ldr	r2, [r7, #24]
 80046ac:	4013      	ands	r3, r2
 80046ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d003      	beq.n	80046c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046c4:	4a0f      	ldr	r2, [pc, #60]	; (8004704 <HAL_GPIO_Init+0x304>)
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	3301      	adds	r3, #1
 80046ce:	61fb      	str	r3, [r7, #28]
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	2b0f      	cmp	r3, #15
 80046d4:	f67f aea2 	bls.w	800441c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046d8:	bf00      	nop
 80046da:	bf00      	nop
 80046dc:	3724      	adds	r7, #36	; 0x24
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop
 80046e8:	40023800 	.word	0x40023800
 80046ec:	40013800 	.word	0x40013800
 80046f0:	40020000 	.word	0x40020000
 80046f4:	40020400 	.word	0x40020400
 80046f8:	40020800 	.word	0x40020800
 80046fc:	40020c00 	.word	0x40020c00
 8004700:	40021000 	.word	0x40021000
 8004704:	40013c00 	.word	0x40013c00

08004708 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	460b      	mov	r3, r1
 8004712:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	691a      	ldr	r2, [r3, #16]
 8004718:	887b      	ldrh	r3, [r7, #2]
 800471a:	4013      	ands	r3, r2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d002      	beq.n	8004726 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004720:	2301      	movs	r3, #1
 8004722:	73fb      	strb	r3, [r7, #15]
 8004724:	e001      	b.n	800472a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004726:	2300      	movs	r3, #0
 8004728:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800472a:	7bfb      	ldrb	r3, [r7, #15]
}
 800472c:	4618      	mov	r0, r3
 800472e:	3714      	adds	r7, #20
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	460b      	mov	r3, r1
 8004742:	807b      	strh	r3, [r7, #2]
 8004744:	4613      	mov	r3, r2
 8004746:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004748:	787b      	ldrb	r3, [r7, #1]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d003      	beq.n	8004756 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800474e:	887a      	ldrh	r2, [r7, #2]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004754:	e003      	b.n	800475e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004756:	887b      	ldrh	r3, [r7, #2]
 8004758:	041a      	lsls	r2, r3, #16
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	619a      	str	r2, [r3, #24]
}
 800475e:	bf00      	nop
 8004760:	370c      	adds	r7, #12
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr
	...

0800476c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	4603      	mov	r3, r0
 8004774:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004776:	4b08      	ldr	r3, [pc, #32]	; (8004798 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004778:	695a      	ldr	r2, [r3, #20]
 800477a:	88fb      	ldrh	r3, [r7, #6]
 800477c:	4013      	ands	r3, r2
 800477e:	2b00      	cmp	r3, #0
 8004780:	d006      	beq.n	8004790 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004782:	4a05      	ldr	r2, [pc, #20]	; (8004798 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004784:	88fb      	ldrh	r3, [r7, #6]
 8004786:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004788:	88fb      	ldrh	r3, [r7, #6]
 800478a:	4618      	mov	r0, r3
 800478c:	f7fc fde8 	bl	8001360 <HAL_GPIO_EXTI_Callback>
  }
}
 8004790:	bf00      	nop
 8004792:	3708      	adds	r7, #8
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	40013c00 	.word	0x40013c00

0800479c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d101      	bne.n	80047ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e12b      	b.n	8004a06 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d106      	bne.n	80047c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f7fd ff7c 	bl	80026c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2224      	movs	r2, #36	; 0x24
 80047cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f022 0201 	bic.w	r2, r2, #1
 80047de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004800:	f001 f858 	bl	80058b4 <HAL_RCC_GetPCLK1Freq>
 8004804:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	4a81      	ldr	r2, [pc, #516]	; (8004a10 <HAL_I2C_Init+0x274>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d807      	bhi.n	8004820 <HAL_I2C_Init+0x84>
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4a80      	ldr	r2, [pc, #512]	; (8004a14 <HAL_I2C_Init+0x278>)
 8004814:	4293      	cmp	r3, r2
 8004816:	bf94      	ite	ls
 8004818:	2301      	movls	r3, #1
 800481a:	2300      	movhi	r3, #0
 800481c:	b2db      	uxtb	r3, r3
 800481e:	e006      	b.n	800482e <HAL_I2C_Init+0x92>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4a7d      	ldr	r2, [pc, #500]	; (8004a18 <HAL_I2C_Init+0x27c>)
 8004824:	4293      	cmp	r3, r2
 8004826:	bf94      	ite	ls
 8004828:	2301      	movls	r3, #1
 800482a:	2300      	movhi	r3, #0
 800482c:	b2db      	uxtb	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e0e7      	b.n	8004a06 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	4a78      	ldr	r2, [pc, #480]	; (8004a1c <HAL_I2C_Init+0x280>)
 800483a:	fba2 2303 	umull	r2, r3, r2, r3
 800483e:	0c9b      	lsrs	r3, r3, #18
 8004840:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68ba      	ldr	r2, [r7, #8]
 8004852:	430a      	orrs	r2, r1
 8004854:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	6a1b      	ldr	r3, [r3, #32]
 800485c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	4a6a      	ldr	r2, [pc, #424]	; (8004a10 <HAL_I2C_Init+0x274>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d802      	bhi.n	8004870 <HAL_I2C_Init+0xd4>
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	3301      	adds	r3, #1
 800486e:	e009      	b.n	8004884 <HAL_I2C_Init+0xe8>
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004876:	fb02 f303 	mul.w	r3, r2, r3
 800487a:	4a69      	ldr	r2, [pc, #420]	; (8004a20 <HAL_I2C_Init+0x284>)
 800487c:	fba2 2303 	umull	r2, r3, r2, r3
 8004880:	099b      	lsrs	r3, r3, #6
 8004882:	3301      	adds	r3, #1
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	6812      	ldr	r2, [r2, #0]
 8004888:	430b      	orrs	r3, r1
 800488a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	69db      	ldr	r3, [r3, #28]
 8004892:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004896:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	495c      	ldr	r1, [pc, #368]	; (8004a10 <HAL_I2C_Init+0x274>)
 80048a0:	428b      	cmp	r3, r1
 80048a2:	d819      	bhi.n	80048d8 <HAL_I2C_Init+0x13c>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	1e59      	subs	r1, r3, #1
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	005b      	lsls	r3, r3, #1
 80048ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80048b2:	1c59      	adds	r1, r3, #1
 80048b4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80048b8:	400b      	ands	r3, r1
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00a      	beq.n	80048d4 <HAL_I2C_Init+0x138>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	1e59      	subs	r1, r3, #1
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80048cc:	3301      	adds	r3, #1
 80048ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048d2:	e051      	b.n	8004978 <HAL_I2C_Init+0x1dc>
 80048d4:	2304      	movs	r3, #4
 80048d6:	e04f      	b.n	8004978 <HAL_I2C_Init+0x1dc>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d111      	bne.n	8004904 <HAL_I2C_Init+0x168>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	1e58      	subs	r0, r3, #1
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6859      	ldr	r1, [r3, #4]
 80048e8:	460b      	mov	r3, r1
 80048ea:	005b      	lsls	r3, r3, #1
 80048ec:	440b      	add	r3, r1
 80048ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80048f2:	3301      	adds	r3, #1
 80048f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	bf0c      	ite	eq
 80048fc:	2301      	moveq	r3, #1
 80048fe:	2300      	movne	r3, #0
 8004900:	b2db      	uxtb	r3, r3
 8004902:	e012      	b.n	800492a <HAL_I2C_Init+0x18e>
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	1e58      	subs	r0, r3, #1
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6859      	ldr	r1, [r3, #4]
 800490c:	460b      	mov	r3, r1
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	440b      	add	r3, r1
 8004912:	0099      	lsls	r1, r3, #2
 8004914:	440b      	add	r3, r1
 8004916:	fbb0 f3f3 	udiv	r3, r0, r3
 800491a:	3301      	adds	r3, #1
 800491c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004920:	2b00      	cmp	r3, #0
 8004922:	bf0c      	ite	eq
 8004924:	2301      	moveq	r3, #1
 8004926:	2300      	movne	r3, #0
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <HAL_I2C_Init+0x196>
 800492e:	2301      	movs	r3, #1
 8004930:	e022      	b.n	8004978 <HAL_I2C_Init+0x1dc>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10e      	bne.n	8004958 <HAL_I2C_Init+0x1bc>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	1e58      	subs	r0, r3, #1
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6859      	ldr	r1, [r3, #4]
 8004942:	460b      	mov	r3, r1
 8004944:	005b      	lsls	r3, r3, #1
 8004946:	440b      	add	r3, r1
 8004948:	fbb0 f3f3 	udiv	r3, r0, r3
 800494c:	3301      	adds	r3, #1
 800494e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004952:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004956:	e00f      	b.n	8004978 <HAL_I2C_Init+0x1dc>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	1e58      	subs	r0, r3, #1
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6859      	ldr	r1, [r3, #4]
 8004960:	460b      	mov	r3, r1
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	440b      	add	r3, r1
 8004966:	0099      	lsls	r1, r3, #2
 8004968:	440b      	add	r3, r1
 800496a:	fbb0 f3f3 	udiv	r3, r0, r3
 800496e:	3301      	adds	r3, #1
 8004970:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004974:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004978:	6879      	ldr	r1, [r7, #4]
 800497a:	6809      	ldr	r1, [r1, #0]
 800497c:	4313      	orrs	r3, r2
 800497e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	69da      	ldr	r2, [r3, #28]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a1b      	ldr	r3, [r3, #32]
 8004992:	431a      	orrs	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	430a      	orrs	r2, r1
 800499a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80049a6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	6911      	ldr	r1, [r2, #16]
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	68d2      	ldr	r2, [r2, #12]
 80049b2:	4311      	orrs	r1, r2
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	6812      	ldr	r2, [r2, #0]
 80049b8:	430b      	orrs	r3, r1
 80049ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	695a      	ldr	r2, [r3, #20]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	431a      	orrs	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	430a      	orrs	r2, r1
 80049d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f042 0201 	orr.w	r2, r2, #1
 80049e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2220      	movs	r2, #32
 80049f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3710      	adds	r7, #16
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	000186a0 	.word	0x000186a0
 8004a14:	001e847f 	.word	0x001e847f
 8004a18:	003d08ff 	.word	0x003d08ff
 8004a1c:	431bde83 	.word	0x431bde83
 8004a20:	10624dd3 	.word	0x10624dd3

08004a24 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b088      	sub	sp, #32
 8004a28:	af02      	add	r7, sp, #8
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	4608      	mov	r0, r1
 8004a2e:	4611      	mov	r1, r2
 8004a30:	461a      	mov	r2, r3
 8004a32:	4603      	mov	r3, r0
 8004a34:	817b      	strh	r3, [r7, #10]
 8004a36:	460b      	mov	r3, r1
 8004a38:	813b      	strh	r3, [r7, #8]
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a3e:	f7ff f92b 	bl	8003c98 <HAL_GetTick>
 8004a42:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2b20      	cmp	r3, #32
 8004a4e:	f040 80d9 	bne.w	8004c04 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	9300      	str	r3, [sp, #0]
 8004a56:	2319      	movs	r3, #25
 8004a58:	2201      	movs	r2, #1
 8004a5a:	496d      	ldr	r1, [pc, #436]	; (8004c10 <HAL_I2C_Mem_Write+0x1ec>)
 8004a5c:	68f8      	ldr	r0, [r7, #12]
 8004a5e:	f000 f971 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d001      	beq.n	8004a6c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004a68:	2302      	movs	r3, #2
 8004a6a:	e0cc      	b.n	8004c06 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d101      	bne.n	8004a7a <HAL_I2C_Mem_Write+0x56>
 8004a76:	2302      	movs	r3, #2
 8004a78:	e0c5      	b.n	8004c06 <HAL_I2C_Mem_Write+0x1e2>
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d007      	beq.n	8004aa0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0201 	orr.w	r2, r2, #1
 8004a9e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004aae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2221      	movs	r2, #33	; 0x21
 8004ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2240      	movs	r2, #64	; 0x40
 8004abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6a3a      	ldr	r2, [r7, #32]
 8004aca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004ad0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ad6:	b29a      	uxth	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	4a4d      	ldr	r2, [pc, #308]	; (8004c14 <HAL_I2C_Mem_Write+0x1f0>)
 8004ae0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ae2:	88f8      	ldrh	r0, [r7, #6]
 8004ae4:	893a      	ldrh	r2, [r7, #8]
 8004ae6:	8979      	ldrh	r1, [r7, #10]
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	9301      	str	r3, [sp, #4]
 8004aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aee:	9300      	str	r3, [sp, #0]
 8004af0:	4603      	mov	r3, r0
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 f890 	bl	8004c18 <I2C_RequestMemoryWrite>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d052      	beq.n	8004ba4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e081      	b.n	8004c06 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b06:	68f8      	ldr	r0, [r7, #12]
 8004b08:	f000 f9f2 	bl	8004ef0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00d      	beq.n	8004b2e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b16:	2b04      	cmp	r3, #4
 8004b18:	d107      	bne.n	8004b2a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b28:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e06b      	b.n	8004c06 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b32:	781a      	ldrb	r2, [r3, #0]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3e:	1c5a      	adds	r2, r3, #1
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	b29a      	uxth	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	3b01      	subs	r3, #1
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b04      	cmp	r3, #4
 8004b6a:	d11b      	bne.n	8004ba4 <HAL_I2C_Mem_Write+0x180>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d017      	beq.n	8004ba4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b78:	781a      	ldrb	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b84:	1c5a      	adds	r2, r3, #1
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	b29a      	uxth	r2, r3
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d1aa      	bne.n	8004b02 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bac:	697a      	ldr	r2, [r7, #20]
 8004bae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004bb0:	68f8      	ldr	r0, [r7, #12]
 8004bb2:	f000 f9de 	bl	8004f72 <I2C_WaitOnBTFFlagUntilTimeout>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00d      	beq.n	8004bd8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc0:	2b04      	cmp	r3, #4
 8004bc2:	d107      	bne.n	8004bd4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bd2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e016      	b.n	8004c06 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004be6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2220      	movs	r2, #32
 8004bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004c00:	2300      	movs	r3, #0
 8004c02:	e000      	b.n	8004c06 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004c04:	2302      	movs	r3, #2
  }
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3718      	adds	r7, #24
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	00100002 	.word	0x00100002
 8004c14:	ffff0000 	.word	0xffff0000

08004c18 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b088      	sub	sp, #32
 8004c1c:	af02      	add	r7, sp, #8
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	4608      	mov	r0, r1
 8004c22:	4611      	mov	r1, r2
 8004c24:	461a      	mov	r2, r3
 8004c26:	4603      	mov	r3, r0
 8004c28:	817b      	strh	r3, [r7, #10]
 8004c2a:	460b      	mov	r3, r1
 8004c2c:	813b      	strh	r3, [r7, #8]
 8004c2e:	4613      	mov	r3, r2
 8004c30:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c44:	9300      	str	r3, [sp, #0]
 8004c46:	6a3b      	ldr	r3, [r7, #32]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c4e:	68f8      	ldr	r0, [r7, #12]
 8004c50:	f000 f878 	bl	8004d44 <I2C_WaitOnFlagUntilTimeout>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00d      	beq.n	8004c76 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c68:	d103      	bne.n	8004c72 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c70:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e05f      	b.n	8004d36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c76:	897b      	ldrh	r3, [r7, #10]
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c88:	6a3a      	ldr	r2, [r7, #32]
 8004c8a:	492d      	ldr	r1, [pc, #180]	; (8004d40 <I2C_RequestMemoryWrite+0x128>)
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f000 f8b0 	bl	8004df2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d001      	beq.n	8004c9c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e04c      	b.n	8004d36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	617b      	str	r3, [r7, #20]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	695b      	ldr	r3, [r3, #20]
 8004ca6:	617b      	str	r3, [r7, #20]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	617b      	str	r3, [r7, #20]
 8004cb0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cb4:	6a39      	ldr	r1, [r7, #32]
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f000 f91a 	bl	8004ef0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00d      	beq.n	8004cde <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc6:	2b04      	cmp	r3, #4
 8004cc8:	d107      	bne.n	8004cda <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cd8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e02b      	b.n	8004d36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004cde:	88fb      	ldrh	r3, [r7, #6]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d105      	bne.n	8004cf0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ce4:	893b      	ldrh	r3, [r7, #8]
 8004ce6:	b2da      	uxtb	r2, r3
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	611a      	str	r2, [r3, #16]
 8004cee:	e021      	b.n	8004d34 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004cf0:	893b      	ldrh	r3, [r7, #8]
 8004cf2:	0a1b      	lsrs	r3, r3, #8
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	b2da      	uxtb	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d00:	6a39      	ldr	r1, [r7, #32]
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f000 f8f4 	bl	8004ef0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d00d      	beq.n	8004d2a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d12:	2b04      	cmp	r3, #4
 8004d14:	d107      	bne.n	8004d26 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e005      	b.n	8004d36 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d2a:	893b      	ldrh	r3, [r7, #8]
 8004d2c:	b2da      	uxtb	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3718      	adds	r7, #24
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	00010002 	.word	0x00010002

08004d44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b084      	sub	sp, #16
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	603b      	str	r3, [r7, #0]
 8004d50:	4613      	mov	r3, r2
 8004d52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d54:	e025      	b.n	8004da2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5c:	d021      	beq.n	8004da2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d5e:	f7fe ff9b 	bl	8003c98 <HAL_GetTick>
 8004d62:	4602      	mov	r2, r0
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	683a      	ldr	r2, [r7, #0]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d302      	bcc.n	8004d74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d116      	bne.n	8004da2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8e:	f043 0220 	orr.w	r2, r3, #32
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e023      	b.n	8004dea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	0c1b      	lsrs	r3, r3, #16
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d10d      	bne.n	8004dc8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	43da      	mvns	r2, r3
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	4013      	ands	r3, r2
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	bf0c      	ite	eq
 8004dbe:	2301      	moveq	r3, #1
 8004dc0:	2300      	movne	r3, #0
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	e00c      	b.n	8004de2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	43da      	mvns	r2, r3
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	bf0c      	ite	eq
 8004dda:	2301      	moveq	r3, #1
 8004ddc:	2300      	movne	r3, #0
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	461a      	mov	r2, r3
 8004de2:	79fb      	ldrb	r3, [r7, #7]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d0b6      	beq.n	8004d56 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3710      	adds	r7, #16
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}

08004df2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004df2:	b580      	push	{r7, lr}
 8004df4:	b084      	sub	sp, #16
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	60f8      	str	r0, [r7, #12]
 8004dfa:	60b9      	str	r1, [r7, #8]
 8004dfc:	607a      	str	r2, [r7, #4]
 8004dfe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e00:	e051      	b.n	8004ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	695b      	ldr	r3, [r3, #20]
 8004e08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e10:	d123      	bne.n	8004e5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e20:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e2a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2220      	movs	r2, #32
 8004e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e46:	f043 0204 	orr.w	r2, r3, #4
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e046      	b.n	8004ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e60:	d021      	beq.n	8004ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e62:	f7fe ff19 	bl	8003c98 <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d302      	bcc.n	8004e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d116      	bne.n	8004ea6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2220      	movs	r2, #32
 8004e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e92:	f043 0220 	orr.w	r2, r3, #32
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e020      	b.n	8004ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	0c1b      	lsrs	r3, r3, #16
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d10c      	bne.n	8004eca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	695b      	ldr	r3, [r3, #20]
 8004eb6:	43da      	mvns	r2, r3
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	4013      	ands	r3, r2
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	bf14      	ite	ne
 8004ec2:	2301      	movne	r3, #1
 8004ec4:	2300      	moveq	r3, #0
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	e00b      	b.n	8004ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	43da      	mvns	r2, r3
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	bf14      	ite	ne
 8004edc:	2301      	movne	r3, #1
 8004ede:	2300      	moveq	r3, #0
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d18d      	bne.n	8004e02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3710      	adds	r7, #16
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}

08004ef0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004efc:	e02d      	b.n	8004f5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f000 f878 	bl	8004ff4 <I2C_IsAcknowledgeFailed>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d001      	beq.n	8004f0e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e02d      	b.n	8004f6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f14:	d021      	beq.n	8004f5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f16:	f7fe febf 	bl	8003c98 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d302      	bcc.n	8004f2c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d116      	bne.n	8004f5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f46:	f043 0220 	orr.w	r2, r3, #32
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e007      	b.n	8004f6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	695b      	ldr	r3, [r3, #20]
 8004f60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f64:	2b80      	cmp	r3, #128	; 0x80
 8004f66:	d1ca      	bne.n	8004efe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f68:	2300      	movs	r3, #0
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3710      	adds	r7, #16
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}

08004f72 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b084      	sub	sp, #16
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	60f8      	str	r0, [r7, #12]
 8004f7a:	60b9      	str	r1, [r7, #8]
 8004f7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f7e:	e02d      	b.n	8004fdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f80:	68f8      	ldr	r0, [r7, #12]
 8004f82:	f000 f837 	bl	8004ff4 <I2C_IsAcknowledgeFailed>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d001      	beq.n	8004f90 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e02d      	b.n	8004fec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f96:	d021      	beq.n	8004fdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f98:	f7fe fe7e 	bl	8003c98 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	68ba      	ldr	r2, [r7, #8]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d302      	bcc.n	8004fae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d116      	bne.n	8004fdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2220      	movs	r2, #32
 8004fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc8:	f043 0220 	orr.w	r2, r3, #32
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e007      	b.n	8004fec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	f003 0304 	and.w	r3, r3, #4
 8004fe6:	2b04      	cmp	r3, #4
 8004fe8:	d1ca      	bne.n	8004f80 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3710      	adds	r7, #16
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005006:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800500a:	d11b      	bne.n	8005044 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005014:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2220      	movs	r2, #32
 8005020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005030:	f043 0204 	orr.w	r2, r3, #4
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	e000      	b.n	8005046 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
	...

08005054 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b086      	sub	sp, #24
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d101      	bne.n	8005066 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e267      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b00      	cmp	r3, #0
 8005070:	d075      	beq.n	800515e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005072:	4b88      	ldr	r3, [pc, #544]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f003 030c 	and.w	r3, r3, #12
 800507a:	2b04      	cmp	r3, #4
 800507c:	d00c      	beq.n	8005098 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800507e:	4b85      	ldr	r3, [pc, #532]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005086:	2b08      	cmp	r3, #8
 8005088:	d112      	bne.n	80050b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800508a:	4b82      	ldr	r3, [pc, #520]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005092:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005096:	d10b      	bne.n	80050b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005098:	4b7e      	ldr	r3, [pc, #504]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d05b      	beq.n	800515c <HAL_RCC_OscConfig+0x108>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d157      	bne.n	800515c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e242      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050b8:	d106      	bne.n	80050c8 <HAL_RCC_OscConfig+0x74>
 80050ba:	4b76      	ldr	r3, [pc, #472]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a75      	ldr	r2, [pc, #468]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80050c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050c4:	6013      	str	r3, [r2, #0]
 80050c6:	e01d      	b.n	8005104 <HAL_RCC_OscConfig+0xb0>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80050d0:	d10c      	bne.n	80050ec <HAL_RCC_OscConfig+0x98>
 80050d2:	4b70      	ldr	r3, [pc, #448]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a6f      	ldr	r2, [pc, #444]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80050d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050dc:	6013      	str	r3, [r2, #0]
 80050de:	4b6d      	ldr	r3, [pc, #436]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a6c      	ldr	r2, [pc, #432]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80050e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050e8:	6013      	str	r3, [r2, #0]
 80050ea:	e00b      	b.n	8005104 <HAL_RCC_OscConfig+0xb0>
 80050ec:	4b69      	ldr	r3, [pc, #420]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a68      	ldr	r2, [pc, #416]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80050f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050f6:	6013      	str	r3, [r2, #0]
 80050f8:	4b66      	ldr	r3, [pc, #408]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a65      	ldr	r2, [pc, #404]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80050fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005102:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d013      	beq.n	8005134 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800510c:	f7fe fdc4 	bl	8003c98 <HAL_GetTick>
 8005110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005112:	e008      	b.n	8005126 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005114:	f7fe fdc0 	bl	8003c98 <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	2b64      	cmp	r3, #100	; 0x64
 8005120:	d901      	bls.n	8005126 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e207      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005126:	4b5b      	ldr	r3, [pc, #364]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d0f0      	beq.n	8005114 <HAL_RCC_OscConfig+0xc0>
 8005132:	e014      	b.n	800515e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005134:	f7fe fdb0 	bl	8003c98 <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800513c:	f7fe fdac 	bl	8003c98 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b64      	cmp	r3, #100	; 0x64
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e1f3      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800514e:	4b51      	ldr	r3, [pc, #324]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1f0      	bne.n	800513c <HAL_RCC_OscConfig+0xe8>
 800515a:	e000      	b.n	800515e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800515c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d063      	beq.n	8005232 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800516a:	4b4a      	ldr	r3, [pc, #296]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f003 030c 	and.w	r3, r3, #12
 8005172:	2b00      	cmp	r3, #0
 8005174:	d00b      	beq.n	800518e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005176:	4b47      	ldr	r3, [pc, #284]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800517e:	2b08      	cmp	r3, #8
 8005180:	d11c      	bne.n	80051bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005182:	4b44      	ldr	r3, [pc, #272]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d116      	bne.n	80051bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800518e:	4b41      	ldr	r3, [pc, #260]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 0302 	and.w	r3, r3, #2
 8005196:	2b00      	cmp	r3, #0
 8005198:	d005      	beq.n	80051a6 <HAL_RCC_OscConfig+0x152>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d001      	beq.n	80051a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e1c7      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051a6:	4b3b      	ldr	r3, [pc, #236]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	00db      	lsls	r3, r3, #3
 80051b4:	4937      	ldr	r1, [pc, #220]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051ba:	e03a      	b.n	8005232 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d020      	beq.n	8005206 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051c4:	4b34      	ldr	r3, [pc, #208]	; (8005298 <HAL_RCC_OscConfig+0x244>)
 80051c6:	2201      	movs	r2, #1
 80051c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ca:	f7fe fd65 	bl	8003c98 <HAL_GetTick>
 80051ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051d0:	e008      	b.n	80051e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051d2:	f7fe fd61 	bl	8003c98 <HAL_GetTick>
 80051d6:	4602      	mov	r2, r0
 80051d8:	693b      	ldr	r3, [r7, #16]
 80051da:	1ad3      	subs	r3, r2, r3
 80051dc:	2b02      	cmp	r3, #2
 80051de:	d901      	bls.n	80051e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80051e0:	2303      	movs	r3, #3
 80051e2:	e1a8      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051e4:	4b2b      	ldr	r3, [pc, #172]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0302 	and.w	r3, r3, #2
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d0f0      	beq.n	80051d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051f0:	4b28      	ldr	r3, [pc, #160]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	691b      	ldr	r3, [r3, #16]
 80051fc:	00db      	lsls	r3, r3, #3
 80051fe:	4925      	ldr	r1, [pc, #148]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 8005200:	4313      	orrs	r3, r2
 8005202:	600b      	str	r3, [r1, #0]
 8005204:	e015      	b.n	8005232 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005206:	4b24      	ldr	r3, [pc, #144]	; (8005298 <HAL_RCC_OscConfig+0x244>)
 8005208:	2200      	movs	r2, #0
 800520a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800520c:	f7fe fd44 	bl	8003c98 <HAL_GetTick>
 8005210:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005212:	e008      	b.n	8005226 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005214:	f7fe fd40 	bl	8003c98 <HAL_GetTick>
 8005218:	4602      	mov	r2, r0
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	2b02      	cmp	r3, #2
 8005220:	d901      	bls.n	8005226 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005222:	2303      	movs	r3, #3
 8005224:	e187      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005226:	4b1b      	ldr	r3, [pc, #108]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f003 0302 	and.w	r3, r3, #2
 800522e:	2b00      	cmp	r3, #0
 8005230:	d1f0      	bne.n	8005214 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0308 	and.w	r3, r3, #8
 800523a:	2b00      	cmp	r3, #0
 800523c:	d036      	beq.n	80052ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d016      	beq.n	8005274 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005246:	4b15      	ldr	r3, [pc, #84]	; (800529c <HAL_RCC_OscConfig+0x248>)
 8005248:	2201      	movs	r2, #1
 800524a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800524c:	f7fe fd24 	bl	8003c98 <HAL_GetTick>
 8005250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005252:	e008      	b.n	8005266 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005254:	f7fe fd20 	bl	8003c98 <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	2b02      	cmp	r3, #2
 8005260:	d901      	bls.n	8005266 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e167      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005266:	4b0b      	ldr	r3, [pc, #44]	; (8005294 <HAL_RCC_OscConfig+0x240>)
 8005268:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800526a:	f003 0302 	and.w	r3, r3, #2
 800526e:	2b00      	cmp	r3, #0
 8005270:	d0f0      	beq.n	8005254 <HAL_RCC_OscConfig+0x200>
 8005272:	e01b      	b.n	80052ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005274:	4b09      	ldr	r3, [pc, #36]	; (800529c <HAL_RCC_OscConfig+0x248>)
 8005276:	2200      	movs	r2, #0
 8005278:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800527a:	f7fe fd0d 	bl	8003c98 <HAL_GetTick>
 800527e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005280:	e00e      	b.n	80052a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005282:	f7fe fd09 	bl	8003c98 <HAL_GetTick>
 8005286:	4602      	mov	r2, r0
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	1ad3      	subs	r3, r2, r3
 800528c:	2b02      	cmp	r3, #2
 800528e:	d907      	bls.n	80052a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e150      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
 8005294:	40023800 	.word	0x40023800
 8005298:	42470000 	.word	0x42470000
 800529c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052a0:	4b88      	ldr	r3, [pc, #544]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 80052a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052a4:	f003 0302 	and.w	r3, r3, #2
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1ea      	bne.n	8005282 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0304 	and.w	r3, r3, #4
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	f000 8097 	beq.w	80053e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052ba:	2300      	movs	r3, #0
 80052bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052be:	4b81      	ldr	r3, [pc, #516]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 80052c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d10f      	bne.n	80052ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052ca:	2300      	movs	r3, #0
 80052cc:	60bb      	str	r3, [r7, #8]
 80052ce:	4b7d      	ldr	r3, [pc, #500]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 80052d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d2:	4a7c      	ldr	r2, [pc, #496]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 80052d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052d8:	6413      	str	r3, [r2, #64]	; 0x40
 80052da:	4b7a      	ldr	r3, [pc, #488]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 80052dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052e2:	60bb      	str	r3, [r7, #8]
 80052e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052e6:	2301      	movs	r3, #1
 80052e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052ea:	4b77      	ldr	r3, [pc, #476]	; (80054c8 <HAL_RCC_OscConfig+0x474>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d118      	bne.n	8005328 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052f6:	4b74      	ldr	r3, [pc, #464]	; (80054c8 <HAL_RCC_OscConfig+0x474>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a73      	ldr	r2, [pc, #460]	; (80054c8 <HAL_RCC_OscConfig+0x474>)
 80052fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005300:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005302:	f7fe fcc9 	bl	8003c98 <HAL_GetTick>
 8005306:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005308:	e008      	b.n	800531c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800530a:	f7fe fcc5 	bl	8003c98 <HAL_GetTick>
 800530e:	4602      	mov	r2, r0
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	2b02      	cmp	r3, #2
 8005316:	d901      	bls.n	800531c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005318:	2303      	movs	r3, #3
 800531a:	e10c      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800531c:	4b6a      	ldr	r3, [pc, #424]	; (80054c8 <HAL_RCC_OscConfig+0x474>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005324:	2b00      	cmp	r3, #0
 8005326:	d0f0      	beq.n	800530a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	2b01      	cmp	r3, #1
 800532e:	d106      	bne.n	800533e <HAL_RCC_OscConfig+0x2ea>
 8005330:	4b64      	ldr	r3, [pc, #400]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 8005332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005334:	4a63      	ldr	r2, [pc, #396]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 8005336:	f043 0301 	orr.w	r3, r3, #1
 800533a:	6713      	str	r3, [r2, #112]	; 0x70
 800533c:	e01c      	b.n	8005378 <HAL_RCC_OscConfig+0x324>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	2b05      	cmp	r3, #5
 8005344:	d10c      	bne.n	8005360 <HAL_RCC_OscConfig+0x30c>
 8005346:	4b5f      	ldr	r3, [pc, #380]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 8005348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800534a:	4a5e      	ldr	r2, [pc, #376]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 800534c:	f043 0304 	orr.w	r3, r3, #4
 8005350:	6713      	str	r3, [r2, #112]	; 0x70
 8005352:	4b5c      	ldr	r3, [pc, #368]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 8005354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005356:	4a5b      	ldr	r2, [pc, #364]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 8005358:	f043 0301 	orr.w	r3, r3, #1
 800535c:	6713      	str	r3, [r2, #112]	; 0x70
 800535e:	e00b      	b.n	8005378 <HAL_RCC_OscConfig+0x324>
 8005360:	4b58      	ldr	r3, [pc, #352]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 8005362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005364:	4a57      	ldr	r2, [pc, #348]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 8005366:	f023 0301 	bic.w	r3, r3, #1
 800536a:	6713      	str	r3, [r2, #112]	; 0x70
 800536c:	4b55      	ldr	r3, [pc, #340]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 800536e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005370:	4a54      	ldr	r2, [pc, #336]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 8005372:	f023 0304 	bic.w	r3, r3, #4
 8005376:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d015      	beq.n	80053ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005380:	f7fe fc8a 	bl	8003c98 <HAL_GetTick>
 8005384:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005386:	e00a      	b.n	800539e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005388:	f7fe fc86 	bl	8003c98 <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	f241 3288 	movw	r2, #5000	; 0x1388
 8005396:	4293      	cmp	r3, r2
 8005398:	d901      	bls.n	800539e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e0cb      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800539e:	4b49      	ldr	r3, [pc, #292]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 80053a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d0ee      	beq.n	8005388 <HAL_RCC_OscConfig+0x334>
 80053aa:	e014      	b.n	80053d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053ac:	f7fe fc74 	bl	8003c98 <HAL_GetTick>
 80053b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053b2:	e00a      	b.n	80053ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053b4:	f7fe fc70 	bl	8003c98 <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	f241 3288 	movw	r2, #5000	; 0x1388
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d901      	bls.n	80053ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e0b5      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053ca:	4b3e      	ldr	r3, [pc, #248]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 80053cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ce:	f003 0302 	and.w	r3, r3, #2
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d1ee      	bne.n	80053b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053d6:	7dfb      	ldrb	r3, [r7, #23]
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d105      	bne.n	80053e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053dc:	4b39      	ldr	r3, [pc, #228]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 80053de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e0:	4a38      	ldr	r2, [pc, #224]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 80053e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	699b      	ldr	r3, [r3, #24]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f000 80a1 	beq.w	8005534 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053f2:	4b34      	ldr	r3, [pc, #208]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	f003 030c 	and.w	r3, r3, #12
 80053fa:	2b08      	cmp	r3, #8
 80053fc:	d05c      	beq.n	80054b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	2b02      	cmp	r3, #2
 8005404:	d141      	bne.n	800548a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005406:	4b31      	ldr	r3, [pc, #196]	; (80054cc <HAL_RCC_OscConfig+0x478>)
 8005408:	2200      	movs	r2, #0
 800540a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800540c:	f7fe fc44 	bl	8003c98 <HAL_GetTick>
 8005410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005412:	e008      	b.n	8005426 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005414:	f7fe fc40 	bl	8003c98 <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	2b02      	cmp	r3, #2
 8005420:	d901      	bls.n	8005426 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e087      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005426:	4b27      	ldr	r3, [pc, #156]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d1f0      	bne.n	8005414 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	69da      	ldr	r2, [r3, #28]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a1b      	ldr	r3, [r3, #32]
 800543a:	431a      	orrs	r2, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005440:	019b      	lsls	r3, r3, #6
 8005442:	431a      	orrs	r2, r3
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005448:	085b      	lsrs	r3, r3, #1
 800544a:	3b01      	subs	r3, #1
 800544c:	041b      	lsls	r3, r3, #16
 800544e:	431a      	orrs	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005454:	061b      	lsls	r3, r3, #24
 8005456:	491b      	ldr	r1, [pc, #108]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 8005458:	4313      	orrs	r3, r2
 800545a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800545c:	4b1b      	ldr	r3, [pc, #108]	; (80054cc <HAL_RCC_OscConfig+0x478>)
 800545e:	2201      	movs	r2, #1
 8005460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005462:	f7fe fc19 	bl	8003c98 <HAL_GetTick>
 8005466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005468:	e008      	b.n	800547c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800546a:	f7fe fc15 	bl	8003c98 <HAL_GetTick>
 800546e:	4602      	mov	r2, r0
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	1ad3      	subs	r3, r2, r3
 8005474:	2b02      	cmp	r3, #2
 8005476:	d901      	bls.n	800547c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005478:	2303      	movs	r3, #3
 800547a:	e05c      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800547c:	4b11      	ldr	r3, [pc, #68]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005484:	2b00      	cmp	r3, #0
 8005486:	d0f0      	beq.n	800546a <HAL_RCC_OscConfig+0x416>
 8005488:	e054      	b.n	8005534 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800548a:	4b10      	ldr	r3, [pc, #64]	; (80054cc <HAL_RCC_OscConfig+0x478>)
 800548c:	2200      	movs	r2, #0
 800548e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005490:	f7fe fc02 	bl	8003c98 <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005496:	e008      	b.n	80054aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005498:	f7fe fbfe 	bl	8003c98 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e045      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054aa:	4b06      	ldr	r3, [pc, #24]	; (80054c4 <HAL_RCC_OscConfig+0x470>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d1f0      	bne.n	8005498 <HAL_RCC_OscConfig+0x444>
 80054b6:	e03d      	b.n	8005534 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d107      	bne.n	80054d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e038      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
 80054c4:	40023800 	.word	0x40023800
 80054c8:	40007000 	.word	0x40007000
 80054cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054d0:	4b1b      	ldr	r3, [pc, #108]	; (8005540 <HAL_RCC_OscConfig+0x4ec>)
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	699b      	ldr	r3, [r3, #24]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d028      	beq.n	8005530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d121      	bne.n	8005530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d11a      	bne.n	8005530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005500:	4013      	ands	r3, r2
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005506:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005508:	4293      	cmp	r3, r2
 800550a:	d111      	bne.n	8005530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005516:	085b      	lsrs	r3, r3, #1
 8005518:	3b01      	subs	r3, #1
 800551a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800551c:	429a      	cmp	r2, r3
 800551e:	d107      	bne.n	8005530 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800552a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800552c:	429a      	cmp	r2, r3
 800552e:	d001      	beq.n	8005534 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e000      	b.n	8005536 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3718      	adds	r7, #24
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	40023800 	.word	0x40023800

08005544 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b084      	sub	sp, #16
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e0cc      	b.n	80056f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005558:	4b68      	ldr	r3, [pc, #416]	; (80056fc <HAL_RCC_ClockConfig+0x1b8>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0307 	and.w	r3, r3, #7
 8005560:	683a      	ldr	r2, [r7, #0]
 8005562:	429a      	cmp	r2, r3
 8005564:	d90c      	bls.n	8005580 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005566:	4b65      	ldr	r3, [pc, #404]	; (80056fc <HAL_RCC_ClockConfig+0x1b8>)
 8005568:	683a      	ldr	r2, [r7, #0]
 800556a:	b2d2      	uxtb	r2, r2
 800556c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800556e:	4b63      	ldr	r3, [pc, #396]	; (80056fc <HAL_RCC_ClockConfig+0x1b8>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 0307 	and.w	r3, r3, #7
 8005576:	683a      	ldr	r2, [r7, #0]
 8005578:	429a      	cmp	r2, r3
 800557a:	d001      	beq.n	8005580 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e0b8      	b.n	80056f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 0302 	and.w	r3, r3, #2
 8005588:	2b00      	cmp	r3, #0
 800558a:	d020      	beq.n	80055ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0304 	and.w	r3, r3, #4
 8005594:	2b00      	cmp	r3, #0
 8005596:	d005      	beq.n	80055a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005598:	4b59      	ldr	r3, [pc, #356]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	4a58      	ldr	r2, [pc, #352]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 800559e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80055a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f003 0308 	and.w	r3, r3, #8
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d005      	beq.n	80055bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055b0:	4b53      	ldr	r3, [pc, #332]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	4a52      	ldr	r2, [pc, #328]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 80055b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80055ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055bc:	4b50      	ldr	r3, [pc, #320]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	494d      	ldr	r1, [pc, #308]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 0301 	and.w	r3, r3, #1
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d044      	beq.n	8005664 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d107      	bne.n	80055f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055e2:	4b47      	ldr	r3, [pc, #284]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d119      	bne.n	8005622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e07f      	b.n	80056f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d003      	beq.n	8005602 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055fe:	2b03      	cmp	r3, #3
 8005600:	d107      	bne.n	8005612 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005602:	4b3f      	ldr	r3, [pc, #252]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d109      	bne.n	8005622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e06f      	b.n	80056f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005612:	4b3b      	ldr	r3, [pc, #236]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0302 	and.w	r3, r3, #2
 800561a:	2b00      	cmp	r3, #0
 800561c:	d101      	bne.n	8005622 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e067      	b.n	80056f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005622:	4b37      	ldr	r3, [pc, #220]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f023 0203 	bic.w	r2, r3, #3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	4934      	ldr	r1, [pc, #208]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 8005630:	4313      	orrs	r3, r2
 8005632:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005634:	f7fe fb30 	bl	8003c98 <HAL_GetTick>
 8005638:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800563a:	e00a      	b.n	8005652 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800563c:	f7fe fb2c 	bl	8003c98 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	f241 3288 	movw	r2, #5000	; 0x1388
 800564a:	4293      	cmp	r3, r2
 800564c:	d901      	bls.n	8005652 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800564e:	2303      	movs	r3, #3
 8005650:	e04f      	b.n	80056f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005652:	4b2b      	ldr	r3, [pc, #172]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	f003 020c 	and.w	r2, r3, #12
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	009b      	lsls	r3, r3, #2
 8005660:	429a      	cmp	r2, r3
 8005662:	d1eb      	bne.n	800563c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005664:	4b25      	ldr	r3, [pc, #148]	; (80056fc <HAL_RCC_ClockConfig+0x1b8>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0307 	and.w	r3, r3, #7
 800566c:	683a      	ldr	r2, [r7, #0]
 800566e:	429a      	cmp	r2, r3
 8005670:	d20c      	bcs.n	800568c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005672:	4b22      	ldr	r3, [pc, #136]	; (80056fc <HAL_RCC_ClockConfig+0x1b8>)
 8005674:	683a      	ldr	r2, [r7, #0]
 8005676:	b2d2      	uxtb	r2, r2
 8005678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800567a:	4b20      	ldr	r3, [pc, #128]	; (80056fc <HAL_RCC_ClockConfig+0x1b8>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0307 	and.w	r3, r3, #7
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	429a      	cmp	r2, r3
 8005686:	d001      	beq.n	800568c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e032      	b.n	80056f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0304 	and.w	r3, r3, #4
 8005694:	2b00      	cmp	r3, #0
 8005696:	d008      	beq.n	80056aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005698:	4b19      	ldr	r3, [pc, #100]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	4916      	ldr	r1, [pc, #88]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0308 	and.w	r3, r3, #8
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d009      	beq.n	80056ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056b6:	4b12      	ldr	r3, [pc, #72]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	00db      	lsls	r3, r3, #3
 80056c4:	490e      	ldr	r1, [pc, #56]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80056ca:	f000 f821 	bl	8005710 <HAL_RCC_GetSysClockFreq>
 80056ce:	4602      	mov	r2, r0
 80056d0:	4b0b      	ldr	r3, [pc, #44]	; (8005700 <HAL_RCC_ClockConfig+0x1bc>)
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	091b      	lsrs	r3, r3, #4
 80056d6:	f003 030f 	and.w	r3, r3, #15
 80056da:	490a      	ldr	r1, [pc, #40]	; (8005704 <HAL_RCC_ClockConfig+0x1c0>)
 80056dc:	5ccb      	ldrb	r3, [r1, r3]
 80056de:	fa22 f303 	lsr.w	r3, r2, r3
 80056e2:	4a09      	ldr	r2, [pc, #36]	; (8005708 <HAL_RCC_ClockConfig+0x1c4>)
 80056e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80056e6:	4b09      	ldr	r3, [pc, #36]	; (800570c <HAL_RCC_ClockConfig+0x1c8>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f7fe fa90 	bl	8003c10 <HAL_InitTick>

  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3710      	adds	r7, #16
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	40023c00 	.word	0x40023c00
 8005700:	40023800 	.word	0x40023800
 8005704:	0800d59c 	.word	0x0800d59c
 8005708:	20000674 	.word	0x20000674
 800570c:	2000069c 	.word	0x2000069c

08005710 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005710:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005714:	b090      	sub	sp, #64	; 0x40
 8005716:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005718:	2300      	movs	r3, #0
 800571a:	637b      	str	r3, [r7, #52]	; 0x34
 800571c:	2300      	movs	r3, #0
 800571e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005720:	2300      	movs	r3, #0
 8005722:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005724:	2300      	movs	r3, #0
 8005726:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005728:	4b59      	ldr	r3, [pc, #356]	; (8005890 <HAL_RCC_GetSysClockFreq+0x180>)
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	f003 030c 	and.w	r3, r3, #12
 8005730:	2b08      	cmp	r3, #8
 8005732:	d00d      	beq.n	8005750 <HAL_RCC_GetSysClockFreq+0x40>
 8005734:	2b08      	cmp	r3, #8
 8005736:	f200 80a1 	bhi.w	800587c <HAL_RCC_GetSysClockFreq+0x16c>
 800573a:	2b00      	cmp	r3, #0
 800573c:	d002      	beq.n	8005744 <HAL_RCC_GetSysClockFreq+0x34>
 800573e:	2b04      	cmp	r3, #4
 8005740:	d003      	beq.n	800574a <HAL_RCC_GetSysClockFreq+0x3a>
 8005742:	e09b      	b.n	800587c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005744:	4b53      	ldr	r3, [pc, #332]	; (8005894 <HAL_RCC_GetSysClockFreq+0x184>)
 8005746:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005748:	e09b      	b.n	8005882 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800574a:	4b53      	ldr	r3, [pc, #332]	; (8005898 <HAL_RCC_GetSysClockFreq+0x188>)
 800574c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800574e:	e098      	b.n	8005882 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005750:	4b4f      	ldr	r3, [pc, #316]	; (8005890 <HAL_RCC_GetSysClockFreq+0x180>)
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005758:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800575a:	4b4d      	ldr	r3, [pc, #308]	; (8005890 <HAL_RCC_GetSysClockFreq+0x180>)
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d028      	beq.n	80057b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005766:	4b4a      	ldr	r3, [pc, #296]	; (8005890 <HAL_RCC_GetSysClockFreq+0x180>)
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	099b      	lsrs	r3, r3, #6
 800576c:	2200      	movs	r2, #0
 800576e:	623b      	str	r3, [r7, #32]
 8005770:	627a      	str	r2, [r7, #36]	; 0x24
 8005772:	6a3b      	ldr	r3, [r7, #32]
 8005774:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005778:	2100      	movs	r1, #0
 800577a:	4b47      	ldr	r3, [pc, #284]	; (8005898 <HAL_RCC_GetSysClockFreq+0x188>)
 800577c:	fb03 f201 	mul.w	r2, r3, r1
 8005780:	2300      	movs	r3, #0
 8005782:	fb00 f303 	mul.w	r3, r0, r3
 8005786:	4413      	add	r3, r2
 8005788:	4a43      	ldr	r2, [pc, #268]	; (8005898 <HAL_RCC_GetSysClockFreq+0x188>)
 800578a:	fba0 1202 	umull	r1, r2, r0, r2
 800578e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005790:	460a      	mov	r2, r1
 8005792:	62ba      	str	r2, [r7, #40]	; 0x28
 8005794:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005796:	4413      	add	r3, r2
 8005798:	62fb      	str	r3, [r7, #44]	; 0x2c
 800579a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800579c:	2200      	movs	r2, #0
 800579e:	61bb      	str	r3, [r7, #24]
 80057a0:	61fa      	str	r2, [r7, #28]
 80057a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80057aa:	f7fb fa25 	bl	8000bf8 <__aeabi_uldivmod>
 80057ae:	4602      	mov	r2, r0
 80057b0:	460b      	mov	r3, r1
 80057b2:	4613      	mov	r3, r2
 80057b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057b6:	e053      	b.n	8005860 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057b8:	4b35      	ldr	r3, [pc, #212]	; (8005890 <HAL_RCC_GetSysClockFreq+0x180>)
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	099b      	lsrs	r3, r3, #6
 80057be:	2200      	movs	r2, #0
 80057c0:	613b      	str	r3, [r7, #16]
 80057c2:	617a      	str	r2, [r7, #20]
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80057ca:	f04f 0b00 	mov.w	fp, #0
 80057ce:	4652      	mov	r2, sl
 80057d0:	465b      	mov	r3, fp
 80057d2:	f04f 0000 	mov.w	r0, #0
 80057d6:	f04f 0100 	mov.w	r1, #0
 80057da:	0159      	lsls	r1, r3, #5
 80057dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057e0:	0150      	lsls	r0, r2, #5
 80057e2:	4602      	mov	r2, r0
 80057e4:	460b      	mov	r3, r1
 80057e6:	ebb2 080a 	subs.w	r8, r2, sl
 80057ea:	eb63 090b 	sbc.w	r9, r3, fp
 80057ee:	f04f 0200 	mov.w	r2, #0
 80057f2:	f04f 0300 	mov.w	r3, #0
 80057f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80057fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80057fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005802:	ebb2 0408 	subs.w	r4, r2, r8
 8005806:	eb63 0509 	sbc.w	r5, r3, r9
 800580a:	f04f 0200 	mov.w	r2, #0
 800580e:	f04f 0300 	mov.w	r3, #0
 8005812:	00eb      	lsls	r3, r5, #3
 8005814:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005818:	00e2      	lsls	r2, r4, #3
 800581a:	4614      	mov	r4, r2
 800581c:	461d      	mov	r5, r3
 800581e:	eb14 030a 	adds.w	r3, r4, sl
 8005822:	603b      	str	r3, [r7, #0]
 8005824:	eb45 030b 	adc.w	r3, r5, fp
 8005828:	607b      	str	r3, [r7, #4]
 800582a:	f04f 0200 	mov.w	r2, #0
 800582e:	f04f 0300 	mov.w	r3, #0
 8005832:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005836:	4629      	mov	r1, r5
 8005838:	028b      	lsls	r3, r1, #10
 800583a:	4621      	mov	r1, r4
 800583c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005840:	4621      	mov	r1, r4
 8005842:	028a      	lsls	r2, r1, #10
 8005844:	4610      	mov	r0, r2
 8005846:	4619      	mov	r1, r3
 8005848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800584a:	2200      	movs	r2, #0
 800584c:	60bb      	str	r3, [r7, #8]
 800584e:	60fa      	str	r2, [r7, #12]
 8005850:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005854:	f7fb f9d0 	bl	8000bf8 <__aeabi_uldivmod>
 8005858:	4602      	mov	r2, r0
 800585a:	460b      	mov	r3, r1
 800585c:	4613      	mov	r3, r2
 800585e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005860:	4b0b      	ldr	r3, [pc, #44]	; (8005890 <HAL_RCC_GetSysClockFreq+0x180>)
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	0c1b      	lsrs	r3, r3, #16
 8005866:	f003 0303 	and.w	r3, r3, #3
 800586a:	3301      	adds	r3, #1
 800586c:	005b      	lsls	r3, r3, #1
 800586e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005870:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005874:	fbb2 f3f3 	udiv	r3, r2, r3
 8005878:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800587a:	e002      	b.n	8005882 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800587c:	4b05      	ldr	r3, [pc, #20]	; (8005894 <HAL_RCC_GetSysClockFreq+0x184>)
 800587e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005880:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005884:	4618      	mov	r0, r3
 8005886:	3740      	adds	r7, #64	; 0x40
 8005888:	46bd      	mov	sp, r7
 800588a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800588e:	bf00      	nop
 8005890:	40023800 	.word	0x40023800
 8005894:	00f42400 	.word	0x00f42400
 8005898:	017d7840 	.word	0x017d7840

0800589c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800589c:	b480      	push	{r7}
 800589e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058a0:	4b03      	ldr	r3, [pc, #12]	; (80058b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80058a2:	681b      	ldr	r3, [r3, #0]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	20000674 	.word	0x20000674

080058b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80058b8:	f7ff fff0 	bl	800589c <HAL_RCC_GetHCLKFreq>
 80058bc:	4602      	mov	r2, r0
 80058be:	4b05      	ldr	r3, [pc, #20]	; (80058d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	0a9b      	lsrs	r3, r3, #10
 80058c4:	f003 0307 	and.w	r3, r3, #7
 80058c8:	4903      	ldr	r1, [pc, #12]	; (80058d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058ca:	5ccb      	ldrb	r3, [r1, r3]
 80058cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	40023800 	.word	0x40023800
 80058d8:	0800d5ac 	.word	0x0800d5ac

080058dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80058e0:	f7ff ffdc 	bl	800589c <HAL_RCC_GetHCLKFreq>
 80058e4:	4602      	mov	r2, r0
 80058e6:	4b05      	ldr	r3, [pc, #20]	; (80058fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	0b5b      	lsrs	r3, r3, #13
 80058ec:	f003 0307 	and.w	r3, r3, #7
 80058f0:	4903      	ldr	r1, [pc, #12]	; (8005900 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058f2:	5ccb      	ldrb	r3, [r1, r3]
 80058f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	40023800 	.word	0x40023800
 8005900:	0800d5ac 	.word	0x0800d5ac

08005904 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b082      	sub	sp, #8
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e07b      	b.n	8005a0e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591a:	2b00      	cmp	r3, #0
 800591c:	d108      	bne.n	8005930 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005926:	d009      	beq.n	800593c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	61da      	str	r2, [r3, #28]
 800592e:	e005      	b.n	800593c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005948:	b2db      	uxtb	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d106      	bne.n	800595c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f7fc ff40 	bl	80027dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2202      	movs	r2, #2
 8005960:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005972:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005984:	431a      	orrs	r2, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800598e:	431a      	orrs	r2, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	f003 0302 	and.w	r3, r3, #2
 8005998:	431a      	orrs	r2, r3
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	431a      	orrs	r2, r3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	699b      	ldr	r3, [r3, #24]
 80059a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059ac:	431a      	orrs	r2, r3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	69db      	ldr	r3, [r3, #28]
 80059b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80059b6:	431a      	orrs	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a1b      	ldr	r3, [r3, #32]
 80059bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059c0:	ea42 0103 	orr.w	r1, r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	430a      	orrs	r2, r1
 80059d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	699b      	ldr	r3, [r3, #24]
 80059d8:	0c1b      	lsrs	r3, r3, #16
 80059da:	f003 0104 	and.w	r1, r3, #4
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e2:	f003 0210 	and.w	r2, r3, #16
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	69da      	ldr	r2, [r3, #28]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059fc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3708      	adds	r7, #8
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a16:	b580      	push	{r7, lr}
 8005a18:	b088      	sub	sp, #32
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	60f8      	str	r0, [r7, #12]
 8005a1e:	60b9      	str	r1, [r7, #8]
 8005a20:	603b      	str	r3, [r7, #0]
 8005a22:	4613      	mov	r3, r2
 8005a24:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a26:	2300      	movs	r3, #0
 8005a28:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d101      	bne.n	8005a38 <HAL_SPI_Transmit+0x22>
 8005a34:	2302      	movs	r3, #2
 8005a36:	e126      	b.n	8005c86 <HAL_SPI_Transmit+0x270>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a40:	f7fe f92a 	bl	8003c98 <HAL_GetTick>
 8005a44:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005a46:	88fb      	ldrh	r3, [r7, #6]
 8005a48:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d002      	beq.n	8005a5c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005a56:	2302      	movs	r3, #2
 8005a58:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a5a:	e10b      	b.n	8005c74 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d002      	beq.n	8005a68 <HAL_SPI_Transmit+0x52>
 8005a62:	88fb      	ldrh	r3, [r7, #6]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d102      	bne.n	8005a6e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005a6c:	e102      	b.n	8005c74 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2203      	movs	r2, #3
 8005a72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	88fa      	ldrh	r2, [r7, #6]
 8005a86:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	88fa      	ldrh	r2, [r7, #6]
 8005a8c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ab4:	d10f      	bne.n	8005ad6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ac4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ad4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae0:	2b40      	cmp	r3, #64	; 0x40
 8005ae2:	d007      	beq.n	8005af4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005af2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005afc:	d14b      	bne.n	8005b96 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <HAL_SPI_Transmit+0xf6>
 8005b06:	8afb      	ldrh	r3, [r7, #22]
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d13e      	bne.n	8005b8a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b10:	881a      	ldrh	r2, [r3, #0]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b1c:	1c9a      	adds	r2, r3, #2
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	b29a      	uxth	r2, r3
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005b30:	e02b      	b.n	8005b8a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f003 0302 	and.w	r3, r3, #2
 8005b3c:	2b02      	cmp	r3, #2
 8005b3e:	d112      	bne.n	8005b66 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b44:	881a      	ldrh	r2, [r3, #0]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b50:	1c9a      	adds	r2, r3, #2
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	86da      	strh	r2, [r3, #54]	; 0x36
 8005b64:	e011      	b.n	8005b8a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b66:	f7fe f897 	bl	8003c98 <HAL_GetTick>
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	683a      	ldr	r2, [r7, #0]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d803      	bhi.n	8005b7e <HAL_SPI_Transmit+0x168>
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b7c:	d102      	bne.n	8005b84 <HAL_SPI_Transmit+0x16e>
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d102      	bne.n	8005b8a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005b84:	2303      	movs	r3, #3
 8005b86:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005b88:	e074      	b.n	8005c74 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d1ce      	bne.n	8005b32 <HAL_SPI_Transmit+0x11c>
 8005b94:	e04c      	b.n	8005c30 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d002      	beq.n	8005ba4 <HAL_SPI_Transmit+0x18e>
 8005b9e:	8afb      	ldrh	r3, [r7, #22]
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d140      	bne.n	8005c26 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	330c      	adds	r3, #12
 8005bae:	7812      	ldrb	r2, [r2, #0]
 8005bb0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb6:	1c5a      	adds	r2, r3, #1
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	b29a      	uxth	r2, r3
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005bca:	e02c      	b.n	8005c26 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f003 0302 	and.w	r3, r3, #2
 8005bd6:	2b02      	cmp	r3, #2
 8005bd8:	d113      	bne.n	8005c02 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	330c      	adds	r3, #12
 8005be4:	7812      	ldrb	r2, [r2, #0]
 8005be6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bec:	1c5a      	adds	r2, r3, #1
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	3b01      	subs	r3, #1
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c00:	e011      	b.n	8005c26 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c02:	f7fe f849 	bl	8003c98 <HAL_GetTick>
 8005c06:	4602      	mov	r2, r0
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	1ad3      	subs	r3, r2, r3
 8005c0c:	683a      	ldr	r2, [r7, #0]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d803      	bhi.n	8005c1a <HAL_SPI_Transmit+0x204>
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c18:	d102      	bne.n	8005c20 <HAL_SPI_Transmit+0x20a>
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d102      	bne.n	8005c26 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c24:	e026      	b.n	8005c74 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1cd      	bne.n	8005bcc <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c30:	69ba      	ldr	r2, [r7, #24]
 8005c32:	6839      	ldr	r1, [r7, #0]
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f000 fa55 	bl	80060e4 <SPI_EndRxTxTransaction>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d002      	beq.n	8005c46 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2220      	movs	r2, #32
 8005c44:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d10a      	bne.n	8005c64 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c4e:	2300      	movs	r3, #0
 8005c50:	613b      	str	r3, [r7, #16]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	613b      	str	r3, [r7, #16]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	613b      	str	r3, [r7, #16]
 8005c62:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d002      	beq.n	8005c72 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	77fb      	strb	r3, [r7, #31]
 8005c70:	e000      	b.n	8005c74 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005c72:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005c84:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3720      	adds	r7, #32
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}

08005c8e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005c8e:	b580      	push	{r7, lr}
 8005c90:	b08c      	sub	sp, #48	; 0x30
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	60f8      	str	r0, [r7, #12]
 8005c96:	60b9      	str	r1, [r7, #8]
 8005c98:	607a      	str	r2, [r7, #4]
 8005c9a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d101      	bne.n	8005cb4 <HAL_SPI_TransmitReceive+0x26>
 8005cb0:	2302      	movs	r3, #2
 8005cb2:	e18a      	b.n	8005fca <HAL_SPI_TransmitReceive+0x33c>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005cbc:	f7fd ffec 	bl	8003c98 <HAL_GetTick>
 8005cc0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005cc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005cd2:	887b      	ldrh	r3, [r7, #2]
 8005cd4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005cd6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d00f      	beq.n	8005cfe <HAL_SPI_TransmitReceive+0x70>
 8005cde:	69fb      	ldr	r3, [r7, #28]
 8005ce0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ce4:	d107      	bne.n	8005cf6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d103      	bne.n	8005cf6 <HAL_SPI_TransmitReceive+0x68>
 8005cee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005cf2:	2b04      	cmp	r3, #4
 8005cf4:	d003      	beq.n	8005cfe <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005cf6:	2302      	movs	r3, #2
 8005cf8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005cfc:	e15b      	b.n	8005fb6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d005      	beq.n	8005d10 <HAL_SPI_TransmitReceive+0x82>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d002      	beq.n	8005d10 <HAL_SPI_TransmitReceive+0x82>
 8005d0a:	887b      	ldrh	r3, [r7, #2]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d103      	bne.n	8005d18 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005d16:	e14e      	b.n	8005fb6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	2b04      	cmp	r3, #4
 8005d22:	d003      	beq.n	8005d2c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2205      	movs	r2, #5
 8005d28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	887a      	ldrh	r2, [r7, #2]
 8005d3c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	887a      	ldrh	r2, [r7, #2]
 8005d42:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	68ba      	ldr	r2, [r7, #8]
 8005d48:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	887a      	ldrh	r2, [r7, #2]
 8005d4e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	887a      	ldrh	r2, [r7, #2]
 8005d54:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d6c:	2b40      	cmp	r3, #64	; 0x40
 8005d6e:	d007      	beq.n	8005d80 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d7e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d88:	d178      	bne.n	8005e7c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d002      	beq.n	8005d98 <HAL_SPI_TransmitReceive+0x10a>
 8005d92:	8b7b      	ldrh	r3, [r7, #26]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d166      	bne.n	8005e66 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d9c:	881a      	ldrh	r2, [r3, #0]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da8:	1c9a      	adds	r2, r3, #2
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	3b01      	subs	r3, #1
 8005db6:	b29a      	uxth	r2, r3
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dbc:	e053      	b.n	8005e66 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	f003 0302 	and.w	r3, r3, #2
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d11b      	bne.n	8005e04 <HAL_SPI_TransmitReceive+0x176>
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d016      	beq.n	8005e04 <HAL_SPI_TransmitReceive+0x176>
 8005dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d113      	bne.n	8005e04 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de0:	881a      	ldrh	r2, [r3, #0]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dec:	1c9a      	adds	r2, r3, #2
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	3b01      	subs	r3, #1
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e00:	2300      	movs	r3, #0
 8005e02:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f003 0301 	and.w	r3, r3, #1
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d119      	bne.n	8005e46 <HAL_SPI_TransmitReceive+0x1b8>
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e16:	b29b      	uxth	r3, r3
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d014      	beq.n	8005e46 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68da      	ldr	r2, [r3, #12]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e26:	b292      	uxth	r2, r2
 8005e28:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e2e:	1c9a      	adds	r2, r3, #2
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e42:	2301      	movs	r3, #1
 8005e44:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005e46:	f7fd ff27 	bl	8003c98 <HAL_GetTick>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4e:	1ad3      	subs	r3, r2, r3
 8005e50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d807      	bhi.n	8005e66 <HAL_SPI_TransmitReceive+0x1d8>
 8005e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e5c:	d003      	beq.n	8005e66 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005e64:	e0a7      	b.n	8005fb6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1a6      	bne.n	8005dbe <HAL_SPI_TransmitReceive+0x130>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1a1      	bne.n	8005dbe <HAL_SPI_TransmitReceive+0x130>
 8005e7a:	e07c      	b.n	8005f76 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d002      	beq.n	8005e8a <HAL_SPI_TransmitReceive+0x1fc>
 8005e84:	8b7b      	ldrh	r3, [r7, #26]
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	d16b      	bne.n	8005f62 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	330c      	adds	r3, #12
 8005e94:	7812      	ldrb	r2, [r2, #0]
 8005e96:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e9c:	1c5a      	adds	r2, r3, #1
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005eb0:	e057      	b.n	8005f62 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	f003 0302 	and.w	r3, r3, #2
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d11c      	bne.n	8005efa <HAL_SPI_TransmitReceive+0x26c>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d017      	beq.n	8005efa <HAL_SPI_TransmitReceive+0x26c>
 8005eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d114      	bne.n	8005efa <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	330c      	adds	r3, #12
 8005eda:	7812      	ldrb	r2, [r2, #0]
 8005edc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ee2:	1c5a      	adds	r2, r3, #1
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	b29a      	uxth	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f003 0301 	and.w	r3, r3, #1
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d119      	bne.n	8005f3c <HAL_SPI_TransmitReceive+0x2ae>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d014      	beq.n	8005f3c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68da      	ldr	r2, [r3, #12]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f1c:	b2d2      	uxtb	r2, r2
 8005f1e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f24:	1c5a      	adds	r2, r3, #1
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	3b01      	subs	r3, #1
 8005f32:	b29a      	uxth	r2, r3
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005f3c:	f7fd feac 	bl	8003c98 <HAL_GetTick>
 8005f40:	4602      	mov	r2, r0
 8005f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d803      	bhi.n	8005f54 <HAL_SPI_TransmitReceive+0x2c6>
 8005f4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f52:	d102      	bne.n	8005f5a <HAL_SPI_TransmitReceive+0x2cc>
 8005f54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d103      	bne.n	8005f62 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005f60:	e029      	b.n	8005fb6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d1a2      	bne.n	8005eb2 <HAL_SPI_TransmitReceive+0x224>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d19d      	bne.n	8005eb2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f78:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005f7a:	68f8      	ldr	r0, [r7, #12]
 8005f7c:	f000 f8b2 	bl	80060e4 <SPI_EndRxTxTransaction>
 8005f80:	4603      	mov	r3, r0
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d006      	beq.n	8005f94 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2220      	movs	r2, #32
 8005f90:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005f92:	e010      	b.n	8005fb6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d10b      	bne.n	8005fb4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	617b      	str	r3, [r7, #20]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	617b      	str	r3, [r7, #20]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	617b      	str	r3, [r7, #20]
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	e000      	b.n	8005fb6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005fb4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2201      	movs	r2, #1
 8005fba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005fc6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3730      	adds	r7, #48	; 0x30
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
	...

08005fd4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b088      	sub	sp, #32
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	603b      	str	r3, [r7, #0]
 8005fe0:	4613      	mov	r3, r2
 8005fe2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005fe4:	f7fd fe58 	bl	8003c98 <HAL_GetTick>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fec:	1a9b      	subs	r3, r3, r2
 8005fee:	683a      	ldr	r2, [r7, #0]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ff4:	f7fd fe50 	bl	8003c98 <HAL_GetTick>
 8005ff8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ffa:	4b39      	ldr	r3, [pc, #228]	; (80060e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	015b      	lsls	r3, r3, #5
 8006000:	0d1b      	lsrs	r3, r3, #20
 8006002:	69fa      	ldr	r2, [r7, #28]
 8006004:	fb02 f303 	mul.w	r3, r2, r3
 8006008:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800600a:	e054      	b.n	80060b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006012:	d050      	beq.n	80060b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006014:	f7fd fe40 	bl	8003c98 <HAL_GetTick>
 8006018:	4602      	mov	r2, r0
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	1ad3      	subs	r3, r2, r3
 800601e:	69fa      	ldr	r2, [r7, #28]
 8006020:	429a      	cmp	r2, r3
 8006022:	d902      	bls.n	800602a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d13d      	bne.n	80060a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	685a      	ldr	r2, [r3, #4]
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006038:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006042:	d111      	bne.n	8006068 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800604c:	d004      	beq.n	8006058 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006056:	d107      	bne.n	8006068 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006066:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800606c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006070:	d10f      	bne.n	8006092 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006080:	601a      	str	r2, [r3, #0]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006090:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2201      	movs	r2, #1
 8006096:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2200      	movs	r2, #0
 800609e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e017      	b.n	80060d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d101      	bne.n	80060b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80060ac:	2300      	movs	r3, #0
 80060ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	3b01      	subs	r3, #1
 80060b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	689a      	ldr	r2, [r3, #8]
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	4013      	ands	r3, r2
 80060c0:	68ba      	ldr	r2, [r7, #8]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	bf0c      	ite	eq
 80060c6:	2301      	moveq	r3, #1
 80060c8:	2300      	movne	r3, #0
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	461a      	mov	r2, r3
 80060ce:	79fb      	ldrb	r3, [r7, #7]
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d19b      	bne.n	800600c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3720      	adds	r7, #32
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	20000674 	.word	0x20000674

080060e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b088      	sub	sp, #32
 80060e8:	af02      	add	r7, sp, #8
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	60b9      	str	r1, [r7, #8]
 80060ee:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80060f0:	4b1b      	ldr	r3, [pc, #108]	; (8006160 <SPI_EndRxTxTransaction+0x7c>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a1b      	ldr	r2, [pc, #108]	; (8006164 <SPI_EndRxTxTransaction+0x80>)
 80060f6:	fba2 2303 	umull	r2, r3, r2, r3
 80060fa:	0d5b      	lsrs	r3, r3, #21
 80060fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006100:	fb02 f303 	mul.w	r3, r2, r3
 8006104:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800610e:	d112      	bne.n	8006136 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	9300      	str	r3, [sp, #0]
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	2200      	movs	r2, #0
 8006118:	2180      	movs	r1, #128	; 0x80
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f7ff ff5a 	bl	8005fd4 <SPI_WaitFlagStateUntilTimeout>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d016      	beq.n	8006154 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800612a:	f043 0220 	orr.w	r2, r3, #32
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006132:	2303      	movs	r3, #3
 8006134:	e00f      	b.n	8006156 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d00a      	beq.n	8006152 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	3b01      	subs	r3, #1
 8006140:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800614c:	2b80      	cmp	r3, #128	; 0x80
 800614e:	d0f2      	beq.n	8006136 <SPI_EndRxTxTransaction+0x52>
 8006150:	e000      	b.n	8006154 <SPI_EndRxTxTransaction+0x70>
        break;
 8006152:	bf00      	nop
  }

  return HAL_OK;
 8006154:	2300      	movs	r3, #0
}
 8006156:	4618      	mov	r0, r3
 8006158:	3718      	adds	r7, #24
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop
 8006160:	20000674 	.word	0x20000674
 8006164:	165e9f81 	.word	0x165e9f81

08006168 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b082      	sub	sp, #8
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d101      	bne.n	800617a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006176:	2301      	movs	r3, #1
 8006178:	e041      	b.n	80061fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b00      	cmp	r3, #0
 8006184:	d106      	bne.n	8006194 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f7fc fbc4 	bl	800291c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2202      	movs	r2, #2
 8006198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	3304      	adds	r3, #4
 80061a4:	4619      	mov	r1, r3
 80061a6:	4610      	mov	r0, r2
 80061a8:	f000 fe52 	bl	8006e50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061fc:	2300      	movs	r3, #0
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3708      	adds	r7, #8
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}
	...

08006208 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006208:	b480      	push	{r7}
 800620a:	b085      	sub	sp, #20
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006216:	b2db      	uxtb	r3, r3
 8006218:	2b01      	cmp	r3, #1
 800621a:	d001      	beq.n	8006220 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e03c      	b.n	800629a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2202      	movs	r2, #2
 8006224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a1e      	ldr	r2, [pc, #120]	; (80062a8 <HAL_TIM_Base_Start+0xa0>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d018      	beq.n	8006264 <HAL_TIM_Base_Start+0x5c>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800623a:	d013      	beq.n	8006264 <HAL_TIM_Base_Start+0x5c>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a1a      	ldr	r2, [pc, #104]	; (80062ac <HAL_TIM_Base_Start+0xa4>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d00e      	beq.n	8006264 <HAL_TIM_Base_Start+0x5c>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a19      	ldr	r2, [pc, #100]	; (80062b0 <HAL_TIM_Base_Start+0xa8>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d009      	beq.n	8006264 <HAL_TIM_Base_Start+0x5c>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a17      	ldr	r2, [pc, #92]	; (80062b4 <HAL_TIM_Base_Start+0xac>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d004      	beq.n	8006264 <HAL_TIM_Base_Start+0x5c>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a16      	ldr	r2, [pc, #88]	; (80062b8 <HAL_TIM_Base_Start+0xb0>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d111      	bne.n	8006288 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	f003 0307 	and.w	r3, r3, #7
 800626e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2b06      	cmp	r3, #6
 8006274:	d010      	beq.n	8006298 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f042 0201 	orr.w	r2, r2, #1
 8006284:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006286:	e007      	b.n	8006298 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f042 0201 	orr.w	r2, r2, #1
 8006296:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	3714      	adds	r7, #20
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	40010000 	.word	0x40010000
 80062ac:	40000400 	.word	0x40000400
 80062b0:	40000800 	.word	0x40000800
 80062b4:	40000c00 	.word	0x40000c00
 80062b8:	40014000 	.word	0x40014000

080062bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80062bc:	b480      	push	{r7}
 80062be:	b085      	sub	sp, #20
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d001      	beq.n	80062d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e044      	b.n	800635e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2202      	movs	r2, #2
 80062d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68da      	ldr	r2, [r3, #12]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f042 0201 	orr.w	r2, r2, #1
 80062ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a1e      	ldr	r2, [pc, #120]	; (800636c <HAL_TIM_Base_Start_IT+0xb0>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d018      	beq.n	8006328 <HAL_TIM_Base_Start_IT+0x6c>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062fe:	d013      	beq.n	8006328 <HAL_TIM_Base_Start_IT+0x6c>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a1a      	ldr	r2, [pc, #104]	; (8006370 <HAL_TIM_Base_Start_IT+0xb4>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d00e      	beq.n	8006328 <HAL_TIM_Base_Start_IT+0x6c>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a19      	ldr	r2, [pc, #100]	; (8006374 <HAL_TIM_Base_Start_IT+0xb8>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d009      	beq.n	8006328 <HAL_TIM_Base_Start_IT+0x6c>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a17      	ldr	r2, [pc, #92]	; (8006378 <HAL_TIM_Base_Start_IT+0xbc>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d004      	beq.n	8006328 <HAL_TIM_Base_Start_IT+0x6c>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a16      	ldr	r2, [pc, #88]	; (800637c <HAL_TIM_Base_Start_IT+0xc0>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d111      	bne.n	800634c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f003 0307 	and.w	r3, r3, #7
 8006332:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2b06      	cmp	r3, #6
 8006338:	d010      	beq.n	800635c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f042 0201 	orr.w	r2, r2, #1
 8006348:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800634a:	e007      	b.n	800635c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f042 0201 	orr.w	r2, r2, #1
 800635a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3714      	adds	r7, #20
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr
 800636a:	bf00      	nop
 800636c:	40010000 	.word	0x40010000
 8006370:	40000400 	.word	0x40000400
 8006374:	40000800 	.word	0x40000800
 8006378:	40000c00 	.word	0x40000c00
 800637c:	40014000 	.word	0x40014000

08006380 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	68da      	ldr	r2, [r3, #12]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f022 0201 	bic.w	r2, r2, #1
 8006396:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	6a1a      	ldr	r2, [r3, #32]
 800639e:	f241 1311 	movw	r3, #4369	; 0x1111
 80063a2:	4013      	ands	r3, r2
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d10f      	bne.n	80063c8 <HAL_TIM_Base_Stop_IT+0x48>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	6a1a      	ldr	r2, [r3, #32]
 80063ae:	f240 4344 	movw	r3, #1092	; 0x444
 80063b2:	4013      	ands	r3, r2
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d107      	bne.n	80063c8 <HAL_TIM_Base_Stop_IT+0x48>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f022 0201 	bic.w	r2, r2, #1
 80063c6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	370c      	adds	r7, #12
 80063d6:	46bd      	mov	sp, r7
 80063d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063dc:	4770      	bx	lr

080063de <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b082      	sub	sp, #8
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d101      	bne.n	80063f0 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	e041      	b.n	8006474 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d106      	bne.n	800640a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f000 f839 	bl	800647c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2202      	movs	r2, #2
 800640e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	3304      	adds	r3, #4
 800641a:	4619      	mov	r1, r3
 800641c:	4610      	mov	r0, r2
 800641e:	f000 fd17 	bl	8006e50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2201      	movs	r2, #1
 8006426:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2201      	movs	r2, #1
 800642e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2201      	movs	r2, #1
 8006436:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2201      	movs	r2, #1
 800643e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2201      	movs	r2, #1
 8006446:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2201      	movs	r2, #1
 800644e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2201      	movs	r2, #1
 800645e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2201      	movs	r2, #1
 8006466:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2201      	movs	r2, #1
 800646e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006472:	2300      	movs	r3, #0
}
 8006474:	4618      	mov	r0, r3
 8006476:	3708      	adds	r7, #8
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}

0800647c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006484:	bf00      	nop
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b084      	sub	sp, #16
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800649a:	2300      	movs	r3, #0
 800649c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d109      	bne.n	80064b8 <HAL_TIM_OC_Start_IT+0x28>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064aa:	b2db      	uxtb	r3, r3
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	bf14      	ite	ne
 80064b0:	2301      	movne	r3, #1
 80064b2:	2300      	moveq	r3, #0
 80064b4:	b2db      	uxtb	r3, r3
 80064b6:	e022      	b.n	80064fe <HAL_TIM_OC_Start_IT+0x6e>
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	2b04      	cmp	r3, #4
 80064bc:	d109      	bne.n	80064d2 <HAL_TIM_OC_Start_IT+0x42>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	bf14      	ite	ne
 80064ca:	2301      	movne	r3, #1
 80064cc:	2300      	moveq	r3, #0
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	e015      	b.n	80064fe <HAL_TIM_OC_Start_IT+0x6e>
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	2b08      	cmp	r3, #8
 80064d6:	d109      	bne.n	80064ec <HAL_TIM_OC_Start_IT+0x5c>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	bf14      	ite	ne
 80064e4:	2301      	movne	r3, #1
 80064e6:	2300      	moveq	r3, #0
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	e008      	b.n	80064fe <HAL_TIM_OC_Start_IT+0x6e>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	bf14      	ite	ne
 80064f8:	2301      	movne	r3, #1
 80064fa:	2300      	moveq	r3, #0
 80064fc:	b2db      	uxtb	r3, r3
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d001      	beq.n	8006506 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e0b3      	b.n	800666e <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d104      	bne.n	8006516 <HAL_TIM_OC_Start_IT+0x86>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2202      	movs	r2, #2
 8006510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006514:	e013      	b.n	800653e <HAL_TIM_OC_Start_IT+0xae>
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	2b04      	cmp	r3, #4
 800651a:	d104      	bne.n	8006526 <HAL_TIM_OC_Start_IT+0x96>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2202      	movs	r2, #2
 8006520:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006524:	e00b      	b.n	800653e <HAL_TIM_OC_Start_IT+0xae>
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	2b08      	cmp	r3, #8
 800652a:	d104      	bne.n	8006536 <HAL_TIM_OC_Start_IT+0xa6>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2202      	movs	r2, #2
 8006530:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006534:	e003      	b.n	800653e <HAL_TIM_OC_Start_IT+0xae>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2202      	movs	r2, #2
 800653a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	2b0c      	cmp	r3, #12
 8006542:	d841      	bhi.n	80065c8 <HAL_TIM_OC_Start_IT+0x138>
 8006544:	a201      	add	r2, pc, #4	; (adr r2, 800654c <HAL_TIM_OC_Start_IT+0xbc>)
 8006546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800654a:	bf00      	nop
 800654c:	08006581 	.word	0x08006581
 8006550:	080065c9 	.word	0x080065c9
 8006554:	080065c9 	.word	0x080065c9
 8006558:	080065c9 	.word	0x080065c9
 800655c:	08006593 	.word	0x08006593
 8006560:	080065c9 	.word	0x080065c9
 8006564:	080065c9 	.word	0x080065c9
 8006568:	080065c9 	.word	0x080065c9
 800656c:	080065a5 	.word	0x080065a5
 8006570:	080065c9 	.word	0x080065c9
 8006574:	080065c9 	.word	0x080065c9
 8006578:	080065c9 	.word	0x080065c9
 800657c:	080065b7 	.word	0x080065b7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	68da      	ldr	r2, [r3, #12]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f042 0202 	orr.w	r2, r2, #2
 800658e:	60da      	str	r2, [r3, #12]
      break;
 8006590:	e01d      	b.n	80065ce <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68da      	ldr	r2, [r3, #12]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f042 0204 	orr.w	r2, r2, #4
 80065a0:	60da      	str	r2, [r3, #12]
      break;
 80065a2:	e014      	b.n	80065ce <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68da      	ldr	r2, [r3, #12]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f042 0208 	orr.w	r2, r2, #8
 80065b2:	60da      	str	r2, [r3, #12]
      break;
 80065b4:	e00b      	b.n	80065ce <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68da      	ldr	r2, [r3, #12]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f042 0210 	orr.w	r2, r2, #16
 80065c4:	60da      	str	r2, [r3, #12]
      break;
 80065c6:	e002      	b.n	80065ce <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	73fb      	strb	r3, [r7, #15]
      break;
 80065cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80065ce:	7bfb      	ldrb	r3, [r7, #15]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d14b      	bne.n	800666c <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	2201      	movs	r2, #1
 80065da:	6839      	ldr	r1, [r7, #0]
 80065dc:	4618      	mov	r0, r3
 80065de:	f000 fedd 	bl	800739c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a24      	ldr	r2, [pc, #144]	; (8006678 <HAL_TIM_OC_Start_IT+0x1e8>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d107      	bne.n	80065fc <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065fa:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a1d      	ldr	r2, [pc, #116]	; (8006678 <HAL_TIM_OC_Start_IT+0x1e8>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d018      	beq.n	8006638 <HAL_TIM_OC_Start_IT+0x1a8>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800660e:	d013      	beq.n	8006638 <HAL_TIM_OC_Start_IT+0x1a8>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a19      	ldr	r2, [pc, #100]	; (800667c <HAL_TIM_OC_Start_IT+0x1ec>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d00e      	beq.n	8006638 <HAL_TIM_OC_Start_IT+0x1a8>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a18      	ldr	r2, [pc, #96]	; (8006680 <HAL_TIM_OC_Start_IT+0x1f0>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d009      	beq.n	8006638 <HAL_TIM_OC_Start_IT+0x1a8>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a16      	ldr	r2, [pc, #88]	; (8006684 <HAL_TIM_OC_Start_IT+0x1f4>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d004      	beq.n	8006638 <HAL_TIM_OC_Start_IT+0x1a8>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a15      	ldr	r2, [pc, #84]	; (8006688 <HAL_TIM_OC_Start_IT+0x1f8>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d111      	bne.n	800665c <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f003 0307 	and.w	r3, r3, #7
 8006642:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	2b06      	cmp	r3, #6
 8006648:	d010      	beq.n	800666c <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f042 0201 	orr.w	r2, r2, #1
 8006658:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800665a:	e007      	b.n	800666c <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f042 0201 	orr.w	r2, r2, #1
 800666a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800666c:	7bfb      	ldrb	r3, [r7, #15]
}
 800666e:	4618      	mov	r0, r3
 8006670:	3710      	adds	r7, #16
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	40010000 	.word	0x40010000
 800667c:	40000400 	.word	0x40000400
 8006680:	40000800 	.word	0x40000800
 8006684:	40000c00 	.word	0x40000c00
 8006688:	40014000 	.word	0x40014000

0800668c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d101      	bne.n	80066a0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800669c:	2301      	movs	r3, #1
 800669e:	e097      	b.n	80067d0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d106      	bne.n	80066ba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	f7fc f8d9 	bl	800286c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2202      	movs	r2, #2
 80066be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	6812      	ldr	r2, [r2, #0]
 80066cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80066d0:	f023 0307 	bic.w	r3, r3, #7
 80066d4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	3304      	adds	r3, #4
 80066de:	4619      	mov	r1, r3
 80066e0:	4610      	mov	r0, r2
 80066e2:	f000 fbb5 	bl	8006e50 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	699b      	ldr	r3, [r3, #24]
 80066f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	6a1b      	ldr	r3, [r3, #32]
 80066fc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	4313      	orrs	r3, r2
 8006706:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800670e:	f023 0303 	bic.w	r3, r3, #3
 8006712:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	689a      	ldr	r2, [r3, #8]
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	699b      	ldr	r3, [r3, #24]
 800671c:	021b      	lsls	r3, r3, #8
 800671e:	4313      	orrs	r3, r2
 8006720:	693a      	ldr	r2, [r7, #16]
 8006722:	4313      	orrs	r3, r2
 8006724:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800672c:	f023 030c 	bic.w	r3, r3, #12
 8006730:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006738:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800673c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	68da      	ldr	r2, [r3, #12]
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	021b      	lsls	r3, r3, #8
 8006748:	4313      	orrs	r3, r2
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	4313      	orrs	r3, r2
 800674e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	691b      	ldr	r3, [r3, #16]
 8006754:	011a      	lsls	r2, r3, #4
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	6a1b      	ldr	r3, [r3, #32]
 800675a:	031b      	lsls	r3, r3, #12
 800675c:	4313      	orrs	r3, r2
 800675e:	693a      	ldr	r2, [r7, #16]
 8006760:	4313      	orrs	r3, r2
 8006762:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800676a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006772:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	685a      	ldr	r2, [r3, #4]
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	695b      	ldr	r3, [r3, #20]
 800677c:	011b      	lsls	r3, r3, #4
 800677e:	4313      	orrs	r3, r2
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	4313      	orrs	r3, r2
 8006784:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	697a      	ldr	r2, [r7, #20]
 800678c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	693a      	ldr	r2, [r7, #16]
 8006794:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2201      	movs	r2, #1
 80067b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2201      	movs	r2, #1
 80067ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2201      	movs	r2, #1
 80067c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067ce:	2300      	movs	r3, #0
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3718      	adds	r7, #24
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b084      	sub	sp, #16
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067e8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80067f0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80067f8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006800:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d110      	bne.n	800682a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006808:	7bfb      	ldrb	r3, [r7, #15]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d102      	bne.n	8006814 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800680e:	7b7b      	ldrb	r3, [r7, #13]
 8006810:	2b01      	cmp	r3, #1
 8006812:	d001      	beq.n	8006818 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e089      	b.n	800692c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2202      	movs	r2, #2
 800681c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2202      	movs	r2, #2
 8006824:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006828:	e031      	b.n	800688e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	2b04      	cmp	r3, #4
 800682e:	d110      	bne.n	8006852 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006830:	7bbb      	ldrb	r3, [r7, #14]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d102      	bne.n	800683c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006836:	7b3b      	ldrb	r3, [r7, #12]
 8006838:	2b01      	cmp	r3, #1
 800683a:	d001      	beq.n	8006840 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e075      	b.n	800692c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2202      	movs	r2, #2
 8006844:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2202      	movs	r2, #2
 800684c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006850:	e01d      	b.n	800688e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006852:	7bfb      	ldrb	r3, [r7, #15]
 8006854:	2b01      	cmp	r3, #1
 8006856:	d108      	bne.n	800686a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006858:	7bbb      	ldrb	r3, [r7, #14]
 800685a:	2b01      	cmp	r3, #1
 800685c:	d105      	bne.n	800686a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800685e:	7b7b      	ldrb	r3, [r7, #13]
 8006860:	2b01      	cmp	r3, #1
 8006862:	d102      	bne.n	800686a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006864:	7b3b      	ldrb	r3, [r7, #12]
 8006866:	2b01      	cmp	r3, #1
 8006868:	d001      	beq.n	800686e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	e05e      	b.n	800692c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2202      	movs	r2, #2
 8006872:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2202      	movs	r2, #2
 800687a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2202      	movs	r2, #2
 8006882:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2202      	movs	r2, #2
 800688a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d003      	beq.n	800689c <HAL_TIM_Encoder_Start_IT+0xc4>
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	2b04      	cmp	r3, #4
 8006898:	d010      	beq.n	80068bc <HAL_TIM_Encoder_Start_IT+0xe4>
 800689a:	e01f      	b.n	80068dc <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2201      	movs	r2, #1
 80068a2:	2100      	movs	r1, #0
 80068a4:	4618      	mov	r0, r3
 80068a6:	f000 fd79 	bl	800739c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68da      	ldr	r2, [r3, #12]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f042 0202 	orr.w	r2, r2, #2
 80068b8:	60da      	str	r2, [r3, #12]
      break;
 80068ba:	e02e      	b.n	800691a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2201      	movs	r2, #1
 80068c2:	2104      	movs	r1, #4
 80068c4:	4618      	mov	r0, r3
 80068c6:	f000 fd69 	bl	800739c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	68da      	ldr	r2, [r3, #12]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f042 0204 	orr.w	r2, r2, #4
 80068d8:	60da      	str	r2, [r3, #12]
      break;
 80068da:	e01e      	b.n	800691a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2201      	movs	r2, #1
 80068e2:	2100      	movs	r1, #0
 80068e4:	4618      	mov	r0, r3
 80068e6:	f000 fd59 	bl	800739c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	2201      	movs	r2, #1
 80068f0:	2104      	movs	r1, #4
 80068f2:	4618      	mov	r0, r3
 80068f4:	f000 fd52 	bl	800739c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68da      	ldr	r2, [r3, #12]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f042 0202 	orr.w	r2, r2, #2
 8006906:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	68da      	ldr	r2, [r3, #12]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f042 0204 	orr.w	r2, r2, #4
 8006916:	60da      	str	r2, [r3, #12]
      break;
 8006918:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f042 0201 	orr.w	r2, r2, #1
 8006928:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800692a:	2300      	movs	r3, #0
}
 800692c:	4618      	mov	r0, r3
 800692e:	3710      	adds	r7, #16
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b082      	sub	sp, #8
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b02      	cmp	r3, #2
 8006948:	d122      	bne.n	8006990 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	f003 0302 	and.w	r3, r3, #2
 8006954:	2b02      	cmp	r3, #2
 8006956:	d11b      	bne.n	8006990 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f06f 0202 	mvn.w	r2, #2
 8006960:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2201      	movs	r2, #1
 8006966:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	699b      	ldr	r3, [r3, #24]
 800696e:	f003 0303 	and.w	r3, r3, #3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d003      	beq.n	800697e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f000 fa4c 	bl	8006e14 <HAL_TIM_IC_CaptureCallback>
 800697c:	e005      	b.n	800698a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f7fa fc90 	bl	80012a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f000 fa4f 	bl	8006e28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2200      	movs	r2, #0
 800698e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	691b      	ldr	r3, [r3, #16]
 8006996:	f003 0304 	and.w	r3, r3, #4
 800699a:	2b04      	cmp	r3, #4
 800699c:	d122      	bne.n	80069e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	f003 0304 	and.w	r3, r3, #4
 80069a8:	2b04      	cmp	r3, #4
 80069aa:	d11b      	bne.n	80069e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f06f 0204 	mvn.w	r2, #4
 80069b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2202      	movs	r2, #2
 80069ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	699b      	ldr	r3, [r3, #24]
 80069c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d003      	beq.n	80069d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 fa22 	bl	8006e14 <HAL_TIM_IC_CaptureCallback>
 80069d0:	e005      	b.n	80069de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f7fa fc66 	bl	80012a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f000 fa25 	bl	8006e28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2200      	movs	r2, #0
 80069e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	691b      	ldr	r3, [r3, #16]
 80069ea:	f003 0308 	and.w	r3, r3, #8
 80069ee:	2b08      	cmp	r3, #8
 80069f0:	d122      	bne.n	8006a38 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	f003 0308 	and.w	r3, r3, #8
 80069fc:	2b08      	cmp	r3, #8
 80069fe:	d11b      	bne.n	8006a38 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f06f 0208 	mvn.w	r2, #8
 8006a08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2204      	movs	r2, #4
 8006a0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	f003 0303 	and.w	r3, r3, #3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d003      	beq.n	8006a26 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f000 f9f8 	bl	8006e14 <HAL_TIM_IC_CaptureCallback>
 8006a24:	e005      	b.n	8006a32 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f7fa fc3c 	bl	80012a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f000 f9fb 	bl	8006e28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	691b      	ldr	r3, [r3, #16]
 8006a3e:	f003 0310 	and.w	r3, r3, #16
 8006a42:	2b10      	cmp	r3, #16
 8006a44:	d122      	bne.n	8006a8c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	f003 0310 	and.w	r3, r3, #16
 8006a50:	2b10      	cmp	r3, #16
 8006a52:	d11b      	bne.n	8006a8c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f06f 0210 	mvn.w	r2, #16
 8006a5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2208      	movs	r2, #8
 8006a62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	69db      	ldr	r3, [r3, #28]
 8006a6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d003      	beq.n	8006a7a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f000 f9ce 	bl	8006e14 <HAL_TIM_IC_CaptureCallback>
 8006a78:	e005      	b.n	8006a86 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f7fa fc12 	bl	80012a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 f9d1 	bl	8006e28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	691b      	ldr	r3, [r3, #16]
 8006a92:	f003 0301 	and.w	r3, r3, #1
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d10e      	bne.n	8006ab8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d107      	bne.n	8006ab8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f06f 0201 	mvn.w	r2, #1
 8006ab0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f7fa fbd0 	bl	8001258 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ac2:	2b80      	cmp	r3, #128	; 0x80
 8006ac4:	d10e      	bne.n	8006ae4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ad0:	2b80      	cmp	r3, #128	; 0x80
 8006ad2:	d107      	bne.n	8006ae4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f000 fcfa 	bl	80074d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006aee:	2b40      	cmp	r3, #64	; 0x40
 8006af0:	d10e      	bne.n	8006b10 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006afc:	2b40      	cmp	r3, #64	; 0x40
 8006afe:	d107      	bne.n	8006b10 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 f996 	bl	8006e3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	f003 0320 	and.w	r3, r3, #32
 8006b1a:	2b20      	cmp	r3, #32
 8006b1c:	d10e      	bne.n	8006b3c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	f003 0320 	and.w	r3, r3, #32
 8006b28:	2b20      	cmp	r3, #32
 8006b2a:	d107      	bne.n	8006b3c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f06f 0220 	mvn.w	r2, #32
 8006b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 fcc4 	bl	80074c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b3c:	bf00      	nop
 8006b3e:	3708      	adds	r7, #8
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b086      	sub	sp, #24
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	60f8      	str	r0, [r7, #12]
 8006b4c:	60b9      	str	r1, [r7, #8]
 8006b4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b50:	2300      	movs	r3, #0
 8006b52:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d101      	bne.n	8006b62 <HAL_TIM_OC_ConfigChannel+0x1e>
 8006b5e:	2302      	movs	r3, #2
 8006b60:	e048      	b.n	8006bf4 <HAL_TIM_OC_ConfigChannel+0xb0>
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2201      	movs	r2, #1
 8006b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2b0c      	cmp	r3, #12
 8006b6e:	d839      	bhi.n	8006be4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8006b70:	a201      	add	r2, pc, #4	; (adr r2, 8006b78 <HAL_TIM_OC_ConfigChannel+0x34>)
 8006b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b76:	bf00      	nop
 8006b78:	08006bad 	.word	0x08006bad
 8006b7c:	08006be5 	.word	0x08006be5
 8006b80:	08006be5 	.word	0x08006be5
 8006b84:	08006be5 	.word	0x08006be5
 8006b88:	08006bbb 	.word	0x08006bbb
 8006b8c:	08006be5 	.word	0x08006be5
 8006b90:	08006be5 	.word	0x08006be5
 8006b94:	08006be5 	.word	0x08006be5
 8006b98:	08006bc9 	.word	0x08006bc9
 8006b9c:	08006be5 	.word	0x08006be5
 8006ba0:	08006be5 	.word	0x08006be5
 8006ba4:	08006be5 	.word	0x08006be5
 8006ba8:	08006bd7 	.word	0x08006bd7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	68b9      	ldr	r1, [r7, #8]
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f000 f9cc 	bl	8006f50 <TIM_OC1_SetConfig>
      break;
 8006bb8:	e017      	b.n	8006bea <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	68b9      	ldr	r1, [r7, #8]
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f000 fa2b 	bl	800701c <TIM_OC2_SetConfig>
      break;
 8006bc6:	e010      	b.n	8006bea <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68b9      	ldr	r1, [r7, #8]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f000 fa90 	bl	80070f4 <TIM_OC3_SetConfig>
      break;
 8006bd4:	e009      	b.n	8006bea <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68b9      	ldr	r1, [r7, #8]
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f000 faf3 	bl	80071c8 <TIM_OC4_SetConfig>
      break;
 8006be2:	e002      	b.n	8006bea <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	75fb      	strb	r3, [r7, #23]
      break;
 8006be8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006bf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3718      	adds	r7, #24
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c06:	2300      	movs	r3, #0
 8006c08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d101      	bne.n	8006c18 <HAL_TIM_ConfigClockSource+0x1c>
 8006c14:	2302      	movs	r3, #2
 8006c16:	e0b4      	b.n	8006d82 <HAL_TIM_ConfigClockSource+0x186>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2202      	movs	r2, #2
 8006c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	68ba      	ldr	r2, [r7, #8]
 8006c46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c50:	d03e      	beq.n	8006cd0 <HAL_TIM_ConfigClockSource+0xd4>
 8006c52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c56:	f200 8087 	bhi.w	8006d68 <HAL_TIM_ConfigClockSource+0x16c>
 8006c5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c5e:	f000 8086 	beq.w	8006d6e <HAL_TIM_ConfigClockSource+0x172>
 8006c62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c66:	d87f      	bhi.n	8006d68 <HAL_TIM_ConfigClockSource+0x16c>
 8006c68:	2b70      	cmp	r3, #112	; 0x70
 8006c6a:	d01a      	beq.n	8006ca2 <HAL_TIM_ConfigClockSource+0xa6>
 8006c6c:	2b70      	cmp	r3, #112	; 0x70
 8006c6e:	d87b      	bhi.n	8006d68 <HAL_TIM_ConfigClockSource+0x16c>
 8006c70:	2b60      	cmp	r3, #96	; 0x60
 8006c72:	d050      	beq.n	8006d16 <HAL_TIM_ConfigClockSource+0x11a>
 8006c74:	2b60      	cmp	r3, #96	; 0x60
 8006c76:	d877      	bhi.n	8006d68 <HAL_TIM_ConfigClockSource+0x16c>
 8006c78:	2b50      	cmp	r3, #80	; 0x50
 8006c7a:	d03c      	beq.n	8006cf6 <HAL_TIM_ConfigClockSource+0xfa>
 8006c7c:	2b50      	cmp	r3, #80	; 0x50
 8006c7e:	d873      	bhi.n	8006d68 <HAL_TIM_ConfigClockSource+0x16c>
 8006c80:	2b40      	cmp	r3, #64	; 0x40
 8006c82:	d058      	beq.n	8006d36 <HAL_TIM_ConfigClockSource+0x13a>
 8006c84:	2b40      	cmp	r3, #64	; 0x40
 8006c86:	d86f      	bhi.n	8006d68 <HAL_TIM_ConfigClockSource+0x16c>
 8006c88:	2b30      	cmp	r3, #48	; 0x30
 8006c8a:	d064      	beq.n	8006d56 <HAL_TIM_ConfigClockSource+0x15a>
 8006c8c:	2b30      	cmp	r3, #48	; 0x30
 8006c8e:	d86b      	bhi.n	8006d68 <HAL_TIM_ConfigClockSource+0x16c>
 8006c90:	2b20      	cmp	r3, #32
 8006c92:	d060      	beq.n	8006d56 <HAL_TIM_ConfigClockSource+0x15a>
 8006c94:	2b20      	cmp	r3, #32
 8006c96:	d867      	bhi.n	8006d68 <HAL_TIM_ConfigClockSource+0x16c>
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d05c      	beq.n	8006d56 <HAL_TIM_ConfigClockSource+0x15a>
 8006c9c:	2b10      	cmp	r3, #16
 8006c9e:	d05a      	beq.n	8006d56 <HAL_TIM_ConfigClockSource+0x15a>
 8006ca0:	e062      	b.n	8006d68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6818      	ldr	r0, [r3, #0]
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	6899      	ldr	r1, [r3, #8]
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	f000 fb53 	bl	800735c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006cc4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	68ba      	ldr	r2, [r7, #8]
 8006ccc:	609a      	str	r2, [r3, #8]
      break;
 8006cce:	e04f      	b.n	8006d70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6818      	ldr	r0, [r3, #0]
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	6899      	ldr	r1, [r3, #8]
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	685a      	ldr	r2, [r3, #4]
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	f000 fb3c 	bl	800735c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	689a      	ldr	r2, [r3, #8]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006cf2:	609a      	str	r2, [r3, #8]
      break;
 8006cf4:	e03c      	b.n	8006d70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6818      	ldr	r0, [r3, #0]
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	6859      	ldr	r1, [r3, #4]
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	461a      	mov	r2, r3
 8006d04:	f000 fab0 	bl	8007268 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2150      	movs	r1, #80	; 0x50
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f000 fb09 	bl	8007326 <TIM_ITRx_SetConfig>
      break;
 8006d14:	e02c      	b.n	8006d70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6818      	ldr	r0, [r3, #0]
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	6859      	ldr	r1, [r3, #4]
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	68db      	ldr	r3, [r3, #12]
 8006d22:	461a      	mov	r2, r3
 8006d24:	f000 facf 	bl	80072c6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	2160      	movs	r1, #96	; 0x60
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f000 faf9 	bl	8007326 <TIM_ITRx_SetConfig>
      break;
 8006d34:	e01c      	b.n	8006d70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6818      	ldr	r0, [r3, #0]
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	6859      	ldr	r1, [r3, #4]
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	461a      	mov	r2, r3
 8006d44:	f000 fa90 	bl	8007268 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	2140      	movs	r1, #64	; 0x40
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f000 fae9 	bl	8007326 <TIM_ITRx_SetConfig>
      break;
 8006d54:	e00c      	b.n	8006d70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4619      	mov	r1, r3
 8006d60:	4610      	mov	r0, r2
 8006d62:	f000 fae0 	bl	8007326 <TIM_ITRx_SetConfig>
      break;
 8006d66:	e003      	b.n	8006d70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	73fb      	strb	r3, [r7, #15]
      break;
 8006d6c:	e000      	b.n	8006d70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006d6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3710      	adds	r7, #16
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
	...

08006d8c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b085      	sub	sp, #20
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006d96:	2300      	movs	r3, #0
 8006d98:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	2b0c      	cmp	r3, #12
 8006d9e:	d831      	bhi.n	8006e04 <HAL_TIM_ReadCapturedValue+0x78>
 8006da0:	a201      	add	r2, pc, #4	; (adr r2, 8006da8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da6:	bf00      	nop
 8006da8:	08006ddd 	.word	0x08006ddd
 8006dac:	08006e05 	.word	0x08006e05
 8006db0:	08006e05 	.word	0x08006e05
 8006db4:	08006e05 	.word	0x08006e05
 8006db8:	08006de7 	.word	0x08006de7
 8006dbc:	08006e05 	.word	0x08006e05
 8006dc0:	08006e05 	.word	0x08006e05
 8006dc4:	08006e05 	.word	0x08006e05
 8006dc8:	08006df1 	.word	0x08006df1
 8006dcc:	08006e05 	.word	0x08006e05
 8006dd0:	08006e05 	.word	0x08006e05
 8006dd4:	08006e05 	.word	0x08006e05
 8006dd8:	08006dfb 	.word	0x08006dfb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006de2:	60fb      	str	r3, [r7, #12]

      break;
 8006de4:	e00f      	b.n	8006e06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dec:	60fb      	str	r3, [r7, #12]

      break;
 8006dee:	e00a      	b.n	8006e06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006df6:	60fb      	str	r3, [r7, #12]

      break;
 8006df8:	e005      	b.n	8006e06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e00:	60fb      	str	r3, [r7, #12]

      break;
 8006e02:	e000      	b.n	8006e06 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006e04:	bf00      	nop
  }

  return tmpreg;
 8006e06:	68fb      	ldr	r3, [r7, #12]
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3714      	adds	r7, #20
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e1c:	bf00      	nop
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e30:	bf00      	nop
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr

08006e3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e44:	bf00      	nop
 8006e46:	370c      	adds	r7, #12
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4a34      	ldr	r2, [pc, #208]	; (8006f34 <TIM_Base_SetConfig+0xe4>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d00f      	beq.n	8006e88 <TIM_Base_SetConfig+0x38>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e6e:	d00b      	beq.n	8006e88 <TIM_Base_SetConfig+0x38>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a31      	ldr	r2, [pc, #196]	; (8006f38 <TIM_Base_SetConfig+0xe8>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d007      	beq.n	8006e88 <TIM_Base_SetConfig+0x38>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a30      	ldr	r2, [pc, #192]	; (8006f3c <TIM_Base_SetConfig+0xec>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d003      	beq.n	8006e88 <TIM_Base_SetConfig+0x38>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a2f      	ldr	r2, [pc, #188]	; (8006f40 <TIM_Base_SetConfig+0xf0>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d108      	bne.n	8006e9a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a25      	ldr	r2, [pc, #148]	; (8006f34 <TIM_Base_SetConfig+0xe4>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d01b      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ea8:	d017      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a22      	ldr	r2, [pc, #136]	; (8006f38 <TIM_Base_SetConfig+0xe8>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d013      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a21      	ldr	r2, [pc, #132]	; (8006f3c <TIM_Base_SetConfig+0xec>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d00f      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	4a20      	ldr	r2, [pc, #128]	; (8006f40 <TIM_Base_SetConfig+0xf0>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d00b      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a1f      	ldr	r2, [pc, #124]	; (8006f44 <TIM_Base_SetConfig+0xf4>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d007      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a1e      	ldr	r2, [pc, #120]	; (8006f48 <TIM_Base_SetConfig+0xf8>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d003      	beq.n	8006eda <TIM_Base_SetConfig+0x8a>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a1d      	ldr	r2, [pc, #116]	; (8006f4c <TIM_Base_SetConfig+0xfc>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d108      	bne.n	8006eec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ee0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	695b      	ldr	r3, [r3, #20]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	68fa      	ldr	r2, [r7, #12]
 8006efe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	689a      	ldr	r2, [r3, #8]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	4a08      	ldr	r2, [pc, #32]	; (8006f34 <TIM_Base_SetConfig+0xe4>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d103      	bne.n	8006f20 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	691a      	ldr	r2, [r3, #16]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	615a      	str	r2, [r3, #20]
}
 8006f26:	bf00      	nop
 8006f28:	3714      	adds	r7, #20
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	40010000 	.word	0x40010000
 8006f38:	40000400 	.word	0x40000400
 8006f3c:	40000800 	.word	0x40000800
 8006f40:	40000c00 	.word	0x40000c00
 8006f44:	40014000 	.word	0x40014000
 8006f48:	40014400 	.word	0x40014400
 8006f4c:	40014800 	.word	0x40014800

08006f50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b087      	sub	sp, #28
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a1b      	ldr	r3, [r3, #32]
 8006f5e:	f023 0201 	bic.w	r2, r3, #1
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6a1b      	ldr	r3, [r3, #32]
 8006f6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	699b      	ldr	r3, [r3, #24]
 8006f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f023 0303 	bic.w	r3, r3, #3
 8006f86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	68fa      	ldr	r2, [r7, #12]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	f023 0302 	bic.w	r3, r3, #2
 8006f98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	697a      	ldr	r2, [r7, #20]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a1c      	ldr	r2, [pc, #112]	; (8007018 <TIM_OC1_SetConfig+0xc8>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d10c      	bne.n	8006fc6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	f023 0308 	bic.w	r3, r3, #8
 8006fb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	68db      	ldr	r3, [r3, #12]
 8006fb8:	697a      	ldr	r2, [r7, #20]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	f023 0304 	bic.w	r3, r3, #4
 8006fc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	4a13      	ldr	r2, [pc, #76]	; (8007018 <TIM_OC1_SetConfig+0xc8>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d111      	bne.n	8006ff2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006fd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006fdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	695b      	ldr	r3, [r3, #20]
 8006fe2:	693a      	ldr	r2, [r7, #16]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	699b      	ldr	r3, [r3, #24]
 8006fec:	693a      	ldr	r2, [r7, #16]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	693a      	ldr	r2, [r7, #16]
 8006ff6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	685a      	ldr	r2, [r3, #4]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	697a      	ldr	r2, [r7, #20]
 800700a:	621a      	str	r2, [r3, #32]
}
 800700c:	bf00      	nop
 800700e:	371c      	adds	r7, #28
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr
 8007018:	40010000 	.word	0x40010000

0800701c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800701c:	b480      	push	{r7}
 800701e:	b087      	sub	sp, #28
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
 8007024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6a1b      	ldr	r3, [r3, #32]
 800702a:	f023 0210 	bic.w	r2, r3, #16
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6a1b      	ldr	r3, [r3, #32]
 8007036:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	699b      	ldr	r3, [r3, #24]
 8007042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800704a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007052:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	021b      	lsls	r3, r3, #8
 800705a:	68fa      	ldr	r2, [r7, #12]
 800705c:	4313      	orrs	r3, r2
 800705e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	f023 0320 	bic.w	r3, r3, #32
 8007066:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	011b      	lsls	r3, r3, #4
 800706e:	697a      	ldr	r2, [r7, #20]
 8007070:	4313      	orrs	r3, r2
 8007072:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	4a1e      	ldr	r2, [pc, #120]	; (80070f0 <TIM_OC2_SetConfig+0xd4>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d10d      	bne.n	8007098 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007082:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	68db      	ldr	r3, [r3, #12]
 8007088:	011b      	lsls	r3, r3, #4
 800708a:	697a      	ldr	r2, [r7, #20]
 800708c:	4313      	orrs	r3, r2
 800708e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007096:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a15      	ldr	r2, [pc, #84]	; (80070f0 <TIM_OC2_SetConfig+0xd4>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d113      	bne.n	80070c8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80070a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80070ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	695b      	ldr	r3, [r3, #20]
 80070b4:	009b      	lsls	r3, r3, #2
 80070b6:	693a      	ldr	r2, [r7, #16]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	699b      	ldr	r3, [r3, #24]
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	693a      	ldr	r2, [r7, #16]
 80070c4:	4313      	orrs	r3, r2
 80070c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	693a      	ldr	r2, [r7, #16]
 80070cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	68fa      	ldr	r2, [r7, #12]
 80070d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	685a      	ldr	r2, [r3, #4]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	697a      	ldr	r2, [r7, #20]
 80070e0:	621a      	str	r2, [r3, #32]
}
 80070e2:	bf00      	nop
 80070e4:	371c      	adds	r7, #28
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop
 80070f0:	40010000 	.word	0x40010000

080070f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b087      	sub	sp, #28
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a1b      	ldr	r3, [r3, #32]
 8007102:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6a1b      	ldr	r3, [r3, #32]
 800710e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	69db      	ldr	r3, [r3, #28]
 800711a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f023 0303 	bic.w	r3, r3, #3
 800712a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	68fa      	ldr	r2, [r7, #12]
 8007132:	4313      	orrs	r3, r2
 8007134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800713c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	021b      	lsls	r3, r3, #8
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	4313      	orrs	r3, r2
 8007148:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4a1d      	ldr	r2, [pc, #116]	; (80071c4 <TIM_OC3_SetConfig+0xd0>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d10d      	bne.n	800716e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007158:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	68db      	ldr	r3, [r3, #12]
 800715e:	021b      	lsls	r3, r3, #8
 8007160:	697a      	ldr	r2, [r7, #20]
 8007162:	4313      	orrs	r3, r2
 8007164:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800716c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a14      	ldr	r2, [pc, #80]	; (80071c4 <TIM_OC3_SetConfig+0xd0>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d113      	bne.n	800719e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800717c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007184:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	695b      	ldr	r3, [r3, #20]
 800718a:	011b      	lsls	r3, r3, #4
 800718c:	693a      	ldr	r2, [r7, #16]
 800718e:	4313      	orrs	r3, r2
 8007190:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	699b      	ldr	r3, [r3, #24]
 8007196:	011b      	lsls	r3, r3, #4
 8007198:	693a      	ldr	r2, [r7, #16]
 800719a:	4313      	orrs	r3, r2
 800719c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	693a      	ldr	r2, [r7, #16]
 80071a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	68fa      	ldr	r2, [r7, #12]
 80071a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	685a      	ldr	r2, [r3, #4]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	697a      	ldr	r2, [r7, #20]
 80071b6:	621a      	str	r2, [r3, #32]
}
 80071b8:	bf00      	nop
 80071ba:	371c      	adds	r7, #28
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr
 80071c4:	40010000 	.word	0x40010000

080071c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b087      	sub	sp, #28
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a1b      	ldr	r3, [r3, #32]
 80071d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6a1b      	ldr	r3, [r3, #32]
 80071e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	69db      	ldr	r3, [r3, #28]
 80071ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	021b      	lsls	r3, r3, #8
 8007206:	68fa      	ldr	r2, [r7, #12]
 8007208:	4313      	orrs	r3, r2
 800720a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007212:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	031b      	lsls	r3, r3, #12
 800721a:	693a      	ldr	r2, [r7, #16]
 800721c:	4313      	orrs	r3, r2
 800721e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a10      	ldr	r2, [pc, #64]	; (8007264 <TIM_OC4_SetConfig+0x9c>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d109      	bne.n	800723c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800722e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	695b      	ldr	r3, [r3, #20]
 8007234:	019b      	lsls	r3, r3, #6
 8007236:	697a      	ldr	r2, [r7, #20]
 8007238:	4313      	orrs	r3, r2
 800723a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	697a      	ldr	r2, [r7, #20]
 8007240:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	68fa      	ldr	r2, [r7, #12]
 8007246:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	685a      	ldr	r2, [r3, #4]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	693a      	ldr	r2, [r7, #16]
 8007254:	621a      	str	r2, [r3, #32]
}
 8007256:	bf00      	nop
 8007258:	371c      	adds	r7, #28
 800725a:	46bd      	mov	sp, r7
 800725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007260:	4770      	bx	lr
 8007262:	bf00      	nop
 8007264:	40010000 	.word	0x40010000

08007268 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007268:	b480      	push	{r7}
 800726a:	b087      	sub	sp, #28
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6a1b      	ldr	r3, [r3, #32]
 8007278:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6a1b      	ldr	r3, [r3, #32]
 800727e:	f023 0201 	bic.w	r2, r3, #1
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	699b      	ldr	r3, [r3, #24]
 800728a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007292:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	011b      	lsls	r3, r3, #4
 8007298:	693a      	ldr	r2, [r7, #16]
 800729a:	4313      	orrs	r3, r2
 800729c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	f023 030a 	bic.w	r3, r3, #10
 80072a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80072a6:	697a      	ldr	r2, [r7, #20]
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	693a      	ldr	r2, [r7, #16]
 80072b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	697a      	ldr	r2, [r7, #20]
 80072b8:	621a      	str	r2, [r3, #32]
}
 80072ba:	bf00      	nop
 80072bc:	371c      	adds	r7, #28
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr

080072c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072c6:	b480      	push	{r7}
 80072c8:	b087      	sub	sp, #28
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	60f8      	str	r0, [r7, #12]
 80072ce:	60b9      	str	r1, [r7, #8]
 80072d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	6a1b      	ldr	r3, [r3, #32]
 80072d6:	f023 0210 	bic.w	r2, r3, #16
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	699b      	ldr	r3, [r3, #24]
 80072e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6a1b      	ldr	r3, [r3, #32]
 80072e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80072f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	031b      	lsls	r3, r3, #12
 80072f6:	697a      	ldr	r2, [r7, #20]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007302:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	011b      	lsls	r3, r3, #4
 8007308:	693a      	ldr	r2, [r7, #16]
 800730a:	4313      	orrs	r3, r2
 800730c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	697a      	ldr	r2, [r7, #20]
 8007312:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	693a      	ldr	r2, [r7, #16]
 8007318:	621a      	str	r2, [r3, #32]
}
 800731a:	bf00      	nop
 800731c:	371c      	adds	r7, #28
 800731e:	46bd      	mov	sp, r7
 8007320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007324:	4770      	bx	lr

08007326 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007326:	b480      	push	{r7}
 8007328:	b085      	sub	sp, #20
 800732a:	af00      	add	r7, sp, #0
 800732c:	6078      	str	r0, [r7, #4]
 800732e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800733c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800733e:	683a      	ldr	r2, [r7, #0]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	4313      	orrs	r3, r2
 8007344:	f043 0307 	orr.w	r3, r3, #7
 8007348:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	68fa      	ldr	r2, [r7, #12]
 800734e:	609a      	str	r2, [r3, #8]
}
 8007350:	bf00      	nop
 8007352:	3714      	adds	r7, #20
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr

0800735c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800735c:	b480      	push	{r7}
 800735e:	b087      	sub	sp, #28
 8007360:	af00      	add	r7, sp, #0
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	60b9      	str	r1, [r7, #8]
 8007366:	607a      	str	r2, [r7, #4]
 8007368:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007376:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	021a      	lsls	r2, r3, #8
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	431a      	orrs	r2, r3
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	4313      	orrs	r3, r2
 8007384:	697a      	ldr	r2, [r7, #20]
 8007386:	4313      	orrs	r3, r2
 8007388:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	697a      	ldr	r2, [r7, #20]
 800738e:	609a      	str	r2, [r3, #8]
}
 8007390:	bf00      	nop
 8007392:	371c      	adds	r7, #28
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800739c:	b480      	push	{r7}
 800739e:	b087      	sub	sp, #28
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	f003 031f 	and.w	r3, r3, #31
 80073ae:	2201      	movs	r2, #1
 80073b0:	fa02 f303 	lsl.w	r3, r2, r3
 80073b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	6a1a      	ldr	r2, [r3, #32]
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	43db      	mvns	r3, r3
 80073be:	401a      	ands	r2, r3
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6a1a      	ldr	r2, [r3, #32]
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	f003 031f 	and.w	r3, r3, #31
 80073ce:	6879      	ldr	r1, [r7, #4]
 80073d0:	fa01 f303 	lsl.w	r3, r1, r3
 80073d4:	431a      	orrs	r2, r3
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	621a      	str	r2, [r3, #32]
}
 80073da:	bf00      	nop
 80073dc:	371c      	adds	r7, #28
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr
	...

080073e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b085      	sub	sp, #20
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d101      	bne.n	8007400 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073fc:	2302      	movs	r3, #2
 80073fe:	e050      	b.n	80074a2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2202      	movs	r2, #2
 800740c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007426:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	68fa      	ldr	r2, [r7, #12]
 800742e:	4313      	orrs	r3, r2
 8007430:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a1c      	ldr	r2, [pc, #112]	; (80074b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d018      	beq.n	8007476 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800744c:	d013      	beq.n	8007476 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a18      	ldr	r2, [pc, #96]	; (80074b4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d00e      	beq.n	8007476 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a16      	ldr	r2, [pc, #88]	; (80074b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d009      	beq.n	8007476 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a15      	ldr	r2, [pc, #84]	; (80074bc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d004      	beq.n	8007476 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a13      	ldr	r2, [pc, #76]	; (80074c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d10c      	bne.n	8007490 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800747c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	68ba      	ldr	r2, [r7, #8]
 8007484:	4313      	orrs	r3, r2
 8007486:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	68ba      	ldr	r2, [r7, #8]
 800748e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2201      	movs	r2, #1
 8007494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2200      	movs	r2, #0
 800749c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80074a0:	2300      	movs	r3, #0
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3714      	adds	r7, #20
 80074a6:	46bd      	mov	sp, r7
 80074a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ac:	4770      	bx	lr
 80074ae:	bf00      	nop
 80074b0:	40010000 	.word	0x40010000
 80074b4:	40000400 	.word	0x40000400
 80074b8:	40000800 	.word	0x40000800
 80074bc:	40000c00 	.word	0x40000c00
 80074c0:	40014000 	.word	0x40014000

080074c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074cc:	bf00      	nop
 80074ce:	370c      	adds	r7, #12
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074d8:	b480      	push	{r7}
 80074da:	b083      	sub	sp, #12
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074e0:	bf00      	nop
 80074e2:	370c      	adds	r7, #12
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr

080074ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d101      	bne.n	80074fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e03f      	b.n	800757e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007504:	b2db      	uxtb	r3, r3
 8007506:	2b00      	cmp	r3, #0
 8007508:	d106      	bne.n	8007518 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f7fb fa64 	bl	80029e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2224      	movs	r2, #36	; 0x24
 800751c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	68da      	ldr	r2, [r3, #12]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800752e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 f929 	bl	8007788 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	691a      	ldr	r2, [r3, #16]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007544:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	695a      	ldr	r2, [r3, #20]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007554:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	68da      	ldr	r2, [r3, #12]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007564:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2220      	movs	r2, #32
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2220      	movs	r2, #32
 8007578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800757c:	2300      	movs	r3, #0
}
 800757e:	4618      	mov	r0, r3
 8007580:	3708      	adds	r7, #8
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}

08007586 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007586:	b580      	push	{r7, lr}
 8007588:	b08a      	sub	sp, #40	; 0x28
 800758a:	af02      	add	r7, sp, #8
 800758c:	60f8      	str	r0, [r7, #12]
 800758e:	60b9      	str	r1, [r7, #8]
 8007590:	603b      	str	r3, [r7, #0]
 8007592:	4613      	mov	r3, r2
 8007594:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007596:	2300      	movs	r3, #0
 8007598:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	2b20      	cmp	r3, #32
 80075a4:	d17c      	bne.n	80076a0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d002      	beq.n	80075b2 <HAL_UART_Transmit+0x2c>
 80075ac:	88fb      	ldrh	r3, [r7, #6]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d101      	bne.n	80075b6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	e075      	b.n	80076a2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d101      	bne.n	80075c4 <HAL_UART_Transmit+0x3e>
 80075c0:	2302      	movs	r3, #2
 80075c2:	e06e      	b.n	80076a2 <HAL_UART_Transmit+0x11c>
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2200      	movs	r2, #0
 80075d0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2221      	movs	r2, #33	; 0x21
 80075d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80075da:	f7fc fb5d 	bl	8003c98 <HAL_GetTick>
 80075de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	88fa      	ldrh	r2, [r7, #6]
 80075e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	88fa      	ldrh	r2, [r7, #6]
 80075ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075f4:	d108      	bne.n	8007608 <HAL_UART_Transmit+0x82>
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	691b      	ldr	r3, [r3, #16]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d104      	bne.n	8007608 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80075fe:	2300      	movs	r3, #0
 8007600:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	61bb      	str	r3, [r7, #24]
 8007606:	e003      	b.n	8007610 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800760c:	2300      	movs	r3, #0
 800760e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007618:	e02a      	b.n	8007670 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	9300      	str	r3, [sp, #0]
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	2200      	movs	r2, #0
 8007622:	2180      	movs	r1, #128	; 0x80
 8007624:	68f8      	ldr	r0, [r7, #12]
 8007626:	f000 f840 	bl	80076aa <UART_WaitOnFlagUntilTimeout>
 800762a:	4603      	mov	r3, r0
 800762c:	2b00      	cmp	r3, #0
 800762e:	d001      	beq.n	8007634 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007630:	2303      	movs	r3, #3
 8007632:	e036      	b.n	80076a2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d10b      	bne.n	8007652 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800763a:	69bb      	ldr	r3, [r7, #24]
 800763c:	881b      	ldrh	r3, [r3, #0]
 800763e:	461a      	mov	r2, r3
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007648:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	3302      	adds	r3, #2
 800764e:	61bb      	str	r3, [r7, #24]
 8007650:	e007      	b.n	8007662 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007652:	69fb      	ldr	r3, [r7, #28]
 8007654:	781a      	ldrb	r2, [r3, #0]
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	3301      	adds	r3, #1
 8007660:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007666:	b29b      	uxth	r3, r3
 8007668:	3b01      	subs	r3, #1
 800766a:	b29a      	uxth	r2, r3
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007674:	b29b      	uxth	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1cf      	bne.n	800761a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	9300      	str	r3, [sp, #0]
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	2200      	movs	r2, #0
 8007682:	2140      	movs	r1, #64	; 0x40
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f000 f810 	bl	80076aa <UART_WaitOnFlagUntilTimeout>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	d001      	beq.n	8007694 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007690:	2303      	movs	r3, #3
 8007692:	e006      	b.n	80076a2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2220      	movs	r2, #32
 8007698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800769c:	2300      	movs	r3, #0
 800769e:	e000      	b.n	80076a2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80076a0:	2302      	movs	r3, #2
  }
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3720      	adds	r7, #32
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}

080076aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80076aa:	b580      	push	{r7, lr}
 80076ac:	b090      	sub	sp, #64	; 0x40
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	60f8      	str	r0, [r7, #12]
 80076b2:	60b9      	str	r1, [r7, #8]
 80076b4:	603b      	str	r3, [r7, #0]
 80076b6:	4613      	mov	r3, r2
 80076b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076ba:	e050      	b.n	800775e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c2:	d04c      	beq.n	800775e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80076c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d007      	beq.n	80076da <UART_WaitOnFlagUntilTimeout+0x30>
 80076ca:	f7fc fae5 	bl	8003c98 <HAL_GetTick>
 80076ce:	4602      	mov	r2, r0
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	1ad3      	subs	r3, r2, r3
 80076d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d241      	bcs.n	800775e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	330c      	adds	r3, #12
 80076e0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076e4:	e853 3f00 	ldrex	r3, [r3]
 80076e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80076ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80076f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	330c      	adds	r3, #12
 80076f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80076fa:	637a      	str	r2, [r7, #52]	; 0x34
 80076fc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007700:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007702:	e841 2300 	strex	r3, r2, [r1]
 8007706:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800770a:	2b00      	cmp	r3, #0
 800770c:	d1e5      	bne.n	80076da <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	3314      	adds	r3, #20
 8007714:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	e853 3f00 	ldrex	r3, [r3]
 800771c:	613b      	str	r3, [r7, #16]
   return(result);
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	f023 0301 	bic.w	r3, r3, #1
 8007724:	63bb      	str	r3, [r7, #56]	; 0x38
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	3314      	adds	r3, #20
 800772c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800772e:	623a      	str	r2, [r7, #32]
 8007730:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007732:	69f9      	ldr	r1, [r7, #28]
 8007734:	6a3a      	ldr	r2, [r7, #32]
 8007736:	e841 2300 	strex	r3, r2, [r1]
 800773a:	61bb      	str	r3, [r7, #24]
   return(result);
 800773c:	69bb      	ldr	r3, [r7, #24]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d1e5      	bne.n	800770e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2220      	movs	r2, #32
 8007746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2220      	movs	r2, #32
 800774e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2200      	movs	r2, #0
 8007756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800775a:	2303      	movs	r3, #3
 800775c:	e00f      	b.n	800777e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	4013      	ands	r3, r2
 8007768:	68ba      	ldr	r2, [r7, #8]
 800776a:	429a      	cmp	r2, r3
 800776c:	bf0c      	ite	eq
 800776e:	2301      	moveq	r3, #1
 8007770:	2300      	movne	r3, #0
 8007772:	b2db      	uxtb	r3, r3
 8007774:	461a      	mov	r2, r3
 8007776:	79fb      	ldrb	r3, [r7, #7]
 8007778:	429a      	cmp	r2, r3
 800777a:	d09f      	beq.n	80076bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800777c:	2300      	movs	r3, #0
}
 800777e:	4618      	mov	r0, r3
 8007780:	3740      	adds	r7, #64	; 0x40
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
	...

08007788 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007788:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800778c:	b0c0      	sub	sp, #256	; 0x100
 800778e:	af00      	add	r7, sp, #0
 8007790:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	691b      	ldr	r3, [r3, #16]
 800779c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80077a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077a4:	68d9      	ldr	r1, [r3, #12]
 80077a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	ea40 0301 	orr.w	r3, r0, r1
 80077b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80077b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077b6:	689a      	ldr	r2, [r3, #8]
 80077b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077bc:	691b      	ldr	r3, [r3, #16]
 80077be:	431a      	orrs	r2, r3
 80077c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077c4:	695b      	ldr	r3, [r3, #20]
 80077c6:	431a      	orrs	r2, r3
 80077c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077cc:	69db      	ldr	r3, [r3, #28]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80077d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	68db      	ldr	r3, [r3, #12]
 80077dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80077e0:	f021 010c 	bic.w	r1, r1, #12
 80077e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80077ee:	430b      	orrs	r3, r1
 80077f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80077f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	695b      	ldr	r3, [r3, #20]
 80077fa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80077fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007802:	6999      	ldr	r1, [r3, #24]
 8007804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	ea40 0301 	orr.w	r3, r0, r1
 800780e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007814:	681a      	ldr	r2, [r3, #0]
 8007816:	4b8f      	ldr	r3, [pc, #572]	; (8007a54 <UART_SetConfig+0x2cc>)
 8007818:	429a      	cmp	r2, r3
 800781a:	d005      	beq.n	8007828 <UART_SetConfig+0xa0>
 800781c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	4b8d      	ldr	r3, [pc, #564]	; (8007a58 <UART_SetConfig+0x2d0>)
 8007824:	429a      	cmp	r2, r3
 8007826:	d104      	bne.n	8007832 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007828:	f7fe f858 	bl	80058dc <HAL_RCC_GetPCLK2Freq>
 800782c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007830:	e003      	b.n	800783a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007832:	f7fe f83f 	bl	80058b4 <HAL_RCC_GetPCLK1Freq>
 8007836:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800783a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800783e:	69db      	ldr	r3, [r3, #28]
 8007840:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007844:	f040 810c 	bne.w	8007a60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007848:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800784c:	2200      	movs	r2, #0
 800784e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007852:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007856:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800785a:	4622      	mov	r2, r4
 800785c:	462b      	mov	r3, r5
 800785e:	1891      	adds	r1, r2, r2
 8007860:	65b9      	str	r1, [r7, #88]	; 0x58
 8007862:	415b      	adcs	r3, r3
 8007864:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007866:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800786a:	4621      	mov	r1, r4
 800786c:	eb12 0801 	adds.w	r8, r2, r1
 8007870:	4629      	mov	r1, r5
 8007872:	eb43 0901 	adc.w	r9, r3, r1
 8007876:	f04f 0200 	mov.w	r2, #0
 800787a:	f04f 0300 	mov.w	r3, #0
 800787e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007882:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007886:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800788a:	4690      	mov	r8, r2
 800788c:	4699      	mov	r9, r3
 800788e:	4623      	mov	r3, r4
 8007890:	eb18 0303 	adds.w	r3, r8, r3
 8007894:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007898:	462b      	mov	r3, r5
 800789a:	eb49 0303 	adc.w	r3, r9, r3
 800789e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80078a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80078ae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80078b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80078b6:	460b      	mov	r3, r1
 80078b8:	18db      	adds	r3, r3, r3
 80078ba:	653b      	str	r3, [r7, #80]	; 0x50
 80078bc:	4613      	mov	r3, r2
 80078be:	eb42 0303 	adc.w	r3, r2, r3
 80078c2:	657b      	str	r3, [r7, #84]	; 0x54
 80078c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80078c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80078cc:	f7f9 f994 	bl	8000bf8 <__aeabi_uldivmod>
 80078d0:	4602      	mov	r2, r0
 80078d2:	460b      	mov	r3, r1
 80078d4:	4b61      	ldr	r3, [pc, #388]	; (8007a5c <UART_SetConfig+0x2d4>)
 80078d6:	fba3 2302 	umull	r2, r3, r3, r2
 80078da:	095b      	lsrs	r3, r3, #5
 80078dc:	011c      	lsls	r4, r3, #4
 80078de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078e2:	2200      	movs	r2, #0
 80078e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80078e8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80078ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80078f0:	4642      	mov	r2, r8
 80078f2:	464b      	mov	r3, r9
 80078f4:	1891      	adds	r1, r2, r2
 80078f6:	64b9      	str	r1, [r7, #72]	; 0x48
 80078f8:	415b      	adcs	r3, r3
 80078fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80078fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007900:	4641      	mov	r1, r8
 8007902:	eb12 0a01 	adds.w	sl, r2, r1
 8007906:	4649      	mov	r1, r9
 8007908:	eb43 0b01 	adc.w	fp, r3, r1
 800790c:	f04f 0200 	mov.w	r2, #0
 8007910:	f04f 0300 	mov.w	r3, #0
 8007914:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007918:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800791c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007920:	4692      	mov	sl, r2
 8007922:	469b      	mov	fp, r3
 8007924:	4643      	mov	r3, r8
 8007926:	eb1a 0303 	adds.w	r3, sl, r3
 800792a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800792e:	464b      	mov	r3, r9
 8007930:	eb4b 0303 	adc.w	r3, fp, r3
 8007934:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	2200      	movs	r2, #0
 8007940:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007944:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007948:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800794c:	460b      	mov	r3, r1
 800794e:	18db      	adds	r3, r3, r3
 8007950:	643b      	str	r3, [r7, #64]	; 0x40
 8007952:	4613      	mov	r3, r2
 8007954:	eb42 0303 	adc.w	r3, r2, r3
 8007958:	647b      	str	r3, [r7, #68]	; 0x44
 800795a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800795e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007962:	f7f9 f949 	bl	8000bf8 <__aeabi_uldivmod>
 8007966:	4602      	mov	r2, r0
 8007968:	460b      	mov	r3, r1
 800796a:	4611      	mov	r1, r2
 800796c:	4b3b      	ldr	r3, [pc, #236]	; (8007a5c <UART_SetConfig+0x2d4>)
 800796e:	fba3 2301 	umull	r2, r3, r3, r1
 8007972:	095b      	lsrs	r3, r3, #5
 8007974:	2264      	movs	r2, #100	; 0x64
 8007976:	fb02 f303 	mul.w	r3, r2, r3
 800797a:	1acb      	subs	r3, r1, r3
 800797c:	00db      	lsls	r3, r3, #3
 800797e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007982:	4b36      	ldr	r3, [pc, #216]	; (8007a5c <UART_SetConfig+0x2d4>)
 8007984:	fba3 2302 	umull	r2, r3, r3, r2
 8007988:	095b      	lsrs	r3, r3, #5
 800798a:	005b      	lsls	r3, r3, #1
 800798c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007990:	441c      	add	r4, r3
 8007992:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007996:	2200      	movs	r2, #0
 8007998:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800799c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80079a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80079a4:	4642      	mov	r2, r8
 80079a6:	464b      	mov	r3, r9
 80079a8:	1891      	adds	r1, r2, r2
 80079aa:	63b9      	str	r1, [r7, #56]	; 0x38
 80079ac:	415b      	adcs	r3, r3
 80079ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80079b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80079b4:	4641      	mov	r1, r8
 80079b6:	1851      	adds	r1, r2, r1
 80079b8:	6339      	str	r1, [r7, #48]	; 0x30
 80079ba:	4649      	mov	r1, r9
 80079bc:	414b      	adcs	r3, r1
 80079be:	637b      	str	r3, [r7, #52]	; 0x34
 80079c0:	f04f 0200 	mov.w	r2, #0
 80079c4:	f04f 0300 	mov.w	r3, #0
 80079c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80079cc:	4659      	mov	r1, fp
 80079ce:	00cb      	lsls	r3, r1, #3
 80079d0:	4651      	mov	r1, sl
 80079d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079d6:	4651      	mov	r1, sl
 80079d8:	00ca      	lsls	r2, r1, #3
 80079da:	4610      	mov	r0, r2
 80079dc:	4619      	mov	r1, r3
 80079de:	4603      	mov	r3, r0
 80079e0:	4642      	mov	r2, r8
 80079e2:	189b      	adds	r3, r3, r2
 80079e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80079e8:	464b      	mov	r3, r9
 80079ea:	460a      	mov	r2, r1
 80079ec:	eb42 0303 	adc.w	r3, r2, r3
 80079f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80079f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007a00:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007a04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007a08:	460b      	mov	r3, r1
 8007a0a:	18db      	adds	r3, r3, r3
 8007a0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a0e:	4613      	mov	r3, r2
 8007a10:	eb42 0303 	adc.w	r3, r2, r3
 8007a14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007a1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007a1e:	f7f9 f8eb 	bl	8000bf8 <__aeabi_uldivmod>
 8007a22:	4602      	mov	r2, r0
 8007a24:	460b      	mov	r3, r1
 8007a26:	4b0d      	ldr	r3, [pc, #52]	; (8007a5c <UART_SetConfig+0x2d4>)
 8007a28:	fba3 1302 	umull	r1, r3, r3, r2
 8007a2c:	095b      	lsrs	r3, r3, #5
 8007a2e:	2164      	movs	r1, #100	; 0x64
 8007a30:	fb01 f303 	mul.w	r3, r1, r3
 8007a34:	1ad3      	subs	r3, r2, r3
 8007a36:	00db      	lsls	r3, r3, #3
 8007a38:	3332      	adds	r3, #50	; 0x32
 8007a3a:	4a08      	ldr	r2, [pc, #32]	; (8007a5c <UART_SetConfig+0x2d4>)
 8007a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a40:	095b      	lsrs	r3, r3, #5
 8007a42:	f003 0207 	and.w	r2, r3, #7
 8007a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4422      	add	r2, r4
 8007a4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007a50:	e106      	b.n	8007c60 <UART_SetConfig+0x4d8>
 8007a52:	bf00      	nop
 8007a54:	40011000 	.word	0x40011000
 8007a58:	40011400 	.word	0x40011400
 8007a5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007a60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a64:	2200      	movs	r2, #0
 8007a66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007a6a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007a6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007a72:	4642      	mov	r2, r8
 8007a74:	464b      	mov	r3, r9
 8007a76:	1891      	adds	r1, r2, r2
 8007a78:	6239      	str	r1, [r7, #32]
 8007a7a:	415b      	adcs	r3, r3
 8007a7c:	627b      	str	r3, [r7, #36]	; 0x24
 8007a7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007a82:	4641      	mov	r1, r8
 8007a84:	1854      	adds	r4, r2, r1
 8007a86:	4649      	mov	r1, r9
 8007a88:	eb43 0501 	adc.w	r5, r3, r1
 8007a8c:	f04f 0200 	mov.w	r2, #0
 8007a90:	f04f 0300 	mov.w	r3, #0
 8007a94:	00eb      	lsls	r3, r5, #3
 8007a96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a9a:	00e2      	lsls	r2, r4, #3
 8007a9c:	4614      	mov	r4, r2
 8007a9e:	461d      	mov	r5, r3
 8007aa0:	4643      	mov	r3, r8
 8007aa2:	18e3      	adds	r3, r4, r3
 8007aa4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007aa8:	464b      	mov	r3, r9
 8007aaa:	eb45 0303 	adc.w	r3, r5, r3
 8007aae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007abe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007ac2:	f04f 0200 	mov.w	r2, #0
 8007ac6:	f04f 0300 	mov.w	r3, #0
 8007aca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007ace:	4629      	mov	r1, r5
 8007ad0:	008b      	lsls	r3, r1, #2
 8007ad2:	4621      	mov	r1, r4
 8007ad4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ad8:	4621      	mov	r1, r4
 8007ada:	008a      	lsls	r2, r1, #2
 8007adc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007ae0:	f7f9 f88a 	bl	8000bf8 <__aeabi_uldivmod>
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	460b      	mov	r3, r1
 8007ae8:	4b60      	ldr	r3, [pc, #384]	; (8007c6c <UART_SetConfig+0x4e4>)
 8007aea:	fba3 2302 	umull	r2, r3, r3, r2
 8007aee:	095b      	lsrs	r3, r3, #5
 8007af0:	011c      	lsls	r4, r3, #4
 8007af2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007af6:	2200      	movs	r2, #0
 8007af8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007afc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007b00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007b04:	4642      	mov	r2, r8
 8007b06:	464b      	mov	r3, r9
 8007b08:	1891      	adds	r1, r2, r2
 8007b0a:	61b9      	str	r1, [r7, #24]
 8007b0c:	415b      	adcs	r3, r3
 8007b0e:	61fb      	str	r3, [r7, #28]
 8007b10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b14:	4641      	mov	r1, r8
 8007b16:	1851      	adds	r1, r2, r1
 8007b18:	6139      	str	r1, [r7, #16]
 8007b1a:	4649      	mov	r1, r9
 8007b1c:	414b      	adcs	r3, r1
 8007b1e:	617b      	str	r3, [r7, #20]
 8007b20:	f04f 0200 	mov.w	r2, #0
 8007b24:	f04f 0300 	mov.w	r3, #0
 8007b28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007b2c:	4659      	mov	r1, fp
 8007b2e:	00cb      	lsls	r3, r1, #3
 8007b30:	4651      	mov	r1, sl
 8007b32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b36:	4651      	mov	r1, sl
 8007b38:	00ca      	lsls	r2, r1, #3
 8007b3a:	4610      	mov	r0, r2
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	4603      	mov	r3, r0
 8007b40:	4642      	mov	r2, r8
 8007b42:	189b      	adds	r3, r3, r2
 8007b44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007b48:	464b      	mov	r3, r9
 8007b4a:	460a      	mov	r2, r1
 8007b4c:	eb42 0303 	adc.w	r3, r2, r3
 8007b50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	67bb      	str	r3, [r7, #120]	; 0x78
 8007b5e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007b60:	f04f 0200 	mov.w	r2, #0
 8007b64:	f04f 0300 	mov.w	r3, #0
 8007b68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007b6c:	4649      	mov	r1, r9
 8007b6e:	008b      	lsls	r3, r1, #2
 8007b70:	4641      	mov	r1, r8
 8007b72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b76:	4641      	mov	r1, r8
 8007b78:	008a      	lsls	r2, r1, #2
 8007b7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007b7e:	f7f9 f83b 	bl	8000bf8 <__aeabi_uldivmod>
 8007b82:	4602      	mov	r2, r0
 8007b84:	460b      	mov	r3, r1
 8007b86:	4611      	mov	r1, r2
 8007b88:	4b38      	ldr	r3, [pc, #224]	; (8007c6c <UART_SetConfig+0x4e4>)
 8007b8a:	fba3 2301 	umull	r2, r3, r3, r1
 8007b8e:	095b      	lsrs	r3, r3, #5
 8007b90:	2264      	movs	r2, #100	; 0x64
 8007b92:	fb02 f303 	mul.w	r3, r2, r3
 8007b96:	1acb      	subs	r3, r1, r3
 8007b98:	011b      	lsls	r3, r3, #4
 8007b9a:	3332      	adds	r3, #50	; 0x32
 8007b9c:	4a33      	ldr	r2, [pc, #204]	; (8007c6c <UART_SetConfig+0x4e4>)
 8007b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007ba2:	095b      	lsrs	r3, r3, #5
 8007ba4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007ba8:	441c      	add	r4, r3
 8007baa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007bae:	2200      	movs	r2, #0
 8007bb0:	673b      	str	r3, [r7, #112]	; 0x70
 8007bb2:	677a      	str	r2, [r7, #116]	; 0x74
 8007bb4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007bb8:	4642      	mov	r2, r8
 8007bba:	464b      	mov	r3, r9
 8007bbc:	1891      	adds	r1, r2, r2
 8007bbe:	60b9      	str	r1, [r7, #8]
 8007bc0:	415b      	adcs	r3, r3
 8007bc2:	60fb      	str	r3, [r7, #12]
 8007bc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007bc8:	4641      	mov	r1, r8
 8007bca:	1851      	adds	r1, r2, r1
 8007bcc:	6039      	str	r1, [r7, #0]
 8007bce:	4649      	mov	r1, r9
 8007bd0:	414b      	adcs	r3, r1
 8007bd2:	607b      	str	r3, [r7, #4]
 8007bd4:	f04f 0200 	mov.w	r2, #0
 8007bd8:	f04f 0300 	mov.w	r3, #0
 8007bdc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007be0:	4659      	mov	r1, fp
 8007be2:	00cb      	lsls	r3, r1, #3
 8007be4:	4651      	mov	r1, sl
 8007be6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007bea:	4651      	mov	r1, sl
 8007bec:	00ca      	lsls	r2, r1, #3
 8007bee:	4610      	mov	r0, r2
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	4642      	mov	r2, r8
 8007bf6:	189b      	adds	r3, r3, r2
 8007bf8:	66bb      	str	r3, [r7, #104]	; 0x68
 8007bfa:	464b      	mov	r3, r9
 8007bfc:	460a      	mov	r2, r1
 8007bfe:	eb42 0303 	adc.w	r3, r2, r3
 8007c02:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	663b      	str	r3, [r7, #96]	; 0x60
 8007c0e:	667a      	str	r2, [r7, #100]	; 0x64
 8007c10:	f04f 0200 	mov.w	r2, #0
 8007c14:	f04f 0300 	mov.w	r3, #0
 8007c18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007c1c:	4649      	mov	r1, r9
 8007c1e:	008b      	lsls	r3, r1, #2
 8007c20:	4641      	mov	r1, r8
 8007c22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c26:	4641      	mov	r1, r8
 8007c28:	008a      	lsls	r2, r1, #2
 8007c2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007c2e:	f7f8 ffe3 	bl	8000bf8 <__aeabi_uldivmod>
 8007c32:	4602      	mov	r2, r0
 8007c34:	460b      	mov	r3, r1
 8007c36:	4b0d      	ldr	r3, [pc, #52]	; (8007c6c <UART_SetConfig+0x4e4>)
 8007c38:	fba3 1302 	umull	r1, r3, r3, r2
 8007c3c:	095b      	lsrs	r3, r3, #5
 8007c3e:	2164      	movs	r1, #100	; 0x64
 8007c40:	fb01 f303 	mul.w	r3, r1, r3
 8007c44:	1ad3      	subs	r3, r2, r3
 8007c46:	011b      	lsls	r3, r3, #4
 8007c48:	3332      	adds	r3, #50	; 0x32
 8007c4a:	4a08      	ldr	r2, [pc, #32]	; (8007c6c <UART_SetConfig+0x4e4>)
 8007c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8007c50:	095b      	lsrs	r3, r3, #5
 8007c52:	f003 020f 	and.w	r2, r3, #15
 8007c56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4422      	add	r2, r4
 8007c5e:	609a      	str	r2, [r3, #8]
}
 8007c60:	bf00      	nop
 8007c62:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007c66:	46bd      	mov	sp, r7
 8007c68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c6c:	51eb851f 	.word	0x51eb851f

08007c70 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007c74:	4904      	ldr	r1, [pc, #16]	; (8007c88 <MX_FATFS_Init+0x18>)
 8007c76:	4805      	ldr	r0, [pc, #20]	; (8007c8c <MX_FATFS_Init+0x1c>)
 8007c78:	f002 fca2 	bl	800a5c0 <FATFS_LinkDriver>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	461a      	mov	r2, r3
 8007c80:	4b03      	ldr	r3, [pc, #12]	; (8007c90 <MX_FATFS_Init+0x20>)
 8007c82:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007c84:	bf00      	nop
 8007c86:	bd80      	pop	{r7, pc}
 8007c88:	20001874 	.word	0x20001874
 8007c8c:	200006a4 	.word	0x200006a4
 8007c90:	20001870 	.word	0x20001870

08007c94 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007c94:	b480      	push	{r7}
 8007c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007c98:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr

08007ca4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	4603      	mov	r3, r0
 8007cac:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8007cae:	79fb      	ldrb	r3, [r7, #7]
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f7fb f9d3 	bl	800305c <USER_SPI_initialize>
 8007cb6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3708      	adds	r7, #8
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}

08007cc0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b082      	sub	sp, #8
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8007cca:	79fb      	ldrb	r3, [r7, #7]
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f7fb fab1 	bl	8003234 <USER_SPI_status>
 8007cd2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	3708      	adds	r7, #8
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	60b9      	str	r1, [r7, #8]
 8007ce4:	607a      	str	r2, [r7, #4]
 8007ce6:	603b      	str	r3, [r7, #0]
 8007ce8:	4603      	mov	r3, r0
 8007cea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8007cec:	7bf8      	ldrb	r0, [r7, #15]
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	687a      	ldr	r2, [r7, #4]
 8007cf2:	68b9      	ldr	r1, [r7, #8]
 8007cf4:	f7fb fab4 	bl	8003260 <USER_SPI_read>
 8007cf8:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3710      	adds	r7, #16
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}

08007d02 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007d02:	b580      	push	{r7, lr}
 8007d04:	b084      	sub	sp, #16
 8007d06:	af00      	add	r7, sp, #0
 8007d08:	60b9      	str	r1, [r7, #8]
 8007d0a:	607a      	str	r2, [r7, #4]
 8007d0c:	603b      	str	r3, [r7, #0]
 8007d0e:	4603      	mov	r3, r0
 8007d10:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8007d12:	7bf8      	ldrb	r0, [r7, #15]
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	687a      	ldr	r2, [r7, #4]
 8007d18:	68b9      	ldr	r1, [r7, #8]
 8007d1a:	f7fb fb07 	bl	800332c <USER_SPI_write>
 8007d1e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	3710      	adds	r7, #16
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}

08007d28 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b082      	sub	sp, #8
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	4603      	mov	r3, r0
 8007d30:	603a      	str	r2, [r7, #0]
 8007d32:	71fb      	strb	r3, [r7, #7]
 8007d34:	460b      	mov	r3, r1
 8007d36:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8007d38:	79b9      	ldrb	r1, [r7, #6]
 8007d3a:	79fb      	ldrb	r3, [r7, #7]
 8007d3c:	683a      	ldr	r2, [r7, #0]
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f7fb fb70 	bl	8003424 <USER_SPI_ioctl>
 8007d44:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3708      	adds	r7, #8
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
	...

08007d50 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	4603      	mov	r3, r0
 8007d58:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007d5a:	79fb      	ldrb	r3, [r7, #7]
 8007d5c:	4a08      	ldr	r2, [pc, #32]	; (8007d80 <disk_status+0x30>)
 8007d5e:	009b      	lsls	r3, r3, #2
 8007d60:	4413      	add	r3, r2
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	79fa      	ldrb	r2, [r7, #7]
 8007d68:	4905      	ldr	r1, [pc, #20]	; (8007d80 <disk_status+0x30>)
 8007d6a:	440a      	add	r2, r1
 8007d6c:	7a12      	ldrb	r2, [r2, #8]
 8007d6e:	4610      	mov	r0, r2
 8007d70:	4798      	blx	r3
 8007d72:	4603      	mov	r3, r0
 8007d74:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3710      	adds	r7, #16
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}
 8007d80:	200018a0 	.word	0x200018a0

08007d84 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b084      	sub	sp, #16
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007d92:	79fb      	ldrb	r3, [r7, #7]
 8007d94:	4a0d      	ldr	r2, [pc, #52]	; (8007dcc <disk_initialize+0x48>)
 8007d96:	5cd3      	ldrb	r3, [r2, r3]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d111      	bne.n	8007dc0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007d9c:	79fb      	ldrb	r3, [r7, #7]
 8007d9e:	4a0b      	ldr	r2, [pc, #44]	; (8007dcc <disk_initialize+0x48>)
 8007da0:	2101      	movs	r1, #1
 8007da2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007da4:	79fb      	ldrb	r3, [r7, #7]
 8007da6:	4a09      	ldr	r2, [pc, #36]	; (8007dcc <disk_initialize+0x48>)
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	4413      	add	r3, r2
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	79fa      	ldrb	r2, [r7, #7]
 8007db2:	4906      	ldr	r1, [pc, #24]	; (8007dcc <disk_initialize+0x48>)
 8007db4:	440a      	add	r2, r1
 8007db6:	7a12      	ldrb	r2, [r2, #8]
 8007db8:	4610      	mov	r0, r2
 8007dba:	4798      	blx	r3
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3710      	adds	r7, #16
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	200018a0 	.word	0x200018a0

08007dd0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007dd0:	b590      	push	{r4, r7, lr}
 8007dd2:	b087      	sub	sp, #28
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	60b9      	str	r1, [r7, #8]
 8007dd8:	607a      	str	r2, [r7, #4]
 8007dda:	603b      	str	r3, [r7, #0]
 8007ddc:	4603      	mov	r3, r0
 8007dde:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007de0:	7bfb      	ldrb	r3, [r7, #15]
 8007de2:	4a0a      	ldr	r2, [pc, #40]	; (8007e0c <disk_read+0x3c>)
 8007de4:	009b      	lsls	r3, r3, #2
 8007de6:	4413      	add	r3, r2
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	689c      	ldr	r4, [r3, #8]
 8007dec:	7bfb      	ldrb	r3, [r7, #15]
 8007dee:	4a07      	ldr	r2, [pc, #28]	; (8007e0c <disk_read+0x3c>)
 8007df0:	4413      	add	r3, r2
 8007df2:	7a18      	ldrb	r0, [r3, #8]
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	68b9      	ldr	r1, [r7, #8]
 8007dfa:	47a0      	blx	r4
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	75fb      	strb	r3, [r7, #23]
  return res;
 8007e00:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	371c      	adds	r7, #28
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd90      	pop	{r4, r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	200018a0 	.word	0x200018a0

08007e10 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007e10:	b590      	push	{r4, r7, lr}
 8007e12:	b087      	sub	sp, #28
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60b9      	str	r1, [r7, #8]
 8007e18:	607a      	str	r2, [r7, #4]
 8007e1a:	603b      	str	r3, [r7, #0]
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007e20:	7bfb      	ldrb	r3, [r7, #15]
 8007e22:	4a0a      	ldr	r2, [pc, #40]	; (8007e4c <disk_write+0x3c>)
 8007e24:	009b      	lsls	r3, r3, #2
 8007e26:	4413      	add	r3, r2
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	68dc      	ldr	r4, [r3, #12]
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
 8007e2e:	4a07      	ldr	r2, [pc, #28]	; (8007e4c <disk_write+0x3c>)
 8007e30:	4413      	add	r3, r2
 8007e32:	7a18      	ldrb	r0, [r3, #8]
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	68b9      	ldr	r1, [r7, #8]
 8007e3a:	47a0      	blx	r4
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	75fb      	strb	r3, [r7, #23]
  return res;
 8007e40:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	371c      	adds	r7, #28
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd90      	pop	{r4, r7, pc}
 8007e4a:	bf00      	nop
 8007e4c:	200018a0 	.word	0x200018a0

08007e50 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b084      	sub	sp, #16
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	4603      	mov	r3, r0
 8007e58:	603a      	str	r2, [r7, #0]
 8007e5a:	71fb      	strb	r3, [r7, #7]
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007e60:	79fb      	ldrb	r3, [r7, #7]
 8007e62:	4a09      	ldr	r2, [pc, #36]	; (8007e88 <disk_ioctl+0x38>)
 8007e64:	009b      	lsls	r3, r3, #2
 8007e66:	4413      	add	r3, r2
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	691b      	ldr	r3, [r3, #16]
 8007e6c:	79fa      	ldrb	r2, [r7, #7]
 8007e6e:	4906      	ldr	r1, [pc, #24]	; (8007e88 <disk_ioctl+0x38>)
 8007e70:	440a      	add	r2, r1
 8007e72:	7a10      	ldrb	r0, [r2, #8]
 8007e74:	79b9      	ldrb	r1, [r7, #6]
 8007e76:	683a      	ldr	r2, [r7, #0]
 8007e78:	4798      	blx	r3
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	73fb      	strb	r3, [r7, #15]
  return res;
 8007e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3710      	adds	r7, #16
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}
 8007e88:	200018a0 	.word	0x200018a0

08007e8c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b085      	sub	sp, #20
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	3301      	adds	r3, #1
 8007e98:	781b      	ldrb	r3, [r3, #0]
 8007e9a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007e9c:	89fb      	ldrh	r3, [r7, #14]
 8007e9e:	021b      	lsls	r3, r3, #8
 8007ea0:	b21a      	sxth	r2, r3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	b21b      	sxth	r3, r3
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	b21b      	sxth	r3, r3
 8007eac:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007eae:	89fb      	ldrh	r3, [r7, #14]
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3714      	adds	r7, #20
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b085      	sub	sp, #20
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	3303      	adds	r3, #3
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	021b      	lsls	r3, r3, #8
 8007ed0:	687a      	ldr	r2, [r7, #4]
 8007ed2:	3202      	adds	r2, #2
 8007ed4:	7812      	ldrb	r2, [r2, #0]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	021b      	lsls	r3, r3, #8
 8007ede:	687a      	ldr	r2, [r7, #4]
 8007ee0:	3201      	adds	r2, #1
 8007ee2:	7812      	ldrb	r2, [r2, #0]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	021b      	lsls	r3, r3, #8
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	7812      	ldrb	r2, [r2, #0]
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	60fb      	str	r3, [r7, #12]
	return rv;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3714      	adds	r7, #20
 8007efa:	46bd      	mov	sp, r7
 8007efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f00:	4770      	bx	lr

08007f02 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007f02:	b480      	push	{r7}
 8007f04:	b083      	sub	sp, #12
 8007f06:	af00      	add	r7, sp, #0
 8007f08:	6078      	str	r0, [r7, #4]
 8007f0a:	460b      	mov	r3, r1
 8007f0c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	1c5a      	adds	r2, r3, #1
 8007f12:	607a      	str	r2, [r7, #4]
 8007f14:	887a      	ldrh	r2, [r7, #2]
 8007f16:	b2d2      	uxtb	r2, r2
 8007f18:	701a      	strb	r2, [r3, #0]
 8007f1a:	887b      	ldrh	r3, [r7, #2]
 8007f1c:	0a1b      	lsrs	r3, r3, #8
 8007f1e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	1c5a      	adds	r2, r3, #1
 8007f24:	607a      	str	r2, [r7, #4]
 8007f26:	887a      	ldrh	r2, [r7, #2]
 8007f28:	b2d2      	uxtb	r2, r2
 8007f2a:	701a      	strb	r2, [r3, #0]
}
 8007f2c:	bf00      	nop
 8007f2e:	370c      	adds	r7, #12
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b083      	sub	sp, #12
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	1c5a      	adds	r2, r3, #1
 8007f46:	607a      	str	r2, [r7, #4]
 8007f48:	683a      	ldr	r2, [r7, #0]
 8007f4a:	b2d2      	uxtb	r2, r2
 8007f4c:	701a      	strb	r2, [r3, #0]
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	0a1b      	lsrs	r3, r3, #8
 8007f52:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	1c5a      	adds	r2, r3, #1
 8007f58:	607a      	str	r2, [r7, #4]
 8007f5a:	683a      	ldr	r2, [r7, #0]
 8007f5c:	b2d2      	uxtb	r2, r2
 8007f5e:	701a      	strb	r2, [r3, #0]
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	0a1b      	lsrs	r3, r3, #8
 8007f64:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	1c5a      	adds	r2, r3, #1
 8007f6a:	607a      	str	r2, [r7, #4]
 8007f6c:	683a      	ldr	r2, [r7, #0]
 8007f6e:	b2d2      	uxtb	r2, r2
 8007f70:	701a      	strb	r2, [r3, #0]
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	0a1b      	lsrs	r3, r3, #8
 8007f76:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	1c5a      	adds	r2, r3, #1
 8007f7c:	607a      	str	r2, [r7, #4]
 8007f7e:	683a      	ldr	r2, [r7, #0]
 8007f80:	b2d2      	uxtb	r2, r2
 8007f82:	701a      	strb	r2, [r3, #0]
}
 8007f84:	bf00      	nop
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007f90:	b480      	push	{r7}
 8007f92:	b087      	sub	sp, #28
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	60f8      	str	r0, [r7, #12]
 8007f98:	60b9      	str	r1, [r7, #8]
 8007f9a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00d      	beq.n	8007fc6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007faa:	693a      	ldr	r2, [r7, #16]
 8007fac:	1c53      	adds	r3, r2, #1
 8007fae:	613b      	str	r3, [r7, #16]
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	1c59      	adds	r1, r3, #1
 8007fb4:	6179      	str	r1, [r7, #20]
 8007fb6:	7812      	ldrb	r2, [r2, #0]
 8007fb8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	3b01      	subs	r3, #1
 8007fbe:	607b      	str	r3, [r7, #4]
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d1f1      	bne.n	8007faa <mem_cpy+0x1a>
	}
}
 8007fc6:	bf00      	nop
 8007fc8:	371c      	adds	r7, #28
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr

08007fd2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007fd2:	b480      	push	{r7}
 8007fd4:	b087      	sub	sp, #28
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	60f8      	str	r0, [r7, #12]
 8007fda:	60b9      	str	r1, [r7, #8]
 8007fdc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	1c5a      	adds	r2, r3, #1
 8007fe6:	617a      	str	r2, [r7, #20]
 8007fe8:	68ba      	ldr	r2, [r7, #8]
 8007fea:	b2d2      	uxtb	r2, r2
 8007fec:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	3b01      	subs	r3, #1
 8007ff2:	607b      	str	r3, [r7, #4]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d1f3      	bne.n	8007fe2 <mem_set+0x10>
}
 8007ffa:	bf00      	nop
 8007ffc:	bf00      	nop
 8007ffe:	371c      	adds	r7, #28
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008008:	b480      	push	{r7}
 800800a:	b089      	sub	sp, #36	; 0x24
 800800c:	af00      	add	r7, sp, #0
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	60b9      	str	r1, [r7, #8]
 8008012:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	61fb      	str	r3, [r7, #28]
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800801c:	2300      	movs	r3, #0
 800801e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008020:	69fb      	ldr	r3, [r7, #28]
 8008022:	1c5a      	adds	r2, r3, #1
 8008024:	61fa      	str	r2, [r7, #28]
 8008026:	781b      	ldrb	r3, [r3, #0]
 8008028:	4619      	mov	r1, r3
 800802a:	69bb      	ldr	r3, [r7, #24]
 800802c:	1c5a      	adds	r2, r3, #1
 800802e:	61ba      	str	r2, [r7, #24]
 8008030:	781b      	ldrb	r3, [r3, #0]
 8008032:	1acb      	subs	r3, r1, r3
 8008034:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	3b01      	subs	r3, #1
 800803a:	607b      	str	r3, [r7, #4]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d002      	beq.n	8008048 <mem_cmp+0x40>
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d0eb      	beq.n	8008020 <mem_cmp+0x18>

	return r;
 8008048:	697b      	ldr	r3, [r7, #20]
}
 800804a:	4618      	mov	r0, r3
 800804c:	3724      	adds	r7, #36	; 0x24
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr

08008056 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008056:	b480      	push	{r7}
 8008058:	b083      	sub	sp, #12
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
 800805e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008060:	e002      	b.n	8008068 <chk_chr+0x12>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	3301      	adds	r3, #1
 8008066:	607b      	str	r3, [r7, #4]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	781b      	ldrb	r3, [r3, #0]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d005      	beq.n	800807c <chk_chr+0x26>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	781b      	ldrb	r3, [r3, #0]
 8008074:	461a      	mov	r2, r3
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	4293      	cmp	r3, r2
 800807a:	d1f2      	bne.n	8008062 <chk_chr+0xc>
	return *str;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	781b      	ldrb	r3, [r3, #0]
}
 8008080:	4618      	mov	r0, r3
 8008082:	370c      	adds	r7, #12
 8008084:	46bd      	mov	sp, r7
 8008086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808a:	4770      	bx	lr

0800808c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800808c:	b480      	push	{r7}
 800808e:	b085      	sub	sp, #20
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008096:	2300      	movs	r3, #0
 8008098:	60bb      	str	r3, [r7, #8]
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	60fb      	str	r3, [r7, #12]
 800809e:	e029      	b.n	80080f4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80080a0:	4a27      	ldr	r2, [pc, #156]	; (8008140 <chk_lock+0xb4>)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	011b      	lsls	r3, r3, #4
 80080a6:	4413      	add	r3, r2
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d01d      	beq.n	80080ea <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80080ae:	4a24      	ldr	r2, [pc, #144]	; (8008140 <chk_lock+0xb4>)
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	011b      	lsls	r3, r3, #4
 80080b4:	4413      	add	r3, r2
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	429a      	cmp	r2, r3
 80080be:	d116      	bne.n	80080ee <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80080c0:	4a1f      	ldr	r2, [pc, #124]	; (8008140 <chk_lock+0xb4>)
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	011b      	lsls	r3, r3, #4
 80080c6:	4413      	add	r3, r2
 80080c8:	3304      	adds	r3, #4
 80080ca:	681a      	ldr	r2, [r3, #0]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d10c      	bne.n	80080ee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80080d4:	4a1a      	ldr	r2, [pc, #104]	; (8008140 <chk_lock+0xb4>)
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	011b      	lsls	r3, r3, #4
 80080da:	4413      	add	r3, r2
 80080dc:	3308      	adds	r3, #8
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d102      	bne.n	80080ee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80080e8:	e007      	b.n	80080fa <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80080ea:	2301      	movs	r3, #1
 80080ec:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	3301      	adds	r3, #1
 80080f2:	60fb      	str	r3, [r7, #12]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	d9d2      	bls.n	80080a0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2b02      	cmp	r3, #2
 80080fe:	d109      	bne.n	8008114 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d102      	bne.n	800810c <chk_lock+0x80>
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	2b02      	cmp	r3, #2
 800810a:	d101      	bne.n	8008110 <chk_lock+0x84>
 800810c:	2300      	movs	r3, #0
 800810e:	e010      	b.n	8008132 <chk_lock+0xa6>
 8008110:	2312      	movs	r3, #18
 8008112:	e00e      	b.n	8008132 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d108      	bne.n	800812c <chk_lock+0xa0>
 800811a:	4a09      	ldr	r2, [pc, #36]	; (8008140 <chk_lock+0xb4>)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	011b      	lsls	r3, r3, #4
 8008120:	4413      	add	r3, r2
 8008122:	330c      	adds	r3, #12
 8008124:	881b      	ldrh	r3, [r3, #0]
 8008126:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800812a:	d101      	bne.n	8008130 <chk_lock+0xa4>
 800812c:	2310      	movs	r3, #16
 800812e:	e000      	b.n	8008132 <chk_lock+0xa6>
 8008130:	2300      	movs	r3, #0
}
 8008132:	4618      	mov	r0, r3
 8008134:	3714      	adds	r7, #20
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr
 800813e:	bf00      	nop
 8008140:	20001880 	.word	0x20001880

08008144 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800814a:	2300      	movs	r3, #0
 800814c:	607b      	str	r3, [r7, #4]
 800814e:	e002      	b.n	8008156 <enq_lock+0x12>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	3301      	adds	r3, #1
 8008154:	607b      	str	r3, [r7, #4]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2b01      	cmp	r3, #1
 800815a:	d806      	bhi.n	800816a <enq_lock+0x26>
 800815c:	4a09      	ldr	r2, [pc, #36]	; (8008184 <enq_lock+0x40>)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	011b      	lsls	r3, r3, #4
 8008162:	4413      	add	r3, r2
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d1f2      	bne.n	8008150 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2b02      	cmp	r3, #2
 800816e:	bf14      	ite	ne
 8008170:	2301      	movne	r3, #1
 8008172:	2300      	moveq	r3, #0
 8008174:	b2db      	uxtb	r3, r3
}
 8008176:	4618      	mov	r0, r3
 8008178:	370c      	adds	r7, #12
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr
 8008182:	bf00      	nop
 8008184:	20001880 	.word	0x20001880

08008188 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008188:	b480      	push	{r7}
 800818a:	b085      	sub	sp, #20
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008192:	2300      	movs	r3, #0
 8008194:	60fb      	str	r3, [r7, #12]
 8008196:	e01f      	b.n	80081d8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008198:	4a41      	ldr	r2, [pc, #260]	; (80082a0 <inc_lock+0x118>)
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	011b      	lsls	r3, r3, #4
 800819e:	4413      	add	r3, r2
 80081a0:	681a      	ldr	r2, [r3, #0]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d113      	bne.n	80081d2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80081aa:	4a3d      	ldr	r2, [pc, #244]	; (80082a0 <inc_lock+0x118>)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	011b      	lsls	r3, r3, #4
 80081b0:	4413      	add	r3, r2
 80081b2:	3304      	adds	r3, #4
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d109      	bne.n	80081d2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80081be:	4a38      	ldr	r2, [pc, #224]	; (80082a0 <inc_lock+0x118>)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	011b      	lsls	r3, r3, #4
 80081c4:	4413      	add	r3, r2
 80081c6:	3308      	adds	r3, #8
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d006      	beq.n	80081e0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	3301      	adds	r3, #1
 80081d6:	60fb      	str	r3, [r7, #12]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2b01      	cmp	r3, #1
 80081dc:	d9dc      	bls.n	8008198 <inc_lock+0x10>
 80081de:	e000      	b.n	80081e2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80081e0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2b02      	cmp	r3, #2
 80081e6:	d132      	bne.n	800824e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80081e8:	2300      	movs	r3, #0
 80081ea:	60fb      	str	r3, [r7, #12]
 80081ec:	e002      	b.n	80081f4 <inc_lock+0x6c>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	3301      	adds	r3, #1
 80081f2:	60fb      	str	r3, [r7, #12]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2b01      	cmp	r3, #1
 80081f8:	d806      	bhi.n	8008208 <inc_lock+0x80>
 80081fa:	4a29      	ldr	r2, [pc, #164]	; (80082a0 <inc_lock+0x118>)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	011b      	lsls	r3, r3, #4
 8008200:	4413      	add	r3, r2
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d1f2      	bne.n	80081ee <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2b02      	cmp	r3, #2
 800820c:	d101      	bne.n	8008212 <inc_lock+0x8a>
 800820e:	2300      	movs	r3, #0
 8008210:	e040      	b.n	8008294 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	4922      	ldr	r1, [pc, #136]	; (80082a0 <inc_lock+0x118>)
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	011b      	lsls	r3, r3, #4
 800821c:	440b      	add	r3, r1
 800821e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	689a      	ldr	r2, [r3, #8]
 8008224:	491e      	ldr	r1, [pc, #120]	; (80082a0 <inc_lock+0x118>)
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	011b      	lsls	r3, r3, #4
 800822a:	440b      	add	r3, r1
 800822c:	3304      	adds	r3, #4
 800822e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	695a      	ldr	r2, [r3, #20]
 8008234:	491a      	ldr	r1, [pc, #104]	; (80082a0 <inc_lock+0x118>)
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	011b      	lsls	r3, r3, #4
 800823a:	440b      	add	r3, r1
 800823c:	3308      	adds	r3, #8
 800823e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008240:	4a17      	ldr	r2, [pc, #92]	; (80082a0 <inc_lock+0x118>)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	011b      	lsls	r3, r3, #4
 8008246:	4413      	add	r3, r2
 8008248:	330c      	adds	r3, #12
 800824a:	2200      	movs	r2, #0
 800824c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d009      	beq.n	8008268 <inc_lock+0xe0>
 8008254:	4a12      	ldr	r2, [pc, #72]	; (80082a0 <inc_lock+0x118>)
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	011b      	lsls	r3, r3, #4
 800825a:	4413      	add	r3, r2
 800825c:	330c      	adds	r3, #12
 800825e:	881b      	ldrh	r3, [r3, #0]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d001      	beq.n	8008268 <inc_lock+0xe0>
 8008264:	2300      	movs	r3, #0
 8008266:	e015      	b.n	8008294 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d108      	bne.n	8008280 <inc_lock+0xf8>
 800826e:	4a0c      	ldr	r2, [pc, #48]	; (80082a0 <inc_lock+0x118>)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	011b      	lsls	r3, r3, #4
 8008274:	4413      	add	r3, r2
 8008276:	330c      	adds	r3, #12
 8008278:	881b      	ldrh	r3, [r3, #0]
 800827a:	3301      	adds	r3, #1
 800827c:	b29a      	uxth	r2, r3
 800827e:	e001      	b.n	8008284 <inc_lock+0xfc>
 8008280:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008284:	4906      	ldr	r1, [pc, #24]	; (80082a0 <inc_lock+0x118>)
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	011b      	lsls	r3, r3, #4
 800828a:	440b      	add	r3, r1
 800828c:	330c      	adds	r3, #12
 800828e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	3301      	adds	r3, #1
}
 8008294:	4618      	mov	r0, r3
 8008296:	3714      	adds	r7, #20
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr
 80082a0:	20001880 	.word	0x20001880

080082a4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b085      	sub	sp, #20
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	3b01      	subs	r3, #1
 80082b0:	607b      	str	r3, [r7, #4]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d825      	bhi.n	8008304 <dec_lock+0x60>
		n = Files[i].ctr;
 80082b8:	4a17      	ldr	r2, [pc, #92]	; (8008318 <dec_lock+0x74>)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	011b      	lsls	r3, r3, #4
 80082be:	4413      	add	r3, r2
 80082c0:	330c      	adds	r3, #12
 80082c2:	881b      	ldrh	r3, [r3, #0]
 80082c4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80082c6:	89fb      	ldrh	r3, [r7, #14]
 80082c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082cc:	d101      	bne.n	80082d2 <dec_lock+0x2e>
 80082ce:	2300      	movs	r3, #0
 80082d0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80082d2:	89fb      	ldrh	r3, [r7, #14]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d002      	beq.n	80082de <dec_lock+0x3a>
 80082d8:	89fb      	ldrh	r3, [r7, #14]
 80082da:	3b01      	subs	r3, #1
 80082dc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80082de:	4a0e      	ldr	r2, [pc, #56]	; (8008318 <dec_lock+0x74>)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	011b      	lsls	r3, r3, #4
 80082e4:	4413      	add	r3, r2
 80082e6:	330c      	adds	r3, #12
 80082e8:	89fa      	ldrh	r2, [r7, #14]
 80082ea:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80082ec:	89fb      	ldrh	r3, [r7, #14]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d105      	bne.n	80082fe <dec_lock+0x5a>
 80082f2:	4a09      	ldr	r2, [pc, #36]	; (8008318 <dec_lock+0x74>)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	011b      	lsls	r3, r3, #4
 80082f8:	4413      	add	r3, r2
 80082fa:	2200      	movs	r2, #0
 80082fc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80082fe:	2300      	movs	r3, #0
 8008300:	737b      	strb	r3, [r7, #13]
 8008302:	e001      	b.n	8008308 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008304:	2302      	movs	r3, #2
 8008306:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008308:	7b7b      	ldrb	r3, [r7, #13]
}
 800830a:	4618      	mov	r0, r3
 800830c:	3714      	adds	r7, #20
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr
 8008316:	bf00      	nop
 8008318:	20001880 	.word	0x20001880

0800831c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800831c:	b480      	push	{r7}
 800831e:	b085      	sub	sp, #20
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008324:	2300      	movs	r3, #0
 8008326:	60fb      	str	r3, [r7, #12]
 8008328:	e010      	b.n	800834c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800832a:	4a0d      	ldr	r2, [pc, #52]	; (8008360 <clear_lock+0x44>)
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	011b      	lsls	r3, r3, #4
 8008330:	4413      	add	r3, r2
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	429a      	cmp	r2, r3
 8008338:	d105      	bne.n	8008346 <clear_lock+0x2a>
 800833a:	4a09      	ldr	r2, [pc, #36]	; (8008360 <clear_lock+0x44>)
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	011b      	lsls	r3, r3, #4
 8008340:	4413      	add	r3, r2
 8008342:	2200      	movs	r2, #0
 8008344:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	3301      	adds	r3, #1
 800834a:	60fb      	str	r3, [r7, #12]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2b01      	cmp	r3, #1
 8008350:	d9eb      	bls.n	800832a <clear_lock+0xe>
	}
}
 8008352:	bf00      	nop
 8008354:	bf00      	nop
 8008356:	3714      	adds	r7, #20
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr
 8008360:	20001880 	.word	0x20001880

08008364 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b086      	sub	sp, #24
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800836c:	2300      	movs	r3, #0
 800836e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	78db      	ldrb	r3, [r3, #3]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d034      	beq.n	80083e2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800837c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	7858      	ldrb	r0, [r3, #1]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008388:	2301      	movs	r3, #1
 800838a:	697a      	ldr	r2, [r7, #20]
 800838c:	f7ff fd40 	bl	8007e10 <disk_write>
 8008390:	4603      	mov	r3, r0
 8008392:	2b00      	cmp	r3, #0
 8008394:	d002      	beq.n	800839c <sync_window+0x38>
			res = FR_DISK_ERR;
 8008396:	2301      	movs	r3, #1
 8008398:	73fb      	strb	r3, [r7, #15]
 800839a:	e022      	b.n	80083e2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2200      	movs	r2, #0
 80083a0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6a1b      	ldr	r3, [r3, #32]
 80083a6:	697a      	ldr	r2, [r7, #20]
 80083a8:	1ad2      	subs	r2, r2, r3
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	699b      	ldr	r3, [r3, #24]
 80083ae:	429a      	cmp	r2, r3
 80083b0:	d217      	bcs.n	80083e2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	789b      	ldrb	r3, [r3, #2]
 80083b6:	613b      	str	r3, [r7, #16]
 80083b8:	e010      	b.n	80083dc <sync_window+0x78>
					wsect += fs->fsize;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	699b      	ldr	r3, [r3, #24]
 80083be:	697a      	ldr	r2, [r7, #20]
 80083c0:	4413      	add	r3, r2
 80083c2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	7858      	ldrb	r0, [r3, #1]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80083ce:	2301      	movs	r3, #1
 80083d0:	697a      	ldr	r2, [r7, #20]
 80083d2:	f7ff fd1d 	bl	8007e10 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	3b01      	subs	r3, #1
 80083da:	613b      	str	r3, [r7, #16]
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	2b01      	cmp	r3, #1
 80083e0:	d8eb      	bhi.n	80083ba <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80083e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	3718      	adds	r7, #24
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}

080083ec <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b084      	sub	sp, #16
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80083f6:	2300      	movs	r3, #0
 80083f8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083fe:	683a      	ldr	r2, [r7, #0]
 8008400:	429a      	cmp	r2, r3
 8008402:	d01b      	beq.n	800843c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f7ff ffad 	bl	8008364 <sync_window>
 800840a:	4603      	mov	r3, r0
 800840c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800840e:	7bfb      	ldrb	r3, [r7, #15]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d113      	bne.n	800843c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	7858      	ldrb	r0, [r3, #1]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800841e:	2301      	movs	r3, #1
 8008420:	683a      	ldr	r2, [r7, #0]
 8008422:	f7ff fcd5 	bl	8007dd0 <disk_read>
 8008426:	4603      	mov	r3, r0
 8008428:	2b00      	cmp	r3, #0
 800842a:	d004      	beq.n	8008436 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800842c:	f04f 33ff 	mov.w	r3, #4294967295
 8008430:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008432:	2301      	movs	r3, #1
 8008434:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	683a      	ldr	r2, [r7, #0]
 800843a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800843c:	7bfb      	ldrb	r3, [r7, #15]
}
 800843e:	4618      	mov	r0, r3
 8008440:	3710      	adds	r7, #16
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}
	...

08008448 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b084      	sub	sp, #16
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f7ff ff87 	bl	8008364 <sync_window>
 8008456:	4603      	mov	r3, r0
 8008458:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800845a:	7bfb      	ldrb	r3, [r7, #15]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d158      	bne.n	8008512 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	781b      	ldrb	r3, [r3, #0]
 8008464:	2b03      	cmp	r3, #3
 8008466:	d148      	bne.n	80084fa <sync_fs+0xb2>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	791b      	ldrb	r3, [r3, #4]
 800846c:	2b01      	cmp	r3, #1
 800846e:	d144      	bne.n	80084fa <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	3330      	adds	r3, #48	; 0x30
 8008474:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008478:	2100      	movs	r1, #0
 800847a:	4618      	mov	r0, r3
 800847c:	f7ff fda9 	bl	8007fd2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	3330      	adds	r3, #48	; 0x30
 8008484:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008488:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800848c:	4618      	mov	r0, r3
 800848e:	f7ff fd38 	bl	8007f02 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	3330      	adds	r3, #48	; 0x30
 8008496:	4921      	ldr	r1, [pc, #132]	; (800851c <sync_fs+0xd4>)
 8008498:	4618      	mov	r0, r3
 800849a:	f7ff fd4d 	bl	8007f38 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	3330      	adds	r3, #48	; 0x30
 80084a2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80084a6:	491e      	ldr	r1, [pc, #120]	; (8008520 <sync_fs+0xd8>)
 80084a8:	4618      	mov	r0, r3
 80084aa:	f7ff fd45 	bl	8007f38 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	3330      	adds	r3, #48	; 0x30
 80084b2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	691b      	ldr	r3, [r3, #16]
 80084ba:	4619      	mov	r1, r3
 80084bc:	4610      	mov	r0, r2
 80084be:	f7ff fd3b 	bl	8007f38 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	3330      	adds	r3, #48	; 0x30
 80084c6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	68db      	ldr	r3, [r3, #12]
 80084ce:	4619      	mov	r1, r3
 80084d0:	4610      	mov	r0, r2
 80084d2:	f7ff fd31 	bl	8007f38 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	69db      	ldr	r3, [r3, #28]
 80084da:	1c5a      	adds	r2, r3, #1
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	7858      	ldrb	r0, [r3, #1]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ee:	2301      	movs	r3, #1
 80084f0:	f7ff fc8e 	bl	8007e10 <disk_write>
			fs->fsi_flag = 0;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2200      	movs	r2, #0
 80084f8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	785b      	ldrb	r3, [r3, #1]
 80084fe:	2200      	movs	r2, #0
 8008500:	2100      	movs	r1, #0
 8008502:	4618      	mov	r0, r3
 8008504:	f7ff fca4 	bl	8007e50 <disk_ioctl>
 8008508:	4603      	mov	r3, r0
 800850a:	2b00      	cmp	r3, #0
 800850c:	d001      	beq.n	8008512 <sync_fs+0xca>
 800850e:	2301      	movs	r3, #1
 8008510:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008512:	7bfb      	ldrb	r3, [r7, #15]
}
 8008514:	4618      	mov	r0, r3
 8008516:	3710      	adds	r7, #16
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}
 800851c:	41615252 	.word	0x41615252
 8008520:	61417272 	.word	0x61417272

08008524 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008524:	b480      	push	{r7}
 8008526:	b083      	sub	sp, #12
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	3b02      	subs	r3, #2
 8008532:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	695b      	ldr	r3, [r3, #20]
 8008538:	3b02      	subs	r3, #2
 800853a:	683a      	ldr	r2, [r7, #0]
 800853c:	429a      	cmp	r2, r3
 800853e:	d301      	bcc.n	8008544 <clust2sect+0x20>
 8008540:	2300      	movs	r3, #0
 8008542:	e008      	b.n	8008556 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	895b      	ldrh	r3, [r3, #10]
 8008548:	461a      	mov	r2, r3
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	fb03 f202 	mul.w	r2, r3, r2
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008554:	4413      	add	r3, r2
}
 8008556:	4618      	mov	r0, r3
 8008558:	370c      	adds	r7, #12
 800855a:	46bd      	mov	sp, r7
 800855c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008560:	4770      	bx	lr

08008562 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008562:	b580      	push	{r7, lr}
 8008564:	b086      	sub	sp, #24
 8008566:	af00      	add	r7, sp, #0
 8008568:	6078      	str	r0, [r7, #4]
 800856a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	2b01      	cmp	r3, #1
 8008576:	d904      	bls.n	8008582 <get_fat+0x20>
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	695b      	ldr	r3, [r3, #20]
 800857c:	683a      	ldr	r2, [r7, #0]
 800857e:	429a      	cmp	r2, r3
 8008580:	d302      	bcc.n	8008588 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008582:	2301      	movs	r3, #1
 8008584:	617b      	str	r3, [r7, #20]
 8008586:	e08f      	b.n	80086a8 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008588:	f04f 33ff 	mov.w	r3, #4294967295
 800858c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	2b03      	cmp	r3, #3
 8008594:	d062      	beq.n	800865c <get_fat+0xfa>
 8008596:	2b03      	cmp	r3, #3
 8008598:	dc7c      	bgt.n	8008694 <get_fat+0x132>
 800859a:	2b01      	cmp	r3, #1
 800859c:	d002      	beq.n	80085a4 <get_fat+0x42>
 800859e:	2b02      	cmp	r3, #2
 80085a0:	d042      	beq.n	8008628 <get_fat+0xc6>
 80085a2:	e077      	b.n	8008694 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	60fb      	str	r3, [r7, #12]
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	085b      	lsrs	r3, r3, #1
 80085ac:	68fa      	ldr	r2, [r7, #12]
 80085ae:	4413      	add	r3, r2
 80085b0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	6a1a      	ldr	r2, [r3, #32]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	0a5b      	lsrs	r3, r3, #9
 80085ba:	4413      	add	r3, r2
 80085bc:	4619      	mov	r1, r3
 80085be:	6938      	ldr	r0, [r7, #16]
 80085c0:	f7ff ff14 	bl	80083ec <move_window>
 80085c4:	4603      	mov	r3, r0
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d167      	bne.n	800869a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	1c5a      	adds	r2, r3, #1
 80085ce:	60fa      	str	r2, [r7, #12]
 80085d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085d4:	693a      	ldr	r2, [r7, #16]
 80085d6:	4413      	add	r3, r2
 80085d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80085dc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80085de:	693b      	ldr	r3, [r7, #16]
 80085e0:	6a1a      	ldr	r2, [r3, #32]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	0a5b      	lsrs	r3, r3, #9
 80085e6:	4413      	add	r3, r2
 80085e8:	4619      	mov	r1, r3
 80085ea:	6938      	ldr	r0, [r7, #16]
 80085ec:	f7ff fefe 	bl	80083ec <move_window>
 80085f0:	4603      	mov	r3, r0
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d153      	bne.n	800869e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085fc:	693a      	ldr	r2, [r7, #16]
 80085fe:	4413      	add	r3, r2
 8008600:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008604:	021b      	lsls	r3, r3, #8
 8008606:	461a      	mov	r2, r3
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	4313      	orrs	r3, r2
 800860c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	f003 0301 	and.w	r3, r3, #1
 8008614:	2b00      	cmp	r3, #0
 8008616:	d002      	beq.n	800861e <get_fat+0xbc>
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	091b      	lsrs	r3, r3, #4
 800861c:	e002      	b.n	8008624 <get_fat+0xc2>
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008624:	617b      	str	r3, [r7, #20]
			break;
 8008626:	e03f      	b.n	80086a8 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	6a1a      	ldr	r2, [r3, #32]
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	0a1b      	lsrs	r3, r3, #8
 8008630:	4413      	add	r3, r2
 8008632:	4619      	mov	r1, r3
 8008634:	6938      	ldr	r0, [r7, #16]
 8008636:	f7ff fed9 	bl	80083ec <move_window>
 800863a:	4603      	mov	r3, r0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d130      	bne.n	80086a2 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	005b      	lsls	r3, r3, #1
 800864a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800864e:	4413      	add	r3, r2
 8008650:	4618      	mov	r0, r3
 8008652:	f7ff fc1b 	bl	8007e8c <ld_word>
 8008656:	4603      	mov	r3, r0
 8008658:	617b      	str	r3, [r7, #20]
			break;
 800865a:	e025      	b.n	80086a8 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800865c:	693b      	ldr	r3, [r7, #16]
 800865e:	6a1a      	ldr	r2, [r3, #32]
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	09db      	lsrs	r3, r3, #7
 8008664:	4413      	add	r3, r2
 8008666:	4619      	mov	r1, r3
 8008668:	6938      	ldr	r0, [r7, #16]
 800866a:	f7ff febf 	bl	80083ec <move_window>
 800866e:	4603      	mov	r3, r0
 8008670:	2b00      	cmp	r3, #0
 8008672:	d118      	bne.n	80086a6 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008682:	4413      	add	r3, r2
 8008684:	4618      	mov	r0, r3
 8008686:	f7ff fc19 	bl	8007ebc <ld_dword>
 800868a:	4603      	mov	r3, r0
 800868c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008690:	617b      	str	r3, [r7, #20]
			break;
 8008692:	e009      	b.n	80086a8 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008694:	2301      	movs	r3, #1
 8008696:	617b      	str	r3, [r7, #20]
 8008698:	e006      	b.n	80086a8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800869a:	bf00      	nop
 800869c:	e004      	b.n	80086a8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800869e:	bf00      	nop
 80086a0:	e002      	b.n	80086a8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80086a2:	bf00      	nop
 80086a4:	e000      	b.n	80086a8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80086a6:	bf00      	nop
		}
	}

	return val;
 80086a8:	697b      	ldr	r3, [r7, #20]
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3718      	adds	r7, #24
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}

080086b2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80086b2:	b590      	push	{r4, r7, lr}
 80086b4:	b089      	sub	sp, #36	; 0x24
 80086b6:	af00      	add	r7, sp, #0
 80086b8:	60f8      	str	r0, [r7, #12]
 80086ba:	60b9      	str	r1, [r7, #8]
 80086bc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80086be:	2302      	movs	r3, #2
 80086c0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	f240 80d9 	bls.w	800887c <put_fat+0x1ca>
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	695b      	ldr	r3, [r3, #20]
 80086ce:	68ba      	ldr	r2, [r7, #8]
 80086d0:	429a      	cmp	r2, r3
 80086d2:	f080 80d3 	bcs.w	800887c <put_fat+0x1ca>
		switch (fs->fs_type) {
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	781b      	ldrb	r3, [r3, #0]
 80086da:	2b03      	cmp	r3, #3
 80086dc:	f000 8096 	beq.w	800880c <put_fat+0x15a>
 80086e0:	2b03      	cmp	r3, #3
 80086e2:	f300 80cb 	bgt.w	800887c <put_fat+0x1ca>
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d002      	beq.n	80086f0 <put_fat+0x3e>
 80086ea:	2b02      	cmp	r3, #2
 80086ec:	d06e      	beq.n	80087cc <put_fat+0x11a>
 80086ee:	e0c5      	b.n	800887c <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	61bb      	str	r3, [r7, #24]
 80086f4:	69bb      	ldr	r3, [r7, #24]
 80086f6:	085b      	lsrs	r3, r3, #1
 80086f8:	69ba      	ldr	r2, [r7, #24]
 80086fa:	4413      	add	r3, r2
 80086fc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	6a1a      	ldr	r2, [r3, #32]
 8008702:	69bb      	ldr	r3, [r7, #24]
 8008704:	0a5b      	lsrs	r3, r3, #9
 8008706:	4413      	add	r3, r2
 8008708:	4619      	mov	r1, r3
 800870a:	68f8      	ldr	r0, [r7, #12]
 800870c:	f7ff fe6e 	bl	80083ec <move_window>
 8008710:	4603      	mov	r3, r0
 8008712:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008714:	7ffb      	ldrb	r3, [r7, #31]
 8008716:	2b00      	cmp	r3, #0
 8008718:	f040 80a9 	bne.w	800886e <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008722:	69bb      	ldr	r3, [r7, #24]
 8008724:	1c59      	adds	r1, r3, #1
 8008726:	61b9      	str	r1, [r7, #24]
 8008728:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800872c:	4413      	add	r3, r2
 800872e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	f003 0301 	and.w	r3, r3, #1
 8008736:	2b00      	cmp	r3, #0
 8008738:	d00d      	beq.n	8008756 <put_fat+0xa4>
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	b25b      	sxtb	r3, r3
 8008740:	f003 030f 	and.w	r3, r3, #15
 8008744:	b25a      	sxtb	r2, r3
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	b2db      	uxtb	r3, r3
 800874a:	011b      	lsls	r3, r3, #4
 800874c:	b25b      	sxtb	r3, r3
 800874e:	4313      	orrs	r3, r2
 8008750:	b25b      	sxtb	r3, r3
 8008752:	b2db      	uxtb	r3, r3
 8008754:	e001      	b.n	800875a <put_fat+0xa8>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	b2db      	uxtb	r3, r3
 800875a:	697a      	ldr	r2, [r7, #20]
 800875c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2201      	movs	r2, #1
 8008762:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	6a1a      	ldr	r2, [r3, #32]
 8008768:	69bb      	ldr	r3, [r7, #24]
 800876a:	0a5b      	lsrs	r3, r3, #9
 800876c:	4413      	add	r3, r2
 800876e:	4619      	mov	r1, r3
 8008770:	68f8      	ldr	r0, [r7, #12]
 8008772:	f7ff fe3b 	bl	80083ec <move_window>
 8008776:	4603      	mov	r3, r0
 8008778:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800877a:	7ffb      	ldrb	r3, [r7, #31]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d178      	bne.n	8008872 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800878c:	4413      	add	r3, r2
 800878e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	f003 0301 	and.w	r3, r3, #1
 8008796:	2b00      	cmp	r3, #0
 8008798:	d003      	beq.n	80087a2 <put_fat+0xf0>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	091b      	lsrs	r3, r3, #4
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	e00e      	b.n	80087c0 <put_fat+0x10e>
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	b25b      	sxtb	r3, r3
 80087a8:	f023 030f 	bic.w	r3, r3, #15
 80087ac:	b25a      	sxtb	r2, r3
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	0a1b      	lsrs	r3, r3, #8
 80087b2:	b25b      	sxtb	r3, r3
 80087b4:	f003 030f 	and.w	r3, r3, #15
 80087b8:	b25b      	sxtb	r3, r3
 80087ba:	4313      	orrs	r3, r2
 80087bc:	b25b      	sxtb	r3, r3
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	697a      	ldr	r2, [r7, #20]
 80087c2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2201      	movs	r2, #1
 80087c8:	70da      	strb	r2, [r3, #3]
			break;
 80087ca:	e057      	b.n	800887c <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	6a1a      	ldr	r2, [r3, #32]
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	0a1b      	lsrs	r3, r3, #8
 80087d4:	4413      	add	r3, r2
 80087d6:	4619      	mov	r1, r3
 80087d8:	68f8      	ldr	r0, [r7, #12]
 80087da:	f7ff fe07 	bl	80083ec <move_window>
 80087de:	4603      	mov	r3, r0
 80087e0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80087e2:	7ffb      	ldrb	r3, [r7, #31]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d146      	bne.n	8008876 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	005b      	lsls	r3, r3, #1
 80087f2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80087f6:	4413      	add	r3, r2
 80087f8:	687a      	ldr	r2, [r7, #4]
 80087fa:	b292      	uxth	r2, r2
 80087fc:	4611      	mov	r1, r2
 80087fe:	4618      	mov	r0, r3
 8008800:	f7ff fb7f 	bl	8007f02 <st_word>
			fs->wflag = 1;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	2201      	movs	r2, #1
 8008808:	70da      	strb	r2, [r3, #3]
			break;
 800880a:	e037      	b.n	800887c <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	6a1a      	ldr	r2, [r3, #32]
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	09db      	lsrs	r3, r3, #7
 8008814:	4413      	add	r3, r2
 8008816:	4619      	mov	r1, r3
 8008818:	68f8      	ldr	r0, [r7, #12]
 800881a:	f7ff fde7 	bl	80083ec <move_window>
 800881e:	4603      	mov	r3, r0
 8008820:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008822:	7ffb      	ldrb	r3, [r7, #31]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d128      	bne.n	800887a <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	009b      	lsls	r3, r3, #2
 8008838:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800883c:	4413      	add	r3, r2
 800883e:	4618      	mov	r0, r3
 8008840:	f7ff fb3c 	bl	8007ebc <ld_dword>
 8008844:	4603      	mov	r3, r0
 8008846:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800884a:	4323      	orrs	r3, r4
 800884c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800885c:	4413      	add	r3, r2
 800885e:	6879      	ldr	r1, [r7, #4]
 8008860:	4618      	mov	r0, r3
 8008862:	f7ff fb69 	bl	8007f38 <st_dword>
			fs->wflag = 1;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	2201      	movs	r2, #1
 800886a:	70da      	strb	r2, [r3, #3]
			break;
 800886c:	e006      	b.n	800887c <put_fat+0x1ca>
			if (res != FR_OK) break;
 800886e:	bf00      	nop
 8008870:	e004      	b.n	800887c <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008872:	bf00      	nop
 8008874:	e002      	b.n	800887c <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008876:	bf00      	nop
 8008878:	e000      	b.n	800887c <put_fat+0x1ca>
			if (res != FR_OK) break;
 800887a:	bf00      	nop
		}
	}
	return res;
 800887c:	7ffb      	ldrb	r3, [r7, #31]
}
 800887e:	4618      	mov	r0, r3
 8008880:	3724      	adds	r7, #36	; 0x24
 8008882:	46bd      	mov	sp, r7
 8008884:	bd90      	pop	{r4, r7, pc}

08008886 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008886:	b580      	push	{r7, lr}
 8008888:	b088      	sub	sp, #32
 800888a:	af00      	add	r7, sp, #0
 800888c:	60f8      	str	r0, [r7, #12]
 800888e:	60b9      	str	r1, [r7, #8]
 8008890:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008892:	2300      	movs	r3, #0
 8008894:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d904      	bls.n	80088ac <remove_chain+0x26>
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	695b      	ldr	r3, [r3, #20]
 80088a6:	68ba      	ldr	r2, [r7, #8]
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d301      	bcc.n	80088b0 <remove_chain+0x2a>
 80088ac:	2302      	movs	r3, #2
 80088ae:	e04b      	b.n	8008948 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d00c      	beq.n	80088d0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80088b6:	f04f 32ff 	mov.w	r2, #4294967295
 80088ba:	6879      	ldr	r1, [r7, #4]
 80088bc:	69b8      	ldr	r0, [r7, #24]
 80088be:	f7ff fef8 	bl	80086b2 <put_fat>
 80088c2:	4603      	mov	r3, r0
 80088c4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80088c6:	7ffb      	ldrb	r3, [r7, #31]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d001      	beq.n	80088d0 <remove_chain+0x4a>
 80088cc:	7ffb      	ldrb	r3, [r7, #31]
 80088ce:	e03b      	b.n	8008948 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80088d0:	68b9      	ldr	r1, [r7, #8]
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f7ff fe45 	bl	8008562 <get_fat>
 80088d8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d031      	beq.n	8008944 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	d101      	bne.n	80088ea <remove_chain+0x64>
 80088e6:	2302      	movs	r3, #2
 80088e8:	e02e      	b.n	8008948 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088f0:	d101      	bne.n	80088f6 <remove_chain+0x70>
 80088f2:	2301      	movs	r3, #1
 80088f4:	e028      	b.n	8008948 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80088f6:	2200      	movs	r2, #0
 80088f8:	68b9      	ldr	r1, [r7, #8]
 80088fa:	69b8      	ldr	r0, [r7, #24]
 80088fc:	f7ff fed9 	bl	80086b2 <put_fat>
 8008900:	4603      	mov	r3, r0
 8008902:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008904:	7ffb      	ldrb	r3, [r7, #31]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d001      	beq.n	800890e <remove_chain+0x88>
 800890a:	7ffb      	ldrb	r3, [r7, #31]
 800890c:	e01c      	b.n	8008948 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800890e:	69bb      	ldr	r3, [r7, #24]
 8008910:	691a      	ldr	r2, [r3, #16]
 8008912:	69bb      	ldr	r3, [r7, #24]
 8008914:	695b      	ldr	r3, [r3, #20]
 8008916:	3b02      	subs	r3, #2
 8008918:	429a      	cmp	r2, r3
 800891a:	d20b      	bcs.n	8008934 <remove_chain+0xae>
			fs->free_clst++;
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	691b      	ldr	r3, [r3, #16]
 8008920:	1c5a      	adds	r2, r3, #1
 8008922:	69bb      	ldr	r3, [r7, #24]
 8008924:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8008926:	69bb      	ldr	r3, [r7, #24]
 8008928:	791b      	ldrb	r3, [r3, #4]
 800892a:	f043 0301 	orr.w	r3, r3, #1
 800892e:	b2da      	uxtb	r2, r3
 8008930:	69bb      	ldr	r3, [r7, #24]
 8008932:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008938:	69bb      	ldr	r3, [r7, #24]
 800893a:	695b      	ldr	r3, [r3, #20]
 800893c:	68ba      	ldr	r2, [r7, #8]
 800893e:	429a      	cmp	r2, r3
 8008940:	d3c6      	bcc.n	80088d0 <remove_chain+0x4a>
 8008942:	e000      	b.n	8008946 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008944:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008946:	2300      	movs	r3, #0
}
 8008948:	4618      	mov	r0, r3
 800894a:	3720      	adds	r7, #32
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b088      	sub	sp, #32
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d10d      	bne.n	8008982 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	68db      	ldr	r3, [r3, #12]
 800896a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800896c:	69bb      	ldr	r3, [r7, #24]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d004      	beq.n	800897c <create_chain+0x2c>
 8008972:	693b      	ldr	r3, [r7, #16]
 8008974:	695b      	ldr	r3, [r3, #20]
 8008976:	69ba      	ldr	r2, [r7, #24]
 8008978:	429a      	cmp	r2, r3
 800897a:	d31b      	bcc.n	80089b4 <create_chain+0x64>
 800897c:	2301      	movs	r3, #1
 800897e:	61bb      	str	r3, [r7, #24]
 8008980:	e018      	b.n	80089b4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008982:	6839      	ldr	r1, [r7, #0]
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f7ff fdec 	bl	8008562 <get_fat>
 800898a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2b01      	cmp	r3, #1
 8008990:	d801      	bhi.n	8008996 <create_chain+0x46>
 8008992:	2301      	movs	r3, #1
 8008994:	e070      	b.n	8008a78 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800899c:	d101      	bne.n	80089a2 <create_chain+0x52>
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	e06a      	b.n	8008a78 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	695b      	ldr	r3, [r3, #20]
 80089a6:	68fa      	ldr	r2, [r7, #12]
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d201      	bcs.n	80089b0 <create_chain+0x60>
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	e063      	b.n	8008a78 <create_chain+0x128>
		scl = clst;
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80089b8:	69fb      	ldr	r3, [r7, #28]
 80089ba:	3301      	adds	r3, #1
 80089bc:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	695b      	ldr	r3, [r3, #20]
 80089c2:	69fa      	ldr	r2, [r7, #28]
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d307      	bcc.n	80089d8 <create_chain+0x88>
				ncl = 2;
 80089c8:	2302      	movs	r3, #2
 80089ca:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80089cc:	69fa      	ldr	r2, [r7, #28]
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d901      	bls.n	80089d8 <create_chain+0x88>
 80089d4:	2300      	movs	r3, #0
 80089d6:	e04f      	b.n	8008a78 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80089d8:	69f9      	ldr	r1, [r7, #28]
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f7ff fdc1 	bl	8008562 <get_fat>
 80089e0:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d00e      	beq.n	8008a06 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	d003      	beq.n	80089f6 <create_chain+0xa6>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089f4:	d101      	bne.n	80089fa <create_chain+0xaa>
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	e03e      	b.n	8008a78 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80089fa:	69fa      	ldr	r2, [r7, #28]
 80089fc:	69bb      	ldr	r3, [r7, #24]
 80089fe:	429a      	cmp	r2, r3
 8008a00:	d1da      	bne.n	80089b8 <create_chain+0x68>
 8008a02:	2300      	movs	r3, #0
 8008a04:	e038      	b.n	8008a78 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008a06:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008a08:	f04f 32ff 	mov.w	r2, #4294967295
 8008a0c:	69f9      	ldr	r1, [r7, #28]
 8008a0e:	6938      	ldr	r0, [r7, #16]
 8008a10:	f7ff fe4f 	bl	80086b2 <put_fat>
 8008a14:	4603      	mov	r3, r0
 8008a16:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008a18:	7dfb      	ldrb	r3, [r7, #23]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d109      	bne.n	8008a32 <create_chain+0xe2>
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d006      	beq.n	8008a32 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008a24:	69fa      	ldr	r2, [r7, #28]
 8008a26:	6839      	ldr	r1, [r7, #0]
 8008a28:	6938      	ldr	r0, [r7, #16]
 8008a2a:	f7ff fe42 	bl	80086b2 <put_fat>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008a32:	7dfb      	ldrb	r3, [r7, #23]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d116      	bne.n	8008a66 <create_chain+0x116>
		fs->last_clst = ncl;
 8008a38:	693b      	ldr	r3, [r7, #16]
 8008a3a:	69fa      	ldr	r2, [r7, #28]
 8008a3c:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	691a      	ldr	r2, [r3, #16]
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	695b      	ldr	r3, [r3, #20]
 8008a46:	3b02      	subs	r3, #2
 8008a48:	429a      	cmp	r2, r3
 8008a4a:	d804      	bhi.n	8008a56 <create_chain+0x106>
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	691b      	ldr	r3, [r3, #16]
 8008a50:	1e5a      	subs	r2, r3, #1
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	791b      	ldrb	r3, [r3, #4]
 8008a5a:	f043 0301 	orr.w	r3, r3, #1
 8008a5e:	b2da      	uxtb	r2, r3
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	711a      	strb	r2, [r3, #4]
 8008a64:	e007      	b.n	8008a76 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008a66:	7dfb      	ldrb	r3, [r7, #23]
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d102      	bne.n	8008a72 <create_chain+0x122>
 8008a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8008a70:	e000      	b.n	8008a74 <create_chain+0x124>
 8008a72:	2301      	movs	r3, #1
 8008a74:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008a76:	69fb      	ldr	r3, [r7, #28]
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3720      	adds	r7, #32
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b087      	sub	sp, #28
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
 8008a88:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a94:	3304      	adds	r3, #4
 8008a96:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	0a5b      	lsrs	r3, r3, #9
 8008a9c:	68fa      	ldr	r2, [r7, #12]
 8008a9e:	8952      	ldrh	r2, [r2, #10]
 8008aa0:	fbb3 f3f2 	udiv	r3, r3, r2
 8008aa4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	1d1a      	adds	r2, r3, #4
 8008aaa:	613a      	str	r2, [r7, #16]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d101      	bne.n	8008aba <clmt_clust+0x3a>
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	e010      	b.n	8008adc <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008aba:	697a      	ldr	r2, [r7, #20]
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	d307      	bcc.n	8008ad2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008ac2:	697a      	ldr	r2, [r7, #20]
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	1ad3      	subs	r3, r2, r3
 8008ac8:	617b      	str	r3, [r7, #20]
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	3304      	adds	r3, #4
 8008ace:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008ad0:	e7e9      	b.n	8008aa6 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008ad2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	681a      	ldr	r2, [r3, #0]
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	4413      	add	r3, r2
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	371c      	adds	r7, #28
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr

08008ae8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b086      	sub	sp, #24
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008afe:	d204      	bcs.n	8008b0a <dir_sdi+0x22>
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	f003 031f 	and.w	r3, r3, #31
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d001      	beq.n	8008b0e <dir_sdi+0x26>
		return FR_INT_ERR;
 8008b0a:	2302      	movs	r3, #2
 8008b0c:	e063      	b.n	8008bd6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	683a      	ldr	r2, [r7, #0]
 8008b12:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d106      	bne.n	8008b2e <dir_sdi+0x46>
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	2b02      	cmp	r3, #2
 8008b26:	d902      	bls.n	8008b2e <dir_sdi+0x46>
		clst = fs->dirbase;
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b2c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d10c      	bne.n	8008b4e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	095b      	lsrs	r3, r3, #5
 8008b38:	693a      	ldr	r2, [r7, #16]
 8008b3a:	8912      	ldrh	r2, [r2, #8]
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d301      	bcc.n	8008b44 <dir_sdi+0x5c>
 8008b40:	2302      	movs	r3, #2
 8008b42:	e048      	b.n	8008bd6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	61da      	str	r2, [r3, #28]
 8008b4c:	e029      	b.n	8008ba2 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008b4e:	693b      	ldr	r3, [r7, #16]
 8008b50:	895b      	ldrh	r3, [r3, #10]
 8008b52:	025b      	lsls	r3, r3, #9
 8008b54:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008b56:	e019      	b.n	8008b8c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6979      	ldr	r1, [r7, #20]
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f7ff fd00 	bl	8008562 <get_fat>
 8008b62:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b6a:	d101      	bne.n	8008b70 <dir_sdi+0x88>
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	e032      	b.n	8008bd6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	2b01      	cmp	r3, #1
 8008b74:	d904      	bls.n	8008b80 <dir_sdi+0x98>
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	695b      	ldr	r3, [r3, #20]
 8008b7a:	697a      	ldr	r2, [r7, #20]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d301      	bcc.n	8008b84 <dir_sdi+0x9c>
 8008b80:	2302      	movs	r3, #2
 8008b82:	e028      	b.n	8008bd6 <dir_sdi+0xee>
			ofs -= csz;
 8008b84:	683a      	ldr	r2, [r7, #0]
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	1ad3      	subs	r3, r2, r3
 8008b8a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008b8c:	683a      	ldr	r2, [r7, #0]
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	429a      	cmp	r2, r3
 8008b92:	d2e1      	bcs.n	8008b58 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008b94:	6979      	ldr	r1, [r7, #20]
 8008b96:	6938      	ldr	r0, [r7, #16]
 8008b98:	f7ff fcc4 	bl	8008524 <clust2sect>
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	697a      	ldr	r2, [r7, #20]
 8008ba6:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	69db      	ldr	r3, [r3, #28]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d101      	bne.n	8008bb4 <dir_sdi+0xcc>
 8008bb0:	2302      	movs	r3, #2
 8008bb2:	e010      	b.n	8008bd6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	69da      	ldr	r2, [r3, #28]
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	0a5b      	lsrs	r3, r3, #9
 8008bbc:	441a      	add	r2, r3
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bce:	441a      	add	r2, r3
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008bd4:	2300      	movs	r3, #0
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	3718      	adds	r7, #24
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}

08008bde <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008bde:	b580      	push	{r7, lr}
 8008be0:	b086      	sub	sp, #24
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	6078      	str	r0, [r7, #4]
 8008be6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	695b      	ldr	r3, [r3, #20]
 8008bf2:	3320      	adds	r3, #32
 8008bf4:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	69db      	ldr	r3, [r3, #28]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d003      	beq.n	8008c06 <dir_next+0x28>
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008c04:	d301      	bcc.n	8008c0a <dir_next+0x2c>
 8008c06:	2304      	movs	r3, #4
 8008c08:	e0aa      	b.n	8008d60 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	f040 8098 	bne.w	8008d46 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	69db      	ldr	r3, [r3, #28]
 8008c1a:	1c5a      	adds	r2, r3, #1
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	699b      	ldr	r3, [r3, #24]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d10b      	bne.n	8008c40 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	095b      	lsrs	r3, r3, #5
 8008c2c:	68fa      	ldr	r2, [r7, #12]
 8008c2e:	8912      	ldrh	r2, [r2, #8]
 8008c30:	4293      	cmp	r3, r2
 8008c32:	f0c0 8088 	bcc.w	8008d46 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	61da      	str	r2, [r3, #28]
 8008c3c:	2304      	movs	r3, #4
 8008c3e:	e08f      	b.n	8008d60 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	0a5b      	lsrs	r3, r3, #9
 8008c44:	68fa      	ldr	r2, [r7, #12]
 8008c46:	8952      	ldrh	r2, [r2, #10]
 8008c48:	3a01      	subs	r2, #1
 8008c4a:	4013      	ands	r3, r2
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d17a      	bne.n	8008d46 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	699b      	ldr	r3, [r3, #24]
 8008c56:	4619      	mov	r1, r3
 8008c58:	4610      	mov	r0, r2
 8008c5a:	f7ff fc82 	bl	8008562 <get_fat>
 8008c5e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	d801      	bhi.n	8008c6a <dir_next+0x8c>
 8008c66:	2302      	movs	r3, #2
 8008c68:	e07a      	b.n	8008d60 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c70:	d101      	bne.n	8008c76 <dir_next+0x98>
 8008c72:	2301      	movs	r3, #1
 8008c74:	e074      	b.n	8008d60 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	695b      	ldr	r3, [r3, #20]
 8008c7a:	697a      	ldr	r2, [r7, #20]
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	d358      	bcc.n	8008d32 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d104      	bne.n	8008c90 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	61da      	str	r2, [r3, #28]
 8008c8c:	2304      	movs	r3, #4
 8008c8e:	e067      	b.n	8008d60 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008c90:	687a      	ldr	r2, [r7, #4]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	699b      	ldr	r3, [r3, #24]
 8008c96:	4619      	mov	r1, r3
 8008c98:	4610      	mov	r0, r2
 8008c9a:	f7ff fe59 	bl	8008950 <create_chain>
 8008c9e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d101      	bne.n	8008caa <dir_next+0xcc>
 8008ca6:	2307      	movs	r3, #7
 8008ca8:	e05a      	b.n	8008d60 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d101      	bne.n	8008cb4 <dir_next+0xd6>
 8008cb0:	2302      	movs	r3, #2
 8008cb2:	e055      	b.n	8008d60 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cba:	d101      	bne.n	8008cc0 <dir_next+0xe2>
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	e04f      	b.n	8008d60 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008cc0:	68f8      	ldr	r0, [r7, #12]
 8008cc2:	f7ff fb4f 	bl	8008364 <sync_window>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d001      	beq.n	8008cd0 <dir_next+0xf2>
 8008ccc:	2301      	movs	r3, #1
 8008cce:	e047      	b.n	8008d60 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	3330      	adds	r3, #48	; 0x30
 8008cd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008cd8:	2100      	movs	r1, #0
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f7ff f979 	bl	8007fd2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	613b      	str	r3, [r7, #16]
 8008ce4:	6979      	ldr	r1, [r7, #20]
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f7ff fc1c 	bl	8008524 <clust2sect>
 8008cec:	4602      	mov	r2, r0
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	62da      	str	r2, [r3, #44]	; 0x2c
 8008cf2:	e012      	b.n	8008d1a <dir_next+0x13c>
						fs->wflag = 1;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008cfa:	68f8      	ldr	r0, [r7, #12]
 8008cfc:	f7ff fb32 	bl	8008364 <sync_window>
 8008d00:	4603      	mov	r3, r0
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d001      	beq.n	8008d0a <dir_next+0x12c>
 8008d06:	2301      	movs	r3, #1
 8008d08:	e02a      	b.n	8008d60 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	3301      	adds	r3, #1
 8008d0e:	613b      	str	r3, [r7, #16]
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d14:	1c5a      	adds	r2, r3, #1
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	62da      	str	r2, [r3, #44]	; 0x2c
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	895b      	ldrh	r3, [r3, #10]
 8008d1e:	461a      	mov	r2, r3
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d3e6      	bcc.n	8008cf4 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	1ad2      	subs	r2, r2, r3
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	697a      	ldr	r2, [r7, #20]
 8008d36:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008d38:	6979      	ldr	r1, [r7, #20]
 8008d3a:	68f8      	ldr	r0, [r7, #12]
 8008d3c:	f7ff fbf2 	bl	8008524 <clust2sect>
 8008d40:	4602      	mov	r2, r0
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	68ba      	ldr	r2, [r7, #8]
 8008d4a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d58:	441a      	add	r2, r3
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3718      	adds	r7, #24
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b086      	sub	sp, #24
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008d78:	2100      	movs	r1, #0
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f7ff feb4 	bl	8008ae8 <dir_sdi>
 8008d80:	4603      	mov	r3, r0
 8008d82:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008d84:	7dfb      	ldrb	r3, [r7, #23]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d12b      	bne.n	8008de2 <dir_alloc+0x7a>
		n = 0;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	69db      	ldr	r3, [r3, #28]
 8008d92:	4619      	mov	r1, r3
 8008d94:	68f8      	ldr	r0, [r7, #12]
 8008d96:	f7ff fb29 	bl	80083ec <move_window>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008d9e:	7dfb      	ldrb	r3, [r7, #23]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d11d      	bne.n	8008de0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6a1b      	ldr	r3, [r3, #32]
 8008da8:	781b      	ldrb	r3, [r3, #0]
 8008daa:	2be5      	cmp	r3, #229	; 0xe5
 8008dac:	d004      	beq.n	8008db8 <dir_alloc+0x50>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a1b      	ldr	r3, [r3, #32]
 8008db2:	781b      	ldrb	r3, [r3, #0]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d107      	bne.n	8008dc8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	3301      	adds	r3, #1
 8008dbc:	613b      	str	r3, [r7, #16]
 8008dbe:	693a      	ldr	r2, [r7, #16]
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d102      	bne.n	8008dcc <dir_alloc+0x64>
 8008dc6:	e00c      	b.n	8008de2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008dc8:	2300      	movs	r3, #0
 8008dca:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008dcc:	2101      	movs	r1, #1
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f7ff ff05 	bl	8008bde <dir_next>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008dd8:	7dfb      	ldrb	r3, [r7, #23]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d0d7      	beq.n	8008d8e <dir_alloc+0x26>
 8008dde:	e000      	b.n	8008de2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008de0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008de2:	7dfb      	ldrb	r3, [r7, #23]
 8008de4:	2b04      	cmp	r3, #4
 8008de6:	d101      	bne.n	8008dec <dir_alloc+0x84>
 8008de8:	2307      	movs	r3, #7
 8008dea:	75fb      	strb	r3, [r7, #23]
	return res;
 8008dec:	7dfb      	ldrb	r3, [r7, #23]
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3718      	adds	r7, #24
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}

08008df6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008df6:	b580      	push	{r7, lr}
 8008df8:	b084      	sub	sp, #16
 8008dfa:	af00      	add	r7, sp, #0
 8008dfc:	6078      	str	r0, [r7, #4]
 8008dfe:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	331a      	adds	r3, #26
 8008e04:	4618      	mov	r0, r3
 8008e06:	f7ff f841 	bl	8007e8c <ld_word>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	2b03      	cmp	r3, #3
 8008e14:	d109      	bne.n	8008e2a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	3314      	adds	r3, #20
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f7ff f836 	bl	8007e8c <ld_word>
 8008e20:	4603      	mov	r3, r0
 8008e22:	041b      	lsls	r3, r3, #16
 8008e24:	68fa      	ldr	r2, [r7, #12]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3710      	adds	r7, #16
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b084      	sub	sp, #16
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	331a      	adds	r3, #26
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	b292      	uxth	r2, r2
 8008e48:	4611      	mov	r1, r2
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	f7ff f859 	bl	8007f02 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	781b      	ldrb	r3, [r3, #0]
 8008e54:	2b03      	cmp	r3, #3
 8008e56:	d109      	bne.n	8008e6c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	f103 0214 	add.w	r2, r3, #20
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	0c1b      	lsrs	r3, r3, #16
 8008e62:	b29b      	uxth	r3, r3
 8008e64:	4619      	mov	r1, r3
 8008e66:	4610      	mov	r0, r2
 8008e68:	f7ff f84b 	bl	8007f02 <st_word>
	}
}
 8008e6c:	bf00      	nop
 8008e6e:	3710      	adds	r7, #16
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}

08008e74 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b086      	sub	sp, #24
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008e82:	2100      	movs	r1, #0
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f7ff fe2f 	bl	8008ae8 <dir_sdi>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008e8e:	7dfb      	ldrb	r3, [r7, #23]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d001      	beq.n	8008e98 <dir_find+0x24>
 8008e94:	7dfb      	ldrb	r3, [r7, #23]
 8008e96:	e03e      	b.n	8008f16 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	69db      	ldr	r3, [r3, #28]
 8008e9c:	4619      	mov	r1, r3
 8008e9e:	6938      	ldr	r0, [r7, #16]
 8008ea0:	f7ff faa4 	bl	80083ec <move_window>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008ea8:	7dfb      	ldrb	r3, [r7, #23]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d12f      	bne.n	8008f0e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6a1b      	ldr	r3, [r3, #32]
 8008eb2:	781b      	ldrb	r3, [r3, #0]
 8008eb4:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008eb6:	7bfb      	ldrb	r3, [r7, #15]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d102      	bne.n	8008ec2 <dir_find+0x4e>
 8008ebc:	2304      	movs	r3, #4
 8008ebe:	75fb      	strb	r3, [r7, #23]
 8008ec0:	e028      	b.n	8008f14 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6a1b      	ldr	r3, [r3, #32]
 8008ec6:	330b      	adds	r3, #11
 8008ec8:	781b      	ldrb	r3, [r3, #0]
 8008eca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008ece:	b2da      	uxtb	r2, r3
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6a1b      	ldr	r3, [r3, #32]
 8008ed8:	330b      	adds	r3, #11
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	f003 0308 	and.w	r3, r3, #8
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d10a      	bne.n	8008efa <dir_find+0x86>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6a18      	ldr	r0, [r3, #32]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	3324      	adds	r3, #36	; 0x24
 8008eec:	220b      	movs	r2, #11
 8008eee:	4619      	mov	r1, r3
 8008ef0:	f7ff f88a 	bl	8008008 <mem_cmp>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d00b      	beq.n	8008f12 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008efa:	2100      	movs	r1, #0
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f7ff fe6e 	bl	8008bde <dir_next>
 8008f02:	4603      	mov	r3, r0
 8008f04:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008f06:	7dfb      	ldrb	r3, [r7, #23]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d0c5      	beq.n	8008e98 <dir_find+0x24>
 8008f0c:	e002      	b.n	8008f14 <dir_find+0xa0>
		if (res != FR_OK) break;
 8008f0e:	bf00      	nop
 8008f10:	e000      	b.n	8008f14 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008f12:	bf00      	nop

	return res;
 8008f14:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3718      	adds	r7, #24
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}

08008f1e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008f1e:	b580      	push	{r7, lr}
 8008f20:	b084      	sub	sp, #16
 8008f22:	af00      	add	r7, sp, #0
 8008f24:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008f2c:	2101      	movs	r1, #1
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f7ff ff1a 	bl	8008d68 <dir_alloc>
 8008f34:	4603      	mov	r3, r0
 8008f36:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008f38:	7bfb      	ldrb	r3, [r7, #15]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d11c      	bne.n	8008f78 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	69db      	ldr	r3, [r3, #28]
 8008f42:	4619      	mov	r1, r3
 8008f44:	68b8      	ldr	r0, [r7, #8]
 8008f46:	f7ff fa51 	bl	80083ec <move_window>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008f4e:	7bfb      	ldrb	r3, [r7, #15]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d111      	bne.n	8008f78 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6a1b      	ldr	r3, [r3, #32]
 8008f58:	2220      	movs	r2, #32
 8008f5a:	2100      	movs	r1, #0
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f7ff f838 	bl	8007fd2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6a18      	ldr	r0, [r3, #32]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	3324      	adds	r3, #36	; 0x24
 8008f6a:	220b      	movs	r2, #11
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	f7ff f80f 	bl	8007f90 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	2201      	movs	r2, #1
 8008f76:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3710      	adds	r7, #16
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}
	...

08008f84 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b088      	sub	sp, #32
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	60fb      	str	r3, [r7, #12]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	3324      	adds	r3, #36	; 0x24
 8008f98:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008f9a:	220b      	movs	r2, #11
 8008f9c:	2120      	movs	r1, #32
 8008f9e:	68b8      	ldr	r0, [r7, #8]
 8008fa0:	f7ff f817 	bl	8007fd2 <mem_set>
	si = i = 0; ni = 8;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	613b      	str	r3, [r7, #16]
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	61fb      	str	r3, [r7, #28]
 8008fac:	2308      	movs	r3, #8
 8008fae:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008fb0:	69fb      	ldr	r3, [r7, #28]
 8008fb2:	1c5a      	adds	r2, r3, #1
 8008fb4:	61fa      	str	r2, [r7, #28]
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	4413      	add	r3, r2
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008fbe:	7efb      	ldrb	r3, [r7, #27]
 8008fc0:	2b20      	cmp	r3, #32
 8008fc2:	d94e      	bls.n	8009062 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008fc4:	7efb      	ldrb	r3, [r7, #27]
 8008fc6:	2b2f      	cmp	r3, #47	; 0x2f
 8008fc8:	d006      	beq.n	8008fd8 <create_name+0x54>
 8008fca:	7efb      	ldrb	r3, [r7, #27]
 8008fcc:	2b5c      	cmp	r3, #92	; 0x5c
 8008fce:	d110      	bne.n	8008ff2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008fd0:	e002      	b.n	8008fd8 <create_name+0x54>
 8008fd2:	69fb      	ldr	r3, [r7, #28]
 8008fd4:	3301      	adds	r3, #1
 8008fd6:	61fb      	str	r3, [r7, #28]
 8008fd8:	68fa      	ldr	r2, [r7, #12]
 8008fda:	69fb      	ldr	r3, [r7, #28]
 8008fdc:	4413      	add	r3, r2
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	2b2f      	cmp	r3, #47	; 0x2f
 8008fe2:	d0f6      	beq.n	8008fd2 <create_name+0x4e>
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	69fb      	ldr	r3, [r7, #28]
 8008fe8:	4413      	add	r3, r2
 8008fea:	781b      	ldrb	r3, [r3, #0]
 8008fec:	2b5c      	cmp	r3, #92	; 0x5c
 8008fee:	d0f0      	beq.n	8008fd2 <create_name+0x4e>
			break;
 8008ff0:	e038      	b.n	8009064 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008ff2:	7efb      	ldrb	r3, [r7, #27]
 8008ff4:	2b2e      	cmp	r3, #46	; 0x2e
 8008ff6:	d003      	beq.n	8009000 <create_name+0x7c>
 8008ff8:	693a      	ldr	r2, [r7, #16]
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d30c      	bcc.n	800901a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	2b0b      	cmp	r3, #11
 8009004:	d002      	beq.n	800900c <create_name+0x88>
 8009006:	7efb      	ldrb	r3, [r7, #27]
 8009008:	2b2e      	cmp	r3, #46	; 0x2e
 800900a:	d001      	beq.n	8009010 <create_name+0x8c>
 800900c:	2306      	movs	r3, #6
 800900e:	e044      	b.n	800909a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8009010:	2308      	movs	r3, #8
 8009012:	613b      	str	r3, [r7, #16]
 8009014:	230b      	movs	r3, #11
 8009016:	617b      	str	r3, [r7, #20]
			continue;
 8009018:	e022      	b.n	8009060 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800901a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800901e:	2b00      	cmp	r3, #0
 8009020:	da04      	bge.n	800902c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8009022:	7efb      	ldrb	r3, [r7, #27]
 8009024:	3b80      	subs	r3, #128	; 0x80
 8009026:	4a1f      	ldr	r2, [pc, #124]	; (80090a4 <create_name+0x120>)
 8009028:	5cd3      	ldrb	r3, [r2, r3]
 800902a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800902c:	7efb      	ldrb	r3, [r7, #27]
 800902e:	4619      	mov	r1, r3
 8009030:	481d      	ldr	r0, [pc, #116]	; (80090a8 <create_name+0x124>)
 8009032:	f7ff f810 	bl	8008056 <chk_chr>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d001      	beq.n	8009040 <create_name+0xbc>
 800903c:	2306      	movs	r3, #6
 800903e:	e02c      	b.n	800909a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8009040:	7efb      	ldrb	r3, [r7, #27]
 8009042:	2b60      	cmp	r3, #96	; 0x60
 8009044:	d905      	bls.n	8009052 <create_name+0xce>
 8009046:	7efb      	ldrb	r3, [r7, #27]
 8009048:	2b7a      	cmp	r3, #122	; 0x7a
 800904a:	d802      	bhi.n	8009052 <create_name+0xce>
 800904c:	7efb      	ldrb	r3, [r7, #27]
 800904e:	3b20      	subs	r3, #32
 8009050:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	1c5a      	adds	r2, r3, #1
 8009056:	613a      	str	r2, [r7, #16]
 8009058:	68ba      	ldr	r2, [r7, #8]
 800905a:	4413      	add	r3, r2
 800905c:	7efa      	ldrb	r2, [r7, #27]
 800905e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8009060:	e7a6      	b.n	8008fb0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009062:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8009064:	68fa      	ldr	r2, [r7, #12]
 8009066:	69fb      	ldr	r3, [r7, #28]
 8009068:	441a      	add	r2, r3
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800906e:	693b      	ldr	r3, [r7, #16]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d101      	bne.n	8009078 <create_name+0xf4>
 8009074:	2306      	movs	r3, #6
 8009076:	e010      	b.n	800909a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	781b      	ldrb	r3, [r3, #0]
 800907c:	2be5      	cmp	r3, #229	; 0xe5
 800907e:	d102      	bne.n	8009086 <create_name+0x102>
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	2205      	movs	r2, #5
 8009084:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009086:	7efb      	ldrb	r3, [r7, #27]
 8009088:	2b20      	cmp	r3, #32
 800908a:	d801      	bhi.n	8009090 <create_name+0x10c>
 800908c:	2204      	movs	r2, #4
 800908e:	e000      	b.n	8009092 <create_name+0x10e>
 8009090:	2200      	movs	r2, #0
 8009092:	68bb      	ldr	r3, [r7, #8]
 8009094:	330b      	adds	r3, #11
 8009096:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8009098:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800909a:	4618      	mov	r0, r3
 800909c:	3720      	adds	r7, #32
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}
 80090a2:	bf00      	nop
 80090a4:	0801023c 	.word	0x0801023c
 80090a8:	0800d558 	.word	0x0800d558

080090ac <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b086      	sub	sp, #24
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
 80090b4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80090c0:	e002      	b.n	80090c8 <follow_path+0x1c>
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	3301      	adds	r3, #1
 80090c6:	603b      	str	r3, [r7, #0]
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	2b2f      	cmp	r3, #47	; 0x2f
 80090ce:	d0f8      	beq.n	80090c2 <follow_path+0x16>
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	2b5c      	cmp	r3, #92	; 0x5c
 80090d6:	d0f4      	beq.n	80090c2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80090d8:	693b      	ldr	r3, [r7, #16]
 80090da:	2200      	movs	r2, #0
 80090dc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	781b      	ldrb	r3, [r3, #0]
 80090e2:	2b1f      	cmp	r3, #31
 80090e4:	d80a      	bhi.n	80090fc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2280      	movs	r2, #128	; 0x80
 80090ea:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80090ee:	2100      	movs	r1, #0
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f7ff fcf9 	bl	8008ae8 <dir_sdi>
 80090f6:	4603      	mov	r3, r0
 80090f8:	75fb      	strb	r3, [r7, #23]
 80090fa:	e043      	b.n	8009184 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80090fc:	463b      	mov	r3, r7
 80090fe:	4619      	mov	r1, r3
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f7ff ff3f 	bl	8008f84 <create_name>
 8009106:	4603      	mov	r3, r0
 8009108:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800910a:	7dfb      	ldrb	r3, [r7, #23]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d134      	bne.n	800917a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f7ff feaf 	bl	8008e74 <dir_find>
 8009116:	4603      	mov	r3, r0
 8009118:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009120:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009122:	7dfb      	ldrb	r3, [r7, #23]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d00a      	beq.n	800913e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009128:	7dfb      	ldrb	r3, [r7, #23]
 800912a:	2b04      	cmp	r3, #4
 800912c:	d127      	bne.n	800917e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800912e:	7afb      	ldrb	r3, [r7, #11]
 8009130:	f003 0304 	and.w	r3, r3, #4
 8009134:	2b00      	cmp	r3, #0
 8009136:	d122      	bne.n	800917e <follow_path+0xd2>
 8009138:	2305      	movs	r3, #5
 800913a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800913c:	e01f      	b.n	800917e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800913e:	7afb      	ldrb	r3, [r7, #11]
 8009140:	f003 0304 	and.w	r3, r3, #4
 8009144:	2b00      	cmp	r3, #0
 8009146:	d11c      	bne.n	8009182 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	799b      	ldrb	r3, [r3, #6]
 800914c:	f003 0310 	and.w	r3, r3, #16
 8009150:	2b00      	cmp	r3, #0
 8009152:	d102      	bne.n	800915a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009154:	2305      	movs	r3, #5
 8009156:	75fb      	strb	r3, [r7, #23]
 8009158:	e014      	b.n	8009184 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	695b      	ldr	r3, [r3, #20]
 8009164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009168:	4413      	add	r3, r2
 800916a:	4619      	mov	r1, r3
 800916c:	68f8      	ldr	r0, [r7, #12]
 800916e:	f7ff fe42 	bl	8008df6 <ld_clust>
 8009172:	4602      	mov	r2, r0
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009178:	e7c0      	b.n	80090fc <follow_path+0x50>
			if (res != FR_OK) break;
 800917a:	bf00      	nop
 800917c:	e002      	b.n	8009184 <follow_path+0xd8>
				break;
 800917e:	bf00      	nop
 8009180:	e000      	b.n	8009184 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009182:	bf00      	nop
			}
		}
	}

	return res;
 8009184:	7dfb      	ldrb	r3, [r7, #23]
}
 8009186:	4618      	mov	r0, r3
 8009188:	3718      	adds	r7, #24
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}

0800918e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800918e:	b480      	push	{r7}
 8009190:	b087      	sub	sp, #28
 8009192:	af00      	add	r7, sp, #0
 8009194:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009196:	f04f 33ff 	mov.w	r3, #4294967295
 800919a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d031      	beq.n	8009208 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	617b      	str	r3, [r7, #20]
 80091aa:	e002      	b.n	80091b2 <get_ldnumber+0x24>
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	3301      	adds	r3, #1
 80091b0:	617b      	str	r3, [r7, #20]
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	2b20      	cmp	r3, #32
 80091b8:	d903      	bls.n	80091c2 <get_ldnumber+0x34>
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	781b      	ldrb	r3, [r3, #0]
 80091be:	2b3a      	cmp	r3, #58	; 0x3a
 80091c0:	d1f4      	bne.n	80091ac <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	2b3a      	cmp	r3, #58	; 0x3a
 80091c8:	d11c      	bne.n	8009204 <get_ldnumber+0x76>
			tp = *path;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	1c5a      	adds	r2, r3, #1
 80091d4:	60fa      	str	r2, [r7, #12]
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	3b30      	subs	r3, #48	; 0x30
 80091da:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	2b09      	cmp	r3, #9
 80091e0:	d80e      	bhi.n	8009200 <get_ldnumber+0x72>
 80091e2:	68fa      	ldr	r2, [r7, #12]
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d10a      	bne.n	8009200 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d107      	bne.n	8009200 <get_ldnumber+0x72>
					vol = (int)i;
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	3301      	adds	r3, #1
 80091f8:	617b      	str	r3, [r7, #20]
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	697a      	ldr	r2, [r7, #20]
 80091fe:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	e002      	b.n	800920a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009204:	2300      	movs	r3, #0
 8009206:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009208:	693b      	ldr	r3, [r7, #16]
}
 800920a:	4618      	mov	r0, r3
 800920c:	371c      	adds	r7, #28
 800920e:	46bd      	mov	sp, r7
 8009210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009214:	4770      	bx	lr
	...

08009218 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b082      	sub	sp, #8
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2200      	movs	r2, #0
 8009226:	70da      	strb	r2, [r3, #3]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f04f 32ff 	mov.w	r2, #4294967295
 800922e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009230:	6839      	ldr	r1, [r7, #0]
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f7ff f8da 	bl	80083ec <move_window>
 8009238:	4603      	mov	r3, r0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d001      	beq.n	8009242 <check_fs+0x2a>
 800923e:	2304      	movs	r3, #4
 8009240:	e038      	b.n	80092b4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	3330      	adds	r3, #48	; 0x30
 8009246:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800924a:	4618      	mov	r0, r3
 800924c:	f7fe fe1e 	bl	8007e8c <ld_word>
 8009250:	4603      	mov	r3, r0
 8009252:	461a      	mov	r2, r3
 8009254:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009258:	429a      	cmp	r2, r3
 800925a:	d001      	beq.n	8009260 <check_fs+0x48>
 800925c:	2303      	movs	r3, #3
 800925e:	e029      	b.n	80092b4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009266:	2be9      	cmp	r3, #233	; 0xe9
 8009268:	d009      	beq.n	800927e <check_fs+0x66>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009270:	2beb      	cmp	r3, #235	; 0xeb
 8009272:	d11e      	bne.n	80092b2 <check_fs+0x9a>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800927a:	2b90      	cmp	r3, #144	; 0x90
 800927c:	d119      	bne.n	80092b2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	3330      	adds	r3, #48	; 0x30
 8009282:	3336      	adds	r3, #54	; 0x36
 8009284:	4618      	mov	r0, r3
 8009286:	f7fe fe19 	bl	8007ebc <ld_dword>
 800928a:	4603      	mov	r3, r0
 800928c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009290:	4a0a      	ldr	r2, [pc, #40]	; (80092bc <check_fs+0xa4>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d101      	bne.n	800929a <check_fs+0x82>
 8009296:	2300      	movs	r3, #0
 8009298:	e00c      	b.n	80092b4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	3330      	adds	r3, #48	; 0x30
 800929e:	3352      	adds	r3, #82	; 0x52
 80092a0:	4618      	mov	r0, r3
 80092a2:	f7fe fe0b 	bl	8007ebc <ld_dword>
 80092a6:	4603      	mov	r3, r0
 80092a8:	4a05      	ldr	r2, [pc, #20]	; (80092c0 <check_fs+0xa8>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d101      	bne.n	80092b2 <check_fs+0x9a>
 80092ae:	2300      	movs	r3, #0
 80092b0:	e000      	b.n	80092b4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80092b2:	2302      	movs	r3, #2
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3708      	adds	r7, #8
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}
 80092bc:	00544146 	.word	0x00544146
 80092c0:	33544146 	.word	0x33544146

080092c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b096      	sub	sp, #88	; 0x58
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	60f8      	str	r0, [r7, #12]
 80092cc:	60b9      	str	r1, [r7, #8]
 80092ce:	4613      	mov	r3, r2
 80092d0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	2200      	movs	r2, #0
 80092d6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80092d8:	68f8      	ldr	r0, [r7, #12]
 80092da:	f7ff ff58 	bl	800918e <get_ldnumber>
 80092de:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80092e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	da01      	bge.n	80092ea <find_volume+0x26>
 80092e6:	230b      	movs	r3, #11
 80092e8:	e22d      	b.n	8009746 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80092ea:	4aa1      	ldr	r2, [pc, #644]	; (8009570 <find_volume+0x2ac>)
 80092ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80092f2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80092f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d101      	bne.n	80092fe <find_volume+0x3a>
 80092fa:	230c      	movs	r3, #12
 80092fc:	e223      	b.n	8009746 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009302:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009304:	79fb      	ldrb	r3, [r7, #7]
 8009306:	f023 0301 	bic.w	r3, r3, #1
 800930a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800930c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d01a      	beq.n	800934a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009316:	785b      	ldrb	r3, [r3, #1]
 8009318:	4618      	mov	r0, r3
 800931a:	f7fe fd19 	bl	8007d50 <disk_status>
 800931e:	4603      	mov	r3, r0
 8009320:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009324:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009328:	f003 0301 	and.w	r3, r3, #1
 800932c:	2b00      	cmp	r3, #0
 800932e:	d10c      	bne.n	800934a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009330:	79fb      	ldrb	r3, [r7, #7]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d007      	beq.n	8009346 <find_volume+0x82>
 8009336:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800933a:	f003 0304 	and.w	r3, r3, #4
 800933e:	2b00      	cmp	r3, #0
 8009340:	d001      	beq.n	8009346 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009342:	230a      	movs	r3, #10
 8009344:	e1ff      	b.n	8009746 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8009346:	2300      	movs	r3, #0
 8009348:	e1fd      	b.n	8009746 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800934a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800934c:	2200      	movs	r2, #0
 800934e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009350:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009352:	b2da      	uxtb	r2, r3
 8009354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009356:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800935a:	785b      	ldrb	r3, [r3, #1]
 800935c:	4618      	mov	r0, r3
 800935e:	f7fe fd11 	bl	8007d84 <disk_initialize>
 8009362:	4603      	mov	r3, r0
 8009364:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009368:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800936c:	f003 0301 	and.w	r3, r3, #1
 8009370:	2b00      	cmp	r3, #0
 8009372:	d001      	beq.n	8009378 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009374:	2303      	movs	r3, #3
 8009376:	e1e6      	b.n	8009746 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009378:	79fb      	ldrb	r3, [r7, #7]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d007      	beq.n	800938e <find_volume+0xca>
 800937e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009382:	f003 0304 	and.w	r3, r3, #4
 8009386:	2b00      	cmp	r3, #0
 8009388:	d001      	beq.n	800938e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800938a:	230a      	movs	r3, #10
 800938c:	e1db      	b.n	8009746 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800938e:	2300      	movs	r3, #0
 8009390:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009392:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009394:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009396:	f7ff ff3f 	bl	8009218 <check_fs>
 800939a:	4603      	mov	r3, r0
 800939c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80093a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80093a4:	2b02      	cmp	r3, #2
 80093a6:	d149      	bne.n	800943c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80093a8:	2300      	movs	r3, #0
 80093aa:	643b      	str	r3, [r7, #64]	; 0x40
 80093ac:	e01e      	b.n	80093ec <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80093ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80093b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093b6:	011b      	lsls	r3, r3, #4
 80093b8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80093bc:	4413      	add	r3, r2
 80093be:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80093c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c2:	3304      	adds	r3, #4
 80093c4:	781b      	ldrb	r3, [r3, #0]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d006      	beq.n	80093d8 <find_volume+0x114>
 80093ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093cc:	3308      	adds	r3, #8
 80093ce:	4618      	mov	r0, r3
 80093d0:	f7fe fd74 	bl	8007ebc <ld_dword>
 80093d4:	4602      	mov	r2, r0
 80093d6:	e000      	b.n	80093da <find_volume+0x116>
 80093d8:	2200      	movs	r2, #0
 80093da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	3358      	adds	r3, #88	; 0x58
 80093e0:	443b      	add	r3, r7
 80093e2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80093e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093e8:	3301      	adds	r3, #1
 80093ea:	643b      	str	r3, [r7, #64]	; 0x40
 80093ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093ee:	2b03      	cmp	r3, #3
 80093f0:	d9dd      	bls.n	80093ae <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80093f2:	2300      	movs	r3, #0
 80093f4:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80093f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d002      	beq.n	8009402 <find_volume+0x13e>
 80093fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093fe:	3b01      	subs	r3, #1
 8009400:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009402:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	3358      	adds	r3, #88	; 0x58
 8009408:	443b      	add	r3, r7
 800940a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800940e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009410:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009412:	2b00      	cmp	r3, #0
 8009414:	d005      	beq.n	8009422 <find_volume+0x15e>
 8009416:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009418:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800941a:	f7ff fefd 	bl	8009218 <check_fs>
 800941e:	4603      	mov	r3, r0
 8009420:	e000      	b.n	8009424 <find_volume+0x160>
 8009422:	2303      	movs	r3, #3
 8009424:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009428:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800942c:	2b01      	cmp	r3, #1
 800942e:	d905      	bls.n	800943c <find_volume+0x178>
 8009430:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009432:	3301      	adds	r3, #1
 8009434:	643b      	str	r3, [r7, #64]	; 0x40
 8009436:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009438:	2b03      	cmp	r3, #3
 800943a:	d9e2      	bls.n	8009402 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800943c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009440:	2b04      	cmp	r3, #4
 8009442:	d101      	bne.n	8009448 <find_volume+0x184>
 8009444:	2301      	movs	r3, #1
 8009446:	e17e      	b.n	8009746 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009448:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800944c:	2b01      	cmp	r3, #1
 800944e:	d901      	bls.n	8009454 <find_volume+0x190>
 8009450:	230d      	movs	r3, #13
 8009452:	e178      	b.n	8009746 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009456:	3330      	adds	r3, #48	; 0x30
 8009458:	330b      	adds	r3, #11
 800945a:	4618      	mov	r0, r3
 800945c:	f7fe fd16 	bl	8007e8c <ld_word>
 8009460:	4603      	mov	r3, r0
 8009462:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009466:	d001      	beq.n	800946c <find_volume+0x1a8>
 8009468:	230d      	movs	r3, #13
 800946a:	e16c      	b.n	8009746 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800946c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800946e:	3330      	adds	r3, #48	; 0x30
 8009470:	3316      	adds	r3, #22
 8009472:	4618      	mov	r0, r3
 8009474:	f7fe fd0a 	bl	8007e8c <ld_word>
 8009478:	4603      	mov	r3, r0
 800947a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800947c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800947e:	2b00      	cmp	r3, #0
 8009480:	d106      	bne.n	8009490 <find_volume+0x1cc>
 8009482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009484:	3330      	adds	r3, #48	; 0x30
 8009486:	3324      	adds	r3, #36	; 0x24
 8009488:	4618      	mov	r0, r3
 800948a:	f7fe fd17 	bl	8007ebc <ld_dword>
 800948e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009492:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009494:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009498:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800949c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800949e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80094a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094a2:	789b      	ldrb	r3, [r3, #2]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d005      	beq.n	80094b4 <find_volume+0x1f0>
 80094a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094aa:	789b      	ldrb	r3, [r3, #2]
 80094ac:	2b02      	cmp	r3, #2
 80094ae:	d001      	beq.n	80094b4 <find_volume+0x1f0>
 80094b0:	230d      	movs	r3, #13
 80094b2:	e148      	b.n	8009746 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80094b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094b6:	789b      	ldrb	r3, [r3, #2]
 80094b8:	461a      	mov	r2, r3
 80094ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094bc:	fb02 f303 	mul.w	r3, r2, r3
 80094c0:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80094c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094c8:	b29a      	uxth	r2, r3
 80094ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094cc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80094ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d0:	895b      	ldrh	r3, [r3, #10]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d008      	beq.n	80094e8 <find_volume+0x224>
 80094d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d8:	895b      	ldrh	r3, [r3, #10]
 80094da:	461a      	mov	r2, r3
 80094dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094de:	895b      	ldrh	r3, [r3, #10]
 80094e0:	3b01      	subs	r3, #1
 80094e2:	4013      	ands	r3, r2
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d001      	beq.n	80094ec <find_volume+0x228>
 80094e8:	230d      	movs	r3, #13
 80094ea:	e12c      	b.n	8009746 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80094ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ee:	3330      	adds	r3, #48	; 0x30
 80094f0:	3311      	adds	r3, #17
 80094f2:	4618      	mov	r0, r3
 80094f4:	f7fe fcca 	bl	8007e8c <ld_word>
 80094f8:	4603      	mov	r3, r0
 80094fa:	461a      	mov	r2, r3
 80094fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094fe:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009502:	891b      	ldrh	r3, [r3, #8]
 8009504:	f003 030f 	and.w	r3, r3, #15
 8009508:	b29b      	uxth	r3, r3
 800950a:	2b00      	cmp	r3, #0
 800950c:	d001      	beq.n	8009512 <find_volume+0x24e>
 800950e:	230d      	movs	r3, #13
 8009510:	e119      	b.n	8009746 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009514:	3330      	adds	r3, #48	; 0x30
 8009516:	3313      	adds	r3, #19
 8009518:	4618      	mov	r0, r3
 800951a:	f7fe fcb7 	bl	8007e8c <ld_word>
 800951e:	4603      	mov	r3, r0
 8009520:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009522:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009524:	2b00      	cmp	r3, #0
 8009526:	d106      	bne.n	8009536 <find_volume+0x272>
 8009528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800952a:	3330      	adds	r3, #48	; 0x30
 800952c:	3320      	adds	r3, #32
 800952e:	4618      	mov	r0, r3
 8009530:	f7fe fcc4 	bl	8007ebc <ld_dword>
 8009534:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009538:	3330      	adds	r3, #48	; 0x30
 800953a:	330e      	adds	r3, #14
 800953c:	4618      	mov	r0, r3
 800953e:	f7fe fca5 	bl	8007e8c <ld_word>
 8009542:	4603      	mov	r3, r0
 8009544:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009546:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009548:	2b00      	cmp	r3, #0
 800954a:	d101      	bne.n	8009550 <find_volume+0x28c>
 800954c:	230d      	movs	r3, #13
 800954e:	e0fa      	b.n	8009746 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009550:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009552:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009554:	4413      	add	r3, r2
 8009556:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009558:	8912      	ldrh	r2, [r2, #8]
 800955a:	0912      	lsrs	r2, r2, #4
 800955c:	b292      	uxth	r2, r2
 800955e:	4413      	add	r3, r2
 8009560:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009562:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009566:	429a      	cmp	r2, r3
 8009568:	d204      	bcs.n	8009574 <find_volume+0x2b0>
 800956a:	230d      	movs	r3, #13
 800956c:	e0eb      	b.n	8009746 <find_volume+0x482>
 800956e:	bf00      	nop
 8009570:	20001878 	.word	0x20001878
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009574:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009578:	1ad3      	subs	r3, r2, r3
 800957a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800957c:	8952      	ldrh	r2, [r2, #10]
 800957e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009582:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009586:	2b00      	cmp	r3, #0
 8009588:	d101      	bne.n	800958e <find_volume+0x2ca>
 800958a:	230d      	movs	r3, #13
 800958c:	e0db      	b.n	8009746 <find_volume+0x482>
		fmt = FS_FAT32;
 800958e:	2303      	movs	r3, #3
 8009590:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009596:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800959a:	4293      	cmp	r3, r2
 800959c:	d802      	bhi.n	80095a4 <find_volume+0x2e0>
 800959e:	2302      	movs	r3, #2
 80095a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80095a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095a6:	f640 72f5 	movw	r2, #4085	; 0xff5
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d802      	bhi.n	80095b4 <find_volume+0x2f0>
 80095ae:	2301      	movs	r3, #1
 80095b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80095b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b6:	1c9a      	adds	r2, r3, #2
 80095b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ba:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80095bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095be:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80095c0:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80095c2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80095c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80095c6:	441a      	add	r2, r3
 80095c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ca:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80095cc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80095ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095d0:	441a      	add	r2, r3
 80095d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095d4:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80095d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80095da:	2b03      	cmp	r3, #3
 80095dc:	d11e      	bne.n	800961c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80095de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095e0:	3330      	adds	r3, #48	; 0x30
 80095e2:	332a      	adds	r3, #42	; 0x2a
 80095e4:	4618      	mov	r0, r3
 80095e6:	f7fe fc51 	bl	8007e8c <ld_word>
 80095ea:	4603      	mov	r3, r0
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d001      	beq.n	80095f4 <find_volume+0x330>
 80095f0:	230d      	movs	r3, #13
 80095f2:	e0a8      	b.n	8009746 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80095f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095f6:	891b      	ldrh	r3, [r3, #8]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d001      	beq.n	8009600 <find_volume+0x33c>
 80095fc:	230d      	movs	r3, #13
 80095fe:	e0a2      	b.n	8009746 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009602:	3330      	adds	r3, #48	; 0x30
 8009604:	332c      	adds	r3, #44	; 0x2c
 8009606:	4618      	mov	r0, r3
 8009608:	f7fe fc58 	bl	8007ebc <ld_dword>
 800960c:	4602      	mov	r2, r0
 800960e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009610:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009614:	695b      	ldr	r3, [r3, #20]
 8009616:	009b      	lsls	r3, r3, #2
 8009618:	647b      	str	r3, [r7, #68]	; 0x44
 800961a:	e01f      	b.n	800965c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800961c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800961e:	891b      	ldrh	r3, [r3, #8]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d101      	bne.n	8009628 <find_volume+0x364>
 8009624:	230d      	movs	r3, #13
 8009626:	e08e      	b.n	8009746 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800962a:	6a1a      	ldr	r2, [r3, #32]
 800962c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800962e:	441a      	add	r2, r3
 8009630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009632:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009634:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009638:	2b02      	cmp	r3, #2
 800963a:	d103      	bne.n	8009644 <find_volume+0x380>
 800963c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800963e:	695b      	ldr	r3, [r3, #20]
 8009640:	005b      	lsls	r3, r3, #1
 8009642:	e00a      	b.n	800965a <find_volume+0x396>
 8009644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009646:	695a      	ldr	r2, [r3, #20]
 8009648:	4613      	mov	r3, r2
 800964a:	005b      	lsls	r3, r3, #1
 800964c:	4413      	add	r3, r2
 800964e:	085a      	lsrs	r2, r3, #1
 8009650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009652:	695b      	ldr	r3, [r3, #20]
 8009654:	f003 0301 	and.w	r3, r3, #1
 8009658:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800965a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800965c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800965e:	699a      	ldr	r2, [r3, #24]
 8009660:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009662:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8009666:	0a5b      	lsrs	r3, r3, #9
 8009668:	429a      	cmp	r2, r3
 800966a:	d201      	bcs.n	8009670 <find_volume+0x3ac>
 800966c:	230d      	movs	r3, #13
 800966e:	e06a      	b.n	8009746 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009672:	f04f 32ff 	mov.w	r2, #4294967295
 8009676:	611a      	str	r2, [r3, #16]
 8009678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800967a:	691a      	ldr	r2, [r3, #16]
 800967c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800967e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8009680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009682:	2280      	movs	r2, #128	; 0x80
 8009684:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009686:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800968a:	2b03      	cmp	r3, #3
 800968c:	d149      	bne.n	8009722 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800968e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009690:	3330      	adds	r3, #48	; 0x30
 8009692:	3330      	adds	r3, #48	; 0x30
 8009694:	4618      	mov	r0, r3
 8009696:	f7fe fbf9 	bl	8007e8c <ld_word>
 800969a:	4603      	mov	r3, r0
 800969c:	2b01      	cmp	r3, #1
 800969e:	d140      	bne.n	8009722 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80096a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80096a2:	3301      	adds	r3, #1
 80096a4:	4619      	mov	r1, r3
 80096a6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80096a8:	f7fe fea0 	bl	80083ec <move_window>
 80096ac:	4603      	mov	r3, r0
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d137      	bne.n	8009722 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80096b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096b4:	2200      	movs	r2, #0
 80096b6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80096b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ba:	3330      	adds	r3, #48	; 0x30
 80096bc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80096c0:	4618      	mov	r0, r3
 80096c2:	f7fe fbe3 	bl	8007e8c <ld_word>
 80096c6:	4603      	mov	r3, r0
 80096c8:	461a      	mov	r2, r3
 80096ca:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80096ce:	429a      	cmp	r2, r3
 80096d0:	d127      	bne.n	8009722 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80096d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d4:	3330      	adds	r3, #48	; 0x30
 80096d6:	4618      	mov	r0, r3
 80096d8:	f7fe fbf0 	bl	8007ebc <ld_dword>
 80096dc:	4603      	mov	r3, r0
 80096de:	4a1c      	ldr	r2, [pc, #112]	; (8009750 <find_volume+0x48c>)
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d11e      	bne.n	8009722 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80096e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096e6:	3330      	adds	r3, #48	; 0x30
 80096e8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80096ec:	4618      	mov	r0, r3
 80096ee:	f7fe fbe5 	bl	8007ebc <ld_dword>
 80096f2:	4603      	mov	r3, r0
 80096f4:	4a17      	ldr	r2, [pc, #92]	; (8009754 <find_volume+0x490>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d113      	bne.n	8009722 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80096fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096fc:	3330      	adds	r3, #48	; 0x30
 80096fe:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009702:	4618      	mov	r0, r3
 8009704:	f7fe fbda 	bl	8007ebc <ld_dword>
 8009708:	4602      	mov	r2, r0
 800970a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800970c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800970e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009710:	3330      	adds	r3, #48	; 0x30
 8009712:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009716:	4618      	mov	r0, r3
 8009718:	f7fe fbd0 	bl	8007ebc <ld_dword>
 800971c:	4602      	mov	r2, r0
 800971e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009720:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009724:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009728:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800972a:	4b0b      	ldr	r3, [pc, #44]	; (8009758 <find_volume+0x494>)
 800972c:	881b      	ldrh	r3, [r3, #0]
 800972e:	3301      	adds	r3, #1
 8009730:	b29a      	uxth	r2, r3
 8009732:	4b09      	ldr	r3, [pc, #36]	; (8009758 <find_volume+0x494>)
 8009734:	801a      	strh	r2, [r3, #0]
 8009736:	4b08      	ldr	r3, [pc, #32]	; (8009758 <find_volume+0x494>)
 8009738:	881a      	ldrh	r2, [r3, #0]
 800973a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800973c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800973e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009740:	f7fe fdec 	bl	800831c <clear_lock>
#endif
	return FR_OK;
 8009744:	2300      	movs	r3, #0
}
 8009746:	4618      	mov	r0, r3
 8009748:	3758      	adds	r7, #88	; 0x58
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}
 800974e:	bf00      	nop
 8009750:	41615252 	.word	0x41615252
 8009754:	61417272 	.word	0x61417272
 8009758:	2000187c 	.word	0x2000187c

0800975c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b084      	sub	sp, #16
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009766:	2309      	movs	r3, #9
 8009768:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d01c      	beq.n	80097aa <validate+0x4e>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d018      	beq.n	80097aa <validate+0x4e>
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	781b      	ldrb	r3, [r3, #0]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d013      	beq.n	80097aa <validate+0x4e>
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	889a      	ldrh	r2, [r3, #4]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	88db      	ldrh	r3, [r3, #6]
 800978c:	429a      	cmp	r2, r3
 800978e:	d10c      	bne.n	80097aa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	785b      	ldrb	r3, [r3, #1]
 8009796:	4618      	mov	r0, r3
 8009798:	f7fe fada 	bl	8007d50 <disk_status>
 800979c:	4603      	mov	r3, r0
 800979e:	f003 0301 	and.w	r3, r3, #1
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d101      	bne.n	80097aa <validate+0x4e>
			res = FR_OK;
 80097a6:	2300      	movs	r3, #0
 80097a8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80097aa:	7bfb      	ldrb	r3, [r7, #15]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d102      	bne.n	80097b6 <validate+0x5a>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	e000      	b.n	80097b8 <validate+0x5c>
 80097b6:	2300      	movs	r3, #0
 80097b8:	683a      	ldr	r2, [r7, #0]
 80097ba:	6013      	str	r3, [r2, #0]
	return res;
 80097bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3710      	adds	r7, #16
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
	...

080097c8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b088      	sub	sp, #32
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	60f8      	str	r0, [r7, #12]
 80097d0:	60b9      	str	r1, [r7, #8]
 80097d2:	4613      	mov	r3, r2
 80097d4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80097da:	f107 0310 	add.w	r3, r7, #16
 80097de:	4618      	mov	r0, r3
 80097e0:	f7ff fcd5 	bl	800918e <get_ldnumber>
 80097e4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80097e6:	69fb      	ldr	r3, [r7, #28]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	da01      	bge.n	80097f0 <f_mount+0x28>
 80097ec:	230b      	movs	r3, #11
 80097ee:	e02b      	b.n	8009848 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80097f0:	4a17      	ldr	r2, [pc, #92]	; (8009850 <f_mount+0x88>)
 80097f2:	69fb      	ldr	r3, [r7, #28]
 80097f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097f8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80097fa:	69bb      	ldr	r3, [r7, #24]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d005      	beq.n	800980c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009800:	69b8      	ldr	r0, [r7, #24]
 8009802:	f7fe fd8b 	bl	800831c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009806:	69bb      	ldr	r3, [r7, #24]
 8009808:	2200      	movs	r2, #0
 800980a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d002      	beq.n	8009818 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2200      	movs	r2, #0
 8009816:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009818:	68fa      	ldr	r2, [r7, #12]
 800981a:	490d      	ldr	r1, [pc, #52]	; (8009850 <f_mount+0x88>)
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d002      	beq.n	800982e <f_mount+0x66>
 8009828:	79fb      	ldrb	r3, [r7, #7]
 800982a:	2b01      	cmp	r3, #1
 800982c:	d001      	beq.n	8009832 <f_mount+0x6a>
 800982e:	2300      	movs	r3, #0
 8009830:	e00a      	b.n	8009848 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009832:	f107 010c 	add.w	r1, r7, #12
 8009836:	f107 0308 	add.w	r3, r7, #8
 800983a:	2200      	movs	r2, #0
 800983c:	4618      	mov	r0, r3
 800983e:	f7ff fd41 	bl	80092c4 <find_volume>
 8009842:	4603      	mov	r3, r0
 8009844:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009846:	7dfb      	ldrb	r3, [r7, #23]
}
 8009848:	4618      	mov	r0, r3
 800984a:	3720      	adds	r7, #32
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}
 8009850:	20001878 	.word	0x20001878

08009854 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b098      	sub	sp, #96	; 0x60
 8009858:	af00      	add	r7, sp, #0
 800985a:	60f8      	str	r0, [r7, #12]
 800985c:	60b9      	str	r1, [r7, #8]
 800985e:	4613      	mov	r3, r2
 8009860:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d101      	bne.n	800986c <f_open+0x18>
 8009868:	2309      	movs	r3, #9
 800986a:	e1ad      	b.n	8009bc8 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800986c:	79fb      	ldrb	r3, [r7, #7]
 800986e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009872:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009874:	79fa      	ldrb	r2, [r7, #7]
 8009876:	f107 0110 	add.w	r1, r7, #16
 800987a:	f107 0308 	add.w	r3, r7, #8
 800987e:	4618      	mov	r0, r3
 8009880:	f7ff fd20 	bl	80092c4 <find_volume>
 8009884:	4603      	mov	r3, r0
 8009886:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800988a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800988e:	2b00      	cmp	r3, #0
 8009890:	f040 8191 	bne.w	8009bb6 <f_open+0x362>
		dj.obj.fs = fs;
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009898:	68ba      	ldr	r2, [r7, #8]
 800989a:	f107 0314 	add.w	r3, r7, #20
 800989e:	4611      	mov	r1, r2
 80098a0:	4618      	mov	r0, r3
 80098a2:	f7ff fc03 	bl	80090ac <follow_path>
 80098a6:	4603      	mov	r3, r0
 80098a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80098ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d11a      	bne.n	80098ea <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80098b4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80098b8:	b25b      	sxtb	r3, r3
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	da03      	bge.n	80098c6 <f_open+0x72>
				res = FR_INVALID_NAME;
 80098be:	2306      	movs	r3, #6
 80098c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80098c4:	e011      	b.n	80098ea <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80098c6:	79fb      	ldrb	r3, [r7, #7]
 80098c8:	f023 0301 	bic.w	r3, r3, #1
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	bf14      	ite	ne
 80098d0:	2301      	movne	r3, #1
 80098d2:	2300      	moveq	r3, #0
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	461a      	mov	r2, r3
 80098d8:	f107 0314 	add.w	r3, r7, #20
 80098dc:	4611      	mov	r1, r2
 80098de:	4618      	mov	r0, r3
 80098e0:	f7fe fbd4 	bl	800808c <chk_lock>
 80098e4:	4603      	mov	r3, r0
 80098e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80098ea:	79fb      	ldrb	r3, [r7, #7]
 80098ec:	f003 031c 	and.w	r3, r3, #28
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d07f      	beq.n	80099f4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80098f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d017      	beq.n	800992c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80098fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009900:	2b04      	cmp	r3, #4
 8009902:	d10e      	bne.n	8009922 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009904:	f7fe fc1e 	bl	8008144 <enq_lock>
 8009908:	4603      	mov	r3, r0
 800990a:	2b00      	cmp	r3, #0
 800990c:	d006      	beq.n	800991c <f_open+0xc8>
 800990e:	f107 0314 	add.w	r3, r7, #20
 8009912:	4618      	mov	r0, r3
 8009914:	f7ff fb03 	bl	8008f1e <dir_register>
 8009918:	4603      	mov	r3, r0
 800991a:	e000      	b.n	800991e <f_open+0xca>
 800991c:	2312      	movs	r3, #18
 800991e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009922:	79fb      	ldrb	r3, [r7, #7]
 8009924:	f043 0308 	orr.w	r3, r3, #8
 8009928:	71fb      	strb	r3, [r7, #7]
 800992a:	e010      	b.n	800994e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800992c:	7ebb      	ldrb	r3, [r7, #26]
 800992e:	f003 0311 	and.w	r3, r3, #17
 8009932:	2b00      	cmp	r3, #0
 8009934:	d003      	beq.n	800993e <f_open+0xea>
					res = FR_DENIED;
 8009936:	2307      	movs	r3, #7
 8009938:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800993c:	e007      	b.n	800994e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800993e:	79fb      	ldrb	r3, [r7, #7]
 8009940:	f003 0304 	and.w	r3, r3, #4
 8009944:	2b00      	cmp	r3, #0
 8009946:	d002      	beq.n	800994e <f_open+0xfa>
 8009948:	2308      	movs	r3, #8
 800994a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800994e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009952:	2b00      	cmp	r3, #0
 8009954:	d168      	bne.n	8009a28 <f_open+0x1d4>
 8009956:	79fb      	ldrb	r3, [r7, #7]
 8009958:	f003 0308 	and.w	r3, r3, #8
 800995c:	2b00      	cmp	r3, #0
 800995e:	d063      	beq.n	8009a28 <f_open+0x1d4>
				dw = GET_FATTIME();
 8009960:	f7fe f998 	bl	8007c94 <get_fattime>
 8009964:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009968:	330e      	adds	r3, #14
 800996a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800996c:	4618      	mov	r0, r3
 800996e:	f7fe fae3 	bl	8007f38 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009972:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009974:	3316      	adds	r3, #22
 8009976:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009978:	4618      	mov	r0, r3
 800997a:	f7fe fadd 	bl	8007f38 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800997e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009980:	330b      	adds	r3, #11
 8009982:	2220      	movs	r2, #32
 8009984:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800998a:	4611      	mov	r1, r2
 800998c:	4618      	mov	r0, r3
 800998e:	f7ff fa32 	bl	8008df6 <ld_clust>
 8009992:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009998:	2200      	movs	r2, #0
 800999a:	4618      	mov	r0, r3
 800999c:	f7ff fa4a 	bl	8008e34 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80099a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099a2:	331c      	adds	r3, #28
 80099a4:	2100      	movs	r1, #0
 80099a6:	4618      	mov	r0, r3
 80099a8:	f7fe fac6 	bl	8007f38 <st_dword>
					fs->wflag = 1;
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	2201      	movs	r2, #1
 80099b0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80099b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d037      	beq.n	8009a28 <f_open+0x1d4>
						dw = fs->winsect;
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099bc:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80099be:	f107 0314 	add.w	r3, r7, #20
 80099c2:	2200      	movs	r2, #0
 80099c4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80099c6:	4618      	mov	r0, r3
 80099c8:	f7fe ff5d 	bl	8008886 <remove_chain>
 80099cc:	4603      	mov	r3, r0
 80099ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80099d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d126      	bne.n	8009a28 <f_open+0x1d4>
							res = move_window(fs, dw);
 80099da:	693b      	ldr	r3, [r7, #16]
 80099dc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80099de:	4618      	mov	r0, r3
 80099e0:	f7fe fd04 	bl	80083ec <move_window>
 80099e4:	4603      	mov	r3, r0
 80099e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80099ee:	3a01      	subs	r2, #1
 80099f0:	60da      	str	r2, [r3, #12]
 80099f2:	e019      	b.n	8009a28 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80099f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d115      	bne.n	8009a28 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80099fc:	7ebb      	ldrb	r3, [r7, #26]
 80099fe:	f003 0310 	and.w	r3, r3, #16
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d003      	beq.n	8009a0e <f_open+0x1ba>
					res = FR_NO_FILE;
 8009a06:	2304      	movs	r3, #4
 8009a08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009a0c:	e00c      	b.n	8009a28 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009a0e:	79fb      	ldrb	r3, [r7, #7]
 8009a10:	f003 0302 	and.w	r3, r3, #2
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d007      	beq.n	8009a28 <f_open+0x1d4>
 8009a18:	7ebb      	ldrb	r3, [r7, #26]
 8009a1a:	f003 0301 	and.w	r3, r3, #1
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d002      	beq.n	8009a28 <f_open+0x1d4>
						res = FR_DENIED;
 8009a22:	2307      	movs	r3, #7
 8009a24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009a28:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d128      	bne.n	8009a82 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009a30:	79fb      	ldrb	r3, [r7, #7]
 8009a32:	f003 0308 	and.w	r3, r3, #8
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d003      	beq.n	8009a42 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8009a3a:	79fb      	ldrb	r3, [r7, #7]
 8009a3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a40:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8009a4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009a50:	79fb      	ldrb	r3, [r7, #7]
 8009a52:	f023 0301 	bic.w	r3, r3, #1
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	bf14      	ite	ne
 8009a5a:	2301      	movne	r3, #1
 8009a5c:	2300      	moveq	r3, #0
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	461a      	mov	r2, r3
 8009a62:	f107 0314 	add.w	r3, r7, #20
 8009a66:	4611      	mov	r1, r2
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f7fe fb8d 	bl	8008188 <inc_lock>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	691b      	ldr	r3, [r3, #16]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d102      	bne.n	8009a82 <f_open+0x22e>
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009a82:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	f040 8095 	bne.w	8009bb6 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009a8c:	693b      	ldr	r3, [r7, #16]
 8009a8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009a90:	4611      	mov	r1, r2
 8009a92:	4618      	mov	r0, r3
 8009a94:	f7ff f9af 	bl	8008df6 <ld_clust>
 8009a98:	4602      	mov	r2, r0
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009a9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009aa0:	331c      	adds	r3, #28
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7fe fa0a 	bl	8007ebc <ld_dword>
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009ab4:	693a      	ldr	r2, [r7, #16]
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	88da      	ldrh	r2, [r3, #6]
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	79fa      	ldrb	r2, [r7, #7]
 8009ac6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2200      	movs	r2, #0
 8009acc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	3330      	adds	r3, #48	; 0x30
 8009ade:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ae2:	2100      	movs	r1, #0
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	f7fe fa74 	bl	8007fd2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009aea:	79fb      	ldrb	r3, [r7, #7]
 8009aec:	f003 0320 	and.w	r3, r3, #32
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d060      	beq.n	8009bb6 <f_open+0x362>
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	68db      	ldr	r3, [r3, #12]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d05c      	beq.n	8009bb6 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	68da      	ldr	r2, [r3, #12]
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	895b      	ldrh	r3, [r3, #10]
 8009b08:	025b      	lsls	r3, r3, #9
 8009b0a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	689b      	ldr	r3, [r3, #8]
 8009b10:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	68db      	ldr	r3, [r3, #12]
 8009b16:	657b      	str	r3, [r7, #84]	; 0x54
 8009b18:	e016      	b.n	8009b48 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f7fe fd1f 	bl	8008562 <get_fat>
 8009b24:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009b26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	d802      	bhi.n	8009b32 <f_open+0x2de>
 8009b2c:	2302      	movs	r3, #2
 8009b2e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009b32:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b38:	d102      	bne.n	8009b40 <f_open+0x2ec>
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009b40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009b42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b44:	1ad3      	subs	r3, r2, r3
 8009b46:	657b      	str	r3, [r7, #84]	; 0x54
 8009b48:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d103      	bne.n	8009b58 <f_open+0x304>
 8009b50:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009b52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b54:	429a      	cmp	r2, r3
 8009b56:	d8e0      	bhi.n	8009b1a <f_open+0x2c6>
				}
				fp->clust = clst;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009b5c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009b5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d127      	bne.n	8009bb6 <f_open+0x362>
 8009b66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d022      	beq.n	8009bb6 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009b74:	4618      	mov	r0, r3
 8009b76:	f7fe fcd5 	bl	8008524 <clust2sect>
 8009b7a:	6478      	str	r0, [r7, #68]	; 0x44
 8009b7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d103      	bne.n	8009b8a <f_open+0x336>
						res = FR_INT_ERR;
 8009b82:	2302      	movs	r3, #2
 8009b84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009b88:	e015      	b.n	8009bb6 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009b8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b8c:	0a5a      	lsrs	r2, r3, #9
 8009b8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009b90:	441a      	add	r2, r3
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	7858      	ldrb	r0, [r3, #1]
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	6a1a      	ldr	r2, [r3, #32]
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	f7fe f913 	bl	8007dd0 <disk_read>
 8009baa:	4603      	mov	r3, r0
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d002      	beq.n	8009bb6 <f_open+0x362>
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009bb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d002      	beq.n	8009bc4 <f_open+0x370>
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009bc4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	3760      	adds	r7, #96	; 0x60
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}

08009bd0 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b08e      	sub	sp, #56	; 0x38
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	607a      	str	r2, [r7, #4]
 8009bdc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	2200      	movs	r2, #0
 8009be6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	f107 0214 	add.w	r2, r7, #20
 8009bee:	4611      	mov	r1, r2
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	f7ff fdb3 	bl	800975c <validate>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009bfc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d107      	bne.n	8009c14 <f_read+0x44>
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	7d5b      	ldrb	r3, [r3, #21]
 8009c08:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8009c0c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d002      	beq.n	8009c1a <f_read+0x4a>
 8009c14:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009c18:	e115      	b.n	8009e46 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	7d1b      	ldrb	r3, [r3, #20]
 8009c1e:	f003 0301 	and.w	r3, r3, #1
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d101      	bne.n	8009c2a <f_read+0x5a>
 8009c26:	2307      	movs	r3, #7
 8009c28:	e10d      	b.n	8009e46 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	68da      	ldr	r2, [r3, #12]
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	699b      	ldr	r3, [r3, #24]
 8009c32:	1ad3      	subs	r3, r2, r3
 8009c34:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8009c36:	687a      	ldr	r2, [r7, #4]
 8009c38:	6a3b      	ldr	r3, [r7, #32]
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	f240 80fe 	bls.w	8009e3c <f_read+0x26c>
 8009c40:	6a3b      	ldr	r3, [r7, #32]
 8009c42:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8009c44:	e0fa      	b.n	8009e3c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	699b      	ldr	r3, [r3, #24]
 8009c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	f040 80c6 	bne.w	8009de0 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	699b      	ldr	r3, [r3, #24]
 8009c58:	0a5b      	lsrs	r3, r3, #9
 8009c5a:	697a      	ldr	r2, [r7, #20]
 8009c5c:	8952      	ldrh	r2, [r2, #10]
 8009c5e:	3a01      	subs	r2, #1
 8009c60:	4013      	ands	r3, r2
 8009c62:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8009c64:	69fb      	ldr	r3, [r7, #28]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d12f      	bne.n	8009cca <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	699b      	ldr	r3, [r3, #24]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d103      	bne.n	8009c7a <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	689b      	ldr	r3, [r3, #8]
 8009c76:	633b      	str	r3, [r7, #48]	; 0x30
 8009c78:	e013      	b.n	8009ca2 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d007      	beq.n	8009c92 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	699b      	ldr	r3, [r3, #24]
 8009c86:	4619      	mov	r1, r3
 8009c88:	68f8      	ldr	r0, [r7, #12]
 8009c8a:	f7fe fef9 	bl	8008a80 <clmt_clust>
 8009c8e:	6338      	str	r0, [r7, #48]	; 0x30
 8009c90:	e007      	b.n	8009ca2 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8009c92:	68fa      	ldr	r2, [r7, #12]
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	69db      	ldr	r3, [r3, #28]
 8009c98:	4619      	mov	r1, r3
 8009c9a:	4610      	mov	r0, r2
 8009c9c:	f7fe fc61 	bl	8008562 <get_fat>
 8009ca0:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8009ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d804      	bhi.n	8009cb2 <f_read+0xe2>
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	2202      	movs	r2, #2
 8009cac:	755a      	strb	r2, [r3, #21]
 8009cae:	2302      	movs	r3, #2
 8009cb0:	e0c9      	b.n	8009e46 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cb8:	d104      	bne.n	8009cc4 <f_read+0xf4>
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	2201      	movs	r2, #1
 8009cbe:	755a      	strb	r2, [r3, #21]
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	e0c0      	b.n	8009e46 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cc8:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009cca:	697a      	ldr	r2, [r7, #20]
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	69db      	ldr	r3, [r3, #28]
 8009cd0:	4619      	mov	r1, r3
 8009cd2:	4610      	mov	r0, r2
 8009cd4:	f7fe fc26 	bl	8008524 <clust2sect>
 8009cd8:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009cda:	69bb      	ldr	r3, [r7, #24]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d104      	bne.n	8009cea <f_read+0x11a>
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2202      	movs	r2, #2
 8009ce4:	755a      	strb	r2, [r3, #21]
 8009ce6:	2302      	movs	r3, #2
 8009ce8:	e0ad      	b.n	8009e46 <f_read+0x276>
			sect += csect;
 8009cea:	69ba      	ldr	r2, [r7, #24]
 8009cec:	69fb      	ldr	r3, [r7, #28]
 8009cee:	4413      	add	r3, r2
 8009cf0:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	0a5b      	lsrs	r3, r3, #9
 8009cf6:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8009cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d039      	beq.n	8009d72 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009cfe:	69fa      	ldr	r2, [r7, #28]
 8009d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d02:	4413      	add	r3, r2
 8009d04:	697a      	ldr	r2, [r7, #20]
 8009d06:	8952      	ldrh	r2, [r2, #10]
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d905      	bls.n	8009d18 <f_read+0x148>
					cc = fs->csize - csect;
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	895b      	ldrh	r3, [r3, #10]
 8009d10:	461a      	mov	r2, r3
 8009d12:	69fb      	ldr	r3, [r7, #28]
 8009d14:	1ad3      	subs	r3, r2, r3
 8009d16:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	7858      	ldrb	r0, [r3, #1]
 8009d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d1e:	69ba      	ldr	r2, [r7, #24]
 8009d20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009d22:	f7fe f855 	bl	8007dd0 <disk_read>
 8009d26:	4603      	mov	r3, r0
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d004      	beq.n	8009d36 <f_read+0x166>
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	2201      	movs	r2, #1
 8009d30:	755a      	strb	r2, [r3, #21]
 8009d32:	2301      	movs	r3, #1
 8009d34:	e087      	b.n	8009e46 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	7d1b      	ldrb	r3, [r3, #20]
 8009d3a:	b25b      	sxtb	r3, r3
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	da14      	bge.n	8009d6a <f_read+0x19a>
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	6a1a      	ldr	r2, [r3, #32]
 8009d44:	69bb      	ldr	r3, [r7, #24]
 8009d46:	1ad3      	subs	r3, r2, r3
 8009d48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009d4a:	429a      	cmp	r2, r3
 8009d4c:	d90d      	bls.n	8009d6a <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	6a1a      	ldr	r2, [r3, #32]
 8009d52:	69bb      	ldr	r3, [r7, #24]
 8009d54:	1ad3      	subs	r3, r2, r3
 8009d56:	025b      	lsls	r3, r3, #9
 8009d58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d5a:	18d0      	adds	r0, r2, r3
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	3330      	adds	r3, #48	; 0x30
 8009d60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009d64:	4619      	mov	r1, r3
 8009d66:	f7fe f913 	bl	8007f90 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8009d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d6c:	025b      	lsls	r3, r3, #9
 8009d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8009d70:	e050      	b.n	8009e14 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	6a1b      	ldr	r3, [r3, #32]
 8009d76:	69ba      	ldr	r2, [r7, #24]
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	d02e      	beq.n	8009dda <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	7d1b      	ldrb	r3, [r3, #20]
 8009d80:	b25b      	sxtb	r3, r3
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	da18      	bge.n	8009db8 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	7858      	ldrb	r0, [r3, #1]
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	6a1a      	ldr	r2, [r3, #32]
 8009d94:	2301      	movs	r3, #1
 8009d96:	f7fe f83b 	bl	8007e10 <disk_write>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d004      	beq.n	8009daa <f_read+0x1da>
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2201      	movs	r2, #1
 8009da4:	755a      	strb	r2, [r3, #21]
 8009da6:	2301      	movs	r3, #1
 8009da8:	e04d      	b.n	8009e46 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	7d1b      	ldrb	r3, [r3, #20]
 8009dae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009db2:	b2da      	uxtb	r2, r3
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	7858      	ldrb	r0, [r3, #1]
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	69ba      	ldr	r2, [r7, #24]
 8009dc6:	f7fe f803 	bl	8007dd0 <disk_read>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d004      	beq.n	8009dda <f_read+0x20a>
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	755a      	strb	r2, [r3, #21]
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	e035      	b.n	8009e46 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	69ba      	ldr	r2, [r7, #24]
 8009dde:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	699b      	ldr	r3, [r3, #24]
 8009de4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009de8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8009dec:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8009dee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	429a      	cmp	r2, r3
 8009df4:	d901      	bls.n	8009dfa <f_read+0x22a>
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	699b      	ldr	r3, [r3, #24]
 8009e04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e08:	4413      	add	r3, r2
 8009e0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e0c:	4619      	mov	r1, r3
 8009e0e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009e10:	f7fe f8be 	bl	8007f90 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8009e14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e18:	4413      	add	r3, r2
 8009e1a:	627b      	str	r3, [r7, #36]	; 0x24
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	699a      	ldr	r2, [r3, #24]
 8009e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e22:	441a      	add	r2, r3
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	619a      	str	r2, [r3, #24]
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	681a      	ldr	r2, [r3, #0]
 8009e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e2e:	441a      	add	r2, r3
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	601a      	str	r2, [r3, #0]
 8009e34:	687a      	ldr	r2, [r7, #4]
 8009e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e38:	1ad3      	subs	r3, r2, r3
 8009e3a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	f47f af01 	bne.w	8009c46 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8009e44:	2300      	movs	r3, #0
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3738      	adds	r7, #56	; 0x38
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}

08009e4e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009e4e:	b580      	push	{r7, lr}
 8009e50:	b08c      	sub	sp, #48	; 0x30
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	60f8      	str	r0, [r7, #12]
 8009e56:	60b9      	str	r1, [r7, #8]
 8009e58:	607a      	str	r2, [r7, #4]
 8009e5a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	2200      	movs	r2, #0
 8009e64:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	f107 0210 	add.w	r2, r7, #16
 8009e6c:	4611      	mov	r1, r2
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f7ff fc74 	bl	800975c <validate>
 8009e74:	4603      	mov	r3, r0
 8009e76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009e7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d107      	bne.n	8009e92 <f_write+0x44>
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	7d5b      	ldrb	r3, [r3, #21]
 8009e86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009e8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d002      	beq.n	8009e98 <f_write+0x4a>
 8009e92:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e96:	e14b      	b.n	800a130 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	7d1b      	ldrb	r3, [r3, #20]
 8009e9c:	f003 0302 	and.w	r3, r3, #2
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d101      	bne.n	8009ea8 <f_write+0x5a>
 8009ea4:	2307      	movs	r3, #7
 8009ea6:	e143      	b.n	800a130 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	699a      	ldr	r2, [r3, #24]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	441a      	add	r2, r3
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	699b      	ldr	r3, [r3, #24]
 8009eb4:	429a      	cmp	r2, r3
 8009eb6:	f080 812d 	bcs.w	800a114 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	699b      	ldr	r3, [r3, #24]
 8009ebe:	43db      	mvns	r3, r3
 8009ec0:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009ec2:	e127      	b.n	800a114 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	699b      	ldr	r3, [r3, #24]
 8009ec8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	f040 80e3 	bne.w	800a098 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	699b      	ldr	r3, [r3, #24]
 8009ed6:	0a5b      	lsrs	r3, r3, #9
 8009ed8:	693a      	ldr	r2, [r7, #16]
 8009eda:	8952      	ldrh	r2, [r2, #10]
 8009edc:	3a01      	subs	r2, #1
 8009ede:	4013      	ands	r3, r2
 8009ee0:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009ee2:	69bb      	ldr	r3, [r7, #24]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d143      	bne.n	8009f70 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	699b      	ldr	r3, [r3, #24]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d10c      	bne.n	8009f0a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	689b      	ldr	r3, [r3, #8]
 8009ef4:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d11a      	bne.n	8009f32 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	2100      	movs	r1, #0
 8009f00:	4618      	mov	r0, r3
 8009f02:	f7fe fd25 	bl	8008950 <create_chain>
 8009f06:	62b8      	str	r0, [r7, #40]	; 0x28
 8009f08:	e013      	b.n	8009f32 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d007      	beq.n	8009f22 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	699b      	ldr	r3, [r3, #24]
 8009f16:	4619      	mov	r1, r3
 8009f18:	68f8      	ldr	r0, [r7, #12]
 8009f1a:	f7fe fdb1 	bl	8008a80 <clmt_clust>
 8009f1e:	62b8      	str	r0, [r7, #40]	; 0x28
 8009f20:	e007      	b.n	8009f32 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009f22:	68fa      	ldr	r2, [r7, #12]
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	69db      	ldr	r3, [r3, #28]
 8009f28:	4619      	mov	r1, r3
 8009f2a:	4610      	mov	r0, r2
 8009f2c:	f7fe fd10 	bl	8008950 <create_chain>
 8009f30:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	f000 80f2 	beq.w	800a11e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d104      	bne.n	8009f4a <f_write+0xfc>
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	2202      	movs	r2, #2
 8009f44:	755a      	strb	r2, [r3, #21]
 8009f46:	2302      	movs	r3, #2
 8009f48:	e0f2      	b.n	800a130 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f50:	d104      	bne.n	8009f5c <f_write+0x10e>
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2201      	movs	r2, #1
 8009f56:	755a      	strb	r2, [r3, #21]
 8009f58:	2301      	movs	r3, #1
 8009f5a:	e0e9      	b.n	800a130 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f60:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	689b      	ldr	r3, [r3, #8]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d102      	bne.n	8009f70 <f_write+0x122>
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f6e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	7d1b      	ldrb	r3, [r3, #20]
 8009f74:	b25b      	sxtb	r3, r3
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	da18      	bge.n	8009fac <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	7858      	ldrb	r0, [r3, #1]
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	6a1a      	ldr	r2, [r3, #32]
 8009f88:	2301      	movs	r3, #1
 8009f8a:	f7fd ff41 	bl	8007e10 <disk_write>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d004      	beq.n	8009f9e <f_write+0x150>
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	2201      	movs	r2, #1
 8009f98:	755a      	strb	r2, [r3, #21]
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	e0c8      	b.n	800a130 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	7d1b      	ldrb	r3, [r3, #20]
 8009fa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009fa6:	b2da      	uxtb	r2, r3
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009fac:	693a      	ldr	r2, [r7, #16]
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	69db      	ldr	r3, [r3, #28]
 8009fb2:	4619      	mov	r1, r3
 8009fb4:	4610      	mov	r0, r2
 8009fb6:	f7fe fab5 	bl	8008524 <clust2sect>
 8009fba:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009fbc:	697b      	ldr	r3, [r7, #20]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d104      	bne.n	8009fcc <f_write+0x17e>
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	2202      	movs	r2, #2
 8009fc6:	755a      	strb	r2, [r3, #21]
 8009fc8:	2302      	movs	r3, #2
 8009fca:	e0b1      	b.n	800a130 <f_write+0x2e2>
			sect += csect;
 8009fcc:	697a      	ldr	r2, [r7, #20]
 8009fce:	69bb      	ldr	r3, [r7, #24]
 8009fd0:	4413      	add	r3, r2
 8009fd2:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	0a5b      	lsrs	r3, r3, #9
 8009fd8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009fda:	6a3b      	ldr	r3, [r7, #32]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d03c      	beq.n	800a05a <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009fe0:	69ba      	ldr	r2, [r7, #24]
 8009fe2:	6a3b      	ldr	r3, [r7, #32]
 8009fe4:	4413      	add	r3, r2
 8009fe6:	693a      	ldr	r2, [r7, #16]
 8009fe8:	8952      	ldrh	r2, [r2, #10]
 8009fea:	4293      	cmp	r3, r2
 8009fec:	d905      	bls.n	8009ffa <f_write+0x1ac>
					cc = fs->csize - csect;
 8009fee:	693b      	ldr	r3, [r7, #16]
 8009ff0:	895b      	ldrh	r3, [r3, #10]
 8009ff2:	461a      	mov	r2, r3
 8009ff4:	69bb      	ldr	r3, [r7, #24]
 8009ff6:	1ad3      	subs	r3, r2, r3
 8009ff8:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	7858      	ldrb	r0, [r3, #1]
 8009ffe:	6a3b      	ldr	r3, [r7, #32]
 800a000:	697a      	ldr	r2, [r7, #20]
 800a002:	69f9      	ldr	r1, [r7, #28]
 800a004:	f7fd ff04 	bl	8007e10 <disk_write>
 800a008:	4603      	mov	r3, r0
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d004      	beq.n	800a018 <f_write+0x1ca>
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	2201      	movs	r2, #1
 800a012:	755a      	strb	r2, [r3, #21]
 800a014:	2301      	movs	r3, #1
 800a016:	e08b      	b.n	800a130 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	6a1a      	ldr	r2, [r3, #32]
 800a01c:	697b      	ldr	r3, [r7, #20]
 800a01e:	1ad3      	subs	r3, r2, r3
 800a020:	6a3a      	ldr	r2, [r7, #32]
 800a022:	429a      	cmp	r2, r3
 800a024:	d915      	bls.n	800a052 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6a1a      	ldr	r2, [r3, #32]
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	1ad3      	subs	r3, r2, r3
 800a034:	025b      	lsls	r3, r3, #9
 800a036:	69fa      	ldr	r2, [r7, #28]
 800a038:	4413      	add	r3, r2
 800a03a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a03e:	4619      	mov	r1, r3
 800a040:	f7fd ffa6 	bl	8007f90 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	7d1b      	ldrb	r3, [r3, #20]
 800a048:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a04c:	b2da      	uxtb	r2, r3
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a052:	6a3b      	ldr	r3, [r7, #32]
 800a054:	025b      	lsls	r3, r3, #9
 800a056:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800a058:	e03f      	b.n	800a0da <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	6a1b      	ldr	r3, [r3, #32]
 800a05e:	697a      	ldr	r2, [r7, #20]
 800a060:	429a      	cmp	r2, r3
 800a062:	d016      	beq.n	800a092 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	699a      	ldr	r2, [r3, #24]
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d210      	bcs.n	800a092 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a070:	693b      	ldr	r3, [r7, #16]
 800a072:	7858      	ldrb	r0, [r3, #1]
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a07a:	2301      	movs	r3, #1
 800a07c:	697a      	ldr	r2, [r7, #20]
 800a07e:	f7fd fea7 	bl	8007dd0 <disk_read>
 800a082:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a084:	2b00      	cmp	r3, #0
 800a086:	d004      	beq.n	800a092 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2201      	movs	r2, #1
 800a08c:	755a      	strb	r2, [r3, #21]
 800a08e:	2301      	movs	r3, #1
 800a090:	e04e      	b.n	800a130 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	697a      	ldr	r2, [r7, #20]
 800a096:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	699b      	ldr	r3, [r3, #24]
 800a09c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0a0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800a0a4:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a0a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	d901      	bls.n	800a0b2 <f_write+0x264>
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	699b      	ldr	r3, [r3, #24]
 800a0bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0c0:	4413      	add	r3, r2
 800a0c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0c4:	69f9      	ldr	r1, [r7, #28]
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f7fd ff62 	bl	8007f90 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	7d1b      	ldrb	r3, [r3, #20]
 800a0d0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a0d4:	b2da      	uxtb	r2, r3
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a0da:	69fa      	ldr	r2, [r7, #28]
 800a0dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0de:	4413      	add	r3, r2
 800a0e0:	61fb      	str	r3, [r7, #28]
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	699a      	ldr	r2, [r3, #24]
 800a0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0e8:	441a      	add	r2, r3
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	619a      	str	r2, [r3, #24]
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	68da      	ldr	r2, [r3, #12]
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	699b      	ldr	r3, [r3, #24]
 800a0f6:	429a      	cmp	r2, r3
 800a0f8:	bf38      	it	cc
 800a0fa:	461a      	movcc	r2, r3
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	60da      	str	r2, [r3, #12]
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	681a      	ldr	r2, [r3, #0]
 800a104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a106:	441a      	add	r2, r3
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	601a      	str	r2, [r3, #0]
 800a10c:	687a      	ldr	r2, [r7, #4]
 800a10e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a110:	1ad3      	subs	r3, r2, r3
 800a112:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2b00      	cmp	r3, #0
 800a118:	f47f aed4 	bne.w	8009ec4 <f_write+0x76>
 800a11c:	e000      	b.n	800a120 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a11e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	7d1b      	ldrb	r3, [r3, #20]
 800a124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a128:	b2da      	uxtb	r2, r3
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a12e:	2300      	movs	r3, #0
}
 800a130:	4618      	mov	r0, r3
 800a132:	3730      	adds	r7, #48	; 0x30
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}

0800a138 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b086      	sub	sp, #24
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f107 0208 	add.w	r2, r7, #8
 800a146:	4611      	mov	r1, r2
 800a148:	4618      	mov	r0, r3
 800a14a:	f7ff fb07 	bl	800975c <validate>
 800a14e:	4603      	mov	r3, r0
 800a150:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a152:	7dfb      	ldrb	r3, [r7, #23]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d168      	bne.n	800a22a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	7d1b      	ldrb	r3, [r3, #20]
 800a15c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a160:	2b00      	cmp	r3, #0
 800a162:	d062      	beq.n	800a22a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	7d1b      	ldrb	r3, [r3, #20]
 800a168:	b25b      	sxtb	r3, r3
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	da15      	bge.n	800a19a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	7858      	ldrb	r0, [r3, #1]
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6a1a      	ldr	r2, [r3, #32]
 800a17c:	2301      	movs	r3, #1
 800a17e:	f7fd fe47 	bl	8007e10 <disk_write>
 800a182:	4603      	mov	r3, r0
 800a184:	2b00      	cmp	r3, #0
 800a186:	d001      	beq.n	800a18c <f_sync+0x54>
 800a188:	2301      	movs	r3, #1
 800a18a:	e04f      	b.n	800a22c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	7d1b      	ldrb	r3, [r3, #20]
 800a190:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a194:	b2da      	uxtb	r2, r3
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a19a:	f7fd fd7b 	bl	8007c94 <get_fattime>
 800a19e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a1a0:	68ba      	ldr	r2, [r7, #8]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1a6:	4619      	mov	r1, r3
 800a1a8:	4610      	mov	r0, r2
 800a1aa:	f7fe f91f 	bl	80083ec <move_window>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a1b2:	7dfb      	ldrb	r3, [r7, #23]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d138      	bne.n	800a22a <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1bc:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	330b      	adds	r3, #11
 800a1c2:	781a      	ldrb	r2, [r3, #0]
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	330b      	adds	r3, #11
 800a1c8:	f042 0220 	orr.w	r2, r2, #32
 800a1cc:	b2d2      	uxtb	r2, r2
 800a1ce:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6818      	ldr	r0, [r3, #0]
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	461a      	mov	r2, r3
 800a1da:	68f9      	ldr	r1, [r7, #12]
 800a1dc:	f7fe fe2a 	bl	8008e34 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	f103 021c 	add.w	r2, r3, #28
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	68db      	ldr	r3, [r3, #12]
 800a1ea:	4619      	mov	r1, r3
 800a1ec:	4610      	mov	r0, r2
 800a1ee:	f7fd fea3 	bl	8007f38 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	3316      	adds	r3, #22
 800a1f6:	6939      	ldr	r1, [r7, #16]
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	f7fd fe9d 	bl	8007f38 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	3312      	adds	r3, #18
 800a202:	2100      	movs	r1, #0
 800a204:	4618      	mov	r0, r3
 800a206:	f7fd fe7c 	bl	8007f02 <st_word>
					fs->wflag = 1;
 800a20a:	68bb      	ldr	r3, [r7, #8]
 800a20c:	2201      	movs	r2, #1
 800a20e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	4618      	mov	r0, r3
 800a214:	f7fe f918 	bl	8008448 <sync_fs>
 800a218:	4603      	mov	r3, r0
 800a21a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	7d1b      	ldrb	r3, [r3, #20]
 800a220:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a224:	b2da      	uxtb	r2, r3
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a22a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3718      	adds	r7, #24
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}

0800a234 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b084      	sub	sp, #16
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f7ff ff7b 	bl	800a138 <f_sync>
 800a242:	4603      	mov	r3, r0
 800a244:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a246:	7bfb      	ldrb	r3, [r7, #15]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d118      	bne.n	800a27e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f107 0208 	add.w	r2, r7, #8
 800a252:	4611      	mov	r1, r2
 800a254:	4618      	mov	r0, r3
 800a256:	f7ff fa81 	bl	800975c <validate>
 800a25a:	4603      	mov	r3, r0
 800a25c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a25e:	7bfb      	ldrb	r3, [r7, #15]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d10c      	bne.n	800a27e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	691b      	ldr	r3, [r3, #16]
 800a268:	4618      	mov	r0, r3
 800a26a:	f7fe f81b 	bl	80082a4 <dec_lock>
 800a26e:	4603      	mov	r3, r0
 800a270:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a272:	7bfb      	ldrb	r3, [r7, #15]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d102      	bne.n	800a27e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2200      	movs	r2, #0
 800a27c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a27e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a280:	4618      	mov	r0, r3
 800a282:	3710      	adds	r7, #16
 800a284:	46bd      	mov	sp, r7
 800a286:	bd80      	pop	{r7, pc}

0800a288 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b092      	sub	sp, #72	; 0x48
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	60f8      	str	r0, [r7, #12]
 800a290:	60b9      	str	r1, [r7, #8]
 800a292:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800a294:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800a298:	f107 030c 	add.w	r3, r7, #12
 800a29c:	2200      	movs	r2, #0
 800a29e:	4618      	mov	r0, r3
 800a2a0:	f7ff f810 	bl	80092c4 <find_volume>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800a2aa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	f040 8099 	bne.w	800a3e6 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800a2b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800a2ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2bc:	691a      	ldr	r2, [r3, #16]
 800a2be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2c0:	695b      	ldr	r3, [r3, #20]
 800a2c2:	3b02      	subs	r3, #2
 800a2c4:	429a      	cmp	r2, r3
 800a2c6:	d804      	bhi.n	800a2d2 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800a2c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2ca:	691a      	ldr	r2, [r3, #16]
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	601a      	str	r2, [r3, #0]
 800a2d0:	e089      	b.n	800a3e6 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800a2d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2d8:	781b      	ldrb	r3, [r3, #0]
 800a2da:	2b01      	cmp	r3, #1
 800a2dc:	d128      	bne.n	800a330 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800a2de:	2302      	movs	r3, #2
 800a2e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2e4:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800a2e6:	f107 0314 	add.w	r3, r7, #20
 800a2ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	f7fe f938 	bl	8008562 <get_fat>
 800a2f2:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800a2f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2fa:	d103      	bne.n	800a304 <f_getfree+0x7c>
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a302:	e063      	b.n	800a3cc <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800a304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a306:	2b01      	cmp	r3, #1
 800a308:	d103      	bne.n	800a312 <f_getfree+0x8a>
 800a30a:	2302      	movs	r3, #2
 800a30c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a310:	e05c      	b.n	800a3cc <f_getfree+0x144>
					if (stat == 0) nfree++;
 800a312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a314:	2b00      	cmp	r3, #0
 800a316:	d102      	bne.n	800a31e <f_getfree+0x96>
 800a318:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a31a:	3301      	adds	r3, #1
 800a31c:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 800a31e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a320:	3301      	adds	r3, #1
 800a322:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a326:	695b      	ldr	r3, [r3, #20]
 800a328:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a32a:	429a      	cmp	r2, r3
 800a32c:	d3db      	bcc.n	800a2e6 <f_getfree+0x5e>
 800a32e:	e04d      	b.n	800a3cc <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800a330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a332:	695b      	ldr	r3, [r3, #20]
 800a334:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a338:	6a1b      	ldr	r3, [r3, #32]
 800a33a:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 800a33c:	2300      	movs	r3, #0
 800a33e:	637b      	str	r3, [r7, #52]	; 0x34
 800a340:	2300      	movs	r3, #0
 800a342:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 800a344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a346:	2b00      	cmp	r3, #0
 800a348:	d113      	bne.n	800a372 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800a34a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a34c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a34e:	1c5a      	adds	r2, r3, #1
 800a350:	63ba      	str	r2, [r7, #56]	; 0x38
 800a352:	4619      	mov	r1, r3
 800a354:	f7fe f84a 	bl	80083ec <move_window>
 800a358:	4603      	mov	r3, r0
 800a35a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 800a35e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a362:	2b00      	cmp	r3, #0
 800a364:	d131      	bne.n	800a3ca <f_getfree+0x142>
							p = fs->win;
 800a366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a368:	3330      	adds	r3, #48	; 0x30
 800a36a:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 800a36c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a370:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800a372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a374:	781b      	ldrb	r3, [r3, #0]
 800a376:	2b02      	cmp	r3, #2
 800a378:	d10f      	bne.n	800a39a <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800a37a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a37c:	f7fd fd86 	bl	8007e8c <ld_word>
 800a380:	4603      	mov	r3, r0
 800a382:	2b00      	cmp	r3, #0
 800a384:	d102      	bne.n	800a38c <f_getfree+0x104>
 800a386:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a388:	3301      	adds	r3, #1
 800a38a:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 800a38c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a38e:	3302      	adds	r3, #2
 800a390:	633b      	str	r3, [r7, #48]	; 0x30
 800a392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a394:	3b02      	subs	r3, #2
 800a396:	637b      	str	r3, [r7, #52]	; 0x34
 800a398:	e010      	b.n	800a3bc <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800a39a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a39c:	f7fd fd8e 	bl	8007ebc <ld_dword>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d102      	bne.n	800a3b0 <f_getfree+0x128>
 800a3aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3ac:	3301      	adds	r3, #1
 800a3ae:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800a3b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3b2:	3304      	adds	r3, #4
 800a3b4:	633b      	str	r3, [r7, #48]	; 0x30
 800a3b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3b8:	3b04      	subs	r3, #4
 800a3ba:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 800a3bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3be:	3b01      	subs	r3, #1
 800a3c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a3c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d1bd      	bne.n	800a344 <f_getfree+0xbc>
 800a3c8:	e000      	b.n	800a3cc <f_getfree+0x144>
							if (res != FR_OK) break;
 800a3ca:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a3d0:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800a3d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a3d6:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800a3d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3da:	791a      	ldrb	r2, [r3, #4]
 800a3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3de:	f042 0201 	orr.w	r2, r2, #1
 800a3e2:	b2d2      	uxtb	r2, r2
 800a3e4:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800a3e6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3748      	adds	r7, #72	; 0x48
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}

0800a3f2 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800a3f2:	b580      	push	{r7, lr}
 800a3f4:	b084      	sub	sp, #16
 800a3f6:	af00      	add	r7, sp, #0
 800a3f8:	6078      	str	r0, [r7, #4]
 800a3fa:	460b      	mov	r3, r1
 800a3fc:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800a3fe:	78fb      	ldrb	r3, [r7, #3]
 800a400:	2b0a      	cmp	r3, #10
 800a402:	d103      	bne.n	800a40c <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800a404:	210d      	movs	r1, #13
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f7ff fff3 	bl	800a3f2 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	685b      	ldr	r3, [r3, #4]
 800a410:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	2b00      	cmp	r3, #0
 800a416:	db25      	blt.n	800a464 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	1c5a      	adds	r2, r3, #1
 800a41c:	60fa      	str	r2, [r7, #12]
 800a41e:	687a      	ldr	r2, [r7, #4]
 800a420:	4413      	add	r3, r2
 800a422:	78fa      	ldrb	r2, [r7, #3]
 800a424:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	2b3c      	cmp	r3, #60	; 0x3c
 800a42a:	dd12      	ble.n	800a452 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6818      	ldr	r0, [r3, #0]
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	f103 010c 	add.w	r1, r3, #12
 800a436:	68fa      	ldr	r2, [r7, #12]
 800a438:	f107 0308 	add.w	r3, r7, #8
 800a43c:	f7ff fd07 	bl	8009e4e <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800a440:	68ba      	ldr	r2, [r7, #8]
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	429a      	cmp	r2, r3
 800a446:	d101      	bne.n	800a44c <putc_bfd+0x5a>
 800a448:	2300      	movs	r3, #0
 800a44a:	e001      	b.n	800a450 <putc_bfd+0x5e>
 800a44c:	f04f 33ff 	mov.w	r3, #4294967295
 800a450:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	68fa      	ldr	r2, [r7, #12]
 800a456:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	689b      	ldr	r3, [r3, #8]
 800a45c:	1c5a      	adds	r2, r3, #1
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	609a      	str	r2, [r3, #8]
 800a462:	e000      	b.n	800a466 <putc_bfd+0x74>
	if (i < 0) return;
 800a464:	bf00      	nop
}
 800a466:	3710      	adds	r7, #16
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	db16      	blt.n	800a4aa <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6818      	ldr	r0, [r3, #0]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f103 010c 	add.w	r1, r3, #12
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	685b      	ldr	r3, [r3, #4]
 800a48a:	461a      	mov	r2, r3
 800a48c:	f107 030c 	add.w	r3, r7, #12
 800a490:	f7ff fcdd 	bl	8009e4e <f_write>
 800a494:	4603      	mov	r3, r0
 800a496:	2b00      	cmp	r3, #0
 800a498:	d107      	bne.n	800a4aa <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	685b      	ldr	r3, [r3, #4]
 800a49e:	68fa      	ldr	r2, [r7, #12]
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d102      	bne.n	800a4aa <putc_flush+0x3e>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	689b      	ldr	r3, [r3, #8]
 800a4a8:	e001      	b.n	800a4ae <putc_flush+0x42>
	return EOF;
 800a4aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	3710      	adds	r7, #16
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	bd80      	pop	{r7, pc}

0800a4b6 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800a4b6:	b480      	push	{r7}
 800a4b8:	b083      	sub	sp, #12
 800a4ba:	af00      	add	r7, sp, #0
 800a4bc:	6078      	str	r0, [r7, #4]
 800a4be:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	683a      	ldr	r2, [r7, #0]
 800a4c4:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	605a      	str	r2, [r3, #4]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	685a      	ldr	r2, [r3, #4]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	609a      	str	r2, [r3, #8]
}
 800a4d4:	bf00      	nop
 800a4d6:	370c      	adds	r7, #12
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr

0800a4e0 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b096      	sub	sp, #88	; 0x58
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
 800a4e8:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800a4ea:	f107 030c 	add.w	r3, r7, #12
 800a4ee:	6839      	ldr	r1, [r7, #0]
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f7ff ffe0 	bl	800a4b6 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800a4f6:	e009      	b.n	800a50c <f_puts+0x2c>
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	1c5a      	adds	r2, r3, #1
 800a4fc:	607a      	str	r2, [r7, #4]
 800a4fe:	781a      	ldrb	r2, [r3, #0]
 800a500:	f107 030c 	add.w	r3, r7, #12
 800a504:	4611      	mov	r1, r2
 800a506:	4618      	mov	r0, r3
 800a508:	f7ff ff73 	bl	800a3f2 <putc_bfd>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	781b      	ldrb	r3, [r3, #0]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d1f1      	bne.n	800a4f8 <f_puts+0x18>
	return putc_flush(&pb);
 800a514:	f107 030c 	add.w	r3, r7, #12
 800a518:	4618      	mov	r0, r3
 800a51a:	f7ff ffa7 	bl	800a46c <putc_flush>
 800a51e:	4603      	mov	r3, r0
}
 800a520:	4618      	mov	r0, r3
 800a522:	3758      	adds	r7, #88	; 0x58
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}

0800a528 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a528:	b480      	push	{r7}
 800a52a:	b087      	sub	sp, #28
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	60f8      	str	r0, [r7, #12]
 800a530:	60b9      	str	r1, [r7, #8]
 800a532:	4613      	mov	r3, r2
 800a534:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a536:	2301      	movs	r3, #1
 800a538:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a53a:	2300      	movs	r3, #0
 800a53c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a53e:	4b1f      	ldr	r3, [pc, #124]	; (800a5bc <FATFS_LinkDriverEx+0x94>)
 800a540:	7a5b      	ldrb	r3, [r3, #9]
 800a542:	b2db      	uxtb	r3, r3
 800a544:	2b00      	cmp	r3, #0
 800a546:	d131      	bne.n	800a5ac <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a548:	4b1c      	ldr	r3, [pc, #112]	; (800a5bc <FATFS_LinkDriverEx+0x94>)
 800a54a:	7a5b      	ldrb	r3, [r3, #9]
 800a54c:	b2db      	uxtb	r3, r3
 800a54e:	461a      	mov	r2, r3
 800a550:	4b1a      	ldr	r3, [pc, #104]	; (800a5bc <FATFS_LinkDriverEx+0x94>)
 800a552:	2100      	movs	r1, #0
 800a554:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a556:	4b19      	ldr	r3, [pc, #100]	; (800a5bc <FATFS_LinkDriverEx+0x94>)
 800a558:	7a5b      	ldrb	r3, [r3, #9]
 800a55a:	b2db      	uxtb	r3, r3
 800a55c:	4a17      	ldr	r2, [pc, #92]	; (800a5bc <FATFS_LinkDriverEx+0x94>)
 800a55e:	009b      	lsls	r3, r3, #2
 800a560:	4413      	add	r3, r2
 800a562:	68fa      	ldr	r2, [r7, #12]
 800a564:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a566:	4b15      	ldr	r3, [pc, #84]	; (800a5bc <FATFS_LinkDriverEx+0x94>)
 800a568:	7a5b      	ldrb	r3, [r3, #9]
 800a56a:	b2db      	uxtb	r3, r3
 800a56c:	461a      	mov	r2, r3
 800a56e:	4b13      	ldr	r3, [pc, #76]	; (800a5bc <FATFS_LinkDriverEx+0x94>)
 800a570:	4413      	add	r3, r2
 800a572:	79fa      	ldrb	r2, [r7, #7]
 800a574:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a576:	4b11      	ldr	r3, [pc, #68]	; (800a5bc <FATFS_LinkDriverEx+0x94>)
 800a578:	7a5b      	ldrb	r3, [r3, #9]
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	1c5a      	adds	r2, r3, #1
 800a57e:	b2d1      	uxtb	r1, r2
 800a580:	4a0e      	ldr	r2, [pc, #56]	; (800a5bc <FATFS_LinkDriverEx+0x94>)
 800a582:	7251      	strb	r1, [r2, #9]
 800a584:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a586:	7dbb      	ldrb	r3, [r7, #22]
 800a588:	3330      	adds	r3, #48	; 0x30
 800a58a:	b2da      	uxtb	r2, r3
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a590:	68bb      	ldr	r3, [r7, #8]
 800a592:	3301      	adds	r3, #1
 800a594:	223a      	movs	r2, #58	; 0x3a
 800a596:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a598:	68bb      	ldr	r3, [r7, #8]
 800a59a:	3302      	adds	r3, #2
 800a59c:	222f      	movs	r2, #47	; 0x2f
 800a59e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	3303      	adds	r3, #3
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a5ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	371c      	adds	r7, #28
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b8:	4770      	bx	lr
 800a5ba:	bf00      	nop
 800a5bc:	200018a0 	.word	0x200018a0

0800a5c0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b082      	sub	sp, #8
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
 800a5c8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	6839      	ldr	r1, [r7, #0]
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f7ff ffaa 	bl	800a528 <FATFS_LinkDriverEx>
 800a5d4:	4603      	mov	r3, r0
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	3708      	adds	r7, #8
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}

0800a5de <__cvt>:
 800a5de:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a5e2:	ec55 4b10 	vmov	r4, r5, d0
 800a5e6:	2d00      	cmp	r5, #0
 800a5e8:	460e      	mov	r6, r1
 800a5ea:	4619      	mov	r1, r3
 800a5ec:	462b      	mov	r3, r5
 800a5ee:	bfbb      	ittet	lt
 800a5f0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a5f4:	461d      	movlt	r5, r3
 800a5f6:	2300      	movge	r3, #0
 800a5f8:	232d      	movlt	r3, #45	; 0x2d
 800a5fa:	700b      	strb	r3, [r1, #0]
 800a5fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a5fe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a602:	4691      	mov	r9, r2
 800a604:	f023 0820 	bic.w	r8, r3, #32
 800a608:	bfbc      	itt	lt
 800a60a:	4622      	movlt	r2, r4
 800a60c:	4614      	movlt	r4, r2
 800a60e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a612:	d005      	beq.n	800a620 <__cvt+0x42>
 800a614:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a618:	d100      	bne.n	800a61c <__cvt+0x3e>
 800a61a:	3601      	adds	r6, #1
 800a61c:	2102      	movs	r1, #2
 800a61e:	e000      	b.n	800a622 <__cvt+0x44>
 800a620:	2103      	movs	r1, #3
 800a622:	ab03      	add	r3, sp, #12
 800a624:	9301      	str	r3, [sp, #4]
 800a626:	ab02      	add	r3, sp, #8
 800a628:	9300      	str	r3, [sp, #0]
 800a62a:	ec45 4b10 	vmov	d0, r4, r5
 800a62e:	4653      	mov	r3, sl
 800a630:	4632      	mov	r2, r6
 800a632:	f000 fe91 	bl	800b358 <_dtoa_r>
 800a636:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a63a:	4607      	mov	r7, r0
 800a63c:	d102      	bne.n	800a644 <__cvt+0x66>
 800a63e:	f019 0f01 	tst.w	r9, #1
 800a642:	d022      	beq.n	800a68a <__cvt+0xac>
 800a644:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a648:	eb07 0906 	add.w	r9, r7, r6
 800a64c:	d110      	bne.n	800a670 <__cvt+0x92>
 800a64e:	783b      	ldrb	r3, [r7, #0]
 800a650:	2b30      	cmp	r3, #48	; 0x30
 800a652:	d10a      	bne.n	800a66a <__cvt+0x8c>
 800a654:	2200      	movs	r2, #0
 800a656:	2300      	movs	r3, #0
 800a658:	4620      	mov	r0, r4
 800a65a:	4629      	mov	r1, r5
 800a65c:	f7f6 fa3c 	bl	8000ad8 <__aeabi_dcmpeq>
 800a660:	b918      	cbnz	r0, 800a66a <__cvt+0x8c>
 800a662:	f1c6 0601 	rsb	r6, r6, #1
 800a666:	f8ca 6000 	str.w	r6, [sl]
 800a66a:	f8da 3000 	ldr.w	r3, [sl]
 800a66e:	4499      	add	r9, r3
 800a670:	2200      	movs	r2, #0
 800a672:	2300      	movs	r3, #0
 800a674:	4620      	mov	r0, r4
 800a676:	4629      	mov	r1, r5
 800a678:	f7f6 fa2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800a67c:	b108      	cbz	r0, 800a682 <__cvt+0xa4>
 800a67e:	f8cd 900c 	str.w	r9, [sp, #12]
 800a682:	2230      	movs	r2, #48	; 0x30
 800a684:	9b03      	ldr	r3, [sp, #12]
 800a686:	454b      	cmp	r3, r9
 800a688:	d307      	bcc.n	800a69a <__cvt+0xbc>
 800a68a:	9b03      	ldr	r3, [sp, #12]
 800a68c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a68e:	1bdb      	subs	r3, r3, r7
 800a690:	4638      	mov	r0, r7
 800a692:	6013      	str	r3, [r2, #0]
 800a694:	b004      	add	sp, #16
 800a696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a69a:	1c59      	adds	r1, r3, #1
 800a69c:	9103      	str	r1, [sp, #12]
 800a69e:	701a      	strb	r2, [r3, #0]
 800a6a0:	e7f0      	b.n	800a684 <__cvt+0xa6>

0800a6a2 <__exponent>:
 800a6a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	2900      	cmp	r1, #0
 800a6a8:	bfb8      	it	lt
 800a6aa:	4249      	neglt	r1, r1
 800a6ac:	f803 2b02 	strb.w	r2, [r3], #2
 800a6b0:	bfb4      	ite	lt
 800a6b2:	222d      	movlt	r2, #45	; 0x2d
 800a6b4:	222b      	movge	r2, #43	; 0x2b
 800a6b6:	2909      	cmp	r1, #9
 800a6b8:	7042      	strb	r2, [r0, #1]
 800a6ba:	dd2a      	ble.n	800a712 <__exponent+0x70>
 800a6bc:	f10d 0207 	add.w	r2, sp, #7
 800a6c0:	4617      	mov	r7, r2
 800a6c2:	260a      	movs	r6, #10
 800a6c4:	4694      	mov	ip, r2
 800a6c6:	fb91 f5f6 	sdiv	r5, r1, r6
 800a6ca:	fb06 1415 	mls	r4, r6, r5, r1
 800a6ce:	3430      	adds	r4, #48	; 0x30
 800a6d0:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800a6d4:	460c      	mov	r4, r1
 800a6d6:	2c63      	cmp	r4, #99	; 0x63
 800a6d8:	f102 32ff 	add.w	r2, r2, #4294967295
 800a6dc:	4629      	mov	r1, r5
 800a6de:	dcf1      	bgt.n	800a6c4 <__exponent+0x22>
 800a6e0:	3130      	adds	r1, #48	; 0x30
 800a6e2:	f1ac 0402 	sub.w	r4, ip, #2
 800a6e6:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a6ea:	1c41      	adds	r1, r0, #1
 800a6ec:	4622      	mov	r2, r4
 800a6ee:	42ba      	cmp	r2, r7
 800a6f0:	d30a      	bcc.n	800a708 <__exponent+0x66>
 800a6f2:	f10d 0209 	add.w	r2, sp, #9
 800a6f6:	eba2 020c 	sub.w	r2, r2, ip
 800a6fa:	42bc      	cmp	r4, r7
 800a6fc:	bf88      	it	hi
 800a6fe:	2200      	movhi	r2, #0
 800a700:	4413      	add	r3, r2
 800a702:	1a18      	subs	r0, r3, r0
 800a704:	b003      	add	sp, #12
 800a706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a708:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a70c:	f801 5f01 	strb.w	r5, [r1, #1]!
 800a710:	e7ed      	b.n	800a6ee <__exponent+0x4c>
 800a712:	2330      	movs	r3, #48	; 0x30
 800a714:	3130      	adds	r1, #48	; 0x30
 800a716:	7083      	strb	r3, [r0, #2]
 800a718:	70c1      	strb	r1, [r0, #3]
 800a71a:	1d03      	adds	r3, r0, #4
 800a71c:	e7f1      	b.n	800a702 <__exponent+0x60>
	...

0800a720 <_printf_float>:
 800a720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a724:	ed2d 8b02 	vpush	{d8}
 800a728:	b08d      	sub	sp, #52	; 0x34
 800a72a:	460c      	mov	r4, r1
 800a72c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a730:	4616      	mov	r6, r2
 800a732:	461f      	mov	r7, r3
 800a734:	4605      	mov	r5, r0
 800a736:	f000 fd01 	bl	800b13c <_localeconv_r>
 800a73a:	f8d0 a000 	ldr.w	sl, [r0]
 800a73e:	4650      	mov	r0, sl
 800a740:	f7f5 fd9e 	bl	8000280 <strlen>
 800a744:	2300      	movs	r3, #0
 800a746:	930a      	str	r3, [sp, #40]	; 0x28
 800a748:	6823      	ldr	r3, [r4, #0]
 800a74a:	9305      	str	r3, [sp, #20]
 800a74c:	f8d8 3000 	ldr.w	r3, [r8]
 800a750:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a754:	3307      	adds	r3, #7
 800a756:	f023 0307 	bic.w	r3, r3, #7
 800a75a:	f103 0208 	add.w	r2, r3, #8
 800a75e:	f8c8 2000 	str.w	r2, [r8]
 800a762:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a766:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a76a:	9307      	str	r3, [sp, #28]
 800a76c:	f8cd 8018 	str.w	r8, [sp, #24]
 800a770:	ee08 0a10 	vmov	s16, r0
 800a774:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800a778:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a77c:	4b9e      	ldr	r3, [pc, #632]	; (800a9f8 <_printf_float+0x2d8>)
 800a77e:	f04f 32ff 	mov.w	r2, #4294967295
 800a782:	f7f6 f9db 	bl	8000b3c <__aeabi_dcmpun>
 800a786:	bb88      	cbnz	r0, 800a7ec <_printf_float+0xcc>
 800a788:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a78c:	4b9a      	ldr	r3, [pc, #616]	; (800a9f8 <_printf_float+0x2d8>)
 800a78e:	f04f 32ff 	mov.w	r2, #4294967295
 800a792:	f7f6 f9b5 	bl	8000b00 <__aeabi_dcmple>
 800a796:	bb48      	cbnz	r0, 800a7ec <_printf_float+0xcc>
 800a798:	2200      	movs	r2, #0
 800a79a:	2300      	movs	r3, #0
 800a79c:	4640      	mov	r0, r8
 800a79e:	4649      	mov	r1, r9
 800a7a0:	f7f6 f9a4 	bl	8000aec <__aeabi_dcmplt>
 800a7a4:	b110      	cbz	r0, 800a7ac <_printf_float+0x8c>
 800a7a6:	232d      	movs	r3, #45	; 0x2d
 800a7a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7ac:	4a93      	ldr	r2, [pc, #588]	; (800a9fc <_printf_float+0x2dc>)
 800a7ae:	4b94      	ldr	r3, [pc, #592]	; (800aa00 <_printf_float+0x2e0>)
 800a7b0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a7b4:	bf94      	ite	ls
 800a7b6:	4690      	movls	r8, r2
 800a7b8:	4698      	movhi	r8, r3
 800a7ba:	2303      	movs	r3, #3
 800a7bc:	6123      	str	r3, [r4, #16]
 800a7be:	9b05      	ldr	r3, [sp, #20]
 800a7c0:	f023 0304 	bic.w	r3, r3, #4
 800a7c4:	6023      	str	r3, [r4, #0]
 800a7c6:	f04f 0900 	mov.w	r9, #0
 800a7ca:	9700      	str	r7, [sp, #0]
 800a7cc:	4633      	mov	r3, r6
 800a7ce:	aa0b      	add	r2, sp, #44	; 0x2c
 800a7d0:	4621      	mov	r1, r4
 800a7d2:	4628      	mov	r0, r5
 800a7d4:	f000 f9da 	bl	800ab8c <_printf_common>
 800a7d8:	3001      	adds	r0, #1
 800a7da:	f040 8090 	bne.w	800a8fe <_printf_float+0x1de>
 800a7de:	f04f 30ff 	mov.w	r0, #4294967295
 800a7e2:	b00d      	add	sp, #52	; 0x34
 800a7e4:	ecbd 8b02 	vpop	{d8}
 800a7e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7ec:	4642      	mov	r2, r8
 800a7ee:	464b      	mov	r3, r9
 800a7f0:	4640      	mov	r0, r8
 800a7f2:	4649      	mov	r1, r9
 800a7f4:	f7f6 f9a2 	bl	8000b3c <__aeabi_dcmpun>
 800a7f8:	b140      	cbz	r0, 800a80c <_printf_float+0xec>
 800a7fa:	464b      	mov	r3, r9
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	bfbc      	itt	lt
 800a800:	232d      	movlt	r3, #45	; 0x2d
 800a802:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a806:	4a7f      	ldr	r2, [pc, #508]	; (800aa04 <_printf_float+0x2e4>)
 800a808:	4b7f      	ldr	r3, [pc, #508]	; (800aa08 <_printf_float+0x2e8>)
 800a80a:	e7d1      	b.n	800a7b0 <_printf_float+0x90>
 800a80c:	6863      	ldr	r3, [r4, #4]
 800a80e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a812:	9206      	str	r2, [sp, #24]
 800a814:	1c5a      	adds	r2, r3, #1
 800a816:	d13f      	bne.n	800a898 <_printf_float+0x178>
 800a818:	2306      	movs	r3, #6
 800a81a:	6063      	str	r3, [r4, #4]
 800a81c:	9b05      	ldr	r3, [sp, #20]
 800a81e:	6861      	ldr	r1, [r4, #4]
 800a820:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a824:	2300      	movs	r3, #0
 800a826:	9303      	str	r3, [sp, #12]
 800a828:	ab0a      	add	r3, sp, #40	; 0x28
 800a82a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a82e:	ab09      	add	r3, sp, #36	; 0x24
 800a830:	ec49 8b10 	vmov	d0, r8, r9
 800a834:	9300      	str	r3, [sp, #0]
 800a836:	6022      	str	r2, [r4, #0]
 800a838:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a83c:	4628      	mov	r0, r5
 800a83e:	f7ff fece 	bl	800a5de <__cvt>
 800a842:	9b06      	ldr	r3, [sp, #24]
 800a844:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a846:	2b47      	cmp	r3, #71	; 0x47
 800a848:	4680      	mov	r8, r0
 800a84a:	d108      	bne.n	800a85e <_printf_float+0x13e>
 800a84c:	1cc8      	adds	r0, r1, #3
 800a84e:	db02      	blt.n	800a856 <_printf_float+0x136>
 800a850:	6863      	ldr	r3, [r4, #4]
 800a852:	4299      	cmp	r1, r3
 800a854:	dd41      	ble.n	800a8da <_printf_float+0x1ba>
 800a856:	f1ab 0302 	sub.w	r3, fp, #2
 800a85a:	fa5f fb83 	uxtb.w	fp, r3
 800a85e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a862:	d820      	bhi.n	800a8a6 <_printf_float+0x186>
 800a864:	3901      	subs	r1, #1
 800a866:	465a      	mov	r2, fp
 800a868:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a86c:	9109      	str	r1, [sp, #36]	; 0x24
 800a86e:	f7ff ff18 	bl	800a6a2 <__exponent>
 800a872:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a874:	1813      	adds	r3, r2, r0
 800a876:	2a01      	cmp	r2, #1
 800a878:	4681      	mov	r9, r0
 800a87a:	6123      	str	r3, [r4, #16]
 800a87c:	dc02      	bgt.n	800a884 <_printf_float+0x164>
 800a87e:	6822      	ldr	r2, [r4, #0]
 800a880:	07d2      	lsls	r2, r2, #31
 800a882:	d501      	bpl.n	800a888 <_printf_float+0x168>
 800a884:	3301      	adds	r3, #1
 800a886:	6123      	str	r3, [r4, #16]
 800a888:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d09c      	beq.n	800a7ca <_printf_float+0xaa>
 800a890:	232d      	movs	r3, #45	; 0x2d
 800a892:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a896:	e798      	b.n	800a7ca <_printf_float+0xaa>
 800a898:	9a06      	ldr	r2, [sp, #24]
 800a89a:	2a47      	cmp	r2, #71	; 0x47
 800a89c:	d1be      	bne.n	800a81c <_printf_float+0xfc>
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d1bc      	bne.n	800a81c <_printf_float+0xfc>
 800a8a2:	2301      	movs	r3, #1
 800a8a4:	e7b9      	b.n	800a81a <_printf_float+0xfa>
 800a8a6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a8aa:	d118      	bne.n	800a8de <_printf_float+0x1be>
 800a8ac:	2900      	cmp	r1, #0
 800a8ae:	6863      	ldr	r3, [r4, #4]
 800a8b0:	dd0b      	ble.n	800a8ca <_printf_float+0x1aa>
 800a8b2:	6121      	str	r1, [r4, #16]
 800a8b4:	b913      	cbnz	r3, 800a8bc <_printf_float+0x19c>
 800a8b6:	6822      	ldr	r2, [r4, #0]
 800a8b8:	07d0      	lsls	r0, r2, #31
 800a8ba:	d502      	bpl.n	800a8c2 <_printf_float+0x1a2>
 800a8bc:	3301      	adds	r3, #1
 800a8be:	440b      	add	r3, r1
 800a8c0:	6123      	str	r3, [r4, #16]
 800a8c2:	65a1      	str	r1, [r4, #88]	; 0x58
 800a8c4:	f04f 0900 	mov.w	r9, #0
 800a8c8:	e7de      	b.n	800a888 <_printf_float+0x168>
 800a8ca:	b913      	cbnz	r3, 800a8d2 <_printf_float+0x1b2>
 800a8cc:	6822      	ldr	r2, [r4, #0]
 800a8ce:	07d2      	lsls	r2, r2, #31
 800a8d0:	d501      	bpl.n	800a8d6 <_printf_float+0x1b6>
 800a8d2:	3302      	adds	r3, #2
 800a8d4:	e7f4      	b.n	800a8c0 <_printf_float+0x1a0>
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	e7f2      	b.n	800a8c0 <_printf_float+0x1a0>
 800a8da:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a8de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8e0:	4299      	cmp	r1, r3
 800a8e2:	db05      	blt.n	800a8f0 <_printf_float+0x1d0>
 800a8e4:	6823      	ldr	r3, [r4, #0]
 800a8e6:	6121      	str	r1, [r4, #16]
 800a8e8:	07d8      	lsls	r0, r3, #31
 800a8ea:	d5ea      	bpl.n	800a8c2 <_printf_float+0x1a2>
 800a8ec:	1c4b      	adds	r3, r1, #1
 800a8ee:	e7e7      	b.n	800a8c0 <_printf_float+0x1a0>
 800a8f0:	2900      	cmp	r1, #0
 800a8f2:	bfd4      	ite	le
 800a8f4:	f1c1 0202 	rsble	r2, r1, #2
 800a8f8:	2201      	movgt	r2, #1
 800a8fa:	4413      	add	r3, r2
 800a8fc:	e7e0      	b.n	800a8c0 <_printf_float+0x1a0>
 800a8fe:	6823      	ldr	r3, [r4, #0]
 800a900:	055a      	lsls	r2, r3, #21
 800a902:	d407      	bmi.n	800a914 <_printf_float+0x1f4>
 800a904:	6923      	ldr	r3, [r4, #16]
 800a906:	4642      	mov	r2, r8
 800a908:	4631      	mov	r1, r6
 800a90a:	4628      	mov	r0, r5
 800a90c:	47b8      	blx	r7
 800a90e:	3001      	adds	r0, #1
 800a910:	d12c      	bne.n	800a96c <_printf_float+0x24c>
 800a912:	e764      	b.n	800a7de <_printf_float+0xbe>
 800a914:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a918:	f240 80e0 	bls.w	800aadc <_printf_float+0x3bc>
 800a91c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a920:	2200      	movs	r2, #0
 800a922:	2300      	movs	r3, #0
 800a924:	f7f6 f8d8 	bl	8000ad8 <__aeabi_dcmpeq>
 800a928:	2800      	cmp	r0, #0
 800a92a:	d034      	beq.n	800a996 <_printf_float+0x276>
 800a92c:	4a37      	ldr	r2, [pc, #220]	; (800aa0c <_printf_float+0x2ec>)
 800a92e:	2301      	movs	r3, #1
 800a930:	4631      	mov	r1, r6
 800a932:	4628      	mov	r0, r5
 800a934:	47b8      	blx	r7
 800a936:	3001      	adds	r0, #1
 800a938:	f43f af51 	beq.w	800a7de <_printf_float+0xbe>
 800a93c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a940:	429a      	cmp	r2, r3
 800a942:	db02      	blt.n	800a94a <_printf_float+0x22a>
 800a944:	6823      	ldr	r3, [r4, #0]
 800a946:	07d8      	lsls	r0, r3, #31
 800a948:	d510      	bpl.n	800a96c <_printf_float+0x24c>
 800a94a:	ee18 3a10 	vmov	r3, s16
 800a94e:	4652      	mov	r2, sl
 800a950:	4631      	mov	r1, r6
 800a952:	4628      	mov	r0, r5
 800a954:	47b8      	blx	r7
 800a956:	3001      	adds	r0, #1
 800a958:	f43f af41 	beq.w	800a7de <_printf_float+0xbe>
 800a95c:	f04f 0800 	mov.w	r8, #0
 800a960:	f104 091a 	add.w	r9, r4, #26
 800a964:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a966:	3b01      	subs	r3, #1
 800a968:	4543      	cmp	r3, r8
 800a96a:	dc09      	bgt.n	800a980 <_printf_float+0x260>
 800a96c:	6823      	ldr	r3, [r4, #0]
 800a96e:	079b      	lsls	r3, r3, #30
 800a970:	f100 8107 	bmi.w	800ab82 <_printf_float+0x462>
 800a974:	68e0      	ldr	r0, [r4, #12]
 800a976:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a978:	4298      	cmp	r0, r3
 800a97a:	bfb8      	it	lt
 800a97c:	4618      	movlt	r0, r3
 800a97e:	e730      	b.n	800a7e2 <_printf_float+0xc2>
 800a980:	2301      	movs	r3, #1
 800a982:	464a      	mov	r2, r9
 800a984:	4631      	mov	r1, r6
 800a986:	4628      	mov	r0, r5
 800a988:	47b8      	blx	r7
 800a98a:	3001      	adds	r0, #1
 800a98c:	f43f af27 	beq.w	800a7de <_printf_float+0xbe>
 800a990:	f108 0801 	add.w	r8, r8, #1
 800a994:	e7e6      	b.n	800a964 <_printf_float+0x244>
 800a996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a998:	2b00      	cmp	r3, #0
 800a99a:	dc39      	bgt.n	800aa10 <_printf_float+0x2f0>
 800a99c:	4a1b      	ldr	r2, [pc, #108]	; (800aa0c <_printf_float+0x2ec>)
 800a99e:	2301      	movs	r3, #1
 800a9a0:	4631      	mov	r1, r6
 800a9a2:	4628      	mov	r0, r5
 800a9a4:	47b8      	blx	r7
 800a9a6:	3001      	adds	r0, #1
 800a9a8:	f43f af19 	beq.w	800a7de <_printf_float+0xbe>
 800a9ac:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a9b0:	4313      	orrs	r3, r2
 800a9b2:	d102      	bne.n	800a9ba <_printf_float+0x29a>
 800a9b4:	6823      	ldr	r3, [r4, #0]
 800a9b6:	07d9      	lsls	r1, r3, #31
 800a9b8:	d5d8      	bpl.n	800a96c <_printf_float+0x24c>
 800a9ba:	ee18 3a10 	vmov	r3, s16
 800a9be:	4652      	mov	r2, sl
 800a9c0:	4631      	mov	r1, r6
 800a9c2:	4628      	mov	r0, r5
 800a9c4:	47b8      	blx	r7
 800a9c6:	3001      	adds	r0, #1
 800a9c8:	f43f af09 	beq.w	800a7de <_printf_float+0xbe>
 800a9cc:	f04f 0900 	mov.w	r9, #0
 800a9d0:	f104 0a1a 	add.w	sl, r4, #26
 800a9d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9d6:	425b      	negs	r3, r3
 800a9d8:	454b      	cmp	r3, r9
 800a9da:	dc01      	bgt.n	800a9e0 <_printf_float+0x2c0>
 800a9dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9de:	e792      	b.n	800a906 <_printf_float+0x1e6>
 800a9e0:	2301      	movs	r3, #1
 800a9e2:	4652      	mov	r2, sl
 800a9e4:	4631      	mov	r1, r6
 800a9e6:	4628      	mov	r0, r5
 800a9e8:	47b8      	blx	r7
 800a9ea:	3001      	adds	r0, #1
 800a9ec:	f43f aef7 	beq.w	800a7de <_printf_float+0xbe>
 800a9f0:	f109 0901 	add.w	r9, r9, #1
 800a9f4:	e7ee      	b.n	800a9d4 <_printf_float+0x2b4>
 800a9f6:	bf00      	nop
 800a9f8:	7fefffff 	.word	0x7fefffff
 800a9fc:	080102bc 	.word	0x080102bc
 800aa00:	080102c0 	.word	0x080102c0
 800aa04:	080102c4 	.word	0x080102c4
 800aa08:	080102c8 	.word	0x080102c8
 800aa0c:	080102cc 	.word	0x080102cc
 800aa10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aa14:	429a      	cmp	r2, r3
 800aa16:	bfa8      	it	ge
 800aa18:	461a      	movge	r2, r3
 800aa1a:	2a00      	cmp	r2, #0
 800aa1c:	4691      	mov	r9, r2
 800aa1e:	dc37      	bgt.n	800aa90 <_printf_float+0x370>
 800aa20:	f04f 0b00 	mov.w	fp, #0
 800aa24:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa28:	f104 021a 	add.w	r2, r4, #26
 800aa2c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aa2e:	9305      	str	r3, [sp, #20]
 800aa30:	eba3 0309 	sub.w	r3, r3, r9
 800aa34:	455b      	cmp	r3, fp
 800aa36:	dc33      	bgt.n	800aaa0 <_printf_float+0x380>
 800aa38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aa3c:	429a      	cmp	r2, r3
 800aa3e:	db3b      	blt.n	800aab8 <_printf_float+0x398>
 800aa40:	6823      	ldr	r3, [r4, #0]
 800aa42:	07da      	lsls	r2, r3, #31
 800aa44:	d438      	bmi.n	800aab8 <_printf_float+0x398>
 800aa46:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800aa4a:	eba2 0903 	sub.w	r9, r2, r3
 800aa4e:	9b05      	ldr	r3, [sp, #20]
 800aa50:	1ad2      	subs	r2, r2, r3
 800aa52:	4591      	cmp	r9, r2
 800aa54:	bfa8      	it	ge
 800aa56:	4691      	movge	r9, r2
 800aa58:	f1b9 0f00 	cmp.w	r9, #0
 800aa5c:	dc35      	bgt.n	800aaca <_printf_float+0x3aa>
 800aa5e:	f04f 0800 	mov.w	r8, #0
 800aa62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa66:	f104 0a1a 	add.w	sl, r4, #26
 800aa6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aa6e:	1a9b      	subs	r3, r3, r2
 800aa70:	eba3 0309 	sub.w	r3, r3, r9
 800aa74:	4543      	cmp	r3, r8
 800aa76:	f77f af79 	ble.w	800a96c <_printf_float+0x24c>
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	4652      	mov	r2, sl
 800aa7e:	4631      	mov	r1, r6
 800aa80:	4628      	mov	r0, r5
 800aa82:	47b8      	blx	r7
 800aa84:	3001      	adds	r0, #1
 800aa86:	f43f aeaa 	beq.w	800a7de <_printf_float+0xbe>
 800aa8a:	f108 0801 	add.w	r8, r8, #1
 800aa8e:	e7ec      	b.n	800aa6a <_printf_float+0x34a>
 800aa90:	4613      	mov	r3, r2
 800aa92:	4631      	mov	r1, r6
 800aa94:	4642      	mov	r2, r8
 800aa96:	4628      	mov	r0, r5
 800aa98:	47b8      	blx	r7
 800aa9a:	3001      	adds	r0, #1
 800aa9c:	d1c0      	bne.n	800aa20 <_printf_float+0x300>
 800aa9e:	e69e      	b.n	800a7de <_printf_float+0xbe>
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	4631      	mov	r1, r6
 800aaa4:	4628      	mov	r0, r5
 800aaa6:	9205      	str	r2, [sp, #20]
 800aaa8:	47b8      	blx	r7
 800aaaa:	3001      	adds	r0, #1
 800aaac:	f43f ae97 	beq.w	800a7de <_printf_float+0xbe>
 800aab0:	9a05      	ldr	r2, [sp, #20]
 800aab2:	f10b 0b01 	add.w	fp, fp, #1
 800aab6:	e7b9      	b.n	800aa2c <_printf_float+0x30c>
 800aab8:	ee18 3a10 	vmov	r3, s16
 800aabc:	4652      	mov	r2, sl
 800aabe:	4631      	mov	r1, r6
 800aac0:	4628      	mov	r0, r5
 800aac2:	47b8      	blx	r7
 800aac4:	3001      	adds	r0, #1
 800aac6:	d1be      	bne.n	800aa46 <_printf_float+0x326>
 800aac8:	e689      	b.n	800a7de <_printf_float+0xbe>
 800aaca:	9a05      	ldr	r2, [sp, #20]
 800aacc:	464b      	mov	r3, r9
 800aace:	4442      	add	r2, r8
 800aad0:	4631      	mov	r1, r6
 800aad2:	4628      	mov	r0, r5
 800aad4:	47b8      	blx	r7
 800aad6:	3001      	adds	r0, #1
 800aad8:	d1c1      	bne.n	800aa5e <_printf_float+0x33e>
 800aada:	e680      	b.n	800a7de <_printf_float+0xbe>
 800aadc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aade:	2a01      	cmp	r2, #1
 800aae0:	dc01      	bgt.n	800aae6 <_printf_float+0x3c6>
 800aae2:	07db      	lsls	r3, r3, #31
 800aae4:	d53a      	bpl.n	800ab5c <_printf_float+0x43c>
 800aae6:	2301      	movs	r3, #1
 800aae8:	4642      	mov	r2, r8
 800aaea:	4631      	mov	r1, r6
 800aaec:	4628      	mov	r0, r5
 800aaee:	47b8      	blx	r7
 800aaf0:	3001      	adds	r0, #1
 800aaf2:	f43f ae74 	beq.w	800a7de <_printf_float+0xbe>
 800aaf6:	ee18 3a10 	vmov	r3, s16
 800aafa:	4652      	mov	r2, sl
 800aafc:	4631      	mov	r1, r6
 800aafe:	4628      	mov	r0, r5
 800ab00:	47b8      	blx	r7
 800ab02:	3001      	adds	r0, #1
 800ab04:	f43f ae6b 	beq.w	800a7de <_printf_float+0xbe>
 800ab08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	2300      	movs	r3, #0
 800ab10:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800ab14:	f7f5 ffe0 	bl	8000ad8 <__aeabi_dcmpeq>
 800ab18:	b9d8      	cbnz	r0, 800ab52 <_printf_float+0x432>
 800ab1a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ab1e:	f108 0201 	add.w	r2, r8, #1
 800ab22:	4631      	mov	r1, r6
 800ab24:	4628      	mov	r0, r5
 800ab26:	47b8      	blx	r7
 800ab28:	3001      	adds	r0, #1
 800ab2a:	d10e      	bne.n	800ab4a <_printf_float+0x42a>
 800ab2c:	e657      	b.n	800a7de <_printf_float+0xbe>
 800ab2e:	2301      	movs	r3, #1
 800ab30:	4652      	mov	r2, sl
 800ab32:	4631      	mov	r1, r6
 800ab34:	4628      	mov	r0, r5
 800ab36:	47b8      	blx	r7
 800ab38:	3001      	adds	r0, #1
 800ab3a:	f43f ae50 	beq.w	800a7de <_printf_float+0xbe>
 800ab3e:	f108 0801 	add.w	r8, r8, #1
 800ab42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab44:	3b01      	subs	r3, #1
 800ab46:	4543      	cmp	r3, r8
 800ab48:	dcf1      	bgt.n	800ab2e <_printf_float+0x40e>
 800ab4a:	464b      	mov	r3, r9
 800ab4c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ab50:	e6da      	b.n	800a908 <_printf_float+0x1e8>
 800ab52:	f04f 0800 	mov.w	r8, #0
 800ab56:	f104 0a1a 	add.w	sl, r4, #26
 800ab5a:	e7f2      	b.n	800ab42 <_printf_float+0x422>
 800ab5c:	2301      	movs	r3, #1
 800ab5e:	4642      	mov	r2, r8
 800ab60:	e7df      	b.n	800ab22 <_printf_float+0x402>
 800ab62:	2301      	movs	r3, #1
 800ab64:	464a      	mov	r2, r9
 800ab66:	4631      	mov	r1, r6
 800ab68:	4628      	mov	r0, r5
 800ab6a:	47b8      	blx	r7
 800ab6c:	3001      	adds	r0, #1
 800ab6e:	f43f ae36 	beq.w	800a7de <_printf_float+0xbe>
 800ab72:	f108 0801 	add.w	r8, r8, #1
 800ab76:	68e3      	ldr	r3, [r4, #12]
 800ab78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab7a:	1a5b      	subs	r3, r3, r1
 800ab7c:	4543      	cmp	r3, r8
 800ab7e:	dcf0      	bgt.n	800ab62 <_printf_float+0x442>
 800ab80:	e6f8      	b.n	800a974 <_printf_float+0x254>
 800ab82:	f04f 0800 	mov.w	r8, #0
 800ab86:	f104 0919 	add.w	r9, r4, #25
 800ab8a:	e7f4      	b.n	800ab76 <_printf_float+0x456>

0800ab8c <_printf_common>:
 800ab8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab90:	4616      	mov	r6, r2
 800ab92:	4699      	mov	r9, r3
 800ab94:	688a      	ldr	r2, [r1, #8]
 800ab96:	690b      	ldr	r3, [r1, #16]
 800ab98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	bfb8      	it	lt
 800aba0:	4613      	movlt	r3, r2
 800aba2:	6033      	str	r3, [r6, #0]
 800aba4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aba8:	4607      	mov	r7, r0
 800abaa:	460c      	mov	r4, r1
 800abac:	b10a      	cbz	r2, 800abb2 <_printf_common+0x26>
 800abae:	3301      	adds	r3, #1
 800abb0:	6033      	str	r3, [r6, #0]
 800abb2:	6823      	ldr	r3, [r4, #0]
 800abb4:	0699      	lsls	r1, r3, #26
 800abb6:	bf42      	ittt	mi
 800abb8:	6833      	ldrmi	r3, [r6, #0]
 800abba:	3302      	addmi	r3, #2
 800abbc:	6033      	strmi	r3, [r6, #0]
 800abbe:	6825      	ldr	r5, [r4, #0]
 800abc0:	f015 0506 	ands.w	r5, r5, #6
 800abc4:	d106      	bne.n	800abd4 <_printf_common+0x48>
 800abc6:	f104 0a19 	add.w	sl, r4, #25
 800abca:	68e3      	ldr	r3, [r4, #12]
 800abcc:	6832      	ldr	r2, [r6, #0]
 800abce:	1a9b      	subs	r3, r3, r2
 800abd0:	42ab      	cmp	r3, r5
 800abd2:	dc26      	bgt.n	800ac22 <_printf_common+0x96>
 800abd4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800abd8:	1e13      	subs	r3, r2, #0
 800abda:	6822      	ldr	r2, [r4, #0]
 800abdc:	bf18      	it	ne
 800abde:	2301      	movne	r3, #1
 800abe0:	0692      	lsls	r2, r2, #26
 800abe2:	d42b      	bmi.n	800ac3c <_printf_common+0xb0>
 800abe4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800abe8:	4649      	mov	r1, r9
 800abea:	4638      	mov	r0, r7
 800abec:	47c0      	blx	r8
 800abee:	3001      	adds	r0, #1
 800abf0:	d01e      	beq.n	800ac30 <_printf_common+0xa4>
 800abf2:	6823      	ldr	r3, [r4, #0]
 800abf4:	6922      	ldr	r2, [r4, #16]
 800abf6:	f003 0306 	and.w	r3, r3, #6
 800abfa:	2b04      	cmp	r3, #4
 800abfc:	bf02      	ittt	eq
 800abfe:	68e5      	ldreq	r5, [r4, #12]
 800ac00:	6833      	ldreq	r3, [r6, #0]
 800ac02:	1aed      	subeq	r5, r5, r3
 800ac04:	68a3      	ldr	r3, [r4, #8]
 800ac06:	bf0c      	ite	eq
 800ac08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac0c:	2500      	movne	r5, #0
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	bfc4      	itt	gt
 800ac12:	1a9b      	subgt	r3, r3, r2
 800ac14:	18ed      	addgt	r5, r5, r3
 800ac16:	2600      	movs	r6, #0
 800ac18:	341a      	adds	r4, #26
 800ac1a:	42b5      	cmp	r5, r6
 800ac1c:	d11a      	bne.n	800ac54 <_printf_common+0xc8>
 800ac1e:	2000      	movs	r0, #0
 800ac20:	e008      	b.n	800ac34 <_printf_common+0xa8>
 800ac22:	2301      	movs	r3, #1
 800ac24:	4652      	mov	r2, sl
 800ac26:	4649      	mov	r1, r9
 800ac28:	4638      	mov	r0, r7
 800ac2a:	47c0      	blx	r8
 800ac2c:	3001      	adds	r0, #1
 800ac2e:	d103      	bne.n	800ac38 <_printf_common+0xac>
 800ac30:	f04f 30ff 	mov.w	r0, #4294967295
 800ac34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac38:	3501      	adds	r5, #1
 800ac3a:	e7c6      	b.n	800abca <_printf_common+0x3e>
 800ac3c:	18e1      	adds	r1, r4, r3
 800ac3e:	1c5a      	adds	r2, r3, #1
 800ac40:	2030      	movs	r0, #48	; 0x30
 800ac42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ac46:	4422      	add	r2, r4
 800ac48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ac4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ac50:	3302      	adds	r3, #2
 800ac52:	e7c7      	b.n	800abe4 <_printf_common+0x58>
 800ac54:	2301      	movs	r3, #1
 800ac56:	4622      	mov	r2, r4
 800ac58:	4649      	mov	r1, r9
 800ac5a:	4638      	mov	r0, r7
 800ac5c:	47c0      	blx	r8
 800ac5e:	3001      	adds	r0, #1
 800ac60:	d0e6      	beq.n	800ac30 <_printf_common+0xa4>
 800ac62:	3601      	adds	r6, #1
 800ac64:	e7d9      	b.n	800ac1a <_printf_common+0x8e>
	...

0800ac68 <_printf_i>:
 800ac68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac6c:	7e0f      	ldrb	r7, [r1, #24]
 800ac6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ac70:	2f78      	cmp	r7, #120	; 0x78
 800ac72:	4691      	mov	r9, r2
 800ac74:	4680      	mov	r8, r0
 800ac76:	460c      	mov	r4, r1
 800ac78:	469a      	mov	sl, r3
 800ac7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ac7e:	d807      	bhi.n	800ac90 <_printf_i+0x28>
 800ac80:	2f62      	cmp	r7, #98	; 0x62
 800ac82:	d80a      	bhi.n	800ac9a <_printf_i+0x32>
 800ac84:	2f00      	cmp	r7, #0
 800ac86:	f000 80d4 	beq.w	800ae32 <_printf_i+0x1ca>
 800ac8a:	2f58      	cmp	r7, #88	; 0x58
 800ac8c:	f000 80c0 	beq.w	800ae10 <_printf_i+0x1a8>
 800ac90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ac98:	e03a      	b.n	800ad10 <_printf_i+0xa8>
 800ac9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ac9e:	2b15      	cmp	r3, #21
 800aca0:	d8f6      	bhi.n	800ac90 <_printf_i+0x28>
 800aca2:	a101      	add	r1, pc, #4	; (adr r1, 800aca8 <_printf_i+0x40>)
 800aca4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aca8:	0800ad01 	.word	0x0800ad01
 800acac:	0800ad15 	.word	0x0800ad15
 800acb0:	0800ac91 	.word	0x0800ac91
 800acb4:	0800ac91 	.word	0x0800ac91
 800acb8:	0800ac91 	.word	0x0800ac91
 800acbc:	0800ac91 	.word	0x0800ac91
 800acc0:	0800ad15 	.word	0x0800ad15
 800acc4:	0800ac91 	.word	0x0800ac91
 800acc8:	0800ac91 	.word	0x0800ac91
 800accc:	0800ac91 	.word	0x0800ac91
 800acd0:	0800ac91 	.word	0x0800ac91
 800acd4:	0800ae19 	.word	0x0800ae19
 800acd8:	0800ad41 	.word	0x0800ad41
 800acdc:	0800add3 	.word	0x0800add3
 800ace0:	0800ac91 	.word	0x0800ac91
 800ace4:	0800ac91 	.word	0x0800ac91
 800ace8:	0800ae3b 	.word	0x0800ae3b
 800acec:	0800ac91 	.word	0x0800ac91
 800acf0:	0800ad41 	.word	0x0800ad41
 800acf4:	0800ac91 	.word	0x0800ac91
 800acf8:	0800ac91 	.word	0x0800ac91
 800acfc:	0800addb 	.word	0x0800addb
 800ad00:	682b      	ldr	r3, [r5, #0]
 800ad02:	1d1a      	adds	r2, r3, #4
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	602a      	str	r2, [r5, #0]
 800ad08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ad0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ad10:	2301      	movs	r3, #1
 800ad12:	e09f      	b.n	800ae54 <_printf_i+0x1ec>
 800ad14:	6820      	ldr	r0, [r4, #0]
 800ad16:	682b      	ldr	r3, [r5, #0]
 800ad18:	0607      	lsls	r7, r0, #24
 800ad1a:	f103 0104 	add.w	r1, r3, #4
 800ad1e:	6029      	str	r1, [r5, #0]
 800ad20:	d501      	bpl.n	800ad26 <_printf_i+0xbe>
 800ad22:	681e      	ldr	r6, [r3, #0]
 800ad24:	e003      	b.n	800ad2e <_printf_i+0xc6>
 800ad26:	0646      	lsls	r6, r0, #25
 800ad28:	d5fb      	bpl.n	800ad22 <_printf_i+0xba>
 800ad2a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ad2e:	2e00      	cmp	r6, #0
 800ad30:	da03      	bge.n	800ad3a <_printf_i+0xd2>
 800ad32:	232d      	movs	r3, #45	; 0x2d
 800ad34:	4276      	negs	r6, r6
 800ad36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad3a:	485a      	ldr	r0, [pc, #360]	; (800aea4 <_printf_i+0x23c>)
 800ad3c:	230a      	movs	r3, #10
 800ad3e:	e012      	b.n	800ad66 <_printf_i+0xfe>
 800ad40:	682b      	ldr	r3, [r5, #0]
 800ad42:	6820      	ldr	r0, [r4, #0]
 800ad44:	1d19      	adds	r1, r3, #4
 800ad46:	6029      	str	r1, [r5, #0]
 800ad48:	0605      	lsls	r5, r0, #24
 800ad4a:	d501      	bpl.n	800ad50 <_printf_i+0xe8>
 800ad4c:	681e      	ldr	r6, [r3, #0]
 800ad4e:	e002      	b.n	800ad56 <_printf_i+0xee>
 800ad50:	0641      	lsls	r1, r0, #25
 800ad52:	d5fb      	bpl.n	800ad4c <_printf_i+0xe4>
 800ad54:	881e      	ldrh	r6, [r3, #0]
 800ad56:	4853      	ldr	r0, [pc, #332]	; (800aea4 <_printf_i+0x23c>)
 800ad58:	2f6f      	cmp	r7, #111	; 0x6f
 800ad5a:	bf0c      	ite	eq
 800ad5c:	2308      	moveq	r3, #8
 800ad5e:	230a      	movne	r3, #10
 800ad60:	2100      	movs	r1, #0
 800ad62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ad66:	6865      	ldr	r5, [r4, #4]
 800ad68:	60a5      	str	r5, [r4, #8]
 800ad6a:	2d00      	cmp	r5, #0
 800ad6c:	bfa2      	ittt	ge
 800ad6e:	6821      	ldrge	r1, [r4, #0]
 800ad70:	f021 0104 	bicge.w	r1, r1, #4
 800ad74:	6021      	strge	r1, [r4, #0]
 800ad76:	b90e      	cbnz	r6, 800ad7c <_printf_i+0x114>
 800ad78:	2d00      	cmp	r5, #0
 800ad7a:	d04b      	beq.n	800ae14 <_printf_i+0x1ac>
 800ad7c:	4615      	mov	r5, r2
 800ad7e:	fbb6 f1f3 	udiv	r1, r6, r3
 800ad82:	fb03 6711 	mls	r7, r3, r1, r6
 800ad86:	5dc7      	ldrb	r7, [r0, r7]
 800ad88:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ad8c:	4637      	mov	r7, r6
 800ad8e:	42bb      	cmp	r3, r7
 800ad90:	460e      	mov	r6, r1
 800ad92:	d9f4      	bls.n	800ad7e <_printf_i+0x116>
 800ad94:	2b08      	cmp	r3, #8
 800ad96:	d10b      	bne.n	800adb0 <_printf_i+0x148>
 800ad98:	6823      	ldr	r3, [r4, #0]
 800ad9a:	07de      	lsls	r6, r3, #31
 800ad9c:	d508      	bpl.n	800adb0 <_printf_i+0x148>
 800ad9e:	6923      	ldr	r3, [r4, #16]
 800ada0:	6861      	ldr	r1, [r4, #4]
 800ada2:	4299      	cmp	r1, r3
 800ada4:	bfde      	ittt	le
 800ada6:	2330      	movle	r3, #48	; 0x30
 800ada8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800adac:	f105 35ff 	addle.w	r5, r5, #4294967295
 800adb0:	1b52      	subs	r2, r2, r5
 800adb2:	6122      	str	r2, [r4, #16]
 800adb4:	f8cd a000 	str.w	sl, [sp]
 800adb8:	464b      	mov	r3, r9
 800adba:	aa03      	add	r2, sp, #12
 800adbc:	4621      	mov	r1, r4
 800adbe:	4640      	mov	r0, r8
 800adc0:	f7ff fee4 	bl	800ab8c <_printf_common>
 800adc4:	3001      	adds	r0, #1
 800adc6:	d14a      	bne.n	800ae5e <_printf_i+0x1f6>
 800adc8:	f04f 30ff 	mov.w	r0, #4294967295
 800adcc:	b004      	add	sp, #16
 800adce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800add2:	6823      	ldr	r3, [r4, #0]
 800add4:	f043 0320 	orr.w	r3, r3, #32
 800add8:	6023      	str	r3, [r4, #0]
 800adda:	4833      	ldr	r0, [pc, #204]	; (800aea8 <_printf_i+0x240>)
 800addc:	2778      	movs	r7, #120	; 0x78
 800adde:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ade2:	6823      	ldr	r3, [r4, #0]
 800ade4:	6829      	ldr	r1, [r5, #0]
 800ade6:	061f      	lsls	r7, r3, #24
 800ade8:	f851 6b04 	ldr.w	r6, [r1], #4
 800adec:	d402      	bmi.n	800adf4 <_printf_i+0x18c>
 800adee:	065f      	lsls	r7, r3, #25
 800adf0:	bf48      	it	mi
 800adf2:	b2b6      	uxthmi	r6, r6
 800adf4:	07df      	lsls	r7, r3, #31
 800adf6:	bf48      	it	mi
 800adf8:	f043 0320 	orrmi.w	r3, r3, #32
 800adfc:	6029      	str	r1, [r5, #0]
 800adfe:	bf48      	it	mi
 800ae00:	6023      	strmi	r3, [r4, #0]
 800ae02:	b91e      	cbnz	r6, 800ae0c <_printf_i+0x1a4>
 800ae04:	6823      	ldr	r3, [r4, #0]
 800ae06:	f023 0320 	bic.w	r3, r3, #32
 800ae0a:	6023      	str	r3, [r4, #0]
 800ae0c:	2310      	movs	r3, #16
 800ae0e:	e7a7      	b.n	800ad60 <_printf_i+0xf8>
 800ae10:	4824      	ldr	r0, [pc, #144]	; (800aea4 <_printf_i+0x23c>)
 800ae12:	e7e4      	b.n	800adde <_printf_i+0x176>
 800ae14:	4615      	mov	r5, r2
 800ae16:	e7bd      	b.n	800ad94 <_printf_i+0x12c>
 800ae18:	682b      	ldr	r3, [r5, #0]
 800ae1a:	6826      	ldr	r6, [r4, #0]
 800ae1c:	6961      	ldr	r1, [r4, #20]
 800ae1e:	1d18      	adds	r0, r3, #4
 800ae20:	6028      	str	r0, [r5, #0]
 800ae22:	0635      	lsls	r5, r6, #24
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	d501      	bpl.n	800ae2c <_printf_i+0x1c4>
 800ae28:	6019      	str	r1, [r3, #0]
 800ae2a:	e002      	b.n	800ae32 <_printf_i+0x1ca>
 800ae2c:	0670      	lsls	r0, r6, #25
 800ae2e:	d5fb      	bpl.n	800ae28 <_printf_i+0x1c0>
 800ae30:	8019      	strh	r1, [r3, #0]
 800ae32:	2300      	movs	r3, #0
 800ae34:	6123      	str	r3, [r4, #16]
 800ae36:	4615      	mov	r5, r2
 800ae38:	e7bc      	b.n	800adb4 <_printf_i+0x14c>
 800ae3a:	682b      	ldr	r3, [r5, #0]
 800ae3c:	1d1a      	adds	r2, r3, #4
 800ae3e:	602a      	str	r2, [r5, #0]
 800ae40:	681d      	ldr	r5, [r3, #0]
 800ae42:	6862      	ldr	r2, [r4, #4]
 800ae44:	2100      	movs	r1, #0
 800ae46:	4628      	mov	r0, r5
 800ae48:	f7f5 f9ca 	bl	80001e0 <memchr>
 800ae4c:	b108      	cbz	r0, 800ae52 <_printf_i+0x1ea>
 800ae4e:	1b40      	subs	r0, r0, r5
 800ae50:	6060      	str	r0, [r4, #4]
 800ae52:	6863      	ldr	r3, [r4, #4]
 800ae54:	6123      	str	r3, [r4, #16]
 800ae56:	2300      	movs	r3, #0
 800ae58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae5c:	e7aa      	b.n	800adb4 <_printf_i+0x14c>
 800ae5e:	6923      	ldr	r3, [r4, #16]
 800ae60:	462a      	mov	r2, r5
 800ae62:	4649      	mov	r1, r9
 800ae64:	4640      	mov	r0, r8
 800ae66:	47d0      	blx	sl
 800ae68:	3001      	adds	r0, #1
 800ae6a:	d0ad      	beq.n	800adc8 <_printf_i+0x160>
 800ae6c:	6823      	ldr	r3, [r4, #0]
 800ae6e:	079b      	lsls	r3, r3, #30
 800ae70:	d413      	bmi.n	800ae9a <_printf_i+0x232>
 800ae72:	68e0      	ldr	r0, [r4, #12]
 800ae74:	9b03      	ldr	r3, [sp, #12]
 800ae76:	4298      	cmp	r0, r3
 800ae78:	bfb8      	it	lt
 800ae7a:	4618      	movlt	r0, r3
 800ae7c:	e7a6      	b.n	800adcc <_printf_i+0x164>
 800ae7e:	2301      	movs	r3, #1
 800ae80:	4632      	mov	r2, r6
 800ae82:	4649      	mov	r1, r9
 800ae84:	4640      	mov	r0, r8
 800ae86:	47d0      	blx	sl
 800ae88:	3001      	adds	r0, #1
 800ae8a:	d09d      	beq.n	800adc8 <_printf_i+0x160>
 800ae8c:	3501      	adds	r5, #1
 800ae8e:	68e3      	ldr	r3, [r4, #12]
 800ae90:	9903      	ldr	r1, [sp, #12]
 800ae92:	1a5b      	subs	r3, r3, r1
 800ae94:	42ab      	cmp	r3, r5
 800ae96:	dcf2      	bgt.n	800ae7e <_printf_i+0x216>
 800ae98:	e7eb      	b.n	800ae72 <_printf_i+0x20a>
 800ae9a:	2500      	movs	r5, #0
 800ae9c:	f104 0619 	add.w	r6, r4, #25
 800aea0:	e7f5      	b.n	800ae8e <_printf_i+0x226>
 800aea2:	bf00      	nop
 800aea4:	080102ce 	.word	0x080102ce
 800aea8:	080102df 	.word	0x080102df

0800aeac <std>:
 800aeac:	2300      	movs	r3, #0
 800aeae:	b510      	push	{r4, lr}
 800aeb0:	4604      	mov	r4, r0
 800aeb2:	e9c0 3300 	strd	r3, r3, [r0]
 800aeb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aeba:	6083      	str	r3, [r0, #8]
 800aebc:	8181      	strh	r1, [r0, #12]
 800aebe:	6643      	str	r3, [r0, #100]	; 0x64
 800aec0:	81c2      	strh	r2, [r0, #14]
 800aec2:	6183      	str	r3, [r0, #24]
 800aec4:	4619      	mov	r1, r3
 800aec6:	2208      	movs	r2, #8
 800aec8:	305c      	adds	r0, #92	; 0x5c
 800aeca:	f000 f92e 	bl	800b12a <memset>
 800aece:	4b0d      	ldr	r3, [pc, #52]	; (800af04 <std+0x58>)
 800aed0:	6263      	str	r3, [r4, #36]	; 0x24
 800aed2:	4b0d      	ldr	r3, [pc, #52]	; (800af08 <std+0x5c>)
 800aed4:	62a3      	str	r3, [r4, #40]	; 0x28
 800aed6:	4b0d      	ldr	r3, [pc, #52]	; (800af0c <std+0x60>)
 800aed8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aeda:	4b0d      	ldr	r3, [pc, #52]	; (800af10 <std+0x64>)
 800aedc:	6323      	str	r3, [r4, #48]	; 0x30
 800aede:	4b0d      	ldr	r3, [pc, #52]	; (800af14 <std+0x68>)
 800aee0:	6224      	str	r4, [r4, #32]
 800aee2:	429c      	cmp	r4, r3
 800aee4:	d006      	beq.n	800aef4 <std+0x48>
 800aee6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800aeea:	4294      	cmp	r4, r2
 800aeec:	d002      	beq.n	800aef4 <std+0x48>
 800aeee:	33d0      	adds	r3, #208	; 0xd0
 800aef0:	429c      	cmp	r4, r3
 800aef2:	d105      	bne.n	800af00 <std+0x54>
 800aef4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800aef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aefc:	f000 b992 	b.w	800b224 <__retarget_lock_init_recursive>
 800af00:	bd10      	pop	{r4, pc}
 800af02:	bf00      	nop
 800af04:	0800b071 	.word	0x0800b071
 800af08:	0800b093 	.word	0x0800b093
 800af0c:	0800b0cb 	.word	0x0800b0cb
 800af10:	0800b0ef 	.word	0x0800b0ef
 800af14:	200018ac 	.word	0x200018ac

0800af18 <stdio_exit_handler>:
 800af18:	4a02      	ldr	r2, [pc, #8]	; (800af24 <stdio_exit_handler+0xc>)
 800af1a:	4903      	ldr	r1, [pc, #12]	; (800af28 <stdio_exit_handler+0x10>)
 800af1c:	4803      	ldr	r0, [pc, #12]	; (800af2c <stdio_exit_handler+0x14>)
 800af1e:	f000 b869 	b.w	800aff4 <_fwalk_sglue>
 800af22:	bf00      	nop
 800af24:	200006b8 	.word	0x200006b8
 800af28:	0800cbf1 	.word	0x0800cbf1
 800af2c:	200006c4 	.word	0x200006c4

0800af30 <cleanup_stdio>:
 800af30:	6841      	ldr	r1, [r0, #4]
 800af32:	4b0c      	ldr	r3, [pc, #48]	; (800af64 <cleanup_stdio+0x34>)
 800af34:	4299      	cmp	r1, r3
 800af36:	b510      	push	{r4, lr}
 800af38:	4604      	mov	r4, r0
 800af3a:	d001      	beq.n	800af40 <cleanup_stdio+0x10>
 800af3c:	f001 fe58 	bl	800cbf0 <_fflush_r>
 800af40:	68a1      	ldr	r1, [r4, #8]
 800af42:	4b09      	ldr	r3, [pc, #36]	; (800af68 <cleanup_stdio+0x38>)
 800af44:	4299      	cmp	r1, r3
 800af46:	d002      	beq.n	800af4e <cleanup_stdio+0x1e>
 800af48:	4620      	mov	r0, r4
 800af4a:	f001 fe51 	bl	800cbf0 <_fflush_r>
 800af4e:	68e1      	ldr	r1, [r4, #12]
 800af50:	4b06      	ldr	r3, [pc, #24]	; (800af6c <cleanup_stdio+0x3c>)
 800af52:	4299      	cmp	r1, r3
 800af54:	d004      	beq.n	800af60 <cleanup_stdio+0x30>
 800af56:	4620      	mov	r0, r4
 800af58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af5c:	f001 be48 	b.w	800cbf0 <_fflush_r>
 800af60:	bd10      	pop	{r4, pc}
 800af62:	bf00      	nop
 800af64:	200018ac 	.word	0x200018ac
 800af68:	20001914 	.word	0x20001914
 800af6c:	2000197c 	.word	0x2000197c

0800af70 <global_stdio_init.part.0>:
 800af70:	b510      	push	{r4, lr}
 800af72:	4b0b      	ldr	r3, [pc, #44]	; (800afa0 <global_stdio_init.part.0+0x30>)
 800af74:	4c0b      	ldr	r4, [pc, #44]	; (800afa4 <global_stdio_init.part.0+0x34>)
 800af76:	4a0c      	ldr	r2, [pc, #48]	; (800afa8 <global_stdio_init.part.0+0x38>)
 800af78:	601a      	str	r2, [r3, #0]
 800af7a:	4620      	mov	r0, r4
 800af7c:	2200      	movs	r2, #0
 800af7e:	2104      	movs	r1, #4
 800af80:	f7ff ff94 	bl	800aeac <std>
 800af84:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800af88:	2201      	movs	r2, #1
 800af8a:	2109      	movs	r1, #9
 800af8c:	f7ff ff8e 	bl	800aeac <std>
 800af90:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800af94:	2202      	movs	r2, #2
 800af96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af9a:	2112      	movs	r1, #18
 800af9c:	f7ff bf86 	b.w	800aeac <std>
 800afa0:	200019e4 	.word	0x200019e4
 800afa4:	200018ac 	.word	0x200018ac
 800afa8:	0800af19 	.word	0x0800af19

0800afac <__sfp_lock_acquire>:
 800afac:	4801      	ldr	r0, [pc, #4]	; (800afb4 <__sfp_lock_acquire+0x8>)
 800afae:	f000 b93a 	b.w	800b226 <__retarget_lock_acquire_recursive>
 800afb2:	bf00      	nop
 800afb4:	200019ed 	.word	0x200019ed

0800afb8 <__sfp_lock_release>:
 800afb8:	4801      	ldr	r0, [pc, #4]	; (800afc0 <__sfp_lock_release+0x8>)
 800afba:	f000 b935 	b.w	800b228 <__retarget_lock_release_recursive>
 800afbe:	bf00      	nop
 800afc0:	200019ed 	.word	0x200019ed

0800afc4 <__sinit>:
 800afc4:	b510      	push	{r4, lr}
 800afc6:	4604      	mov	r4, r0
 800afc8:	f7ff fff0 	bl	800afac <__sfp_lock_acquire>
 800afcc:	6a23      	ldr	r3, [r4, #32]
 800afce:	b11b      	cbz	r3, 800afd8 <__sinit+0x14>
 800afd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afd4:	f7ff bff0 	b.w	800afb8 <__sfp_lock_release>
 800afd8:	4b04      	ldr	r3, [pc, #16]	; (800afec <__sinit+0x28>)
 800afda:	6223      	str	r3, [r4, #32]
 800afdc:	4b04      	ldr	r3, [pc, #16]	; (800aff0 <__sinit+0x2c>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d1f5      	bne.n	800afd0 <__sinit+0xc>
 800afe4:	f7ff ffc4 	bl	800af70 <global_stdio_init.part.0>
 800afe8:	e7f2      	b.n	800afd0 <__sinit+0xc>
 800afea:	bf00      	nop
 800afec:	0800af31 	.word	0x0800af31
 800aff0:	200019e4 	.word	0x200019e4

0800aff4 <_fwalk_sglue>:
 800aff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aff8:	4607      	mov	r7, r0
 800affa:	4688      	mov	r8, r1
 800affc:	4614      	mov	r4, r2
 800affe:	2600      	movs	r6, #0
 800b000:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b004:	f1b9 0901 	subs.w	r9, r9, #1
 800b008:	d505      	bpl.n	800b016 <_fwalk_sglue+0x22>
 800b00a:	6824      	ldr	r4, [r4, #0]
 800b00c:	2c00      	cmp	r4, #0
 800b00e:	d1f7      	bne.n	800b000 <_fwalk_sglue+0xc>
 800b010:	4630      	mov	r0, r6
 800b012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b016:	89ab      	ldrh	r3, [r5, #12]
 800b018:	2b01      	cmp	r3, #1
 800b01a:	d907      	bls.n	800b02c <_fwalk_sglue+0x38>
 800b01c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b020:	3301      	adds	r3, #1
 800b022:	d003      	beq.n	800b02c <_fwalk_sglue+0x38>
 800b024:	4629      	mov	r1, r5
 800b026:	4638      	mov	r0, r7
 800b028:	47c0      	blx	r8
 800b02a:	4306      	orrs	r6, r0
 800b02c:	3568      	adds	r5, #104	; 0x68
 800b02e:	e7e9      	b.n	800b004 <_fwalk_sglue+0x10>

0800b030 <siprintf>:
 800b030:	b40e      	push	{r1, r2, r3}
 800b032:	b500      	push	{lr}
 800b034:	b09c      	sub	sp, #112	; 0x70
 800b036:	ab1d      	add	r3, sp, #116	; 0x74
 800b038:	9002      	str	r0, [sp, #8]
 800b03a:	9006      	str	r0, [sp, #24]
 800b03c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b040:	4809      	ldr	r0, [pc, #36]	; (800b068 <siprintf+0x38>)
 800b042:	9107      	str	r1, [sp, #28]
 800b044:	9104      	str	r1, [sp, #16]
 800b046:	4909      	ldr	r1, [pc, #36]	; (800b06c <siprintf+0x3c>)
 800b048:	f853 2b04 	ldr.w	r2, [r3], #4
 800b04c:	9105      	str	r1, [sp, #20]
 800b04e:	6800      	ldr	r0, [r0, #0]
 800b050:	9301      	str	r3, [sp, #4]
 800b052:	a902      	add	r1, sp, #8
 800b054:	f001 fc48 	bl	800c8e8 <_svfiprintf_r>
 800b058:	9b02      	ldr	r3, [sp, #8]
 800b05a:	2200      	movs	r2, #0
 800b05c:	701a      	strb	r2, [r3, #0]
 800b05e:	b01c      	add	sp, #112	; 0x70
 800b060:	f85d eb04 	ldr.w	lr, [sp], #4
 800b064:	b003      	add	sp, #12
 800b066:	4770      	bx	lr
 800b068:	20000710 	.word	0x20000710
 800b06c:	ffff0208 	.word	0xffff0208

0800b070 <__sread>:
 800b070:	b510      	push	{r4, lr}
 800b072:	460c      	mov	r4, r1
 800b074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b078:	f000 f886 	bl	800b188 <_read_r>
 800b07c:	2800      	cmp	r0, #0
 800b07e:	bfab      	itete	ge
 800b080:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b082:	89a3      	ldrhlt	r3, [r4, #12]
 800b084:	181b      	addge	r3, r3, r0
 800b086:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b08a:	bfac      	ite	ge
 800b08c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b08e:	81a3      	strhlt	r3, [r4, #12]
 800b090:	bd10      	pop	{r4, pc}

0800b092 <__swrite>:
 800b092:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b096:	461f      	mov	r7, r3
 800b098:	898b      	ldrh	r3, [r1, #12]
 800b09a:	05db      	lsls	r3, r3, #23
 800b09c:	4605      	mov	r5, r0
 800b09e:	460c      	mov	r4, r1
 800b0a0:	4616      	mov	r6, r2
 800b0a2:	d505      	bpl.n	800b0b0 <__swrite+0x1e>
 800b0a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0a8:	2302      	movs	r3, #2
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	f000 f85a 	bl	800b164 <_lseek_r>
 800b0b0:	89a3      	ldrh	r3, [r4, #12]
 800b0b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b0ba:	81a3      	strh	r3, [r4, #12]
 800b0bc:	4632      	mov	r2, r6
 800b0be:	463b      	mov	r3, r7
 800b0c0:	4628      	mov	r0, r5
 800b0c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0c6:	f000 b871 	b.w	800b1ac <_write_r>

0800b0ca <__sseek>:
 800b0ca:	b510      	push	{r4, lr}
 800b0cc:	460c      	mov	r4, r1
 800b0ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0d2:	f000 f847 	bl	800b164 <_lseek_r>
 800b0d6:	1c43      	adds	r3, r0, #1
 800b0d8:	89a3      	ldrh	r3, [r4, #12]
 800b0da:	bf15      	itete	ne
 800b0dc:	6560      	strne	r0, [r4, #84]	; 0x54
 800b0de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b0e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b0e6:	81a3      	strheq	r3, [r4, #12]
 800b0e8:	bf18      	it	ne
 800b0ea:	81a3      	strhne	r3, [r4, #12]
 800b0ec:	bd10      	pop	{r4, pc}

0800b0ee <__sclose>:
 800b0ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0f2:	f000 b827 	b.w	800b144 <_close_r>

0800b0f6 <memmove>:
 800b0f6:	4288      	cmp	r0, r1
 800b0f8:	b510      	push	{r4, lr}
 800b0fa:	eb01 0402 	add.w	r4, r1, r2
 800b0fe:	d902      	bls.n	800b106 <memmove+0x10>
 800b100:	4284      	cmp	r4, r0
 800b102:	4623      	mov	r3, r4
 800b104:	d807      	bhi.n	800b116 <memmove+0x20>
 800b106:	1e43      	subs	r3, r0, #1
 800b108:	42a1      	cmp	r1, r4
 800b10a:	d008      	beq.n	800b11e <memmove+0x28>
 800b10c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b110:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b114:	e7f8      	b.n	800b108 <memmove+0x12>
 800b116:	4402      	add	r2, r0
 800b118:	4601      	mov	r1, r0
 800b11a:	428a      	cmp	r2, r1
 800b11c:	d100      	bne.n	800b120 <memmove+0x2a>
 800b11e:	bd10      	pop	{r4, pc}
 800b120:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b124:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b128:	e7f7      	b.n	800b11a <memmove+0x24>

0800b12a <memset>:
 800b12a:	4402      	add	r2, r0
 800b12c:	4603      	mov	r3, r0
 800b12e:	4293      	cmp	r3, r2
 800b130:	d100      	bne.n	800b134 <memset+0xa>
 800b132:	4770      	bx	lr
 800b134:	f803 1b01 	strb.w	r1, [r3], #1
 800b138:	e7f9      	b.n	800b12e <memset+0x4>
	...

0800b13c <_localeconv_r>:
 800b13c:	4800      	ldr	r0, [pc, #0]	; (800b140 <_localeconv_r+0x4>)
 800b13e:	4770      	bx	lr
 800b140:	20000804 	.word	0x20000804

0800b144 <_close_r>:
 800b144:	b538      	push	{r3, r4, r5, lr}
 800b146:	4d06      	ldr	r5, [pc, #24]	; (800b160 <_close_r+0x1c>)
 800b148:	2300      	movs	r3, #0
 800b14a:	4604      	mov	r4, r0
 800b14c:	4608      	mov	r0, r1
 800b14e:	602b      	str	r3, [r5, #0]
 800b150:	f7f7 fd81 	bl	8002c56 <_close>
 800b154:	1c43      	adds	r3, r0, #1
 800b156:	d102      	bne.n	800b15e <_close_r+0x1a>
 800b158:	682b      	ldr	r3, [r5, #0]
 800b15a:	b103      	cbz	r3, 800b15e <_close_r+0x1a>
 800b15c:	6023      	str	r3, [r4, #0]
 800b15e:	bd38      	pop	{r3, r4, r5, pc}
 800b160:	200019e8 	.word	0x200019e8

0800b164 <_lseek_r>:
 800b164:	b538      	push	{r3, r4, r5, lr}
 800b166:	4d07      	ldr	r5, [pc, #28]	; (800b184 <_lseek_r+0x20>)
 800b168:	4604      	mov	r4, r0
 800b16a:	4608      	mov	r0, r1
 800b16c:	4611      	mov	r1, r2
 800b16e:	2200      	movs	r2, #0
 800b170:	602a      	str	r2, [r5, #0]
 800b172:	461a      	mov	r2, r3
 800b174:	f7f7 fd96 	bl	8002ca4 <_lseek>
 800b178:	1c43      	adds	r3, r0, #1
 800b17a:	d102      	bne.n	800b182 <_lseek_r+0x1e>
 800b17c:	682b      	ldr	r3, [r5, #0]
 800b17e:	b103      	cbz	r3, 800b182 <_lseek_r+0x1e>
 800b180:	6023      	str	r3, [r4, #0]
 800b182:	bd38      	pop	{r3, r4, r5, pc}
 800b184:	200019e8 	.word	0x200019e8

0800b188 <_read_r>:
 800b188:	b538      	push	{r3, r4, r5, lr}
 800b18a:	4d07      	ldr	r5, [pc, #28]	; (800b1a8 <_read_r+0x20>)
 800b18c:	4604      	mov	r4, r0
 800b18e:	4608      	mov	r0, r1
 800b190:	4611      	mov	r1, r2
 800b192:	2200      	movs	r2, #0
 800b194:	602a      	str	r2, [r5, #0]
 800b196:	461a      	mov	r2, r3
 800b198:	f7f7 fd24 	bl	8002be4 <_read>
 800b19c:	1c43      	adds	r3, r0, #1
 800b19e:	d102      	bne.n	800b1a6 <_read_r+0x1e>
 800b1a0:	682b      	ldr	r3, [r5, #0]
 800b1a2:	b103      	cbz	r3, 800b1a6 <_read_r+0x1e>
 800b1a4:	6023      	str	r3, [r4, #0]
 800b1a6:	bd38      	pop	{r3, r4, r5, pc}
 800b1a8:	200019e8 	.word	0x200019e8

0800b1ac <_write_r>:
 800b1ac:	b538      	push	{r3, r4, r5, lr}
 800b1ae:	4d07      	ldr	r5, [pc, #28]	; (800b1cc <_write_r+0x20>)
 800b1b0:	4604      	mov	r4, r0
 800b1b2:	4608      	mov	r0, r1
 800b1b4:	4611      	mov	r1, r2
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	602a      	str	r2, [r5, #0]
 800b1ba:	461a      	mov	r2, r3
 800b1bc:	f7f7 fd2f 	bl	8002c1e <_write>
 800b1c0:	1c43      	adds	r3, r0, #1
 800b1c2:	d102      	bne.n	800b1ca <_write_r+0x1e>
 800b1c4:	682b      	ldr	r3, [r5, #0]
 800b1c6:	b103      	cbz	r3, 800b1ca <_write_r+0x1e>
 800b1c8:	6023      	str	r3, [r4, #0]
 800b1ca:	bd38      	pop	{r3, r4, r5, pc}
 800b1cc:	200019e8 	.word	0x200019e8

0800b1d0 <__errno>:
 800b1d0:	4b01      	ldr	r3, [pc, #4]	; (800b1d8 <__errno+0x8>)
 800b1d2:	6818      	ldr	r0, [r3, #0]
 800b1d4:	4770      	bx	lr
 800b1d6:	bf00      	nop
 800b1d8:	20000710 	.word	0x20000710

0800b1dc <__libc_init_array>:
 800b1dc:	b570      	push	{r4, r5, r6, lr}
 800b1de:	4d0d      	ldr	r5, [pc, #52]	; (800b214 <__libc_init_array+0x38>)
 800b1e0:	4c0d      	ldr	r4, [pc, #52]	; (800b218 <__libc_init_array+0x3c>)
 800b1e2:	1b64      	subs	r4, r4, r5
 800b1e4:	10a4      	asrs	r4, r4, #2
 800b1e6:	2600      	movs	r6, #0
 800b1e8:	42a6      	cmp	r6, r4
 800b1ea:	d109      	bne.n	800b200 <__libc_init_array+0x24>
 800b1ec:	4d0b      	ldr	r5, [pc, #44]	; (800b21c <__libc_init_array+0x40>)
 800b1ee:	4c0c      	ldr	r4, [pc, #48]	; (800b220 <__libc_init_array+0x44>)
 800b1f0:	f002 f87a 	bl	800d2e8 <_init>
 800b1f4:	1b64      	subs	r4, r4, r5
 800b1f6:	10a4      	asrs	r4, r4, #2
 800b1f8:	2600      	movs	r6, #0
 800b1fa:	42a6      	cmp	r6, r4
 800b1fc:	d105      	bne.n	800b20a <__libc_init_array+0x2e>
 800b1fe:	bd70      	pop	{r4, r5, r6, pc}
 800b200:	f855 3b04 	ldr.w	r3, [r5], #4
 800b204:	4798      	blx	r3
 800b206:	3601      	adds	r6, #1
 800b208:	e7ee      	b.n	800b1e8 <__libc_init_array+0xc>
 800b20a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b20e:	4798      	blx	r3
 800b210:	3601      	adds	r6, #1
 800b212:	e7f2      	b.n	800b1fa <__libc_init_array+0x1e>
 800b214:	08010634 	.word	0x08010634
 800b218:	08010634 	.word	0x08010634
 800b21c:	08010634 	.word	0x08010634
 800b220:	08010638 	.word	0x08010638

0800b224 <__retarget_lock_init_recursive>:
 800b224:	4770      	bx	lr

0800b226 <__retarget_lock_acquire_recursive>:
 800b226:	4770      	bx	lr

0800b228 <__retarget_lock_release_recursive>:
 800b228:	4770      	bx	lr

0800b22a <memcpy>:
 800b22a:	440a      	add	r2, r1
 800b22c:	4291      	cmp	r1, r2
 800b22e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b232:	d100      	bne.n	800b236 <memcpy+0xc>
 800b234:	4770      	bx	lr
 800b236:	b510      	push	{r4, lr}
 800b238:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b23c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b240:	4291      	cmp	r1, r2
 800b242:	d1f9      	bne.n	800b238 <memcpy+0xe>
 800b244:	bd10      	pop	{r4, pc}

0800b246 <quorem>:
 800b246:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b24a:	6903      	ldr	r3, [r0, #16]
 800b24c:	690c      	ldr	r4, [r1, #16]
 800b24e:	42a3      	cmp	r3, r4
 800b250:	4607      	mov	r7, r0
 800b252:	db7e      	blt.n	800b352 <quorem+0x10c>
 800b254:	3c01      	subs	r4, #1
 800b256:	f101 0814 	add.w	r8, r1, #20
 800b25a:	f100 0514 	add.w	r5, r0, #20
 800b25e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b262:	9301      	str	r3, [sp, #4]
 800b264:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b268:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b26c:	3301      	adds	r3, #1
 800b26e:	429a      	cmp	r2, r3
 800b270:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b274:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b278:	fbb2 f6f3 	udiv	r6, r2, r3
 800b27c:	d331      	bcc.n	800b2e2 <quorem+0x9c>
 800b27e:	f04f 0e00 	mov.w	lr, #0
 800b282:	4640      	mov	r0, r8
 800b284:	46ac      	mov	ip, r5
 800b286:	46f2      	mov	sl, lr
 800b288:	f850 2b04 	ldr.w	r2, [r0], #4
 800b28c:	b293      	uxth	r3, r2
 800b28e:	fb06 e303 	mla	r3, r6, r3, lr
 800b292:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b296:	0c1a      	lsrs	r2, r3, #16
 800b298:	b29b      	uxth	r3, r3
 800b29a:	ebaa 0303 	sub.w	r3, sl, r3
 800b29e:	f8dc a000 	ldr.w	sl, [ip]
 800b2a2:	fa13 f38a 	uxtah	r3, r3, sl
 800b2a6:	fb06 220e 	mla	r2, r6, lr, r2
 800b2aa:	9300      	str	r3, [sp, #0]
 800b2ac:	9b00      	ldr	r3, [sp, #0]
 800b2ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b2b2:	b292      	uxth	r2, r2
 800b2b4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b2b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b2bc:	f8bd 3000 	ldrh.w	r3, [sp]
 800b2c0:	4581      	cmp	r9, r0
 800b2c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b2c6:	f84c 3b04 	str.w	r3, [ip], #4
 800b2ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b2ce:	d2db      	bcs.n	800b288 <quorem+0x42>
 800b2d0:	f855 300b 	ldr.w	r3, [r5, fp]
 800b2d4:	b92b      	cbnz	r3, 800b2e2 <quorem+0x9c>
 800b2d6:	9b01      	ldr	r3, [sp, #4]
 800b2d8:	3b04      	subs	r3, #4
 800b2da:	429d      	cmp	r5, r3
 800b2dc:	461a      	mov	r2, r3
 800b2de:	d32c      	bcc.n	800b33a <quorem+0xf4>
 800b2e0:	613c      	str	r4, [r7, #16]
 800b2e2:	4638      	mov	r0, r7
 800b2e4:	f001 f9a6 	bl	800c634 <__mcmp>
 800b2e8:	2800      	cmp	r0, #0
 800b2ea:	db22      	blt.n	800b332 <quorem+0xec>
 800b2ec:	3601      	adds	r6, #1
 800b2ee:	4629      	mov	r1, r5
 800b2f0:	2000      	movs	r0, #0
 800b2f2:	f858 2b04 	ldr.w	r2, [r8], #4
 800b2f6:	f8d1 c000 	ldr.w	ip, [r1]
 800b2fa:	b293      	uxth	r3, r2
 800b2fc:	1ac3      	subs	r3, r0, r3
 800b2fe:	0c12      	lsrs	r2, r2, #16
 800b300:	fa13 f38c 	uxtah	r3, r3, ip
 800b304:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b308:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b30c:	b29b      	uxth	r3, r3
 800b30e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b312:	45c1      	cmp	r9, r8
 800b314:	f841 3b04 	str.w	r3, [r1], #4
 800b318:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b31c:	d2e9      	bcs.n	800b2f2 <quorem+0xac>
 800b31e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b322:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b326:	b922      	cbnz	r2, 800b332 <quorem+0xec>
 800b328:	3b04      	subs	r3, #4
 800b32a:	429d      	cmp	r5, r3
 800b32c:	461a      	mov	r2, r3
 800b32e:	d30a      	bcc.n	800b346 <quorem+0x100>
 800b330:	613c      	str	r4, [r7, #16]
 800b332:	4630      	mov	r0, r6
 800b334:	b003      	add	sp, #12
 800b336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b33a:	6812      	ldr	r2, [r2, #0]
 800b33c:	3b04      	subs	r3, #4
 800b33e:	2a00      	cmp	r2, #0
 800b340:	d1ce      	bne.n	800b2e0 <quorem+0x9a>
 800b342:	3c01      	subs	r4, #1
 800b344:	e7c9      	b.n	800b2da <quorem+0x94>
 800b346:	6812      	ldr	r2, [r2, #0]
 800b348:	3b04      	subs	r3, #4
 800b34a:	2a00      	cmp	r2, #0
 800b34c:	d1f0      	bne.n	800b330 <quorem+0xea>
 800b34e:	3c01      	subs	r4, #1
 800b350:	e7eb      	b.n	800b32a <quorem+0xe4>
 800b352:	2000      	movs	r0, #0
 800b354:	e7ee      	b.n	800b334 <quorem+0xee>
	...

0800b358 <_dtoa_r>:
 800b358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b35c:	ed2d 8b04 	vpush	{d8-d9}
 800b360:	69c5      	ldr	r5, [r0, #28]
 800b362:	b093      	sub	sp, #76	; 0x4c
 800b364:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b368:	ec57 6b10 	vmov	r6, r7, d0
 800b36c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b370:	9107      	str	r1, [sp, #28]
 800b372:	4604      	mov	r4, r0
 800b374:	920a      	str	r2, [sp, #40]	; 0x28
 800b376:	930d      	str	r3, [sp, #52]	; 0x34
 800b378:	b975      	cbnz	r5, 800b398 <_dtoa_r+0x40>
 800b37a:	2010      	movs	r0, #16
 800b37c:	f000 fe2a 	bl	800bfd4 <malloc>
 800b380:	4602      	mov	r2, r0
 800b382:	61e0      	str	r0, [r4, #28]
 800b384:	b920      	cbnz	r0, 800b390 <_dtoa_r+0x38>
 800b386:	4bae      	ldr	r3, [pc, #696]	; (800b640 <_dtoa_r+0x2e8>)
 800b388:	21ef      	movs	r1, #239	; 0xef
 800b38a:	48ae      	ldr	r0, [pc, #696]	; (800b644 <_dtoa_r+0x2ec>)
 800b38c:	f001 fc68 	bl	800cc60 <__assert_func>
 800b390:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b394:	6005      	str	r5, [r0, #0]
 800b396:	60c5      	str	r5, [r0, #12]
 800b398:	69e3      	ldr	r3, [r4, #28]
 800b39a:	6819      	ldr	r1, [r3, #0]
 800b39c:	b151      	cbz	r1, 800b3b4 <_dtoa_r+0x5c>
 800b39e:	685a      	ldr	r2, [r3, #4]
 800b3a0:	604a      	str	r2, [r1, #4]
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	4093      	lsls	r3, r2
 800b3a6:	608b      	str	r3, [r1, #8]
 800b3a8:	4620      	mov	r0, r4
 800b3aa:	f000 ff07 	bl	800c1bc <_Bfree>
 800b3ae:	69e3      	ldr	r3, [r4, #28]
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	601a      	str	r2, [r3, #0]
 800b3b4:	1e3b      	subs	r3, r7, #0
 800b3b6:	bfbb      	ittet	lt
 800b3b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b3bc:	9303      	strlt	r3, [sp, #12]
 800b3be:	2300      	movge	r3, #0
 800b3c0:	2201      	movlt	r2, #1
 800b3c2:	bfac      	ite	ge
 800b3c4:	f8c8 3000 	strge.w	r3, [r8]
 800b3c8:	f8c8 2000 	strlt.w	r2, [r8]
 800b3cc:	4b9e      	ldr	r3, [pc, #632]	; (800b648 <_dtoa_r+0x2f0>)
 800b3ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b3d2:	ea33 0308 	bics.w	r3, r3, r8
 800b3d6:	d11b      	bne.n	800b410 <_dtoa_r+0xb8>
 800b3d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b3da:	f242 730f 	movw	r3, #9999	; 0x270f
 800b3de:	6013      	str	r3, [r2, #0]
 800b3e0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b3e4:	4333      	orrs	r3, r6
 800b3e6:	f000 8593 	beq.w	800bf10 <_dtoa_r+0xbb8>
 800b3ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b3ec:	b963      	cbnz	r3, 800b408 <_dtoa_r+0xb0>
 800b3ee:	4b97      	ldr	r3, [pc, #604]	; (800b64c <_dtoa_r+0x2f4>)
 800b3f0:	e027      	b.n	800b442 <_dtoa_r+0xea>
 800b3f2:	4b97      	ldr	r3, [pc, #604]	; (800b650 <_dtoa_r+0x2f8>)
 800b3f4:	9300      	str	r3, [sp, #0]
 800b3f6:	3308      	adds	r3, #8
 800b3f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b3fa:	6013      	str	r3, [r2, #0]
 800b3fc:	9800      	ldr	r0, [sp, #0]
 800b3fe:	b013      	add	sp, #76	; 0x4c
 800b400:	ecbd 8b04 	vpop	{d8-d9}
 800b404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b408:	4b90      	ldr	r3, [pc, #576]	; (800b64c <_dtoa_r+0x2f4>)
 800b40a:	9300      	str	r3, [sp, #0]
 800b40c:	3303      	adds	r3, #3
 800b40e:	e7f3      	b.n	800b3f8 <_dtoa_r+0xa0>
 800b410:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b414:	2200      	movs	r2, #0
 800b416:	ec51 0b17 	vmov	r0, r1, d7
 800b41a:	eeb0 8a47 	vmov.f32	s16, s14
 800b41e:	eef0 8a67 	vmov.f32	s17, s15
 800b422:	2300      	movs	r3, #0
 800b424:	f7f5 fb58 	bl	8000ad8 <__aeabi_dcmpeq>
 800b428:	4681      	mov	r9, r0
 800b42a:	b160      	cbz	r0, 800b446 <_dtoa_r+0xee>
 800b42c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b42e:	2301      	movs	r3, #1
 800b430:	6013      	str	r3, [r2, #0]
 800b432:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b434:	2b00      	cmp	r3, #0
 800b436:	f000 8568 	beq.w	800bf0a <_dtoa_r+0xbb2>
 800b43a:	4b86      	ldr	r3, [pc, #536]	; (800b654 <_dtoa_r+0x2fc>)
 800b43c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b43e:	6013      	str	r3, [r2, #0]
 800b440:	3b01      	subs	r3, #1
 800b442:	9300      	str	r3, [sp, #0]
 800b444:	e7da      	b.n	800b3fc <_dtoa_r+0xa4>
 800b446:	aa10      	add	r2, sp, #64	; 0x40
 800b448:	a911      	add	r1, sp, #68	; 0x44
 800b44a:	4620      	mov	r0, r4
 800b44c:	eeb0 0a48 	vmov.f32	s0, s16
 800b450:	eef0 0a68 	vmov.f32	s1, s17
 800b454:	f001 f994 	bl	800c780 <__d2b>
 800b458:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b45c:	4682      	mov	sl, r0
 800b45e:	2d00      	cmp	r5, #0
 800b460:	d07f      	beq.n	800b562 <_dtoa_r+0x20a>
 800b462:	ee18 3a90 	vmov	r3, s17
 800b466:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b46a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b46e:	ec51 0b18 	vmov	r0, r1, d8
 800b472:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b476:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b47a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b47e:	4619      	mov	r1, r3
 800b480:	2200      	movs	r2, #0
 800b482:	4b75      	ldr	r3, [pc, #468]	; (800b658 <_dtoa_r+0x300>)
 800b484:	f7f4 ff08 	bl	8000298 <__aeabi_dsub>
 800b488:	a367      	add	r3, pc, #412	; (adr r3, 800b628 <_dtoa_r+0x2d0>)
 800b48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b48e:	f7f5 f8bb 	bl	8000608 <__aeabi_dmul>
 800b492:	a367      	add	r3, pc, #412	; (adr r3, 800b630 <_dtoa_r+0x2d8>)
 800b494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b498:	f7f4 ff00 	bl	800029c <__adddf3>
 800b49c:	4606      	mov	r6, r0
 800b49e:	4628      	mov	r0, r5
 800b4a0:	460f      	mov	r7, r1
 800b4a2:	f7f5 f847 	bl	8000534 <__aeabi_i2d>
 800b4a6:	a364      	add	r3, pc, #400	; (adr r3, 800b638 <_dtoa_r+0x2e0>)
 800b4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ac:	f7f5 f8ac 	bl	8000608 <__aeabi_dmul>
 800b4b0:	4602      	mov	r2, r0
 800b4b2:	460b      	mov	r3, r1
 800b4b4:	4630      	mov	r0, r6
 800b4b6:	4639      	mov	r1, r7
 800b4b8:	f7f4 fef0 	bl	800029c <__adddf3>
 800b4bc:	4606      	mov	r6, r0
 800b4be:	460f      	mov	r7, r1
 800b4c0:	f7f5 fb52 	bl	8000b68 <__aeabi_d2iz>
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	4683      	mov	fp, r0
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	4630      	mov	r0, r6
 800b4cc:	4639      	mov	r1, r7
 800b4ce:	f7f5 fb0d 	bl	8000aec <__aeabi_dcmplt>
 800b4d2:	b148      	cbz	r0, 800b4e8 <_dtoa_r+0x190>
 800b4d4:	4658      	mov	r0, fp
 800b4d6:	f7f5 f82d 	bl	8000534 <__aeabi_i2d>
 800b4da:	4632      	mov	r2, r6
 800b4dc:	463b      	mov	r3, r7
 800b4de:	f7f5 fafb 	bl	8000ad8 <__aeabi_dcmpeq>
 800b4e2:	b908      	cbnz	r0, 800b4e8 <_dtoa_r+0x190>
 800b4e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b4e8:	f1bb 0f16 	cmp.w	fp, #22
 800b4ec:	d857      	bhi.n	800b59e <_dtoa_r+0x246>
 800b4ee:	4b5b      	ldr	r3, [pc, #364]	; (800b65c <_dtoa_r+0x304>)
 800b4f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f8:	ec51 0b18 	vmov	r0, r1, d8
 800b4fc:	f7f5 faf6 	bl	8000aec <__aeabi_dcmplt>
 800b500:	2800      	cmp	r0, #0
 800b502:	d04e      	beq.n	800b5a2 <_dtoa_r+0x24a>
 800b504:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b508:	2300      	movs	r3, #0
 800b50a:	930c      	str	r3, [sp, #48]	; 0x30
 800b50c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b50e:	1b5b      	subs	r3, r3, r5
 800b510:	1e5a      	subs	r2, r3, #1
 800b512:	bf45      	ittet	mi
 800b514:	f1c3 0301 	rsbmi	r3, r3, #1
 800b518:	9305      	strmi	r3, [sp, #20]
 800b51a:	2300      	movpl	r3, #0
 800b51c:	2300      	movmi	r3, #0
 800b51e:	9206      	str	r2, [sp, #24]
 800b520:	bf54      	ite	pl
 800b522:	9305      	strpl	r3, [sp, #20]
 800b524:	9306      	strmi	r3, [sp, #24]
 800b526:	f1bb 0f00 	cmp.w	fp, #0
 800b52a:	db3c      	blt.n	800b5a6 <_dtoa_r+0x24e>
 800b52c:	9b06      	ldr	r3, [sp, #24]
 800b52e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b532:	445b      	add	r3, fp
 800b534:	9306      	str	r3, [sp, #24]
 800b536:	2300      	movs	r3, #0
 800b538:	9308      	str	r3, [sp, #32]
 800b53a:	9b07      	ldr	r3, [sp, #28]
 800b53c:	2b09      	cmp	r3, #9
 800b53e:	d868      	bhi.n	800b612 <_dtoa_r+0x2ba>
 800b540:	2b05      	cmp	r3, #5
 800b542:	bfc4      	itt	gt
 800b544:	3b04      	subgt	r3, #4
 800b546:	9307      	strgt	r3, [sp, #28]
 800b548:	9b07      	ldr	r3, [sp, #28]
 800b54a:	f1a3 0302 	sub.w	r3, r3, #2
 800b54e:	bfcc      	ite	gt
 800b550:	2500      	movgt	r5, #0
 800b552:	2501      	movle	r5, #1
 800b554:	2b03      	cmp	r3, #3
 800b556:	f200 8085 	bhi.w	800b664 <_dtoa_r+0x30c>
 800b55a:	e8df f003 	tbb	[pc, r3]
 800b55e:	3b2e      	.short	0x3b2e
 800b560:	5839      	.short	0x5839
 800b562:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b566:	441d      	add	r5, r3
 800b568:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b56c:	2b20      	cmp	r3, #32
 800b56e:	bfc1      	itttt	gt
 800b570:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b574:	fa08 f803 	lslgt.w	r8, r8, r3
 800b578:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b57c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b580:	bfd6      	itet	le
 800b582:	f1c3 0320 	rsble	r3, r3, #32
 800b586:	ea48 0003 	orrgt.w	r0, r8, r3
 800b58a:	fa06 f003 	lslle.w	r0, r6, r3
 800b58e:	f7f4 ffc1 	bl	8000514 <__aeabi_ui2d>
 800b592:	2201      	movs	r2, #1
 800b594:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800b598:	3d01      	subs	r5, #1
 800b59a:	920e      	str	r2, [sp, #56]	; 0x38
 800b59c:	e76f      	b.n	800b47e <_dtoa_r+0x126>
 800b59e:	2301      	movs	r3, #1
 800b5a0:	e7b3      	b.n	800b50a <_dtoa_r+0x1b2>
 800b5a2:	900c      	str	r0, [sp, #48]	; 0x30
 800b5a4:	e7b2      	b.n	800b50c <_dtoa_r+0x1b4>
 800b5a6:	9b05      	ldr	r3, [sp, #20]
 800b5a8:	eba3 030b 	sub.w	r3, r3, fp
 800b5ac:	9305      	str	r3, [sp, #20]
 800b5ae:	f1cb 0300 	rsb	r3, fp, #0
 800b5b2:	9308      	str	r3, [sp, #32]
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	930b      	str	r3, [sp, #44]	; 0x2c
 800b5b8:	e7bf      	b.n	800b53a <_dtoa_r+0x1e2>
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	9309      	str	r3, [sp, #36]	; 0x24
 800b5be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	dc52      	bgt.n	800b66a <_dtoa_r+0x312>
 800b5c4:	2301      	movs	r3, #1
 800b5c6:	9301      	str	r3, [sp, #4]
 800b5c8:	9304      	str	r3, [sp, #16]
 800b5ca:	461a      	mov	r2, r3
 800b5cc:	920a      	str	r2, [sp, #40]	; 0x28
 800b5ce:	e00b      	b.n	800b5e8 <_dtoa_r+0x290>
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	e7f3      	b.n	800b5bc <_dtoa_r+0x264>
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	9309      	str	r3, [sp, #36]	; 0x24
 800b5d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5da:	445b      	add	r3, fp
 800b5dc:	9301      	str	r3, [sp, #4]
 800b5de:	3301      	adds	r3, #1
 800b5e0:	2b01      	cmp	r3, #1
 800b5e2:	9304      	str	r3, [sp, #16]
 800b5e4:	bfb8      	it	lt
 800b5e6:	2301      	movlt	r3, #1
 800b5e8:	69e0      	ldr	r0, [r4, #28]
 800b5ea:	2100      	movs	r1, #0
 800b5ec:	2204      	movs	r2, #4
 800b5ee:	f102 0614 	add.w	r6, r2, #20
 800b5f2:	429e      	cmp	r6, r3
 800b5f4:	d93d      	bls.n	800b672 <_dtoa_r+0x31a>
 800b5f6:	6041      	str	r1, [r0, #4]
 800b5f8:	4620      	mov	r0, r4
 800b5fa:	f000 fd9f 	bl	800c13c <_Balloc>
 800b5fe:	9000      	str	r0, [sp, #0]
 800b600:	2800      	cmp	r0, #0
 800b602:	d139      	bne.n	800b678 <_dtoa_r+0x320>
 800b604:	4b16      	ldr	r3, [pc, #88]	; (800b660 <_dtoa_r+0x308>)
 800b606:	4602      	mov	r2, r0
 800b608:	f240 11af 	movw	r1, #431	; 0x1af
 800b60c:	e6bd      	b.n	800b38a <_dtoa_r+0x32>
 800b60e:	2301      	movs	r3, #1
 800b610:	e7e1      	b.n	800b5d6 <_dtoa_r+0x27e>
 800b612:	2501      	movs	r5, #1
 800b614:	2300      	movs	r3, #0
 800b616:	9307      	str	r3, [sp, #28]
 800b618:	9509      	str	r5, [sp, #36]	; 0x24
 800b61a:	f04f 33ff 	mov.w	r3, #4294967295
 800b61e:	9301      	str	r3, [sp, #4]
 800b620:	9304      	str	r3, [sp, #16]
 800b622:	2200      	movs	r2, #0
 800b624:	2312      	movs	r3, #18
 800b626:	e7d1      	b.n	800b5cc <_dtoa_r+0x274>
 800b628:	636f4361 	.word	0x636f4361
 800b62c:	3fd287a7 	.word	0x3fd287a7
 800b630:	8b60c8b3 	.word	0x8b60c8b3
 800b634:	3fc68a28 	.word	0x3fc68a28
 800b638:	509f79fb 	.word	0x509f79fb
 800b63c:	3fd34413 	.word	0x3fd34413
 800b640:	080102fd 	.word	0x080102fd
 800b644:	08010314 	.word	0x08010314
 800b648:	7ff00000 	.word	0x7ff00000
 800b64c:	080102f9 	.word	0x080102f9
 800b650:	080102f0 	.word	0x080102f0
 800b654:	080102cd 	.word	0x080102cd
 800b658:	3ff80000 	.word	0x3ff80000
 800b65c:	08010400 	.word	0x08010400
 800b660:	0801036c 	.word	0x0801036c
 800b664:	2301      	movs	r3, #1
 800b666:	9309      	str	r3, [sp, #36]	; 0x24
 800b668:	e7d7      	b.n	800b61a <_dtoa_r+0x2c2>
 800b66a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b66c:	9301      	str	r3, [sp, #4]
 800b66e:	9304      	str	r3, [sp, #16]
 800b670:	e7ba      	b.n	800b5e8 <_dtoa_r+0x290>
 800b672:	3101      	adds	r1, #1
 800b674:	0052      	lsls	r2, r2, #1
 800b676:	e7ba      	b.n	800b5ee <_dtoa_r+0x296>
 800b678:	69e3      	ldr	r3, [r4, #28]
 800b67a:	9a00      	ldr	r2, [sp, #0]
 800b67c:	601a      	str	r2, [r3, #0]
 800b67e:	9b04      	ldr	r3, [sp, #16]
 800b680:	2b0e      	cmp	r3, #14
 800b682:	f200 80a8 	bhi.w	800b7d6 <_dtoa_r+0x47e>
 800b686:	2d00      	cmp	r5, #0
 800b688:	f000 80a5 	beq.w	800b7d6 <_dtoa_r+0x47e>
 800b68c:	f1bb 0f00 	cmp.w	fp, #0
 800b690:	dd38      	ble.n	800b704 <_dtoa_r+0x3ac>
 800b692:	4bc0      	ldr	r3, [pc, #768]	; (800b994 <_dtoa_r+0x63c>)
 800b694:	f00b 020f 	and.w	r2, fp, #15
 800b698:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b69c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b6a0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b6a4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800b6a8:	d019      	beq.n	800b6de <_dtoa_r+0x386>
 800b6aa:	4bbb      	ldr	r3, [pc, #748]	; (800b998 <_dtoa_r+0x640>)
 800b6ac:	ec51 0b18 	vmov	r0, r1, d8
 800b6b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b6b4:	f7f5 f8d2 	bl	800085c <__aeabi_ddiv>
 800b6b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6bc:	f008 080f 	and.w	r8, r8, #15
 800b6c0:	2503      	movs	r5, #3
 800b6c2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800b998 <_dtoa_r+0x640>
 800b6c6:	f1b8 0f00 	cmp.w	r8, #0
 800b6ca:	d10a      	bne.n	800b6e2 <_dtoa_r+0x38a>
 800b6cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6d0:	4632      	mov	r2, r6
 800b6d2:	463b      	mov	r3, r7
 800b6d4:	f7f5 f8c2 	bl	800085c <__aeabi_ddiv>
 800b6d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6dc:	e02b      	b.n	800b736 <_dtoa_r+0x3de>
 800b6de:	2502      	movs	r5, #2
 800b6e0:	e7ef      	b.n	800b6c2 <_dtoa_r+0x36a>
 800b6e2:	f018 0f01 	tst.w	r8, #1
 800b6e6:	d008      	beq.n	800b6fa <_dtoa_r+0x3a2>
 800b6e8:	4630      	mov	r0, r6
 800b6ea:	4639      	mov	r1, r7
 800b6ec:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b6f0:	f7f4 ff8a 	bl	8000608 <__aeabi_dmul>
 800b6f4:	3501      	adds	r5, #1
 800b6f6:	4606      	mov	r6, r0
 800b6f8:	460f      	mov	r7, r1
 800b6fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b6fe:	f109 0908 	add.w	r9, r9, #8
 800b702:	e7e0      	b.n	800b6c6 <_dtoa_r+0x36e>
 800b704:	f000 809f 	beq.w	800b846 <_dtoa_r+0x4ee>
 800b708:	f1cb 0600 	rsb	r6, fp, #0
 800b70c:	4ba1      	ldr	r3, [pc, #644]	; (800b994 <_dtoa_r+0x63c>)
 800b70e:	4fa2      	ldr	r7, [pc, #648]	; (800b998 <_dtoa_r+0x640>)
 800b710:	f006 020f 	and.w	r2, r6, #15
 800b714:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b71c:	ec51 0b18 	vmov	r0, r1, d8
 800b720:	f7f4 ff72 	bl	8000608 <__aeabi_dmul>
 800b724:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b728:	1136      	asrs	r6, r6, #4
 800b72a:	2300      	movs	r3, #0
 800b72c:	2502      	movs	r5, #2
 800b72e:	2e00      	cmp	r6, #0
 800b730:	d17e      	bne.n	800b830 <_dtoa_r+0x4d8>
 800b732:	2b00      	cmp	r3, #0
 800b734:	d1d0      	bne.n	800b6d8 <_dtoa_r+0x380>
 800b736:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b738:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	f000 8084 	beq.w	800b84a <_dtoa_r+0x4f2>
 800b742:	4b96      	ldr	r3, [pc, #600]	; (800b99c <_dtoa_r+0x644>)
 800b744:	2200      	movs	r2, #0
 800b746:	4640      	mov	r0, r8
 800b748:	4649      	mov	r1, r9
 800b74a:	f7f5 f9cf 	bl	8000aec <__aeabi_dcmplt>
 800b74e:	2800      	cmp	r0, #0
 800b750:	d07b      	beq.n	800b84a <_dtoa_r+0x4f2>
 800b752:	9b04      	ldr	r3, [sp, #16]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d078      	beq.n	800b84a <_dtoa_r+0x4f2>
 800b758:	9b01      	ldr	r3, [sp, #4]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	dd39      	ble.n	800b7d2 <_dtoa_r+0x47a>
 800b75e:	4b90      	ldr	r3, [pc, #576]	; (800b9a0 <_dtoa_r+0x648>)
 800b760:	2200      	movs	r2, #0
 800b762:	4640      	mov	r0, r8
 800b764:	4649      	mov	r1, r9
 800b766:	f7f4 ff4f 	bl	8000608 <__aeabi_dmul>
 800b76a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b76e:	9e01      	ldr	r6, [sp, #4]
 800b770:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b774:	3501      	adds	r5, #1
 800b776:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b77a:	4628      	mov	r0, r5
 800b77c:	f7f4 feda 	bl	8000534 <__aeabi_i2d>
 800b780:	4642      	mov	r2, r8
 800b782:	464b      	mov	r3, r9
 800b784:	f7f4 ff40 	bl	8000608 <__aeabi_dmul>
 800b788:	4b86      	ldr	r3, [pc, #536]	; (800b9a4 <_dtoa_r+0x64c>)
 800b78a:	2200      	movs	r2, #0
 800b78c:	f7f4 fd86 	bl	800029c <__adddf3>
 800b790:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b794:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b798:	9303      	str	r3, [sp, #12]
 800b79a:	2e00      	cmp	r6, #0
 800b79c:	d158      	bne.n	800b850 <_dtoa_r+0x4f8>
 800b79e:	4b82      	ldr	r3, [pc, #520]	; (800b9a8 <_dtoa_r+0x650>)
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	4640      	mov	r0, r8
 800b7a4:	4649      	mov	r1, r9
 800b7a6:	f7f4 fd77 	bl	8000298 <__aeabi_dsub>
 800b7aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b7ae:	4680      	mov	r8, r0
 800b7b0:	4689      	mov	r9, r1
 800b7b2:	f7f5 f9b9 	bl	8000b28 <__aeabi_dcmpgt>
 800b7b6:	2800      	cmp	r0, #0
 800b7b8:	f040 8296 	bne.w	800bce8 <_dtoa_r+0x990>
 800b7bc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b7c0:	4640      	mov	r0, r8
 800b7c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b7c6:	4649      	mov	r1, r9
 800b7c8:	f7f5 f990 	bl	8000aec <__aeabi_dcmplt>
 800b7cc:	2800      	cmp	r0, #0
 800b7ce:	f040 8289 	bne.w	800bce4 <_dtoa_r+0x98c>
 800b7d2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b7d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	f2c0 814e 	blt.w	800ba7a <_dtoa_r+0x722>
 800b7de:	f1bb 0f0e 	cmp.w	fp, #14
 800b7e2:	f300 814a 	bgt.w	800ba7a <_dtoa_r+0x722>
 800b7e6:	4b6b      	ldr	r3, [pc, #428]	; (800b994 <_dtoa_r+0x63c>)
 800b7e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b7ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b7f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	f280 80dc 	bge.w	800b9b0 <_dtoa_r+0x658>
 800b7f8:	9b04      	ldr	r3, [sp, #16]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	f300 80d8 	bgt.w	800b9b0 <_dtoa_r+0x658>
 800b800:	f040 826f 	bne.w	800bce2 <_dtoa_r+0x98a>
 800b804:	4b68      	ldr	r3, [pc, #416]	; (800b9a8 <_dtoa_r+0x650>)
 800b806:	2200      	movs	r2, #0
 800b808:	4640      	mov	r0, r8
 800b80a:	4649      	mov	r1, r9
 800b80c:	f7f4 fefc 	bl	8000608 <__aeabi_dmul>
 800b810:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b814:	f7f5 f97e 	bl	8000b14 <__aeabi_dcmpge>
 800b818:	9e04      	ldr	r6, [sp, #16]
 800b81a:	4637      	mov	r7, r6
 800b81c:	2800      	cmp	r0, #0
 800b81e:	f040 8245 	bne.w	800bcac <_dtoa_r+0x954>
 800b822:	9d00      	ldr	r5, [sp, #0]
 800b824:	2331      	movs	r3, #49	; 0x31
 800b826:	f805 3b01 	strb.w	r3, [r5], #1
 800b82a:	f10b 0b01 	add.w	fp, fp, #1
 800b82e:	e241      	b.n	800bcb4 <_dtoa_r+0x95c>
 800b830:	07f2      	lsls	r2, r6, #31
 800b832:	d505      	bpl.n	800b840 <_dtoa_r+0x4e8>
 800b834:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b838:	f7f4 fee6 	bl	8000608 <__aeabi_dmul>
 800b83c:	3501      	adds	r5, #1
 800b83e:	2301      	movs	r3, #1
 800b840:	1076      	asrs	r6, r6, #1
 800b842:	3708      	adds	r7, #8
 800b844:	e773      	b.n	800b72e <_dtoa_r+0x3d6>
 800b846:	2502      	movs	r5, #2
 800b848:	e775      	b.n	800b736 <_dtoa_r+0x3de>
 800b84a:	9e04      	ldr	r6, [sp, #16]
 800b84c:	465f      	mov	r7, fp
 800b84e:	e792      	b.n	800b776 <_dtoa_r+0x41e>
 800b850:	9900      	ldr	r1, [sp, #0]
 800b852:	4b50      	ldr	r3, [pc, #320]	; (800b994 <_dtoa_r+0x63c>)
 800b854:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b858:	4431      	add	r1, r6
 800b85a:	9102      	str	r1, [sp, #8]
 800b85c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b85e:	eeb0 9a47 	vmov.f32	s18, s14
 800b862:	eef0 9a67 	vmov.f32	s19, s15
 800b866:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b86a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b86e:	2900      	cmp	r1, #0
 800b870:	d044      	beq.n	800b8fc <_dtoa_r+0x5a4>
 800b872:	494e      	ldr	r1, [pc, #312]	; (800b9ac <_dtoa_r+0x654>)
 800b874:	2000      	movs	r0, #0
 800b876:	f7f4 fff1 	bl	800085c <__aeabi_ddiv>
 800b87a:	ec53 2b19 	vmov	r2, r3, d9
 800b87e:	f7f4 fd0b 	bl	8000298 <__aeabi_dsub>
 800b882:	9d00      	ldr	r5, [sp, #0]
 800b884:	ec41 0b19 	vmov	d9, r0, r1
 800b888:	4649      	mov	r1, r9
 800b88a:	4640      	mov	r0, r8
 800b88c:	f7f5 f96c 	bl	8000b68 <__aeabi_d2iz>
 800b890:	4606      	mov	r6, r0
 800b892:	f7f4 fe4f 	bl	8000534 <__aeabi_i2d>
 800b896:	4602      	mov	r2, r0
 800b898:	460b      	mov	r3, r1
 800b89a:	4640      	mov	r0, r8
 800b89c:	4649      	mov	r1, r9
 800b89e:	f7f4 fcfb 	bl	8000298 <__aeabi_dsub>
 800b8a2:	3630      	adds	r6, #48	; 0x30
 800b8a4:	f805 6b01 	strb.w	r6, [r5], #1
 800b8a8:	ec53 2b19 	vmov	r2, r3, d9
 800b8ac:	4680      	mov	r8, r0
 800b8ae:	4689      	mov	r9, r1
 800b8b0:	f7f5 f91c 	bl	8000aec <__aeabi_dcmplt>
 800b8b4:	2800      	cmp	r0, #0
 800b8b6:	d164      	bne.n	800b982 <_dtoa_r+0x62a>
 800b8b8:	4642      	mov	r2, r8
 800b8ba:	464b      	mov	r3, r9
 800b8bc:	4937      	ldr	r1, [pc, #220]	; (800b99c <_dtoa_r+0x644>)
 800b8be:	2000      	movs	r0, #0
 800b8c0:	f7f4 fcea 	bl	8000298 <__aeabi_dsub>
 800b8c4:	ec53 2b19 	vmov	r2, r3, d9
 800b8c8:	f7f5 f910 	bl	8000aec <__aeabi_dcmplt>
 800b8cc:	2800      	cmp	r0, #0
 800b8ce:	f040 80b6 	bne.w	800ba3e <_dtoa_r+0x6e6>
 800b8d2:	9b02      	ldr	r3, [sp, #8]
 800b8d4:	429d      	cmp	r5, r3
 800b8d6:	f43f af7c 	beq.w	800b7d2 <_dtoa_r+0x47a>
 800b8da:	4b31      	ldr	r3, [pc, #196]	; (800b9a0 <_dtoa_r+0x648>)
 800b8dc:	ec51 0b19 	vmov	r0, r1, d9
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	f7f4 fe91 	bl	8000608 <__aeabi_dmul>
 800b8e6:	4b2e      	ldr	r3, [pc, #184]	; (800b9a0 <_dtoa_r+0x648>)
 800b8e8:	ec41 0b19 	vmov	d9, r0, r1
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	4640      	mov	r0, r8
 800b8f0:	4649      	mov	r1, r9
 800b8f2:	f7f4 fe89 	bl	8000608 <__aeabi_dmul>
 800b8f6:	4680      	mov	r8, r0
 800b8f8:	4689      	mov	r9, r1
 800b8fa:	e7c5      	b.n	800b888 <_dtoa_r+0x530>
 800b8fc:	ec51 0b17 	vmov	r0, r1, d7
 800b900:	f7f4 fe82 	bl	8000608 <__aeabi_dmul>
 800b904:	9b02      	ldr	r3, [sp, #8]
 800b906:	9d00      	ldr	r5, [sp, #0]
 800b908:	930f      	str	r3, [sp, #60]	; 0x3c
 800b90a:	ec41 0b19 	vmov	d9, r0, r1
 800b90e:	4649      	mov	r1, r9
 800b910:	4640      	mov	r0, r8
 800b912:	f7f5 f929 	bl	8000b68 <__aeabi_d2iz>
 800b916:	4606      	mov	r6, r0
 800b918:	f7f4 fe0c 	bl	8000534 <__aeabi_i2d>
 800b91c:	3630      	adds	r6, #48	; 0x30
 800b91e:	4602      	mov	r2, r0
 800b920:	460b      	mov	r3, r1
 800b922:	4640      	mov	r0, r8
 800b924:	4649      	mov	r1, r9
 800b926:	f7f4 fcb7 	bl	8000298 <__aeabi_dsub>
 800b92a:	f805 6b01 	strb.w	r6, [r5], #1
 800b92e:	9b02      	ldr	r3, [sp, #8]
 800b930:	429d      	cmp	r5, r3
 800b932:	4680      	mov	r8, r0
 800b934:	4689      	mov	r9, r1
 800b936:	f04f 0200 	mov.w	r2, #0
 800b93a:	d124      	bne.n	800b986 <_dtoa_r+0x62e>
 800b93c:	4b1b      	ldr	r3, [pc, #108]	; (800b9ac <_dtoa_r+0x654>)
 800b93e:	ec51 0b19 	vmov	r0, r1, d9
 800b942:	f7f4 fcab 	bl	800029c <__adddf3>
 800b946:	4602      	mov	r2, r0
 800b948:	460b      	mov	r3, r1
 800b94a:	4640      	mov	r0, r8
 800b94c:	4649      	mov	r1, r9
 800b94e:	f7f5 f8eb 	bl	8000b28 <__aeabi_dcmpgt>
 800b952:	2800      	cmp	r0, #0
 800b954:	d173      	bne.n	800ba3e <_dtoa_r+0x6e6>
 800b956:	ec53 2b19 	vmov	r2, r3, d9
 800b95a:	4914      	ldr	r1, [pc, #80]	; (800b9ac <_dtoa_r+0x654>)
 800b95c:	2000      	movs	r0, #0
 800b95e:	f7f4 fc9b 	bl	8000298 <__aeabi_dsub>
 800b962:	4602      	mov	r2, r0
 800b964:	460b      	mov	r3, r1
 800b966:	4640      	mov	r0, r8
 800b968:	4649      	mov	r1, r9
 800b96a:	f7f5 f8bf 	bl	8000aec <__aeabi_dcmplt>
 800b96e:	2800      	cmp	r0, #0
 800b970:	f43f af2f 	beq.w	800b7d2 <_dtoa_r+0x47a>
 800b974:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b976:	1e6b      	subs	r3, r5, #1
 800b978:	930f      	str	r3, [sp, #60]	; 0x3c
 800b97a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b97e:	2b30      	cmp	r3, #48	; 0x30
 800b980:	d0f8      	beq.n	800b974 <_dtoa_r+0x61c>
 800b982:	46bb      	mov	fp, r7
 800b984:	e04a      	b.n	800ba1c <_dtoa_r+0x6c4>
 800b986:	4b06      	ldr	r3, [pc, #24]	; (800b9a0 <_dtoa_r+0x648>)
 800b988:	f7f4 fe3e 	bl	8000608 <__aeabi_dmul>
 800b98c:	4680      	mov	r8, r0
 800b98e:	4689      	mov	r9, r1
 800b990:	e7bd      	b.n	800b90e <_dtoa_r+0x5b6>
 800b992:	bf00      	nop
 800b994:	08010400 	.word	0x08010400
 800b998:	080103d8 	.word	0x080103d8
 800b99c:	3ff00000 	.word	0x3ff00000
 800b9a0:	40240000 	.word	0x40240000
 800b9a4:	401c0000 	.word	0x401c0000
 800b9a8:	40140000 	.word	0x40140000
 800b9ac:	3fe00000 	.word	0x3fe00000
 800b9b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b9b4:	9d00      	ldr	r5, [sp, #0]
 800b9b6:	4642      	mov	r2, r8
 800b9b8:	464b      	mov	r3, r9
 800b9ba:	4630      	mov	r0, r6
 800b9bc:	4639      	mov	r1, r7
 800b9be:	f7f4 ff4d 	bl	800085c <__aeabi_ddiv>
 800b9c2:	f7f5 f8d1 	bl	8000b68 <__aeabi_d2iz>
 800b9c6:	9001      	str	r0, [sp, #4]
 800b9c8:	f7f4 fdb4 	bl	8000534 <__aeabi_i2d>
 800b9cc:	4642      	mov	r2, r8
 800b9ce:	464b      	mov	r3, r9
 800b9d0:	f7f4 fe1a 	bl	8000608 <__aeabi_dmul>
 800b9d4:	4602      	mov	r2, r0
 800b9d6:	460b      	mov	r3, r1
 800b9d8:	4630      	mov	r0, r6
 800b9da:	4639      	mov	r1, r7
 800b9dc:	f7f4 fc5c 	bl	8000298 <__aeabi_dsub>
 800b9e0:	9e01      	ldr	r6, [sp, #4]
 800b9e2:	9f04      	ldr	r7, [sp, #16]
 800b9e4:	3630      	adds	r6, #48	; 0x30
 800b9e6:	f805 6b01 	strb.w	r6, [r5], #1
 800b9ea:	9e00      	ldr	r6, [sp, #0]
 800b9ec:	1bae      	subs	r6, r5, r6
 800b9ee:	42b7      	cmp	r7, r6
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	460b      	mov	r3, r1
 800b9f4:	d134      	bne.n	800ba60 <_dtoa_r+0x708>
 800b9f6:	f7f4 fc51 	bl	800029c <__adddf3>
 800b9fa:	4642      	mov	r2, r8
 800b9fc:	464b      	mov	r3, r9
 800b9fe:	4606      	mov	r6, r0
 800ba00:	460f      	mov	r7, r1
 800ba02:	f7f5 f891 	bl	8000b28 <__aeabi_dcmpgt>
 800ba06:	b9c8      	cbnz	r0, 800ba3c <_dtoa_r+0x6e4>
 800ba08:	4642      	mov	r2, r8
 800ba0a:	464b      	mov	r3, r9
 800ba0c:	4630      	mov	r0, r6
 800ba0e:	4639      	mov	r1, r7
 800ba10:	f7f5 f862 	bl	8000ad8 <__aeabi_dcmpeq>
 800ba14:	b110      	cbz	r0, 800ba1c <_dtoa_r+0x6c4>
 800ba16:	9b01      	ldr	r3, [sp, #4]
 800ba18:	07db      	lsls	r3, r3, #31
 800ba1a:	d40f      	bmi.n	800ba3c <_dtoa_r+0x6e4>
 800ba1c:	4651      	mov	r1, sl
 800ba1e:	4620      	mov	r0, r4
 800ba20:	f000 fbcc 	bl	800c1bc <_Bfree>
 800ba24:	2300      	movs	r3, #0
 800ba26:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ba28:	702b      	strb	r3, [r5, #0]
 800ba2a:	f10b 0301 	add.w	r3, fp, #1
 800ba2e:	6013      	str	r3, [r2, #0]
 800ba30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	f43f ace2 	beq.w	800b3fc <_dtoa_r+0xa4>
 800ba38:	601d      	str	r5, [r3, #0]
 800ba3a:	e4df      	b.n	800b3fc <_dtoa_r+0xa4>
 800ba3c:	465f      	mov	r7, fp
 800ba3e:	462b      	mov	r3, r5
 800ba40:	461d      	mov	r5, r3
 800ba42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba46:	2a39      	cmp	r2, #57	; 0x39
 800ba48:	d106      	bne.n	800ba58 <_dtoa_r+0x700>
 800ba4a:	9a00      	ldr	r2, [sp, #0]
 800ba4c:	429a      	cmp	r2, r3
 800ba4e:	d1f7      	bne.n	800ba40 <_dtoa_r+0x6e8>
 800ba50:	9900      	ldr	r1, [sp, #0]
 800ba52:	2230      	movs	r2, #48	; 0x30
 800ba54:	3701      	adds	r7, #1
 800ba56:	700a      	strb	r2, [r1, #0]
 800ba58:	781a      	ldrb	r2, [r3, #0]
 800ba5a:	3201      	adds	r2, #1
 800ba5c:	701a      	strb	r2, [r3, #0]
 800ba5e:	e790      	b.n	800b982 <_dtoa_r+0x62a>
 800ba60:	4ba3      	ldr	r3, [pc, #652]	; (800bcf0 <_dtoa_r+0x998>)
 800ba62:	2200      	movs	r2, #0
 800ba64:	f7f4 fdd0 	bl	8000608 <__aeabi_dmul>
 800ba68:	2200      	movs	r2, #0
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	4606      	mov	r6, r0
 800ba6e:	460f      	mov	r7, r1
 800ba70:	f7f5 f832 	bl	8000ad8 <__aeabi_dcmpeq>
 800ba74:	2800      	cmp	r0, #0
 800ba76:	d09e      	beq.n	800b9b6 <_dtoa_r+0x65e>
 800ba78:	e7d0      	b.n	800ba1c <_dtoa_r+0x6c4>
 800ba7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba7c:	2a00      	cmp	r2, #0
 800ba7e:	f000 80ca 	beq.w	800bc16 <_dtoa_r+0x8be>
 800ba82:	9a07      	ldr	r2, [sp, #28]
 800ba84:	2a01      	cmp	r2, #1
 800ba86:	f300 80ad 	bgt.w	800bbe4 <_dtoa_r+0x88c>
 800ba8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ba8c:	2a00      	cmp	r2, #0
 800ba8e:	f000 80a5 	beq.w	800bbdc <_dtoa_r+0x884>
 800ba92:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ba96:	9e08      	ldr	r6, [sp, #32]
 800ba98:	9d05      	ldr	r5, [sp, #20]
 800ba9a:	9a05      	ldr	r2, [sp, #20]
 800ba9c:	441a      	add	r2, r3
 800ba9e:	9205      	str	r2, [sp, #20]
 800baa0:	9a06      	ldr	r2, [sp, #24]
 800baa2:	2101      	movs	r1, #1
 800baa4:	441a      	add	r2, r3
 800baa6:	4620      	mov	r0, r4
 800baa8:	9206      	str	r2, [sp, #24]
 800baaa:	f000 fc3d 	bl	800c328 <__i2b>
 800baae:	4607      	mov	r7, r0
 800bab0:	b165      	cbz	r5, 800bacc <_dtoa_r+0x774>
 800bab2:	9b06      	ldr	r3, [sp, #24]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	dd09      	ble.n	800bacc <_dtoa_r+0x774>
 800bab8:	42ab      	cmp	r3, r5
 800baba:	9a05      	ldr	r2, [sp, #20]
 800babc:	bfa8      	it	ge
 800babe:	462b      	movge	r3, r5
 800bac0:	1ad2      	subs	r2, r2, r3
 800bac2:	9205      	str	r2, [sp, #20]
 800bac4:	9a06      	ldr	r2, [sp, #24]
 800bac6:	1aed      	subs	r5, r5, r3
 800bac8:	1ad3      	subs	r3, r2, r3
 800baca:	9306      	str	r3, [sp, #24]
 800bacc:	9b08      	ldr	r3, [sp, #32]
 800bace:	b1f3      	cbz	r3, 800bb0e <_dtoa_r+0x7b6>
 800bad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	f000 80a3 	beq.w	800bc1e <_dtoa_r+0x8c6>
 800bad8:	2e00      	cmp	r6, #0
 800bada:	dd10      	ble.n	800bafe <_dtoa_r+0x7a6>
 800badc:	4639      	mov	r1, r7
 800bade:	4632      	mov	r2, r6
 800bae0:	4620      	mov	r0, r4
 800bae2:	f000 fce1 	bl	800c4a8 <__pow5mult>
 800bae6:	4652      	mov	r2, sl
 800bae8:	4601      	mov	r1, r0
 800baea:	4607      	mov	r7, r0
 800baec:	4620      	mov	r0, r4
 800baee:	f000 fc31 	bl	800c354 <__multiply>
 800baf2:	4651      	mov	r1, sl
 800baf4:	4680      	mov	r8, r0
 800baf6:	4620      	mov	r0, r4
 800baf8:	f000 fb60 	bl	800c1bc <_Bfree>
 800bafc:	46c2      	mov	sl, r8
 800bafe:	9b08      	ldr	r3, [sp, #32]
 800bb00:	1b9a      	subs	r2, r3, r6
 800bb02:	d004      	beq.n	800bb0e <_dtoa_r+0x7b6>
 800bb04:	4651      	mov	r1, sl
 800bb06:	4620      	mov	r0, r4
 800bb08:	f000 fcce 	bl	800c4a8 <__pow5mult>
 800bb0c:	4682      	mov	sl, r0
 800bb0e:	2101      	movs	r1, #1
 800bb10:	4620      	mov	r0, r4
 800bb12:	f000 fc09 	bl	800c328 <__i2b>
 800bb16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	4606      	mov	r6, r0
 800bb1c:	f340 8081 	ble.w	800bc22 <_dtoa_r+0x8ca>
 800bb20:	461a      	mov	r2, r3
 800bb22:	4601      	mov	r1, r0
 800bb24:	4620      	mov	r0, r4
 800bb26:	f000 fcbf 	bl	800c4a8 <__pow5mult>
 800bb2a:	9b07      	ldr	r3, [sp, #28]
 800bb2c:	2b01      	cmp	r3, #1
 800bb2e:	4606      	mov	r6, r0
 800bb30:	dd7a      	ble.n	800bc28 <_dtoa_r+0x8d0>
 800bb32:	f04f 0800 	mov.w	r8, #0
 800bb36:	6933      	ldr	r3, [r6, #16]
 800bb38:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800bb3c:	6918      	ldr	r0, [r3, #16]
 800bb3e:	f000 fba5 	bl	800c28c <__hi0bits>
 800bb42:	f1c0 0020 	rsb	r0, r0, #32
 800bb46:	9b06      	ldr	r3, [sp, #24]
 800bb48:	4418      	add	r0, r3
 800bb4a:	f010 001f 	ands.w	r0, r0, #31
 800bb4e:	f000 8094 	beq.w	800bc7a <_dtoa_r+0x922>
 800bb52:	f1c0 0320 	rsb	r3, r0, #32
 800bb56:	2b04      	cmp	r3, #4
 800bb58:	f340 8085 	ble.w	800bc66 <_dtoa_r+0x90e>
 800bb5c:	9b05      	ldr	r3, [sp, #20]
 800bb5e:	f1c0 001c 	rsb	r0, r0, #28
 800bb62:	4403      	add	r3, r0
 800bb64:	9305      	str	r3, [sp, #20]
 800bb66:	9b06      	ldr	r3, [sp, #24]
 800bb68:	4403      	add	r3, r0
 800bb6a:	4405      	add	r5, r0
 800bb6c:	9306      	str	r3, [sp, #24]
 800bb6e:	9b05      	ldr	r3, [sp, #20]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	dd05      	ble.n	800bb80 <_dtoa_r+0x828>
 800bb74:	4651      	mov	r1, sl
 800bb76:	461a      	mov	r2, r3
 800bb78:	4620      	mov	r0, r4
 800bb7a:	f000 fcef 	bl	800c55c <__lshift>
 800bb7e:	4682      	mov	sl, r0
 800bb80:	9b06      	ldr	r3, [sp, #24]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	dd05      	ble.n	800bb92 <_dtoa_r+0x83a>
 800bb86:	4631      	mov	r1, r6
 800bb88:	461a      	mov	r2, r3
 800bb8a:	4620      	mov	r0, r4
 800bb8c:	f000 fce6 	bl	800c55c <__lshift>
 800bb90:	4606      	mov	r6, r0
 800bb92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d072      	beq.n	800bc7e <_dtoa_r+0x926>
 800bb98:	4631      	mov	r1, r6
 800bb9a:	4650      	mov	r0, sl
 800bb9c:	f000 fd4a 	bl	800c634 <__mcmp>
 800bba0:	2800      	cmp	r0, #0
 800bba2:	da6c      	bge.n	800bc7e <_dtoa_r+0x926>
 800bba4:	2300      	movs	r3, #0
 800bba6:	4651      	mov	r1, sl
 800bba8:	220a      	movs	r2, #10
 800bbaa:	4620      	mov	r0, r4
 800bbac:	f000 fb28 	bl	800c200 <__multadd>
 800bbb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbb2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bbb6:	4682      	mov	sl, r0
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	f000 81b0 	beq.w	800bf1e <_dtoa_r+0xbc6>
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	4639      	mov	r1, r7
 800bbc2:	220a      	movs	r2, #10
 800bbc4:	4620      	mov	r0, r4
 800bbc6:	f000 fb1b 	bl	800c200 <__multadd>
 800bbca:	9b01      	ldr	r3, [sp, #4]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	4607      	mov	r7, r0
 800bbd0:	f300 8096 	bgt.w	800bd00 <_dtoa_r+0x9a8>
 800bbd4:	9b07      	ldr	r3, [sp, #28]
 800bbd6:	2b02      	cmp	r3, #2
 800bbd8:	dc59      	bgt.n	800bc8e <_dtoa_r+0x936>
 800bbda:	e091      	b.n	800bd00 <_dtoa_r+0x9a8>
 800bbdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bbde:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bbe2:	e758      	b.n	800ba96 <_dtoa_r+0x73e>
 800bbe4:	9b04      	ldr	r3, [sp, #16]
 800bbe6:	1e5e      	subs	r6, r3, #1
 800bbe8:	9b08      	ldr	r3, [sp, #32]
 800bbea:	42b3      	cmp	r3, r6
 800bbec:	bfbf      	itttt	lt
 800bbee:	9b08      	ldrlt	r3, [sp, #32]
 800bbf0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800bbf2:	9608      	strlt	r6, [sp, #32]
 800bbf4:	1af3      	sublt	r3, r6, r3
 800bbf6:	bfb4      	ite	lt
 800bbf8:	18d2      	addlt	r2, r2, r3
 800bbfa:	1b9e      	subge	r6, r3, r6
 800bbfc:	9b04      	ldr	r3, [sp, #16]
 800bbfe:	bfbc      	itt	lt
 800bc00:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800bc02:	2600      	movlt	r6, #0
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	bfb7      	itett	lt
 800bc08:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800bc0c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800bc10:	1a9d      	sublt	r5, r3, r2
 800bc12:	2300      	movlt	r3, #0
 800bc14:	e741      	b.n	800ba9a <_dtoa_r+0x742>
 800bc16:	9e08      	ldr	r6, [sp, #32]
 800bc18:	9d05      	ldr	r5, [sp, #20]
 800bc1a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bc1c:	e748      	b.n	800bab0 <_dtoa_r+0x758>
 800bc1e:	9a08      	ldr	r2, [sp, #32]
 800bc20:	e770      	b.n	800bb04 <_dtoa_r+0x7ac>
 800bc22:	9b07      	ldr	r3, [sp, #28]
 800bc24:	2b01      	cmp	r3, #1
 800bc26:	dc19      	bgt.n	800bc5c <_dtoa_r+0x904>
 800bc28:	9b02      	ldr	r3, [sp, #8]
 800bc2a:	b9bb      	cbnz	r3, 800bc5c <_dtoa_r+0x904>
 800bc2c:	9b03      	ldr	r3, [sp, #12]
 800bc2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc32:	b99b      	cbnz	r3, 800bc5c <_dtoa_r+0x904>
 800bc34:	9b03      	ldr	r3, [sp, #12]
 800bc36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bc3a:	0d1b      	lsrs	r3, r3, #20
 800bc3c:	051b      	lsls	r3, r3, #20
 800bc3e:	b183      	cbz	r3, 800bc62 <_dtoa_r+0x90a>
 800bc40:	9b05      	ldr	r3, [sp, #20]
 800bc42:	3301      	adds	r3, #1
 800bc44:	9305      	str	r3, [sp, #20]
 800bc46:	9b06      	ldr	r3, [sp, #24]
 800bc48:	3301      	adds	r3, #1
 800bc4a:	9306      	str	r3, [sp, #24]
 800bc4c:	f04f 0801 	mov.w	r8, #1
 800bc50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	f47f af6f 	bne.w	800bb36 <_dtoa_r+0x7de>
 800bc58:	2001      	movs	r0, #1
 800bc5a:	e774      	b.n	800bb46 <_dtoa_r+0x7ee>
 800bc5c:	f04f 0800 	mov.w	r8, #0
 800bc60:	e7f6      	b.n	800bc50 <_dtoa_r+0x8f8>
 800bc62:	4698      	mov	r8, r3
 800bc64:	e7f4      	b.n	800bc50 <_dtoa_r+0x8f8>
 800bc66:	d082      	beq.n	800bb6e <_dtoa_r+0x816>
 800bc68:	9a05      	ldr	r2, [sp, #20]
 800bc6a:	331c      	adds	r3, #28
 800bc6c:	441a      	add	r2, r3
 800bc6e:	9205      	str	r2, [sp, #20]
 800bc70:	9a06      	ldr	r2, [sp, #24]
 800bc72:	441a      	add	r2, r3
 800bc74:	441d      	add	r5, r3
 800bc76:	9206      	str	r2, [sp, #24]
 800bc78:	e779      	b.n	800bb6e <_dtoa_r+0x816>
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	e7f4      	b.n	800bc68 <_dtoa_r+0x910>
 800bc7e:	9b04      	ldr	r3, [sp, #16]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	dc37      	bgt.n	800bcf4 <_dtoa_r+0x99c>
 800bc84:	9b07      	ldr	r3, [sp, #28]
 800bc86:	2b02      	cmp	r3, #2
 800bc88:	dd34      	ble.n	800bcf4 <_dtoa_r+0x99c>
 800bc8a:	9b04      	ldr	r3, [sp, #16]
 800bc8c:	9301      	str	r3, [sp, #4]
 800bc8e:	9b01      	ldr	r3, [sp, #4]
 800bc90:	b963      	cbnz	r3, 800bcac <_dtoa_r+0x954>
 800bc92:	4631      	mov	r1, r6
 800bc94:	2205      	movs	r2, #5
 800bc96:	4620      	mov	r0, r4
 800bc98:	f000 fab2 	bl	800c200 <__multadd>
 800bc9c:	4601      	mov	r1, r0
 800bc9e:	4606      	mov	r6, r0
 800bca0:	4650      	mov	r0, sl
 800bca2:	f000 fcc7 	bl	800c634 <__mcmp>
 800bca6:	2800      	cmp	r0, #0
 800bca8:	f73f adbb 	bgt.w	800b822 <_dtoa_r+0x4ca>
 800bcac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bcae:	9d00      	ldr	r5, [sp, #0]
 800bcb0:	ea6f 0b03 	mvn.w	fp, r3
 800bcb4:	f04f 0800 	mov.w	r8, #0
 800bcb8:	4631      	mov	r1, r6
 800bcba:	4620      	mov	r0, r4
 800bcbc:	f000 fa7e 	bl	800c1bc <_Bfree>
 800bcc0:	2f00      	cmp	r7, #0
 800bcc2:	f43f aeab 	beq.w	800ba1c <_dtoa_r+0x6c4>
 800bcc6:	f1b8 0f00 	cmp.w	r8, #0
 800bcca:	d005      	beq.n	800bcd8 <_dtoa_r+0x980>
 800bccc:	45b8      	cmp	r8, r7
 800bcce:	d003      	beq.n	800bcd8 <_dtoa_r+0x980>
 800bcd0:	4641      	mov	r1, r8
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	f000 fa72 	bl	800c1bc <_Bfree>
 800bcd8:	4639      	mov	r1, r7
 800bcda:	4620      	mov	r0, r4
 800bcdc:	f000 fa6e 	bl	800c1bc <_Bfree>
 800bce0:	e69c      	b.n	800ba1c <_dtoa_r+0x6c4>
 800bce2:	2600      	movs	r6, #0
 800bce4:	4637      	mov	r7, r6
 800bce6:	e7e1      	b.n	800bcac <_dtoa_r+0x954>
 800bce8:	46bb      	mov	fp, r7
 800bcea:	4637      	mov	r7, r6
 800bcec:	e599      	b.n	800b822 <_dtoa_r+0x4ca>
 800bcee:	bf00      	nop
 800bcf0:	40240000 	.word	0x40240000
 800bcf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	f000 80c8 	beq.w	800be8c <_dtoa_r+0xb34>
 800bcfc:	9b04      	ldr	r3, [sp, #16]
 800bcfe:	9301      	str	r3, [sp, #4]
 800bd00:	2d00      	cmp	r5, #0
 800bd02:	dd05      	ble.n	800bd10 <_dtoa_r+0x9b8>
 800bd04:	4639      	mov	r1, r7
 800bd06:	462a      	mov	r2, r5
 800bd08:	4620      	mov	r0, r4
 800bd0a:	f000 fc27 	bl	800c55c <__lshift>
 800bd0e:	4607      	mov	r7, r0
 800bd10:	f1b8 0f00 	cmp.w	r8, #0
 800bd14:	d05b      	beq.n	800bdce <_dtoa_r+0xa76>
 800bd16:	6879      	ldr	r1, [r7, #4]
 800bd18:	4620      	mov	r0, r4
 800bd1a:	f000 fa0f 	bl	800c13c <_Balloc>
 800bd1e:	4605      	mov	r5, r0
 800bd20:	b928      	cbnz	r0, 800bd2e <_dtoa_r+0x9d6>
 800bd22:	4b83      	ldr	r3, [pc, #524]	; (800bf30 <_dtoa_r+0xbd8>)
 800bd24:	4602      	mov	r2, r0
 800bd26:	f240 21ef 	movw	r1, #751	; 0x2ef
 800bd2a:	f7ff bb2e 	b.w	800b38a <_dtoa_r+0x32>
 800bd2e:	693a      	ldr	r2, [r7, #16]
 800bd30:	3202      	adds	r2, #2
 800bd32:	0092      	lsls	r2, r2, #2
 800bd34:	f107 010c 	add.w	r1, r7, #12
 800bd38:	300c      	adds	r0, #12
 800bd3a:	f7ff fa76 	bl	800b22a <memcpy>
 800bd3e:	2201      	movs	r2, #1
 800bd40:	4629      	mov	r1, r5
 800bd42:	4620      	mov	r0, r4
 800bd44:	f000 fc0a 	bl	800c55c <__lshift>
 800bd48:	9b00      	ldr	r3, [sp, #0]
 800bd4a:	3301      	adds	r3, #1
 800bd4c:	9304      	str	r3, [sp, #16]
 800bd4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd52:	4413      	add	r3, r2
 800bd54:	9308      	str	r3, [sp, #32]
 800bd56:	9b02      	ldr	r3, [sp, #8]
 800bd58:	f003 0301 	and.w	r3, r3, #1
 800bd5c:	46b8      	mov	r8, r7
 800bd5e:	9306      	str	r3, [sp, #24]
 800bd60:	4607      	mov	r7, r0
 800bd62:	9b04      	ldr	r3, [sp, #16]
 800bd64:	4631      	mov	r1, r6
 800bd66:	3b01      	subs	r3, #1
 800bd68:	4650      	mov	r0, sl
 800bd6a:	9301      	str	r3, [sp, #4]
 800bd6c:	f7ff fa6b 	bl	800b246 <quorem>
 800bd70:	4641      	mov	r1, r8
 800bd72:	9002      	str	r0, [sp, #8]
 800bd74:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bd78:	4650      	mov	r0, sl
 800bd7a:	f000 fc5b 	bl	800c634 <__mcmp>
 800bd7e:	463a      	mov	r2, r7
 800bd80:	9005      	str	r0, [sp, #20]
 800bd82:	4631      	mov	r1, r6
 800bd84:	4620      	mov	r0, r4
 800bd86:	f000 fc71 	bl	800c66c <__mdiff>
 800bd8a:	68c2      	ldr	r2, [r0, #12]
 800bd8c:	4605      	mov	r5, r0
 800bd8e:	bb02      	cbnz	r2, 800bdd2 <_dtoa_r+0xa7a>
 800bd90:	4601      	mov	r1, r0
 800bd92:	4650      	mov	r0, sl
 800bd94:	f000 fc4e 	bl	800c634 <__mcmp>
 800bd98:	4602      	mov	r2, r0
 800bd9a:	4629      	mov	r1, r5
 800bd9c:	4620      	mov	r0, r4
 800bd9e:	9209      	str	r2, [sp, #36]	; 0x24
 800bda0:	f000 fa0c 	bl	800c1bc <_Bfree>
 800bda4:	9b07      	ldr	r3, [sp, #28]
 800bda6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bda8:	9d04      	ldr	r5, [sp, #16]
 800bdaa:	ea43 0102 	orr.w	r1, r3, r2
 800bdae:	9b06      	ldr	r3, [sp, #24]
 800bdb0:	4319      	orrs	r1, r3
 800bdb2:	d110      	bne.n	800bdd6 <_dtoa_r+0xa7e>
 800bdb4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bdb8:	d029      	beq.n	800be0e <_dtoa_r+0xab6>
 800bdba:	9b05      	ldr	r3, [sp, #20]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	dd02      	ble.n	800bdc6 <_dtoa_r+0xa6e>
 800bdc0:	9b02      	ldr	r3, [sp, #8]
 800bdc2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800bdc6:	9b01      	ldr	r3, [sp, #4]
 800bdc8:	f883 9000 	strb.w	r9, [r3]
 800bdcc:	e774      	b.n	800bcb8 <_dtoa_r+0x960>
 800bdce:	4638      	mov	r0, r7
 800bdd0:	e7ba      	b.n	800bd48 <_dtoa_r+0x9f0>
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	e7e1      	b.n	800bd9a <_dtoa_r+0xa42>
 800bdd6:	9b05      	ldr	r3, [sp, #20]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	db04      	blt.n	800bde6 <_dtoa_r+0xa8e>
 800bddc:	9907      	ldr	r1, [sp, #28]
 800bdde:	430b      	orrs	r3, r1
 800bde0:	9906      	ldr	r1, [sp, #24]
 800bde2:	430b      	orrs	r3, r1
 800bde4:	d120      	bne.n	800be28 <_dtoa_r+0xad0>
 800bde6:	2a00      	cmp	r2, #0
 800bde8:	dded      	ble.n	800bdc6 <_dtoa_r+0xa6e>
 800bdea:	4651      	mov	r1, sl
 800bdec:	2201      	movs	r2, #1
 800bdee:	4620      	mov	r0, r4
 800bdf0:	f000 fbb4 	bl	800c55c <__lshift>
 800bdf4:	4631      	mov	r1, r6
 800bdf6:	4682      	mov	sl, r0
 800bdf8:	f000 fc1c 	bl	800c634 <__mcmp>
 800bdfc:	2800      	cmp	r0, #0
 800bdfe:	dc03      	bgt.n	800be08 <_dtoa_r+0xab0>
 800be00:	d1e1      	bne.n	800bdc6 <_dtoa_r+0xa6e>
 800be02:	f019 0f01 	tst.w	r9, #1
 800be06:	d0de      	beq.n	800bdc6 <_dtoa_r+0xa6e>
 800be08:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800be0c:	d1d8      	bne.n	800bdc0 <_dtoa_r+0xa68>
 800be0e:	9a01      	ldr	r2, [sp, #4]
 800be10:	2339      	movs	r3, #57	; 0x39
 800be12:	7013      	strb	r3, [r2, #0]
 800be14:	462b      	mov	r3, r5
 800be16:	461d      	mov	r5, r3
 800be18:	3b01      	subs	r3, #1
 800be1a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800be1e:	2a39      	cmp	r2, #57	; 0x39
 800be20:	d06c      	beq.n	800befc <_dtoa_r+0xba4>
 800be22:	3201      	adds	r2, #1
 800be24:	701a      	strb	r2, [r3, #0]
 800be26:	e747      	b.n	800bcb8 <_dtoa_r+0x960>
 800be28:	2a00      	cmp	r2, #0
 800be2a:	dd07      	ble.n	800be3c <_dtoa_r+0xae4>
 800be2c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800be30:	d0ed      	beq.n	800be0e <_dtoa_r+0xab6>
 800be32:	9a01      	ldr	r2, [sp, #4]
 800be34:	f109 0301 	add.w	r3, r9, #1
 800be38:	7013      	strb	r3, [r2, #0]
 800be3a:	e73d      	b.n	800bcb8 <_dtoa_r+0x960>
 800be3c:	9b04      	ldr	r3, [sp, #16]
 800be3e:	9a08      	ldr	r2, [sp, #32]
 800be40:	f803 9c01 	strb.w	r9, [r3, #-1]
 800be44:	4293      	cmp	r3, r2
 800be46:	d043      	beq.n	800bed0 <_dtoa_r+0xb78>
 800be48:	4651      	mov	r1, sl
 800be4a:	2300      	movs	r3, #0
 800be4c:	220a      	movs	r2, #10
 800be4e:	4620      	mov	r0, r4
 800be50:	f000 f9d6 	bl	800c200 <__multadd>
 800be54:	45b8      	cmp	r8, r7
 800be56:	4682      	mov	sl, r0
 800be58:	f04f 0300 	mov.w	r3, #0
 800be5c:	f04f 020a 	mov.w	r2, #10
 800be60:	4641      	mov	r1, r8
 800be62:	4620      	mov	r0, r4
 800be64:	d107      	bne.n	800be76 <_dtoa_r+0xb1e>
 800be66:	f000 f9cb 	bl	800c200 <__multadd>
 800be6a:	4680      	mov	r8, r0
 800be6c:	4607      	mov	r7, r0
 800be6e:	9b04      	ldr	r3, [sp, #16]
 800be70:	3301      	adds	r3, #1
 800be72:	9304      	str	r3, [sp, #16]
 800be74:	e775      	b.n	800bd62 <_dtoa_r+0xa0a>
 800be76:	f000 f9c3 	bl	800c200 <__multadd>
 800be7a:	4639      	mov	r1, r7
 800be7c:	4680      	mov	r8, r0
 800be7e:	2300      	movs	r3, #0
 800be80:	220a      	movs	r2, #10
 800be82:	4620      	mov	r0, r4
 800be84:	f000 f9bc 	bl	800c200 <__multadd>
 800be88:	4607      	mov	r7, r0
 800be8a:	e7f0      	b.n	800be6e <_dtoa_r+0xb16>
 800be8c:	9b04      	ldr	r3, [sp, #16]
 800be8e:	9301      	str	r3, [sp, #4]
 800be90:	9d00      	ldr	r5, [sp, #0]
 800be92:	4631      	mov	r1, r6
 800be94:	4650      	mov	r0, sl
 800be96:	f7ff f9d6 	bl	800b246 <quorem>
 800be9a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800be9e:	9b00      	ldr	r3, [sp, #0]
 800bea0:	f805 9b01 	strb.w	r9, [r5], #1
 800bea4:	1aea      	subs	r2, r5, r3
 800bea6:	9b01      	ldr	r3, [sp, #4]
 800bea8:	4293      	cmp	r3, r2
 800beaa:	dd07      	ble.n	800bebc <_dtoa_r+0xb64>
 800beac:	4651      	mov	r1, sl
 800beae:	2300      	movs	r3, #0
 800beb0:	220a      	movs	r2, #10
 800beb2:	4620      	mov	r0, r4
 800beb4:	f000 f9a4 	bl	800c200 <__multadd>
 800beb8:	4682      	mov	sl, r0
 800beba:	e7ea      	b.n	800be92 <_dtoa_r+0xb3a>
 800bebc:	9b01      	ldr	r3, [sp, #4]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	bfc8      	it	gt
 800bec2:	461d      	movgt	r5, r3
 800bec4:	9b00      	ldr	r3, [sp, #0]
 800bec6:	bfd8      	it	le
 800bec8:	2501      	movle	r5, #1
 800beca:	441d      	add	r5, r3
 800becc:	f04f 0800 	mov.w	r8, #0
 800bed0:	4651      	mov	r1, sl
 800bed2:	2201      	movs	r2, #1
 800bed4:	4620      	mov	r0, r4
 800bed6:	f000 fb41 	bl	800c55c <__lshift>
 800beda:	4631      	mov	r1, r6
 800bedc:	4682      	mov	sl, r0
 800bede:	f000 fba9 	bl	800c634 <__mcmp>
 800bee2:	2800      	cmp	r0, #0
 800bee4:	dc96      	bgt.n	800be14 <_dtoa_r+0xabc>
 800bee6:	d102      	bne.n	800beee <_dtoa_r+0xb96>
 800bee8:	f019 0f01 	tst.w	r9, #1
 800beec:	d192      	bne.n	800be14 <_dtoa_r+0xabc>
 800beee:	462b      	mov	r3, r5
 800bef0:	461d      	mov	r5, r3
 800bef2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bef6:	2a30      	cmp	r2, #48	; 0x30
 800bef8:	d0fa      	beq.n	800bef0 <_dtoa_r+0xb98>
 800befa:	e6dd      	b.n	800bcb8 <_dtoa_r+0x960>
 800befc:	9a00      	ldr	r2, [sp, #0]
 800befe:	429a      	cmp	r2, r3
 800bf00:	d189      	bne.n	800be16 <_dtoa_r+0xabe>
 800bf02:	f10b 0b01 	add.w	fp, fp, #1
 800bf06:	2331      	movs	r3, #49	; 0x31
 800bf08:	e796      	b.n	800be38 <_dtoa_r+0xae0>
 800bf0a:	4b0a      	ldr	r3, [pc, #40]	; (800bf34 <_dtoa_r+0xbdc>)
 800bf0c:	f7ff ba99 	b.w	800b442 <_dtoa_r+0xea>
 800bf10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	f47f aa6d 	bne.w	800b3f2 <_dtoa_r+0x9a>
 800bf18:	4b07      	ldr	r3, [pc, #28]	; (800bf38 <_dtoa_r+0xbe0>)
 800bf1a:	f7ff ba92 	b.w	800b442 <_dtoa_r+0xea>
 800bf1e:	9b01      	ldr	r3, [sp, #4]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	dcb5      	bgt.n	800be90 <_dtoa_r+0xb38>
 800bf24:	9b07      	ldr	r3, [sp, #28]
 800bf26:	2b02      	cmp	r3, #2
 800bf28:	f73f aeb1 	bgt.w	800bc8e <_dtoa_r+0x936>
 800bf2c:	e7b0      	b.n	800be90 <_dtoa_r+0xb38>
 800bf2e:	bf00      	nop
 800bf30:	0801036c 	.word	0x0801036c
 800bf34:	080102cc 	.word	0x080102cc
 800bf38:	080102f0 	.word	0x080102f0

0800bf3c <_free_r>:
 800bf3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bf3e:	2900      	cmp	r1, #0
 800bf40:	d044      	beq.n	800bfcc <_free_r+0x90>
 800bf42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf46:	9001      	str	r0, [sp, #4]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	f1a1 0404 	sub.w	r4, r1, #4
 800bf4e:	bfb8      	it	lt
 800bf50:	18e4      	addlt	r4, r4, r3
 800bf52:	f000 f8e7 	bl	800c124 <__malloc_lock>
 800bf56:	4a1e      	ldr	r2, [pc, #120]	; (800bfd0 <_free_r+0x94>)
 800bf58:	9801      	ldr	r0, [sp, #4]
 800bf5a:	6813      	ldr	r3, [r2, #0]
 800bf5c:	b933      	cbnz	r3, 800bf6c <_free_r+0x30>
 800bf5e:	6063      	str	r3, [r4, #4]
 800bf60:	6014      	str	r4, [r2, #0]
 800bf62:	b003      	add	sp, #12
 800bf64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bf68:	f000 b8e2 	b.w	800c130 <__malloc_unlock>
 800bf6c:	42a3      	cmp	r3, r4
 800bf6e:	d908      	bls.n	800bf82 <_free_r+0x46>
 800bf70:	6825      	ldr	r5, [r4, #0]
 800bf72:	1961      	adds	r1, r4, r5
 800bf74:	428b      	cmp	r3, r1
 800bf76:	bf01      	itttt	eq
 800bf78:	6819      	ldreq	r1, [r3, #0]
 800bf7a:	685b      	ldreq	r3, [r3, #4]
 800bf7c:	1949      	addeq	r1, r1, r5
 800bf7e:	6021      	streq	r1, [r4, #0]
 800bf80:	e7ed      	b.n	800bf5e <_free_r+0x22>
 800bf82:	461a      	mov	r2, r3
 800bf84:	685b      	ldr	r3, [r3, #4]
 800bf86:	b10b      	cbz	r3, 800bf8c <_free_r+0x50>
 800bf88:	42a3      	cmp	r3, r4
 800bf8a:	d9fa      	bls.n	800bf82 <_free_r+0x46>
 800bf8c:	6811      	ldr	r1, [r2, #0]
 800bf8e:	1855      	adds	r5, r2, r1
 800bf90:	42a5      	cmp	r5, r4
 800bf92:	d10b      	bne.n	800bfac <_free_r+0x70>
 800bf94:	6824      	ldr	r4, [r4, #0]
 800bf96:	4421      	add	r1, r4
 800bf98:	1854      	adds	r4, r2, r1
 800bf9a:	42a3      	cmp	r3, r4
 800bf9c:	6011      	str	r1, [r2, #0]
 800bf9e:	d1e0      	bne.n	800bf62 <_free_r+0x26>
 800bfa0:	681c      	ldr	r4, [r3, #0]
 800bfa2:	685b      	ldr	r3, [r3, #4]
 800bfa4:	6053      	str	r3, [r2, #4]
 800bfa6:	440c      	add	r4, r1
 800bfa8:	6014      	str	r4, [r2, #0]
 800bfaa:	e7da      	b.n	800bf62 <_free_r+0x26>
 800bfac:	d902      	bls.n	800bfb4 <_free_r+0x78>
 800bfae:	230c      	movs	r3, #12
 800bfb0:	6003      	str	r3, [r0, #0]
 800bfb2:	e7d6      	b.n	800bf62 <_free_r+0x26>
 800bfb4:	6825      	ldr	r5, [r4, #0]
 800bfb6:	1961      	adds	r1, r4, r5
 800bfb8:	428b      	cmp	r3, r1
 800bfba:	bf04      	itt	eq
 800bfbc:	6819      	ldreq	r1, [r3, #0]
 800bfbe:	685b      	ldreq	r3, [r3, #4]
 800bfc0:	6063      	str	r3, [r4, #4]
 800bfc2:	bf04      	itt	eq
 800bfc4:	1949      	addeq	r1, r1, r5
 800bfc6:	6021      	streq	r1, [r4, #0]
 800bfc8:	6054      	str	r4, [r2, #4]
 800bfca:	e7ca      	b.n	800bf62 <_free_r+0x26>
 800bfcc:	b003      	add	sp, #12
 800bfce:	bd30      	pop	{r4, r5, pc}
 800bfd0:	200019f0 	.word	0x200019f0

0800bfd4 <malloc>:
 800bfd4:	4b02      	ldr	r3, [pc, #8]	; (800bfe0 <malloc+0xc>)
 800bfd6:	4601      	mov	r1, r0
 800bfd8:	6818      	ldr	r0, [r3, #0]
 800bfda:	f000 b823 	b.w	800c024 <_malloc_r>
 800bfde:	bf00      	nop
 800bfe0:	20000710 	.word	0x20000710

0800bfe4 <sbrk_aligned>:
 800bfe4:	b570      	push	{r4, r5, r6, lr}
 800bfe6:	4e0e      	ldr	r6, [pc, #56]	; (800c020 <sbrk_aligned+0x3c>)
 800bfe8:	460c      	mov	r4, r1
 800bfea:	6831      	ldr	r1, [r6, #0]
 800bfec:	4605      	mov	r5, r0
 800bfee:	b911      	cbnz	r1, 800bff6 <sbrk_aligned+0x12>
 800bff0:	f000 fe26 	bl	800cc40 <_sbrk_r>
 800bff4:	6030      	str	r0, [r6, #0]
 800bff6:	4621      	mov	r1, r4
 800bff8:	4628      	mov	r0, r5
 800bffa:	f000 fe21 	bl	800cc40 <_sbrk_r>
 800bffe:	1c43      	adds	r3, r0, #1
 800c000:	d00a      	beq.n	800c018 <sbrk_aligned+0x34>
 800c002:	1cc4      	adds	r4, r0, #3
 800c004:	f024 0403 	bic.w	r4, r4, #3
 800c008:	42a0      	cmp	r0, r4
 800c00a:	d007      	beq.n	800c01c <sbrk_aligned+0x38>
 800c00c:	1a21      	subs	r1, r4, r0
 800c00e:	4628      	mov	r0, r5
 800c010:	f000 fe16 	bl	800cc40 <_sbrk_r>
 800c014:	3001      	adds	r0, #1
 800c016:	d101      	bne.n	800c01c <sbrk_aligned+0x38>
 800c018:	f04f 34ff 	mov.w	r4, #4294967295
 800c01c:	4620      	mov	r0, r4
 800c01e:	bd70      	pop	{r4, r5, r6, pc}
 800c020:	200019f4 	.word	0x200019f4

0800c024 <_malloc_r>:
 800c024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c028:	1ccd      	adds	r5, r1, #3
 800c02a:	f025 0503 	bic.w	r5, r5, #3
 800c02e:	3508      	adds	r5, #8
 800c030:	2d0c      	cmp	r5, #12
 800c032:	bf38      	it	cc
 800c034:	250c      	movcc	r5, #12
 800c036:	2d00      	cmp	r5, #0
 800c038:	4607      	mov	r7, r0
 800c03a:	db01      	blt.n	800c040 <_malloc_r+0x1c>
 800c03c:	42a9      	cmp	r1, r5
 800c03e:	d905      	bls.n	800c04c <_malloc_r+0x28>
 800c040:	230c      	movs	r3, #12
 800c042:	603b      	str	r3, [r7, #0]
 800c044:	2600      	movs	r6, #0
 800c046:	4630      	mov	r0, r6
 800c048:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c04c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c120 <_malloc_r+0xfc>
 800c050:	f000 f868 	bl	800c124 <__malloc_lock>
 800c054:	f8d8 3000 	ldr.w	r3, [r8]
 800c058:	461c      	mov	r4, r3
 800c05a:	bb5c      	cbnz	r4, 800c0b4 <_malloc_r+0x90>
 800c05c:	4629      	mov	r1, r5
 800c05e:	4638      	mov	r0, r7
 800c060:	f7ff ffc0 	bl	800bfe4 <sbrk_aligned>
 800c064:	1c43      	adds	r3, r0, #1
 800c066:	4604      	mov	r4, r0
 800c068:	d155      	bne.n	800c116 <_malloc_r+0xf2>
 800c06a:	f8d8 4000 	ldr.w	r4, [r8]
 800c06e:	4626      	mov	r6, r4
 800c070:	2e00      	cmp	r6, #0
 800c072:	d145      	bne.n	800c100 <_malloc_r+0xdc>
 800c074:	2c00      	cmp	r4, #0
 800c076:	d048      	beq.n	800c10a <_malloc_r+0xe6>
 800c078:	6823      	ldr	r3, [r4, #0]
 800c07a:	4631      	mov	r1, r6
 800c07c:	4638      	mov	r0, r7
 800c07e:	eb04 0903 	add.w	r9, r4, r3
 800c082:	f000 fddd 	bl	800cc40 <_sbrk_r>
 800c086:	4581      	cmp	r9, r0
 800c088:	d13f      	bne.n	800c10a <_malloc_r+0xe6>
 800c08a:	6821      	ldr	r1, [r4, #0]
 800c08c:	1a6d      	subs	r5, r5, r1
 800c08e:	4629      	mov	r1, r5
 800c090:	4638      	mov	r0, r7
 800c092:	f7ff ffa7 	bl	800bfe4 <sbrk_aligned>
 800c096:	3001      	adds	r0, #1
 800c098:	d037      	beq.n	800c10a <_malloc_r+0xe6>
 800c09a:	6823      	ldr	r3, [r4, #0]
 800c09c:	442b      	add	r3, r5
 800c09e:	6023      	str	r3, [r4, #0]
 800c0a0:	f8d8 3000 	ldr.w	r3, [r8]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d038      	beq.n	800c11a <_malloc_r+0xf6>
 800c0a8:	685a      	ldr	r2, [r3, #4]
 800c0aa:	42a2      	cmp	r2, r4
 800c0ac:	d12b      	bne.n	800c106 <_malloc_r+0xe2>
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	605a      	str	r2, [r3, #4]
 800c0b2:	e00f      	b.n	800c0d4 <_malloc_r+0xb0>
 800c0b4:	6822      	ldr	r2, [r4, #0]
 800c0b6:	1b52      	subs	r2, r2, r5
 800c0b8:	d41f      	bmi.n	800c0fa <_malloc_r+0xd6>
 800c0ba:	2a0b      	cmp	r2, #11
 800c0bc:	d917      	bls.n	800c0ee <_malloc_r+0xca>
 800c0be:	1961      	adds	r1, r4, r5
 800c0c0:	42a3      	cmp	r3, r4
 800c0c2:	6025      	str	r5, [r4, #0]
 800c0c4:	bf18      	it	ne
 800c0c6:	6059      	strne	r1, [r3, #4]
 800c0c8:	6863      	ldr	r3, [r4, #4]
 800c0ca:	bf08      	it	eq
 800c0cc:	f8c8 1000 	streq.w	r1, [r8]
 800c0d0:	5162      	str	r2, [r4, r5]
 800c0d2:	604b      	str	r3, [r1, #4]
 800c0d4:	4638      	mov	r0, r7
 800c0d6:	f104 060b 	add.w	r6, r4, #11
 800c0da:	f000 f829 	bl	800c130 <__malloc_unlock>
 800c0de:	f026 0607 	bic.w	r6, r6, #7
 800c0e2:	1d23      	adds	r3, r4, #4
 800c0e4:	1af2      	subs	r2, r6, r3
 800c0e6:	d0ae      	beq.n	800c046 <_malloc_r+0x22>
 800c0e8:	1b9b      	subs	r3, r3, r6
 800c0ea:	50a3      	str	r3, [r4, r2]
 800c0ec:	e7ab      	b.n	800c046 <_malloc_r+0x22>
 800c0ee:	42a3      	cmp	r3, r4
 800c0f0:	6862      	ldr	r2, [r4, #4]
 800c0f2:	d1dd      	bne.n	800c0b0 <_malloc_r+0x8c>
 800c0f4:	f8c8 2000 	str.w	r2, [r8]
 800c0f8:	e7ec      	b.n	800c0d4 <_malloc_r+0xb0>
 800c0fa:	4623      	mov	r3, r4
 800c0fc:	6864      	ldr	r4, [r4, #4]
 800c0fe:	e7ac      	b.n	800c05a <_malloc_r+0x36>
 800c100:	4634      	mov	r4, r6
 800c102:	6876      	ldr	r6, [r6, #4]
 800c104:	e7b4      	b.n	800c070 <_malloc_r+0x4c>
 800c106:	4613      	mov	r3, r2
 800c108:	e7cc      	b.n	800c0a4 <_malloc_r+0x80>
 800c10a:	230c      	movs	r3, #12
 800c10c:	603b      	str	r3, [r7, #0]
 800c10e:	4638      	mov	r0, r7
 800c110:	f000 f80e 	bl	800c130 <__malloc_unlock>
 800c114:	e797      	b.n	800c046 <_malloc_r+0x22>
 800c116:	6025      	str	r5, [r4, #0]
 800c118:	e7dc      	b.n	800c0d4 <_malloc_r+0xb0>
 800c11a:	605b      	str	r3, [r3, #4]
 800c11c:	deff      	udf	#255	; 0xff
 800c11e:	bf00      	nop
 800c120:	200019f0 	.word	0x200019f0

0800c124 <__malloc_lock>:
 800c124:	4801      	ldr	r0, [pc, #4]	; (800c12c <__malloc_lock+0x8>)
 800c126:	f7ff b87e 	b.w	800b226 <__retarget_lock_acquire_recursive>
 800c12a:	bf00      	nop
 800c12c:	200019ec 	.word	0x200019ec

0800c130 <__malloc_unlock>:
 800c130:	4801      	ldr	r0, [pc, #4]	; (800c138 <__malloc_unlock+0x8>)
 800c132:	f7ff b879 	b.w	800b228 <__retarget_lock_release_recursive>
 800c136:	bf00      	nop
 800c138:	200019ec 	.word	0x200019ec

0800c13c <_Balloc>:
 800c13c:	b570      	push	{r4, r5, r6, lr}
 800c13e:	69c6      	ldr	r6, [r0, #28]
 800c140:	4604      	mov	r4, r0
 800c142:	460d      	mov	r5, r1
 800c144:	b976      	cbnz	r6, 800c164 <_Balloc+0x28>
 800c146:	2010      	movs	r0, #16
 800c148:	f7ff ff44 	bl	800bfd4 <malloc>
 800c14c:	4602      	mov	r2, r0
 800c14e:	61e0      	str	r0, [r4, #28]
 800c150:	b920      	cbnz	r0, 800c15c <_Balloc+0x20>
 800c152:	4b18      	ldr	r3, [pc, #96]	; (800c1b4 <_Balloc+0x78>)
 800c154:	4818      	ldr	r0, [pc, #96]	; (800c1b8 <_Balloc+0x7c>)
 800c156:	216b      	movs	r1, #107	; 0x6b
 800c158:	f000 fd82 	bl	800cc60 <__assert_func>
 800c15c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c160:	6006      	str	r6, [r0, #0]
 800c162:	60c6      	str	r6, [r0, #12]
 800c164:	69e6      	ldr	r6, [r4, #28]
 800c166:	68f3      	ldr	r3, [r6, #12]
 800c168:	b183      	cbz	r3, 800c18c <_Balloc+0x50>
 800c16a:	69e3      	ldr	r3, [r4, #28]
 800c16c:	68db      	ldr	r3, [r3, #12]
 800c16e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c172:	b9b8      	cbnz	r0, 800c1a4 <_Balloc+0x68>
 800c174:	2101      	movs	r1, #1
 800c176:	fa01 f605 	lsl.w	r6, r1, r5
 800c17a:	1d72      	adds	r2, r6, #5
 800c17c:	0092      	lsls	r2, r2, #2
 800c17e:	4620      	mov	r0, r4
 800c180:	f000 fd8c 	bl	800cc9c <_calloc_r>
 800c184:	b160      	cbz	r0, 800c1a0 <_Balloc+0x64>
 800c186:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c18a:	e00e      	b.n	800c1aa <_Balloc+0x6e>
 800c18c:	2221      	movs	r2, #33	; 0x21
 800c18e:	2104      	movs	r1, #4
 800c190:	4620      	mov	r0, r4
 800c192:	f000 fd83 	bl	800cc9c <_calloc_r>
 800c196:	69e3      	ldr	r3, [r4, #28]
 800c198:	60f0      	str	r0, [r6, #12]
 800c19a:	68db      	ldr	r3, [r3, #12]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d1e4      	bne.n	800c16a <_Balloc+0x2e>
 800c1a0:	2000      	movs	r0, #0
 800c1a2:	bd70      	pop	{r4, r5, r6, pc}
 800c1a4:	6802      	ldr	r2, [r0, #0]
 800c1a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c1b0:	e7f7      	b.n	800c1a2 <_Balloc+0x66>
 800c1b2:	bf00      	nop
 800c1b4:	080102fd 	.word	0x080102fd
 800c1b8:	0801037d 	.word	0x0801037d

0800c1bc <_Bfree>:
 800c1bc:	b570      	push	{r4, r5, r6, lr}
 800c1be:	69c6      	ldr	r6, [r0, #28]
 800c1c0:	4605      	mov	r5, r0
 800c1c2:	460c      	mov	r4, r1
 800c1c4:	b976      	cbnz	r6, 800c1e4 <_Bfree+0x28>
 800c1c6:	2010      	movs	r0, #16
 800c1c8:	f7ff ff04 	bl	800bfd4 <malloc>
 800c1cc:	4602      	mov	r2, r0
 800c1ce:	61e8      	str	r0, [r5, #28]
 800c1d0:	b920      	cbnz	r0, 800c1dc <_Bfree+0x20>
 800c1d2:	4b09      	ldr	r3, [pc, #36]	; (800c1f8 <_Bfree+0x3c>)
 800c1d4:	4809      	ldr	r0, [pc, #36]	; (800c1fc <_Bfree+0x40>)
 800c1d6:	218f      	movs	r1, #143	; 0x8f
 800c1d8:	f000 fd42 	bl	800cc60 <__assert_func>
 800c1dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c1e0:	6006      	str	r6, [r0, #0]
 800c1e2:	60c6      	str	r6, [r0, #12]
 800c1e4:	b13c      	cbz	r4, 800c1f6 <_Bfree+0x3a>
 800c1e6:	69eb      	ldr	r3, [r5, #28]
 800c1e8:	6862      	ldr	r2, [r4, #4]
 800c1ea:	68db      	ldr	r3, [r3, #12]
 800c1ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c1f0:	6021      	str	r1, [r4, #0]
 800c1f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c1f6:	bd70      	pop	{r4, r5, r6, pc}
 800c1f8:	080102fd 	.word	0x080102fd
 800c1fc:	0801037d 	.word	0x0801037d

0800c200 <__multadd>:
 800c200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c204:	690d      	ldr	r5, [r1, #16]
 800c206:	4607      	mov	r7, r0
 800c208:	460c      	mov	r4, r1
 800c20a:	461e      	mov	r6, r3
 800c20c:	f101 0c14 	add.w	ip, r1, #20
 800c210:	2000      	movs	r0, #0
 800c212:	f8dc 3000 	ldr.w	r3, [ip]
 800c216:	b299      	uxth	r1, r3
 800c218:	fb02 6101 	mla	r1, r2, r1, r6
 800c21c:	0c1e      	lsrs	r6, r3, #16
 800c21e:	0c0b      	lsrs	r3, r1, #16
 800c220:	fb02 3306 	mla	r3, r2, r6, r3
 800c224:	b289      	uxth	r1, r1
 800c226:	3001      	adds	r0, #1
 800c228:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c22c:	4285      	cmp	r5, r0
 800c22e:	f84c 1b04 	str.w	r1, [ip], #4
 800c232:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c236:	dcec      	bgt.n	800c212 <__multadd+0x12>
 800c238:	b30e      	cbz	r6, 800c27e <__multadd+0x7e>
 800c23a:	68a3      	ldr	r3, [r4, #8]
 800c23c:	42ab      	cmp	r3, r5
 800c23e:	dc19      	bgt.n	800c274 <__multadd+0x74>
 800c240:	6861      	ldr	r1, [r4, #4]
 800c242:	4638      	mov	r0, r7
 800c244:	3101      	adds	r1, #1
 800c246:	f7ff ff79 	bl	800c13c <_Balloc>
 800c24a:	4680      	mov	r8, r0
 800c24c:	b928      	cbnz	r0, 800c25a <__multadd+0x5a>
 800c24e:	4602      	mov	r2, r0
 800c250:	4b0c      	ldr	r3, [pc, #48]	; (800c284 <__multadd+0x84>)
 800c252:	480d      	ldr	r0, [pc, #52]	; (800c288 <__multadd+0x88>)
 800c254:	21ba      	movs	r1, #186	; 0xba
 800c256:	f000 fd03 	bl	800cc60 <__assert_func>
 800c25a:	6922      	ldr	r2, [r4, #16]
 800c25c:	3202      	adds	r2, #2
 800c25e:	f104 010c 	add.w	r1, r4, #12
 800c262:	0092      	lsls	r2, r2, #2
 800c264:	300c      	adds	r0, #12
 800c266:	f7fe ffe0 	bl	800b22a <memcpy>
 800c26a:	4621      	mov	r1, r4
 800c26c:	4638      	mov	r0, r7
 800c26e:	f7ff ffa5 	bl	800c1bc <_Bfree>
 800c272:	4644      	mov	r4, r8
 800c274:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c278:	3501      	adds	r5, #1
 800c27a:	615e      	str	r6, [r3, #20]
 800c27c:	6125      	str	r5, [r4, #16]
 800c27e:	4620      	mov	r0, r4
 800c280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c284:	0801036c 	.word	0x0801036c
 800c288:	0801037d 	.word	0x0801037d

0800c28c <__hi0bits>:
 800c28c:	0c03      	lsrs	r3, r0, #16
 800c28e:	041b      	lsls	r3, r3, #16
 800c290:	b9d3      	cbnz	r3, 800c2c8 <__hi0bits+0x3c>
 800c292:	0400      	lsls	r0, r0, #16
 800c294:	2310      	movs	r3, #16
 800c296:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c29a:	bf04      	itt	eq
 800c29c:	0200      	lsleq	r0, r0, #8
 800c29e:	3308      	addeq	r3, #8
 800c2a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c2a4:	bf04      	itt	eq
 800c2a6:	0100      	lsleq	r0, r0, #4
 800c2a8:	3304      	addeq	r3, #4
 800c2aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c2ae:	bf04      	itt	eq
 800c2b0:	0080      	lsleq	r0, r0, #2
 800c2b2:	3302      	addeq	r3, #2
 800c2b4:	2800      	cmp	r0, #0
 800c2b6:	db05      	blt.n	800c2c4 <__hi0bits+0x38>
 800c2b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c2bc:	f103 0301 	add.w	r3, r3, #1
 800c2c0:	bf08      	it	eq
 800c2c2:	2320      	moveq	r3, #32
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	4770      	bx	lr
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	e7e4      	b.n	800c296 <__hi0bits+0xa>

0800c2cc <__lo0bits>:
 800c2cc:	6803      	ldr	r3, [r0, #0]
 800c2ce:	f013 0207 	ands.w	r2, r3, #7
 800c2d2:	d00c      	beq.n	800c2ee <__lo0bits+0x22>
 800c2d4:	07d9      	lsls	r1, r3, #31
 800c2d6:	d422      	bmi.n	800c31e <__lo0bits+0x52>
 800c2d8:	079a      	lsls	r2, r3, #30
 800c2da:	bf49      	itett	mi
 800c2dc:	085b      	lsrmi	r3, r3, #1
 800c2de:	089b      	lsrpl	r3, r3, #2
 800c2e0:	6003      	strmi	r3, [r0, #0]
 800c2e2:	2201      	movmi	r2, #1
 800c2e4:	bf5c      	itt	pl
 800c2e6:	6003      	strpl	r3, [r0, #0]
 800c2e8:	2202      	movpl	r2, #2
 800c2ea:	4610      	mov	r0, r2
 800c2ec:	4770      	bx	lr
 800c2ee:	b299      	uxth	r1, r3
 800c2f0:	b909      	cbnz	r1, 800c2f6 <__lo0bits+0x2a>
 800c2f2:	0c1b      	lsrs	r3, r3, #16
 800c2f4:	2210      	movs	r2, #16
 800c2f6:	b2d9      	uxtb	r1, r3
 800c2f8:	b909      	cbnz	r1, 800c2fe <__lo0bits+0x32>
 800c2fa:	3208      	adds	r2, #8
 800c2fc:	0a1b      	lsrs	r3, r3, #8
 800c2fe:	0719      	lsls	r1, r3, #28
 800c300:	bf04      	itt	eq
 800c302:	091b      	lsreq	r3, r3, #4
 800c304:	3204      	addeq	r2, #4
 800c306:	0799      	lsls	r1, r3, #30
 800c308:	bf04      	itt	eq
 800c30a:	089b      	lsreq	r3, r3, #2
 800c30c:	3202      	addeq	r2, #2
 800c30e:	07d9      	lsls	r1, r3, #31
 800c310:	d403      	bmi.n	800c31a <__lo0bits+0x4e>
 800c312:	085b      	lsrs	r3, r3, #1
 800c314:	f102 0201 	add.w	r2, r2, #1
 800c318:	d003      	beq.n	800c322 <__lo0bits+0x56>
 800c31a:	6003      	str	r3, [r0, #0]
 800c31c:	e7e5      	b.n	800c2ea <__lo0bits+0x1e>
 800c31e:	2200      	movs	r2, #0
 800c320:	e7e3      	b.n	800c2ea <__lo0bits+0x1e>
 800c322:	2220      	movs	r2, #32
 800c324:	e7e1      	b.n	800c2ea <__lo0bits+0x1e>
	...

0800c328 <__i2b>:
 800c328:	b510      	push	{r4, lr}
 800c32a:	460c      	mov	r4, r1
 800c32c:	2101      	movs	r1, #1
 800c32e:	f7ff ff05 	bl	800c13c <_Balloc>
 800c332:	4602      	mov	r2, r0
 800c334:	b928      	cbnz	r0, 800c342 <__i2b+0x1a>
 800c336:	4b05      	ldr	r3, [pc, #20]	; (800c34c <__i2b+0x24>)
 800c338:	4805      	ldr	r0, [pc, #20]	; (800c350 <__i2b+0x28>)
 800c33a:	f240 1145 	movw	r1, #325	; 0x145
 800c33e:	f000 fc8f 	bl	800cc60 <__assert_func>
 800c342:	2301      	movs	r3, #1
 800c344:	6144      	str	r4, [r0, #20]
 800c346:	6103      	str	r3, [r0, #16]
 800c348:	bd10      	pop	{r4, pc}
 800c34a:	bf00      	nop
 800c34c:	0801036c 	.word	0x0801036c
 800c350:	0801037d 	.word	0x0801037d

0800c354 <__multiply>:
 800c354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c358:	4691      	mov	r9, r2
 800c35a:	690a      	ldr	r2, [r1, #16]
 800c35c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c360:	429a      	cmp	r2, r3
 800c362:	bfb8      	it	lt
 800c364:	460b      	movlt	r3, r1
 800c366:	460c      	mov	r4, r1
 800c368:	bfbc      	itt	lt
 800c36a:	464c      	movlt	r4, r9
 800c36c:	4699      	movlt	r9, r3
 800c36e:	6927      	ldr	r7, [r4, #16]
 800c370:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c374:	68a3      	ldr	r3, [r4, #8]
 800c376:	6861      	ldr	r1, [r4, #4]
 800c378:	eb07 060a 	add.w	r6, r7, sl
 800c37c:	42b3      	cmp	r3, r6
 800c37e:	b085      	sub	sp, #20
 800c380:	bfb8      	it	lt
 800c382:	3101      	addlt	r1, #1
 800c384:	f7ff feda 	bl	800c13c <_Balloc>
 800c388:	b930      	cbnz	r0, 800c398 <__multiply+0x44>
 800c38a:	4602      	mov	r2, r0
 800c38c:	4b44      	ldr	r3, [pc, #272]	; (800c4a0 <__multiply+0x14c>)
 800c38e:	4845      	ldr	r0, [pc, #276]	; (800c4a4 <__multiply+0x150>)
 800c390:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c394:	f000 fc64 	bl	800cc60 <__assert_func>
 800c398:	f100 0514 	add.w	r5, r0, #20
 800c39c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c3a0:	462b      	mov	r3, r5
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	4543      	cmp	r3, r8
 800c3a6:	d321      	bcc.n	800c3ec <__multiply+0x98>
 800c3a8:	f104 0314 	add.w	r3, r4, #20
 800c3ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c3b0:	f109 0314 	add.w	r3, r9, #20
 800c3b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c3b8:	9202      	str	r2, [sp, #8]
 800c3ba:	1b3a      	subs	r2, r7, r4
 800c3bc:	3a15      	subs	r2, #21
 800c3be:	f022 0203 	bic.w	r2, r2, #3
 800c3c2:	3204      	adds	r2, #4
 800c3c4:	f104 0115 	add.w	r1, r4, #21
 800c3c8:	428f      	cmp	r7, r1
 800c3ca:	bf38      	it	cc
 800c3cc:	2204      	movcc	r2, #4
 800c3ce:	9201      	str	r2, [sp, #4]
 800c3d0:	9a02      	ldr	r2, [sp, #8]
 800c3d2:	9303      	str	r3, [sp, #12]
 800c3d4:	429a      	cmp	r2, r3
 800c3d6:	d80c      	bhi.n	800c3f2 <__multiply+0x9e>
 800c3d8:	2e00      	cmp	r6, #0
 800c3da:	dd03      	ble.n	800c3e4 <__multiply+0x90>
 800c3dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d05b      	beq.n	800c49c <__multiply+0x148>
 800c3e4:	6106      	str	r6, [r0, #16]
 800c3e6:	b005      	add	sp, #20
 800c3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3ec:	f843 2b04 	str.w	r2, [r3], #4
 800c3f0:	e7d8      	b.n	800c3a4 <__multiply+0x50>
 800c3f2:	f8b3 a000 	ldrh.w	sl, [r3]
 800c3f6:	f1ba 0f00 	cmp.w	sl, #0
 800c3fa:	d024      	beq.n	800c446 <__multiply+0xf2>
 800c3fc:	f104 0e14 	add.w	lr, r4, #20
 800c400:	46a9      	mov	r9, r5
 800c402:	f04f 0c00 	mov.w	ip, #0
 800c406:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c40a:	f8d9 1000 	ldr.w	r1, [r9]
 800c40e:	fa1f fb82 	uxth.w	fp, r2
 800c412:	b289      	uxth	r1, r1
 800c414:	fb0a 110b 	mla	r1, sl, fp, r1
 800c418:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c41c:	f8d9 2000 	ldr.w	r2, [r9]
 800c420:	4461      	add	r1, ip
 800c422:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c426:	fb0a c20b 	mla	r2, sl, fp, ip
 800c42a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c42e:	b289      	uxth	r1, r1
 800c430:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c434:	4577      	cmp	r7, lr
 800c436:	f849 1b04 	str.w	r1, [r9], #4
 800c43a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c43e:	d8e2      	bhi.n	800c406 <__multiply+0xb2>
 800c440:	9a01      	ldr	r2, [sp, #4]
 800c442:	f845 c002 	str.w	ip, [r5, r2]
 800c446:	9a03      	ldr	r2, [sp, #12]
 800c448:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c44c:	3304      	adds	r3, #4
 800c44e:	f1b9 0f00 	cmp.w	r9, #0
 800c452:	d021      	beq.n	800c498 <__multiply+0x144>
 800c454:	6829      	ldr	r1, [r5, #0]
 800c456:	f104 0c14 	add.w	ip, r4, #20
 800c45a:	46ae      	mov	lr, r5
 800c45c:	f04f 0a00 	mov.w	sl, #0
 800c460:	f8bc b000 	ldrh.w	fp, [ip]
 800c464:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c468:	fb09 220b 	mla	r2, r9, fp, r2
 800c46c:	4452      	add	r2, sl
 800c46e:	b289      	uxth	r1, r1
 800c470:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c474:	f84e 1b04 	str.w	r1, [lr], #4
 800c478:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c47c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c480:	f8be 1000 	ldrh.w	r1, [lr]
 800c484:	fb09 110a 	mla	r1, r9, sl, r1
 800c488:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c48c:	4567      	cmp	r7, ip
 800c48e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c492:	d8e5      	bhi.n	800c460 <__multiply+0x10c>
 800c494:	9a01      	ldr	r2, [sp, #4]
 800c496:	50a9      	str	r1, [r5, r2]
 800c498:	3504      	adds	r5, #4
 800c49a:	e799      	b.n	800c3d0 <__multiply+0x7c>
 800c49c:	3e01      	subs	r6, #1
 800c49e:	e79b      	b.n	800c3d8 <__multiply+0x84>
 800c4a0:	0801036c 	.word	0x0801036c
 800c4a4:	0801037d 	.word	0x0801037d

0800c4a8 <__pow5mult>:
 800c4a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4ac:	4615      	mov	r5, r2
 800c4ae:	f012 0203 	ands.w	r2, r2, #3
 800c4b2:	4606      	mov	r6, r0
 800c4b4:	460f      	mov	r7, r1
 800c4b6:	d007      	beq.n	800c4c8 <__pow5mult+0x20>
 800c4b8:	4c25      	ldr	r4, [pc, #148]	; (800c550 <__pow5mult+0xa8>)
 800c4ba:	3a01      	subs	r2, #1
 800c4bc:	2300      	movs	r3, #0
 800c4be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c4c2:	f7ff fe9d 	bl	800c200 <__multadd>
 800c4c6:	4607      	mov	r7, r0
 800c4c8:	10ad      	asrs	r5, r5, #2
 800c4ca:	d03d      	beq.n	800c548 <__pow5mult+0xa0>
 800c4cc:	69f4      	ldr	r4, [r6, #28]
 800c4ce:	b97c      	cbnz	r4, 800c4f0 <__pow5mult+0x48>
 800c4d0:	2010      	movs	r0, #16
 800c4d2:	f7ff fd7f 	bl	800bfd4 <malloc>
 800c4d6:	4602      	mov	r2, r0
 800c4d8:	61f0      	str	r0, [r6, #28]
 800c4da:	b928      	cbnz	r0, 800c4e8 <__pow5mult+0x40>
 800c4dc:	4b1d      	ldr	r3, [pc, #116]	; (800c554 <__pow5mult+0xac>)
 800c4de:	481e      	ldr	r0, [pc, #120]	; (800c558 <__pow5mult+0xb0>)
 800c4e0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c4e4:	f000 fbbc 	bl	800cc60 <__assert_func>
 800c4e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c4ec:	6004      	str	r4, [r0, #0]
 800c4ee:	60c4      	str	r4, [r0, #12]
 800c4f0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c4f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c4f8:	b94c      	cbnz	r4, 800c50e <__pow5mult+0x66>
 800c4fa:	f240 2171 	movw	r1, #625	; 0x271
 800c4fe:	4630      	mov	r0, r6
 800c500:	f7ff ff12 	bl	800c328 <__i2b>
 800c504:	2300      	movs	r3, #0
 800c506:	f8c8 0008 	str.w	r0, [r8, #8]
 800c50a:	4604      	mov	r4, r0
 800c50c:	6003      	str	r3, [r0, #0]
 800c50e:	f04f 0900 	mov.w	r9, #0
 800c512:	07eb      	lsls	r3, r5, #31
 800c514:	d50a      	bpl.n	800c52c <__pow5mult+0x84>
 800c516:	4639      	mov	r1, r7
 800c518:	4622      	mov	r2, r4
 800c51a:	4630      	mov	r0, r6
 800c51c:	f7ff ff1a 	bl	800c354 <__multiply>
 800c520:	4639      	mov	r1, r7
 800c522:	4680      	mov	r8, r0
 800c524:	4630      	mov	r0, r6
 800c526:	f7ff fe49 	bl	800c1bc <_Bfree>
 800c52a:	4647      	mov	r7, r8
 800c52c:	106d      	asrs	r5, r5, #1
 800c52e:	d00b      	beq.n	800c548 <__pow5mult+0xa0>
 800c530:	6820      	ldr	r0, [r4, #0]
 800c532:	b938      	cbnz	r0, 800c544 <__pow5mult+0x9c>
 800c534:	4622      	mov	r2, r4
 800c536:	4621      	mov	r1, r4
 800c538:	4630      	mov	r0, r6
 800c53a:	f7ff ff0b 	bl	800c354 <__multiply>
 800c53e:	6020      	str	r0, [r4, #0]
 800c540:	f8c0 9000 	str.w	r9, [r0]
 800c544:	4604      	mov	r4, r0
 800c546:	e7e4      	b.n	800c512 <__pow5mult+0x6a>
 800c548:	4638      	mov	r0, r7
 800c54a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c54e:	bf00      	nop
 800c550:	080104c8 	.word	0x080104c8
 800c554:	080102fd 	.word	0x080102fd
 800c558:	0801037d 	.word	0x0801037d

0800c55c <__lshift>:
 800c55c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c560:	460c      	mov	r4, r1
 800c562:	6849      	ldr	r1, [r1, #4]
 800c564:	6923      	ldr	r3, [r4, #16]
 800c566:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c56a:	68a3      	ldr	r3, [r4, #8]
 800c56c:	4607      	mov	r7, r0
 800c56e:	4691      	mov	r9, r2
 800c570:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c574:	f108 0601 	add.w	r6, r8, #1
 800c578:	42b3      	cmp	r3, r6
 800c57a:	db0b      	blt.n	800c594 <__lshift+0x38>
 800c57c:	4638      	mov	r0, r7
 800c57e:	f7ff fddd 	bl	800c13c <_Balloc>
 800c582:	4605      	mov	r5, r0
 800c584:	b948      	cbnz	r0, 800c59a <__lshift+0x3e>
 800c586:	4602      	mov	r2, r0
 800c588:	4b28      	ldr	r3, [pc, #160]	; (800c62c <__lshift+0xd0>)
 800c58a:	4829      	ldr	r0, [pc, #164]	; (800c630 <__lshift+0xd4>)
 800c58c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c590:	f000 fb66 	bl	800cc60 <__assert_func>
 800c594:	3101      	adds	r1, #1
 800c596:	005b      	lsls	r3, r3, #1
 800c598:	e7ee      	b.n	800c578 <__lshift+0x1c>
 800c59a:	2300      	movs	r3, #0
 800c59c:	f100 0114 	add.w	r1, r0, #20
 800c5a0:	f100 0210 	add.w	r2, r0, #16
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	4553      	cmp	r3, sl
 800c5a8:	db33      	blt.n	800c612 <__lshift+0xb6>
 800c5aa:	6920      	ldr	r0, [r4, #16]
 800c5ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c5b0:	f104 0314 	add.w	r3, r4, #20
 800c5b4:	f019 091f 	ands.w	r9, r9, #31
 800c5b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c5bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c5c0:	d02b      	beq.n	800c61a <__lshift+0xbe>
 800c5c2:	f1c9 0e20 	rsb	lr, r9, #32
 800c5c6:	468a      	mov	sl, r1
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	6818      	ldr	r0, [r3, #0]
 800c5cc:	fa00 f009 	lsl.w	r0, r0, r9
 800c5d0:	4310      	orrs	r0, r2
 800c5d2:	f84a 0b04 	str.w	r0, [sl], #4
 800c5d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5da:	459c      	cmp	ip, r3
 800c5dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800c5e0:	d8f3      	bhi.n	800c5ca <__lshift+0x6e>
 800c5e2:	ebac 0304 	sub.w	r3, ip, r4
 800c5e6:	3b15      	subs	r3, #21
 800c5e8:	f023 0303 	bic.w	r3, r3, #3
 800c5ec:	3304      	adds	r3, #4
 800c5ee:	f104 0015 	add.w	r0, r4, #21
 800c5f2:	4584      	cmp	ip, r0
 800c5f4:	bf38      	it	cc
 800c5f6:	2304      	movcc	r3, #4
 800c5f8:	50ca      	str	r2, [r1, r3]
 800c5fa:	b10a      	cbz	r2, 800c600 <__lshift+0xa4>
 800c5fc:	f108 0602 	add.w	r6, r8, #2
 800c600:	3e01      	subs	r6, #1
 800c602:	4638      	mov	r0, r7
 800c604:	612e      	str	r6, [r5, #16]
 800c606:	4621      	mov	r1, r4
 800c608:	f7ff fdd8 	bl	800c1bc <_Bfree>
 800c60c:	4628      	mov	r0, r5
 800c60e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c612:	f842 0f04 	str.w	r0, [r2, #4]!
 800c616:	3301      	adds	r3, #1
 800c618:	e7c5      	b.n	800c5a6 <__lshift+0x4a>
 800c61a:	3904      	subs	r1, #4
 800c61c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c620:	f841 2f04 	str.w	r2, [r1, #4]!
 800c624:	459c      	cmp	ip, r3
 800c626:	d8f9      	bhi.n	800c61c <__lshift+0xc0>
 800c628:	e7ea      	b.n	800c600 <__lshift+0xa4>
 800c62a:	bf00      	nop
 800c62c:	0801036c 	.word	0x0801036c
 800c630:	0801037d 	.word	0x0801037d

0800c634 <__mcmp>:
 800c634:	b530      	push	{r4, r5, lr}
 800c636:	6902      	ldr	r2, [r0, #16]
 800c638:	690c      	ldr	r4, [r1, #16]
 800c63a:	1b12      	subs	r2, r2, r4
 800c63c:	d10e      	bne.n	800c65c <__mcmp+0x28>
 800c63e:	f100 0314 	add.w	r3, r0, #20
 800c642:	3114      	adds	r1, #20
 800c644:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c648:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c64c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c650:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c654:	42a5      	cmp	r5, r4
 800c656:	d003      	beq.n	800c660 <__mcmp+0x2c>
 800c658:	d305      	bcc.n	800c666 <__mcmp+0x32>
 800c65a:	2201      	movs	r2, #1
 800c65c:	4610      	mov	r0, r2
 800c65e:	bd30      	pop	{r4, r5, pc}
 800c660:	4283      	cmp	r3, r0
 800c662:	d3f3      	bcc.n	800c64c <__mcmp+0x18>
 800c664:	e7fa      	b.n	800c65c <__mcmp+0x28>
 800c666:	f04f 32ff 	mov.w	r2, #4294967295
 800c66a:	e7f7      	b.n	800c65c <__mcmp+0x28>

0800c66c <__mdiff>:
 800c66c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c670:	460c      	mov	r4, r1
 800c672:	4606      	mov	r6, r0
 800c674:	4611      	mov	r1, r2
 800c676:	4620      	mov	r0, r4
 800c678:	4690      	mov	r8, r2
 800c67a:	f7ff ffdb 	bl	800c634 <__mcmp>
 800c67e:	1e05      	subs	r5, r0, #0
 800c680:	d110      	bne.n	800c6a4 <__mdiff+0x38>
 800c682:	4629      	mov	r1, r5
 800c684:	4630      	mov	r0, r6
 800c686:	f7ff fd59 	bl	800c13c <_Balloc>
 800c68a:	b930      	cbnz	r0, 800c69a <__mdiff+0x2e>
 800c68c:	4b3a      	ldr	r3, [pc, #232]	; (800c778 <__mdiff+0x10c>)
 800c68e:	4602      	mov	r2, r0
 800c690:	f240 2137 	movw	r1, #567	; 0x237
 800c694:	4839      	ldr	r0, [pc, #228]	; (800c77c <__mdiff+0x110>)
 800c696:	f000 fae3 	bl	800cc60 <__assert_func>
 800c69a:	2301      	movs	r3, #1
 800c69c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c6a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6a4:	bfa4      	itt	ge
 800c6a6:	4643      	movge	r3, r8
 800c6a8:	46a0      	movge	r8, r4
 800c6aa:	4630      	mov	r0, r6
 800c6ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c6b0:	bfa6      	itte	ge
 800c6b2:	461c      	movge	r4, r3
 800c6b4:	2500      	movge	r5, #0
 800c6b6:	2501      	movlt	r5, #1
 800c6b8:	f7ff fd40 	bl	800c13c <_Balloc>
 800c6bc:	b920      	cbnz	r0, 800c6c8 <__mdiff+0x5c>
 800c6be:	4b2e      	ldr	r3, [pc, #184]	; (800c778 <__mdiff+0x10c>)
 800c6c0:	4602      	mov	r2, r0
 800c6c2:	f240 2145 	movw	r1, #581	; 0x245
 800c6c6:	e7e5      	b.n	800c694 <__mdiff+0x28>
 800c6c8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c6cc:	6926      	ldr	r6, [r4, #16]
 800c6ce:	60c5      	str	r5, [r0, #12]
 800c6d0:	f104 0914 	add.w	r9, r4, #20
 800c6d4:	f108 0514 	add.w	r5, r8, #20
 800c6d8:	f100 0e14 	add.w	lr, r0, #20
 800c6dc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c6e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c6e4:	f108 0210 	add.w	r2, r8, #16
 800c6e8:	46f2      	mov	sl, lr
 800c6ea:	2100      	movs	r1, #0
 800c6ec:	f859 3b04 	ldr.w	r3, [r9], #4
 800c6f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c6f4:	fa11 f88b 	uxtah	r8, r1, fp
 800c6f8:	b299      	uxth	r1, r3
 800c6fa:	0c1b      	lsrs	r3, r3, #16
 800c6fc:	eba8 0801 	sub.w	r8, r8, r1
 800c700:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c704:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c708:	fa1f f888 	uxth.w	r8, r8
 800c70c:	1419      	asrs	r1, r3, #16
 800c70e:	454e      	cmp	r6, r9
 800c710:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c714:	f84a 3b04 	str.w	r3, [sl], #4
 800c718:	d8e8      	bhi.n	800c6ec <__mdiff+0x80>
 800c71a:	1b33      	subs	r3, r6, r4
 800c71c:	3b15      	subs	r3, #21
 800c71e:	f023 0303 	bic.w	r3, r3, #3
 800c722:	3304      	adds	r3, #4
 800c724:	3415      	adds	r4, #21
 800c726:	42a6      	cmp	r6, r4
 800c728:	bf38      	it	cc
 800c72a:	2304      	movcc	r3, #4
 800c72c:	441d      	add	r5, r3
 800c72e:	4473      	add	r3, lr
 800c730:	469e      	mov	lr, r3
 800c732:	462e      	mov	r6, r5
 800c734:	4566      	cmp	r6, ip
 800c736:	d30e      	bcc.n	800c756 <__mdiff+0xea>
 800c738:	f10c 0203 	add.w	r2, ip, #3
 800c73c:	1b52      	subs	r2, r2, r5
 800c73e:	f022 0203 	bic.w	r2, r2, #3
 800c742:	3d03      	subs	r5, #3
 800c744:	45ac      	cmp	ip, r5
 800c746:	bf38      	it	cc
 800c748:	2200      	movcc	r2, #0
 800c74a:	4413      	add	r3, r2
 800c74c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c750:	b17a      	cbz	r2, 800c772 <__mdiff+0x106>
 800c752:	6107      	str	r7, [r0, #16]
 800c754:	e7a4      	b.n	800c6a0 <__mdiff+0x34>
 800c756:	f856 8b04 	ldr.w	r8, [r6], #4
 800c75a:	fa11 f288 	uxtah	r2, r1, r8
 800c75e:	1414      	asrs	r4, r2, #16
 800c760:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c764:	b292      	uxth	r2, r2
 800c766:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c76a:	f84e 2b04 	str.w	r2, [lr], #4
 800c76e:	1421      	asrs	r1, r4, #16
 800c770:	e7e0      	b.n	800c734 <__mdiff+0xc8>
 800c772:	3f01      	subs	r7, #1
 800c774:	e7ea      	b.n	800c74c <__mdiff+0xe0>
 800c776:	bf00      	nop
 800c778:	0801036c 	.word	0x0801036c
 800c77c:	0801037d 	.word	0x0801037d

0800c780 <__d2b>:
 800c780:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c784:	460f      	mov	r7, r1
 800c786:	2101      	movs	r1, #1
 800c788:	ec59 8b10 	vmov	r8, r9, d0
 800c78c:	4616      	mov	r6, r2
 800c78e:	f7ff fcd5 	bl	800c13c <_Balloc>
 800c792:	4604      	mov	r4, r0
 800c794:	b930      	cbnz	r0, 800c7a4 <__d2b+0x24>
 800c796:	4602      	mov	r2, r0
 800c798:	4b24      	ldr	r3, [pc, #144]	; (800c82c <__d2b+0xac>)
 800c79a:	4825      	ldr	r0, [pc, #148]	; (800c830 <__d2b+0xb0>)
 800c79c:	f240 310f 	movw	r1, #783	; 0x30f
 800c7a0:	f000 fa5e 	bl	800cc60 <__assert_func>
 800c7a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c7a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c7ac:	bb2d      	cbnz	r5, 800c7fa <__d2b+0x7a>
 800c7ae:	9301      	str	r3, [sp, #4]
 800c7b0:	f1b8 0300 	subs.w	r3, r8, #0
 800c7b4:	d026      	beq.n	800c804 <__d2b+0x84>
 800c7b6:	4668      	mov	r0, sp
 800c7b8:	9300      	str	r3, [sp, #0]
 800c7ba:	f7ff fd87 	bl	800c2cc <__lo0bits>
 800c7be:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c7c2:	b1e8      	cbz	r0, 800c800 <__d2b+0x80>
 800c7c4:	f1c0 0320 	rsb	r3, r0, #32
 800c7c8:	fa02 f303 	lsl.w	r3, r2, r3
 800c7cc:	430b      	orrs	r3, r1
 800c7ce:	40c2      	lsrs	r2, r0
 800c7d0:	6163      	str	r3, [r4, #20]
 800c7d2:	9201      	str	r2, [sp, #4]
 800c7d4:	9b01      	ldr	r3, [sp, #4]
 800c7d6:	61a3      	str	r3, [r4, #24]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	bf14      	ite	ne
 800c7dc:	2202      	movne	r2, #2
 800c7de:	2201      	moveq	r2, #1
 800c7e0:	6122      	str	r2, [r4, #16]
 800c7e2:	b1bd      	cbz	r5, 800c814 <__d2b+0x94>
 800c7e4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c7e8:	4405      	add	r5, r0
 800c7ea:	603d      	str	r5, [r7, #0]
 800c7ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c7f0:	6030      	str	r0, [r6, #0]
 800c7f2:	4620      	mov	r0, r4
 800c7f4:	b003      	add	sp, #12
 800c7f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c7fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c7fe:	e7d6      	b.n	800c7ae <__d2b+0x2e>
 800c800:	6161      	str	r1, [r4, #20]
 800c802:	e7e7      	b.n	800c7d4 <__d2b+0x54>
 800c804:	a801      	add	r0, sp, #4
 800c806:	f7ff fd61 	bl	800c2cc <__lo0bits>
 800c80a:	9b01      	ldr	r3, [sp, #4]
 800c80c:	6163      	str	r3, [r4, #20]
 800c80e:	3020      	adds	r0, #32
 800c810:	2201      	movs	r2, #1
 800c812:	e7e5      	b.n	800c7e0 <__d2b+0x60>
 800c814:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c818:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c81c:	6038      	str	r0, [r7, #0]
 800c81e:	6918      	ldr	r0, [r3, #16]
 800c820:	f7ff fd34 	bl	800c28c <__hi0bits>
 800c824:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c828:	e7e2      	b.n	800c7f0 <__d2b+0x70>
 800c82a:	bf00      	nop
 800c82c:	0801036c 	.word	0x0801036c
 800c830:	0801037d 	.word	0x0801037d

0800c834 <__ssputs_r>:
 800c834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c838:	688e      	ldr	r6, [r1, #8]
 800c83a:	461f      	mov	r7, r3
 800c83c:	42be      	cmp	r6, r7
 800c83e:	680b      	ldr	r3, [r1, #0]
 800c840:	4682      	mov	sl, r0
 800c842:	460c      	mov	r4, r1
 800c844:	4690      	mov	r8, r2
 800c846:	d82c      	bhi.n	800c8a2 <__ssputs_r+0x6e>
 800c848:	898a      	ldrh	r2, [r1, #12]
 800c84a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c84e:	d026      	beq.n	800c89e <__ssputs_r+0x6a>
 800c850:	6965      	ldr	r5, [r4, #20]
 800c852:	6909      	ldr	r1, [r1, #16]
 800c854:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c858:	eba3 0901 	sub.w	r9, r3, r1
 800c85c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c860:	1c7b      	adds	r3, r7, #1
 800c862:	444b      	add	r3, r9
 800c864:	106d      	asrs	r5, r5, #1
 800c866:	429d      	cmp	r5, r3
 800c868:	bf38      	it	cc
 800c86a:	461d      	movcc	r5, r3
 800c86c:	0553      	lsls	r3, r2, #21
 800c86e:	d527      	bpl.n	800c8c0 <__ssputs_r+0x8c>
 800c870:	4629      	mov	r1, r5
 800c872:	f7ff fbd7 	bl	800c024 <_malloc_r>
 800c876:	4606      	mov	r6, r0
 800c878:	b360      	cbz	r0, 800c8d4 <__ssputs_r+0xa0>
 800c87a:	6921      	ldr	r1, [r4, #16]
 800c87c:	464a      	mov	r2, r9
 800c87e:	f7fe fcd4 	bl	800b22a <memcpy>
 800c882:	89a3      	ldrh	r3, [r4, #12]
 800c884:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c888:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c88c:	81a3      	strh	r3, [r4, #12]
 800c88e:	6126      	str	r6, [r4, #16]
 800c890:	6165      	str	r5, [r4, #20]
 800c892:	444e      	add	r6, r9
 800c894:	eba5 0509 	sub.w	r5, r5, r9
 800c898:	6026      	str	r6, [r4, #0]
 800c89a:	60a5      	str	r5, [r4, #8]
 800c89c:	463e      	mov	r6, r7
 800c89e:	42be      	cmp	r6, r7
 800c8a0:	d900      	bls.n	800c8a4 <__ssputs_r+0x70>
 800c8a2:	463e      	mov	r6, r7
 800c8a4:	6820      	ldr	r0, [r4, #0]
 800c8a6:	4632      	mov	r2, r6
 800c8a8:	4641      	mov	r1, r8
 800c8aa:	f7fe fc24 	bl	800b0f6 <memmove>
 800c8ae:	68a3      	ldr	r3, [r4, #8]
 800c8b0:	1b9b      	subs	r3, r3, r6
 800c8b2:	60a3      	str	r3, [r4, #8]
 800c8b4:	6823      	ldr	r3, [r4, #0]
 800c8b6:	4433      	add	r3, r6
 800c8b8:	6023      	str	r3, [r4, #0]
 800c8ba:	2000      	movs	r0, #0
 800c8bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8c0:	462a      	mov	r2, r5
 800c8c2:	f000 fa13 	bl	800ccec <_realloc_r>
 800c8c6:	4606      	mov	r6, r0
 800c8c8:	2800      	cmp	r0, #0
 800c8ca:	d1e0      	bne.n	800c88e <__ssputs_r+0x5a>
 800c8cc:	6921      	ldr	r1, [r4, #16]
 800c8ce:	4650      	mov	r0, sl
 800c8d0:	f7ff fb34 	bl	800bf3c <_free_r>
 800c8d4:	230c      	movs	r3, #12
 800c8d6:	f8ca 3000 	str.w	r3, [sl]
 800c8da:	89a3      	ldrh	r3, [r4, #12]
 800c8dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8e0:	81a3      	strh	r3, [r4, #12]
 800c8e2:	f04f 30ff 	mov.w	r0, #4294967295
 800c8e6:	e7e9      	b.n	800c8bc <__ssputs_r+0x88>

0800c8e8 <_svfiprintf_r>:
 800c8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8ec:	4698      	mov	r8, r3
 800c8ee:	898b      	ldrh	r3, [r1, #12]
 800c8f0:	061b      	lsls	r3, r3, #24
 800c8f2:	b09d      	sub	sp, #116	; 0x74
 800c8f4:	4607      	mov	r7, r0
 800c8f6:	460d      	mov	r5, r1
 800c8f8:	4614      	mov	r4, r2
 800c8fa:	d50e      	bpl.n	800c91a <_svfiprintf_r+0x32>
 800c8fc:	690b      	ldr	r3, [r1, #16]
 800c8fe:	b963      	cbnz	r3, 800c91a <_svfiprintf_r+0x32>
 800c900:	2140      	movs	r1, #64	; 0x40
 800c902:	f7ff fb8f 	bl	800c024 <_malloc_r>
 800c906:	6028      	str	r0, [r5, #0]
 800c908:	6128      	str	r0, [r5, #16]
 800c90a:	b920      	cbnz	r0, 800c916 <_svfiprintf_r+0x2e>
 800c90c:	230c      	movs	r3, #12
 800c90e:	603b      	str	r3, [r7, #0]
 800c910:	f04f 30ff 	mov.w	r0, #4294967295
 800c914:	e0d0      	b.n	800cab8 <_svfiprintf_r+0x1d0>
 800c916:	2340      	movs	r3, #64	; 0x40
 800c918:	616b      	str	r3, [r5, #20]
 800c91a:	2300      	movs	r3, #0
 800c91c:	9309      	str	r3, [sp, #36]	; 0x24
 800c91e:	2320      	movs	r3, #32
 800c920:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c924:	f8cd 800c 	str.w	r8, [sp, #12]
 800c928:	2330      	movs	r3, #48	; 0x30
 800c92a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cad0 <_svfiprintf_r+0x1e8>
 800c92e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c932:	f04f 0901 	mov.w	r9, #1
 800c936:	4623      	mov	r3, r4
 800c938:	469a      	mov	sl, r3
 800c93a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c93e:	b10a      	cbz	r2, 800c944 <_svfiprintf_r+0x5c>
 800c940:	2a25      	cmp	r2, #37	; 0x25
 800c942:	d1f9      	bne.n	800c938 <_svfiprintf_r+0x50>
 800c944:	ebba 0b04 	subs.w	fp, sl, r4
 800c948:	d00b      	beq.n	800c962 <_svfiprintf_r+0x7a>
 800c94a:	465b      	mov	r3, fp
 800c94c:	4622      	mov	r2, r4
 800c94e:	4629      	mov	r1, r5
 800c950:	4638      	mov	r0, r7
 800c952:	f7ff ff6f 	bl	800c834 <__ssputs_r>
 800c956:	3001      	adds	r0, #1
 800c958:	f000 80a9 	beq.w	800caae <_svfiprintf_r+0x1c6>
 800c95c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c95e:	445a      	add	r2, fp
 800c960:	9209      	str	r2, [sp, #36]	; 0x24
 800c962:	f89a 3000 	ldrb.w	r3, [sl]
 800c966:	2b00      	cmp	r3, #0
 800c968:	f000 80a1 	beq.w	800caae <_svfiprintf_r+0x1c6>
 800c96c:	2300      	movs	r3, #0
 800c96e:	f04f 32ff 	mov.w	r2, #4294967295
 800c972:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c976:	f10a 0a01 	add.w	sl, sl, #1
 800c97a:	9304      	str	r3, [sp, #16]
 800c97c:	9307      	str	r3, [sp, #28]
 800c97e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c982:	931a      	str	r3, [sp, #104]	; 0x68
 800c984:	4654      	mov	r4, sl
 800c986:	2205      	movs	r2, #5
 800c988:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c98c:	4850      	ldr	r0, [pc, #320]	; (800cad0 <_svfiprintf_r+0x1e8>)
 800c98e:	f7f3 fc27 	bl	80001e0 <memchr>
 800c992:	9a04      	ldr	r2, [sp, #16]
 800c994:	b9d8      	cbnz	r0, 800c9ce <_svfiprintf_r+0xe6>
 800c996:	06d0      	lsls	r0, r2, #27
 800c998:	bf44      	itt	mi
 800c99a:	2320      	movmi	r3, #32
 800c99c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c9a0:	0711      	lsls	r1, r2, #28
 800c9a2:	bf44      	itt	mi
 800c9a4:	232b      	movmi	r3, #43	; 0x2b
 800c9a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c9aa:	f89a 3000 	ldrb.w	r3, [sl]
 800c9ae:	2b2a      	cmp	r3, #42	; 0x2a
 800c9b0:	d015      	beq.n	800c9de <_svfiprintf_r+0xf6>
 800c9b2:	9a07      	ldr	r2, [sp, #28]
 800c9b4:	4654      	mov	r4, sl
 800c9b6:	2000      	movs	r0, #0
 800c9b8:	f04f 0c0a 	mov.w	ip, #10
 800c9bc:	4621      	mov	r1, r4
 800c9be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c9c2:	3b30      	subs	r3, #48	; 0x30
 800c9c4:	2b09      	cmp	r3, #9
 800c9c6:	d94d      	bls.n	800ca64 <_svfiprintf_r+0x17c>
 800c9c8:	b1b0      	cbz	r0, 800c9f8 <_svfiprintf_r+0x110>
 800c9ca:	9207      	str	r2, [sp, #28]
 800c9cc:	e014      	b.n	800c9f8 <_svfiprintf_r+0x110>
 800c9ce:	eba0 0308 	sub.w	r3, r0, r8
 800c9d2:	fa09 f303 	lsl.w	r3, r9, r3
 800c9d6:	4313      	orrs	r3, r2
 800c9d8:	9304      	str	r3, [sp, #16]
 800c9da:	46a2      	mov	sl, r4
 800c9dc:	e7d2      	b.n	800c984 <_svfiprintf_r+0x9c>
 800c9de:	9b03      	ldr	r3, [sp, #12]
 800c9e0:	1d19      	adds	r1, r3, #4
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	9103      	str	r1, [sp, #12]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	bfbb      	ittet	lt
 800c9ea:	425b      	neglt	r3, r3
 800c9ec:	f042 0202 	orrlt.w	r2, r2, #2
 800c9f0:	9307      	strge	r3, [sp, #28]
 800c9f2:	9307      	strlt	r3, [sp, #28]
 800c9f4:	bfb8      	it	lt
 800c9f6:	9204      	strlt	r2, [sp, #16]
 800c9f8:	7823      	ldrb	r3, [r4, #0]
 800c9fa:	2b2e      	cmp	r3, #46	; 0x2e
 800c9fc:	d10c      	bne.n	800ca18 <_svfiprintf_r+0x130>
 800c9fe:	7863      	ldrb	r3, [r4, #1]
 800ca00:	2b2a      	cmp	r3, #42	; 0x2a
 800ca02:	d134      	bne.n	800ca6e <_svfiprintf_r+0x186>
 800ca04:	9b03      	ldr	r3, [sp, #12]
 800ca06:	1d1a      	adds	r2, r3, #4
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	9203      	str	r2, [sp, #12]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	bfb8      	it	lt
 800ca10:	f04f 33ff 	movlt.w	r3, #4294967295
 800ca14:	3402      	adds	r4, #2
 800ca16:	9305      	str	r3, [sp, #20]
 800ca18:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800cae0 <_svfiprintf_r+0x1f8>
 800ca1c:	7821      	ldrb	r1, [r4, #0]
 800ca1e:	2203      	movs	r2, #3
 800ca20:	4650      	mov	r0, sl
 800ca22:	f7f3 fbdd 	bl	80001e0 <memchr>
 800ca26:	b138      	cbz	r0, 800ca38 <_svfiprintf_r+0x150>
 800ca28:	9b04      	ldr	r3, [sp, #16]
 800ca2a:	eba0 000a 	sub.w	r0, r0, sl
 800ca2e:	2240      	movs	r2, #64	; 0x40
 800ca30:	4082      	lsls	r2, r0
 800ca32:	4313      	orrs	r3, r2
 800ca34:	3401      	adds	r4, #1
 800ca36:	9304      	str	r3, [sp, #16]
 800ca38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca3c:	4825      	ldr	r0, [pc, #148]	; (800cad4 <_svfiprintf_r+0x1ec>)
 800ca3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ca42:	2206      	movs	r2, #6
 800ca44:	f7f3 fbcc 	bl	80001e0 <memchr>
 800ca48:	2800      	cmp	r0, #0
 800ca4a:	d038      	beq.n	800cabe <_svfiprintf_r+0x1d6>
 800ca4c:	4b22      	ldr	r3, [pc, #136]	; (800cad8 <_svfiprintf_r+0x1f0>)
 800ca4e:	bb1b      	cbnz	r3, 800ca98 <_svfiprintf_r+0x1b0>
 800ca50:	9b03      	ldr	r3, [sp, #12]
 800ca52:	3307      	adds	r3, #7
 800ca54:	f023 0307 	bic.w	r3, r3, #7
 800ca58:	3308      	adds	r3, #8
 800ca5a:	9303      	str	r3, [sp, #12]
 800ca5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca5e:	4433      	add	r3, r6
 800ca60:	9309      	str	r3, [sp, #36]	; 0x24
 800ca62:	e768      	b.n	800c936 <_svfiprintf_r+0x4e>
 800ca64:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca68:	460c      	mov	r4, r1
 800ca6a:	2001      	movs	r0, #1
 800ca6c:	e7a6      	b.n	800c9bc <_svfiprintf_r+0xd4>
 800ca6e:	2300      	movs	r3, #0
 800ca70:	3401      	adds	r4, #1
 800ca72:	9305      	str	r3, [sp, #20]
 800ca74:	4619      	mov	r1, r3
 800ca76:	f04f 0c0a 	mov.w	ip, #10
 800ca7a:	4620      	mov	r0, r4
 800ca7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca80:	3a30      	subs	r2, #48	; 0x30
 800ca82:	2a09      	cmp	r2, #9
 800ca84:	d903      	bls.n	800ca8e <_svfiprintf_r+0x1a6>
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d0c6      	beq.n	800ca18 <_svfiprintf_r+0x130>
 800ca8a:	9105      	str	r1, [sp, #20]
 800ca8c:	e7c4      	b.n	800ca18 <_svfiprintf_r+0x130>
 800ca8e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca92:	4604      	mov	r4, r0
 800ca94:	2301      	movs	r3, #1
 800ca96:	e7f0      	b.n	800ca7a <_svfiprintf_r+0x192>
 800ca98:	ab03      	add	r3, sp, #12
 800ca9a:	9300      	str	r3, [sp, #0]
 800ca9c:	462a      	mov	r2, r5
 800ca9e:	4b0f      	ldr	r3, [pc, #60]	; (800cadc <_svfiprintf_r+0x1f4>)
 800caa0:	a904      	add	r1, sp, #16
 800caa2:	4638      	mov	r0, r7
 800caa4:	f7fd fe3c 	bl	800a720 <_printf_float>
 800caa8:	1c42      	adds	r2, r0, #1
 800caaa:	4606      	mov	r6, r0
 800caac:	d1d6      	bne.n	800ca5c <_svfiprintf_r+0x174>
 800caae:	89ab      	ldrh	r3, [r5, #12]
 800cab0:	065b      	lsls	r3, r3, #25
 800cab2:	f53f af2d 	bmi.w	800c910 <_svfiprintf_r+0x28>
 800cab6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cab8:	b01d      	add	sp, #116	; 0x74
 800caba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cabe:	ab03      	add	r3, sp, #12
 800cac0:	9300      	str	r3, [sp, #0]
 800cac2:	462a      	mov	r2, r5
 800cac4:	4b05      	ldr	r3, [pc, #20]	; (800cadc <_svfiprintf_r+0x1f4>)
 800cac6:	a904      	add	r1, sp, #16
 800cac8:	4638      	mov	r0, r7
 800caca:	f7fe f8cd 	bl	800ac68 <_printf_i>
 800cace:	e7eb      	b.n	800caa8 <_svfiprintf_r+0x1c0>
 800cad0:	080104d4 	.word	0x080104d4
 800cad4:	080104de 	.word	0x080104de
 800cad8:	0800a721 	.word	0x0800a721
 800cadc:	0800c835 	.word	0x0800c835
 800cae0:	080104da 	.word	0x080104da

0800cae4 <__sflush_r>:
 800cae4:	898a      	ldrh	r2, [r1, #12]
 800cae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800caea:	4605      	mov	r5, r0
 800caec:	0710      	lsls	r0, r2, #28
 800caee:	460c      	mov	r4, r1
 800caf0:	d458      	bmi.n	800cba4 <__sflush_r+0xc0>
 800caf2:	684b      	ldr	r3, [r1, #4]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	dc05      	bgt.n	800cb04 <__sflush_r+0x20>
 800caf8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	dc02      	bgt.n	800cb04 <__sflush_r+0x20>
 800cafe:	2000      	movs	r0, #0
 800cb00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cb06:	2e00      	cmp	r6, #0
 800cb08:	d0f9      	beq.n	800cafe <__sflush_r+0x1a>
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cb10:	682f      	ldr	r7, [r5, #0]
 800cb12:	6a21      	ldr	r1, [r4, #32]
 800cb14:	602b      	str	r3, [r5, #0]
 800cb16:	d032      	beq.n	800cb7e <__sflush_r+0x9a>
 800cb18:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cb1a:	89a3      	ldrh	r3, [r4, #12]
 800cb1c:	075a      	lsls	r2, r3, #29
 800cb1e:	d505      	bpl.n	800cb2c <__sflush_r+0x48>
 800cb20:	6863      	ldr	r3, [r4, #4]
 800cb22:	1ac0      	subs	r0, r0, r3
 800cb24:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cb26:	b10b      	cbz	r3, 800cb2c <__sflush_r+0x48>
 800cb28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cb2a:	1ac0      	subs	r0, r0, r3
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	4602      	mov	r2, r0
 800cb30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cb32:	6a21      	ldr	r1, [r4, #32]
 800cb34:	4628      	mov	r0, r5
 800cb36:	47b0      	blx	r6
 800cb38:	1c43      	adds	r3, r0, #1
 800cb3a:	89a3      	ldrh	r3, [r4, #12]
 800cb3c:	d106      	bne.n	800cb4c <__sflush_r+0x68>
 800cb3e:	6829      	ldr	r1, [r5, #0]
 800cb40:	291d      	cmp	r1, #29
 800cb42:	d82b      	bhi.n	800cb9c <__sflush_r+0xb8>
 800cb44:	4a29      	ldr	r2, [pc, #164]	; (800cbec <__sflush_r+0x108>)
 800cb46:	410a      	asrs	r2, r1
 800cb48:	07d6      	lsls	r6, r2, #31
 800cb4a:	d427      	bmi.n	800cb9c <__sflush_r+0xb8>
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	6062      	str	r2, [r4, #4]
 800cb50:	04d9      	lsls	r1, r3, #19
 800cb52:	6922      	ldr	r2, [r4, #16]
 800cb54:	6022      	str	r2, [r4, #0]
 800cb56:	d504      	bpl.n	800cb62 <__sflush_r+0x7e>
 800cb58:	1c42      	adds	r2, r0, #1
 800cb5a:	d101      	bne.n	800cb60 <__sflush_r+0x7c>
 800cb5c:	682b      	ldr	r3, [r5, #0]
 800cb5e:	b903      	cbnz	r3, 800cb62 <__sflush_r+0x7e>
 800cb60:	6560      	str	r0, [r4, #84]	; 0x54
 800cb62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cb64:	602f      	str	r7, [r5, #0]
 800cb66:	2900      	cmp	r1, #0
 800cb68:	d0c9      	beq.n	800cafe <__sflush_r+0x1a>
 800cb6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cb6e:	4299      	cmp	r1, r3
 800cb70:	d002      	beq.n	800cb78 <__sflush_r+0x94>
 800cb72:	4628      	mov	r0, r5
 800cb74:	f7ff f9e2 	bl	800bf3c <_free_r>
 800cb78:	2000      	movs	r0, #0
 800cb7a:	6360      	str	r0, [r4, #52]	; 0x34
 800cb7c:	e7c0      	b.n	800cb00 <__sflush_r+0x1c>
 800cb7e:	2301      	movs	r3, #1
 800cb80:	4628      	mov	r0, r5
 800cb82:	47b0      	blx	r6
 800cb84:	1c41      	adds	r1, r0, #1
 800cb86:	d1c8      	bne.n	800cb1a <__sflush_r+0x36>
 800cb88:	682b      	ldr	r3, [r5, #0]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d0c5      	beq.n	800cb1a <__sflush_r+0x36>
 800cb8e:	2b1d      	cmp	r3, #29
 800cb90:	d001      	beq.n	800cb96 <__sflush_r+0xb2>
 800cb92:	2b16      	cmp	r3, #22
 800cb94:	d101      	bne.n	800cb9a <__sflush_r+0xb6>
 800cb96:	602f      	str	r7, [r5, #0]
 800cb98:	e7b1      	b.n	800cafe <__sflush_r+0x1a>
 800cb9a:	89a3      	ldrh	r3, [r4, #12]
 800cb9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cba0:	81a3      	strh	r3, [r4, #12]
 800cba2:	e7ad      	b.n	800cb00 <__sflush_r+0x1c>
 800cba4:	690f      	ldr	r7, [r1, #16]
 800cba6:	2f00      	cmp	r7, #0
 800cba8:	d0a9      	beq.n	800cafe <__sflush_r+0x1a>
 800cbaa:	0793      	lsls	r3, r2, #30
 800cbac:	680e      	ldr	r6, [r1, #0]
 800cbae:	bf08      	it	eq
 800cbb0:	694b      	ldreq	r3, [r1, #20]
 800cbb2:	600f      	str	r7, [r1, #0]
 800cbb4:	bf18      	it	ne
 800cbb6:	2300      	movne	r3, #0
 800cbb8:	eba6 0807 	sub.w	r8, r6, r7
 800cbbc:	608b      	str	r3, [r1, #8]
 800cbbe:	f1b8 0f00 	cmp.w	r8, #0
 800cbc2:	dd9c      	ble.n	800cafe <__sflush_r+0x1a>
 800cbc4:	6a21      	ldr	r1, [r4, #32]
 800cbc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cbc8:	4643      	mov	r3, r8
 800cbca:	463a      	mov	r2, r7
 800cbcc:	4628      	mov	r0, r5
 800cbce:	47b0      	blx	r6
 800cbd0:	2800      	cmp	r0, #0
 800cbd2:	dc06      	bgt.n	800cbe2 <__sflush_r+0xfe>
 800cbd4:	89a3      	ldrh	r3, [r4, #12]
 800cbd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cbda:	81a3      	strh	r3, [r4, #12]
 800cbdc:	f04f 30ff 	mov.w	r0, #4294967295
 800cbe0:	e78e      	b.n	800cb00 <__sflush_r+0x1c>
 800cbe2:	4407      	add	r7, r0
 800cbe4:	eba8 0800 	sub.w	r8, r8, r0
 800cbe8:	e7e9      	b.n	800cbbe <__sflush_r+0xda>
 800cbea:	bf00      	nop
 800cbec:	dfbffffe 	.word	0xdfbffffe

0800cbf0 <_fflush_r>:
 800cbf0:	b538      	push	{r3, r4, r5, lr}
 800cbf2:	690b      	ldr	r3, [r1, #16]
 800cbf4:	4605      	mov	r5, r0
 800cbf6:	460c      	mov	r4, r1
 800cbf8:	b913      	cbnz	r3, 800cc00 <_fflush_r+0x10>
 800cbfa:	2500      	movs	r5, #0
 800cbfc:	4628      	mov	r0, r5
 800cbfe:	bd38      	pop	{r3, r4, r5, pc}
 800cc00:	b118      	cbz	r0, 800cc0a <_fflush_r+0x1a>
 800cc02:	6a03      	ldr	r3, [r0, #32]
 800cc04:	b90b      	cbnz	r3, 800cc0a <_fflush_r+0x1a>
 800cc06:	f7fe f9dd 	bl	800afc4 <__sinit>
 800cc0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d0f3      	beq.n	800cbfa <_fflush_r+0xa>
 800cc12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cc14:	07d0      	lsls	r0, r2, #31
 800cc16:	d404      	bmi.n	800cc22 <_fflush_r+0x32>
 800cc18:	0599      	lsls	r1, r3, #22
 800cc1a:	d402      	bmi.n	800cc22 <_fflush_r+0x32>
 800cc1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc1e:	f7fe fb02 	bl	800b226 <__retarget_lock_acquire_recursive>
 800cc22:	4628      	mov	r0, r5
 800cc24:	4621      	mov	r1, r4
 800cc26:	f7ff ff5d 	bl	800cae4 <__sflush_r>
 800cc2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cc2c:	07da      	lsls	r2, r3, #31
 800cc2e:	4605      	mov	r5, r0
 800cc30:	d4e4      	bmi.n	800cbfc <_fflush_r+0xc>
 800cc32:	89a3      	ldrh	r3, [r4, #12]
 800cc34:	059b      	lsls	r3, r3, #22
 800cc36:	d4e1      	bmi.n	800cbfc <_fflush_r+0xc>
 800cc38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc3a:	f7fe faf5 	bl	800b228 <__retarget_lock_release_recursive>
 800cc3e:	e7dd      	b.n	800cbfc <_fflush_r+0xc>

0800cc40 <_sbrk_r>:
 800cc40:	b538      	push	{r3, r4, r5, lr}
 800cc42:	4d06      	ldr	r5, [pc, #24]	; (800cc5c <_sbrk_r+0x1c>)
 800cc44:	2300      	movs	r3, #0
 800cc46:	4604      	mov	r4, r0
 800cc48:	4608      	mov	r0, r1
 800cc4a:	602b      	str	r3, [r5, #0]
 800cc4c:	f7f6 f838 	bl	8002cc0 <_sbrk>
 800cc50:	1c43      	adds	r3, r0, #1
 800cc52:	d102      	bne.n	800cc5a <_sbrk_r+0x1a>
 800cc54:	682b      	ldr	r3, [r5, #0]
 800cc56:	b103      	cbz	r3, 800cc5a <_sbrk_r+0x1a>
 800cc58:	6023      	str	r3, [r4, #0]
 800cc5a:	bd38      	pop	{r3, r4, r5, pc}
 800cc5c:	200019e8 	.word	0x200019e8

0800cc60 <__assert_func>:
 800cc60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cc62:	4614      	mov	r4, r2
 800cc64:	461a      	mov	r2, r3
 800cc66:	4b09      	ldr	r3, [pc, #36]	; (800cc8c <__assert_func+0x2c>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	4605      	mov	r5, r0
 800cc6c:	68d8      	ldr	r0, [r3, #12]
 800cc6e:	b14c      	cbz	r4, 800cc84 <__assert_func+0x24>
 800cc70:	4b07      	ldr	r3, [pc, #28]	; (800cc90 <__assert_func+0x30>)
 800cc72:	9100      	str	r1, [sp, #0]
 800cc74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cc78:	4906      	ldr	r1, [pc, #24]	; (800cc94 <__assert_func+0x34>)
 800cc7a:	462b      	mov	r3, r5
 800cc7c:	f000 f872 	bl	800cd64 <fiprintf>
 800cc80:	f000 f882 	bl	800cd88 <abort>
 800cc84:	4b04      	ldr	r3, [pc, #16]	; (800cc98 <__assert_func+0x38>)
 800cc86:	461c      	mov	r4, r3
 800cc88:	e7f3      	b.n	800cc72 <__assert_func+0x12>
 800cc8a:	bf00      	nop
 800cc8c:	20000710 	.word	0x20000710
 800cc90:	080104ef 	.word	0x080104ef
 800cc94:	080104fc 	.word	0x080104fc
 800cc98:	0801052a 	.word	0x0801052a

0800cc9c <_calloc_r>:
 800cc9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cc9e:	fba1 2402 	umull	r2, r4, r1, r2
 800cca2:	b94c      	cbnz	r4, 800ccb8 <_calloc_r+0x1c>
 800cca4:	4611      	mov	r1, r2
 800cca6:	9201      	str	r2, [sp, #4]
 800cca8:	f7ff f9bc 	bl	800c024 <_malloc_r>
 800ccac:	9a01      	ldr	r2, [sp, #4]
 800ccae:	4605      	mov	r5, r0
 800ccb0:	b930      	cbnz	r0, 800ccc0 <_calloc_r+0x24>
 800ccb2:	4628      	mov	r0, r5
 800ccb4:	b003      	add	sp, #12
 800ccb6:	bd30      	pop	{r4, r5, pc}
 800ccb8:	220c      	movs	r2, #12
 800ccba:	6002      	str	r2, [r0, #0]
 800ccbc:	2500      	movs	r5, #0
 800ccbe:	e7f8      	b.n	800ccb2 <_calloc_r+0x16>
 800ccc0:	4621      	mov	r1, r4
 800ccc2:	f7fe fa32 	bl	800b12a <memset>
 800ccc6:	e7f4      	b.n	800ccb2 <_calloc_r+0x16>

0800ccc8 <__ascii_mbtowc>:
 800ccc8:	b082      	sub	sp, #8
 800ccca:	b901      	cbnz	r1, 800ccce <__ascii_mbtowc+0x6>
 800cccc:	a901      	add	r1, sp, #4
 800ccce:	b142      	cbz	r2, 800cce2 <__ascii_mbtowc+0x1a>
 800ccd0:	b14b      	cbz	r3, 800cce6 <__ascii_mbtowc+0x1e>
 800ccd2:	7813      	ldrb	r3, [r2, #0]
 800ccd4:	600b      	str	r3, [r1, #0]
 800ccd6:	7812      	ldrb	r2, [r2, #0]
 800ccd8:	1e10      	subs	r0, r2, #0
 800ccda:	bf18      	it	ne
 800ccdc:	2001      	movne	r0, #1
 800ccde:	b002      	add	sp, #8
 800cce0:	4770      	bx	lr
 800cce2:	4610      	mov	r0, r2
 800cce4:	e7fb      	b.n	800ccde <__ascii_mbtowc+0x16>
 800cce6:	f06f 0001 	mvn.w	r0, #1
 800ccea:	e7f8      	b.n	800ccde <__ascii_mbtowc+0x16>

0800ccec <_realloc_r>:
 800ccec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccf0:	4680      	mov	r8, r0
 800ccf2:	4614      	mov	r4, r2
 800ccf4:	460e      	mov	r6, r1
 800ccf6:	b921      	cbnz	r1, 800cd02 <_realloc_r+0x16>
 800ccf8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ccfc:	4611      	mov	r1, r2
 800ccfe:	f7ff b991 	b.w	800c024 <_malloc_r>
 800cd02:	b92a      	cbnz	r2, 800cd10 <_realloc_r+0x24>
 800cd04:	f7ff f91a 	bl	800bf3c <_free_r>
 800cd08:	4625      	mov	r5, r4
 800cd0a:	4628      	mov	r0, r5
 800cd0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd10:	f000 f841 	bl	800cd96 <_malloc_usable_size_r>
 800cd14:	4284      	cmp	r4, r0
 800cd16:	4607      	mov	r7, r0
 800cd18:	d802      	bhi.n	800cd20 <_realloc_r+0x34>
 800cd1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cd1e:	d812      	bhi.n	800cd46 <_realloc_r+0x5a>
 800cd20:	4621      	mov	r1, r4
 800cd22:	4640      	mov	r0, r8
 800cd24:	f7ff f97e 	bl	800c024 <_malloc_r>
 800cd28:	4605      	mov	r5, r0
 800cd2a:	2800      	cmp	r0, #0
 800cd2c:	d0ed      	beq.n	800cd0a <_realloc_r+0x1e>
 800cd2e:	42bc      	cmp	r4, r7
 800cd30:	4622      	mov	r2, r4
 800cd32:	4631      	mov	r1, r6
 800cd34:	bf28      	it	cs
 800cd36:	463a      	movcs	r2, r7
 800cd38:	f7fe fa77 	bl	800b22a <memcpy>
 800cd3c:	4631      	mov	r1, r6
 800cd3e:	4640      	mov	r0, r8
 800cd40:	f7ff f8fc 	bl	800bf3c <_free_r>
 800cd44:	e7e1      	b.n	800cd0a <_realloc_r+0x1e>
 800cd46:	4635      	mov	r5, r6
 800cd48:	e7df      	b.n	800cd0a <_realloc_r+0x1e>

0800cd4a <__ascii_wctomb>:
 800cd4a:	b149      	cbz	r1, 800cd60 <__ascii_wctomb+0x16>
 800cd4c:	2aff      	cmp	r2, #255	; 0xff
 800cd4e:	bf85      	ittet	hi
 800cd50:	238a      	movhi	r3, #138	; 0x8a
 800cd52:	6003      	strhi	r3, [r0, #0]
 800cd54:	700a      	strbls	r2, [r1, #0]
 800cd56:	f04f 30ff 	movhi.w	r0, #4294967295
 800cd5a:	bf98      	it	ls
 800cd5c:	2001      	movls	r0, #1
 800cd5e:	4770      	bx	lr
 800cd60:	4608      	mov	r0, r1
 800cd62:	4770      	bx	lr

0800cd64 <fiprintf>:
 800cd64:	b40e      	push	{r1, r2, r3}
 800cd66:	b503      	push	{r0, r1, lr}
 800cd68:	4601      	mov	r1, r0
 800cd6a:	ab03      	add	r3, sp, #12
 800cd6c:	4805      	ldr	r0, [pc, #20]	; (800cd84 <fiprintf+0x20>)
 800cd6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd72:	6800      	ldr	r0, [r0, #0]
 800cd74:	9301      	str	r3, [sp, #4]
 800cd76:	f000 f83f 	bl	800cdf8 <_vfiprintf_r>
 800cd7a:	b002      	add	sp, #8
 800cd7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd80:	b003      	add	sp, #12
 800cd82:	4770      	bx	lr
 800cd84:	20000710 	.word	0x20000710

0800cd88 <abort>:
 800cd88:	b508      	push	{r3, lr}
 800cd8a:	2006      	movs	r0, #6
 800cd8c:	f000 fa0c 	bl	800d1a8 <raise>
 800cd90:	2001      	movs	r0, #1
 800cd92:	f7f5 ff1d 	bl	8002bd0 <_exit>

0800cd96 <_malloc_usable_size_r>:
 800cd96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd9a:	1f18      	subs	r0, r3, #4
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	bfbc      	itt	lt
 800cda0:	580b      	ldrlt	r3, [r1, r0]
 800cda2:	18c0      	addlt	r0, r0, r3
 800cda4:	4770      	bx	lr

0800cda6 <__sfputc_r>:
 800cda6:	6893      	ldr	r3, [r2, #8]
 800cda8:	3b01      	subs	r3, #1
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	b410      	push	{r4}
 800cdae:	6093      	str	r3, [r2, #8]
 800cdb0:	da08      	bge.n	800cdc4 <__sfputc_r+0x1e>
 800cdb2:	6994      	ldr	r4, [r2, #24]
 800cdb4:	42a3      	cmp	r3, r4
 800cdb6:	db01      	blt.n	800cdbc <__sfputc_r+0x16>
 800cdb8:	290a      	cmp	r1, #10
 800cdba:	d103      	bne.n	800cdc4 <__sfputc_r+0x1e>
 800cdbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cdc0:	f000 b934 	b.w	800d02c <__swbuf_r>
 800cdc4:	6813      	ldr	r3, [r2, #0]
 800cdc6:	1c58      	adds	r0, r3, #1
 800cdc8:	6010      	str	r0, [r2, #0]
 800cdca:	7019      	strb	r1, [r3, #0]
 800cdcc:	4608      	mov	r0, r1
 800cdce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cdd2:	4770      	bx	lr

0800cdd4 <__sfputs_r>:
 800cdd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdd6:	4606      	mov	r6, r0
 800cdd8:	460f      	mov	r7, r1
 800cdda:	4614      	mov	r4, r2
 800cddc:	18d5      	adds	r5, r2, r3
 800cdde:	42ac      	cmp	r4, r5
 800cde0:	d101      	bne.n	800cde6 <__sfputs_r+0x12>
 800cde2:	2000      	movs	r0, #0
 800cde4:	e007      	b.n	800cdf6 <__sfputs_r+0x22>
 800cde6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdea:	463a      	mov	r2, r7
 800cdec:	4630      	mov	r0, r6
 800cdee:	f7ff ffda 	bl	800cda6 <__sfputc_r>
 800cdf2:	1c43      	adds	r3, r0, #1
 800cdf4:	d1f3      	bne.n	800cdde <__sfputs_r+0xa>
 800cdf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cdf8 <_vfiprintf_r>:
 800cdf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdfc:	460d      	mov	r5, r1
 800cdfe:	b09d      	sub	sp, #116	; 0x74
 800ce00:	4614      	mov	r4, r2
 800ce02:	4698      	mov	r8, r3
 800ce04:	4606      	mov	r6, r0
 800ce06:	b118      	cbz	r0, 800ce10 <_vfiprintf_r+0x18>
 800ce08:	6a03      	ldr	r3, [r0, #32]
 800ce0a:	b90b      	cbnz	r3, 800ce10 <_vfiprintf_r+0x18>
 800ce0c:	f7fe f8da 	bl	800afc4 <__sinit>
 800ce10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce12:	07d9      	lsls	r1, r3, #31
 800ce14:	d405      	bmi.n	800ce22 <_vfiprintf_r+0x2a>
 800ce16:	89ab      	ldrh	r3, [r5, #12]
 800ce18:	059a      	lsls	r2, r3, #22
 800ce1a:	d402      	bmi.n	800ce22 <_vfiprintf_r+0x2a>
 800ce1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce1e:	f7fe fa02 	bl	800b226 <__retarget_lock_acquire_recursive>
 800ce22:	89ab      	ldrh	r3, [r5, #12]
 800ce24:	071b      	lsls	r3, r3, #28
 800ce26:	d501      	bpl.n	800ce2c <_vfiprintf_r+0x34>
 800ce28:	692b      	ldr	r3, [r5, #16]
 800ce2a:	b99b      	cbnz	r3, 800ce54 <_vfiprintf_r+0x5c>
 800ce2c:	4629      	mov	r1, r5
 800ce2e:	4630      	mov	r0, r6
 800ce30:	f000 f93a 	bl	800d0a8 <__swsetup_r>
 800ce34:	b170      	cbz	r0, 800ce54 <_vfiprintf_r+0x5c>
 800ce36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce38:	07dc      	lsls	r4, r3, #31
 800ce3a:	d504      	bpl.n	800ce46 <_vfiprintf_r+0x4e>
 800ce3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce40:	b01d      	add	sp, #116	; 0x74
 800ce42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce46:	89ab      	ldrh	r3, [r5, #12]
 800ce48:	0598      	lsls	r0, r3, #22
 800ce4a:	d4f7      	bmi.n	800ce3c <_vfiprintf_r+0x44>
 800ce4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce4e:	f7fe f9eb 	bl	800b228 <__retarget_lock_release_recursive>
 800ce52:	e7f3      	b.n	800ce3c <_vfiprintf_r+0x44>
 800ce54:	2300      	movs	r3, #0
 800ce56:	9309      	str	r3, [sp, #36]	; 0x24
 800ce58:	2320      	movs	r3, #32
 800ce5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ce5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce62:	2330      	movs	r3, #48	; 0x30
 800ce64:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d018 <_vfiprintf_r+0x220>
 800ce68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ce6c:	f04f 0901 	mov.w	r9, #1
 800ce70:	4623      	mov	r3, r4
 800ce72:	469a      	mov	sl, r3
 800ce74:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce78:	b10a      	cbz	r2, 800ce7e <_vfiprintf_r+0x86>
 800ce7a:	2a25      	cmp	r2, #37	; 0x25
 800ce7c:	d1f9      	bne.n	800ce72 <_vfiprintf_r+0x7a>
 800ce7e:	ebba 0b04 	subs.w	fp, sl, r4
 800ce82:	d00b      	beq.n	800ce9c <_vfiprintf_r+0xa4>
 800ce84:	465b      	mov	r3, fp
 800ce86:	4622      	mov	r2, r4
 800ce88:	4629      	mov	r1, r5
 800ce8a:	4630      	mov	r0, r6
 800ce8c:	f7ff ffa2 	bl	800cdd4 <__sfputs_r>
 800ce90:	3001      	adds	r0, #1
 800ce92:	f000 80a9 	beq.w	800cfe8 <_vfiprintf_r+0x1f0>
 800ce96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce98:	445a      	add	r2, fp
 800ce9a:	9209      	str	r2, [sp, #36]	; 0x24
 800ce9c:	f89a 3000 	ldrb.w	r3, [sl]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	f000 80a1 	beq.w	800cfe8 <_vfiprintf_r+0x1f0>
 800cea6:	2300      	movs	r3, #0
 800cea8:	f04f 32ff 	mov.w	r2, #4294967295
 800ceac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ceb0:	f10a 0a01 	add.w	sl, sl, #1
 800ceb4:	9304      	str	r3, [sp, #16]
 800ceb6:	9307      	str	r3, [sp, #28]
 800ceb8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cebc:	931a      	str	r3, [sp, #104]	; 0x68
 800cebe:	4654      	mov	r4, sl
 800cec0:	2205      	movs	r2, #5
 800cec2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cec6:	4854      	ldr	r0, [pc, #336]	; (800d018 <_vfiprintf_r+0x220>)
 800cec8:	f7f3 f98a 	bl	80001e0 <memchr>
 800cecc:	9a04      	ldr	r2, [sp, #16]
 800cece:	b9d8      	cbnz	r0, 800cf08 <_vfiprintf_r+0x110>
 800ced0:	06d1      	lsls	r1, r2, #27
 800ced2:	bf44      	itt	mi
 800ced4:	2320      	movmi	r3, #32
 800ced6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ceda:	0713      	lsls	r3, r2, #28
 800cedc:	bf44      	itt	mi
 800cede:	232b      	movmi	r3, #43	; 0x2b
 800cee0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cee4:	f89a 3000 	ldrb.w	r3, [sl]
 800cee8:	2b2a      	cmp	r3, #42	; 0x2a
 800ceea:	d015      	beq.n	800cf18 <_vfiprintf_r+0x120>
 800ceec:	9a07      	ldr	r2, [sp, #28]
 800ceee:	4654      	mov	r4, sl
 800cef0:	2000      	movs	r0, #0
 800cef2:	f04f 0c0a 	mov.w	ip, #10
 800cef6:	4621      	mov	r1, r4
 800cef8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cefc:	3b30      	subs	r3, #48	; 0x30
 800cefe:	2b09      	cmp	r3, #9
 800cf00:	d94d      	bls.n	800cf9e <_vfiprintf_r+0x1a6>
 800cf02:	b1b0      	cbz	r0, 800cf32 <_vfiprintf_r+0x13a>
 800cf04:	9207      	str	r2, [sp, #28]
 800cf06:	e014      	b.n	800cf32 <_vfiprintf_r+0x13a>
 800cf08:	eba0 0308 	sub.w	r3, r0, r8
 800cf0c:	fa09 f303 	lsl.w	r3, r9, r3
 800cf10:	4313      	orrs	r3, r2
 800cf12:	9304      	str	r3, [sp, #16]
 800cf14:	46a2      	mov	sl, r4
 800cf16:	e7d2      	b.n	800cebe <_vfiprintf_r+0xc6>
 800cf18:	9b03      	ldr	r3, [sp, #12]
 800cf1a:	1d19      	adds	r1, r3, #4
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	9103      	str	r1, [sp, #12]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	bfbb      	ittet	lt
 800cf24:	425b      	neglt	r3, r3
 800cf26:	f042 0202 	orrlt.w	r2, r2, #2
 800cf2a:	9307      	strge	r3, [sp, #28]
 800cf2c:	9307      	strlt	r3, [sp, #28]
 800cf2e:	bfb8      	it	lt
 800cf30:	9204      	strlt	r2, [sp, #16]
 800cf32:	7823      	ldrb	r3, [r4, #0]
 800cf34:	2b2e      	cmp	r3, #46	; 0x2e
 800cf36:	d10c      	bne.n	800cf52 <_vfiprintf_r+0x15a>
 800cf38:	7863      	ldrb	r3, [r4, #1]
 800cf3a:	2b2a      	cmp	r3, #42	; 0x2a
 800cf3c:	d134      	bne.n	800cfa8 <_vfiprintf_r+0x1b0>
 800cf3e:	9b03      	ldr	r3, [sp, #12]
 800cf40:	1d1a      	adds	r2, r3, #4
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	9203      	str	r2, [sp, #12]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	bfb8      	it	lt
 800cf4a:	f04f 33ff 	movlt.w	r3, #4294967295
 800cf4e:	3402      	adds	r4, #2
 800cf50:	9305      	str	r3, [sp, #20]
 800cf52:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d028 <_vfiprintf_r+0x230>
 800cf56:	7821      	ldrb	r1, [r4, #0]
 800cf58:	2203      	movs	r2, #3
 800cf5a:	4650      	mov	r0, sl
 800cf5c:	f7f3 f940 	bl	80001e0 <memchr>
 800cf60:	b138      	cbz	r0, 800cf72 <_vfiprintf_r+0x17a>
 800cf62:	9b04      	ldr	r3, [sp, #16]
 800cf64:	eba0 000a 	sub.w	r0, r0, sl
 800cf68:	2240      	movs	r2, #64	; 0x40
 800cf6a:	4082      	lsls	r2, r0
 800cf6c:	4313      	orrs	r3, r2
 800cf6e:	3401      	adds	r4, #1
 800cf70:	9304      	str	r3, [sp, #16]
 800cf72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf76:	4829      	ldr	r0, [pc, #164]	; (800d01c <_vfiprintf_r+0x224>)
 800cf78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cf7c:	2206      	movs	r2, #6
 800cf7e:	f7f3 f92f 	bl	80001e0 <memchr>
 800cf82:	2800      	cmp	r0, #0
 800cf84:	d03f      	beq.n	800d006 <_vfiprintf_r+0x20e>
 800cf86:	4b26      	ldr	r3, [pc, #152]	; (800d020 <_vfiprintf_r+0x228>)
 800cf88:	bb1b      	cbnz	r3, 800cfd2 <_vfiprintf_r+0x1da>
 800cf8a:	9b03      	ldr	r3, [sp, #12]
 800cf8c:	3307      	adds	r3, #7
 800cf8e:	f023 0307 	bic.w	r3, r3, #7
 800cf92:	3308      	adds	r3, #8
 800cf94:	9303      	str	r3, [sp, #12]
 800cf96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf98:	443b      	add	r3, r7
 800cf9a:	9309      	str	r3, [sp, #36]	; 0x24
 800cf9c:	e768      	b.n	800ce70 <_vfiprintf_r+0x78>
 800cf9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfa2:	460c      	mov	r4, r1
 800cfa4:	2001      	movs	r0, #1
 800cfa6:	e7a6      	b.n	800cef6 <_vfiprintf_r+0xfe>
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	3401      	adds	r4, #1
 800cfac:	9305      	str	r3, [sp, #20]
 800cfae:	4619      	mov	r1, r3
 800cfb0:	f04f 0c0a 	mov.w	ip, #10
 800cfb4:	4620      	mov	r0, r4
 800cfb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cfba:	3a30      	subs	r2, #48	; 0x30
 800cfbc:	2a09      	cmp	r2, #9
 800cfbe:	d903      	bls.n	800cfc8 <_vfiprintf_r+0x1d0>
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d0c6      	beq.n	800cf52 <_vfiprintf_r+0x15a>
 800cfc4:	9105      	str	r1, [sp, #20]
 800cfc6:	e7c4      	b.n	800cf52 <_vfiprintf_r+0x15a>
 800cfc8:	fb0c 2101 	mla	r1, ip, r1, r2
 800cfcc:	4604      	mov	r4, r0
 800cfce:	2301      	movs	r3, #1
 800cfd0:	e7f0      	b.n	800cfb4 <_vfiprintf_r+0x1bc>
 800cfd2:	ab03      	add	r3, sp, #12
 800cfd4:	9300      	str	r3, [sp, #0]
 800cfd6:	462a      	mov	r2, r5
 800cfd8:	4b12      	ldr	r3, [pc, #72]	; (800d024 <_vfiprintf_r+0x22c>)
 800cfda:	a904      	add	r1, sp, #16
 800cfdc:	4630      	mov	r0, r6
 800cfde:	f7fd fb9f 	bl	800a720 <_printf_float>
 800cfe2:	4607      	mov	r7, r0
 800cfe4:	1c78      	adds	r0, r7, #1
 800cfe6:	d1d6      	bne.n	800cf96 <_vfiprintf_r+0x19e>
 800cfe8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cfea:	07d9      	lsls	r1, r3, #31
 800cfec:	d405      	bmi.n	800cffa <_vfiprintf_r+0x202>
 800cfee:	89ab      	ldrh	r3, [r5, #12]
 800cff0:	059a      	lsls	r2, r3, #22
 800cff2:	d402      	bmi.n	800cffa <_vfiprintf_r+0x202>
 800cff4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cff6:	f7fe f917 	bl	800b228 <__retarget_lock_release_recursive>
 800cffa:	89ab      	ldrh	r3, [r5, #12]
 800cffc:	065b      	lsls	r3, r3, #25
 800cffe:	f53f af1d 	bmi.w	800ce3c <_vfiprintf_r+0x44>
 800d002:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d004:	e71c      	b.n	800ce40 <_vfiprintf_r+0x48>
 800d006:	ab03      	add	r3, sp, #12
 800d008:	9300      	str	r3, [sp, #0]
 800d00a:	462a      	mov	r2, r5
 800d00c:	4b05      	ldr	r3, [pc, #20]	; (800d024 <_vfiprintf_r+0x22c>)
 800d00e:	a904      	add	r1, sp, #16
 800d010:	4630      	mov	r0, r6
 800d012:	f7fd fe29 	bl	800ac68 <_printf_i>
 800d016:	e7e4      	b.n	800cfe2 <_vfiprintf_r+0x1ea>
 800d018:	080104d4 	.word	0x080104d4
 800d01c:	080104de 	.word	0x080104de
 800d020:	0800a721 	.word	0x0800a721
 800d024:	0800cdd5 	.word	0x0800cdd5
 800d028:	080104da 	.word	0x080104da

0800d02c <__swbuf_r>:
 800d02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d02e:	460e      	mov	r6, r1
 800d030:	4614      	mov	r4, r2
 800d032:	4605      	mov	r5, r0
 800d034:	b118      	cbz	r0, 800d03e <__swbuf_r+0x12>
 800d036:	6a03      	ldr	r3, [r0, #32]
 800d038:	b90b      	cbnz	r3, 800d03e <__swbuf_r+0x12>
 800d03a:	f7fd ffc3 	bl	800afc4 <__sinit>
 800d03e:	69a3      	ldr	r3, [r4, #24]
 800d040:	60a3      	str	r3, [r4, #8]
 800d042:	89a3      	ldrh	r3, [r4, #12]
 800d044:	071a      	lsls	r2, r3, #28
 800d046:	d525      	bpl.n	800d094 <__swbuf_r+0x68>
 800d048:	6923      	ldr	r3, [r4, #16]
 800d04a:	b31b      	cbz	r3, 800d094 <__swbuf_r+0x68>
 800d04c:	6823      	ldr	r3, [r4, #0]
 800d04e:	6922      	ldr	r2, [r4, #16]
 800d050:	1a98      	subs	r0, r3, r2
 800d052:	6963      	ldr	r3, [r4, #20]
 800d054:	b2f6      	uxtb	r6, r6
 800d056:	4283      	cmp	r3, r0
 800d058:	4637      	mov	r7, r6
 800d05a:	dc04      	bgt.n	800d066 <__swbuf_r+0x3a>
 800d05c:	4621      	mov	r1, r4
 800d05e:	4628      	mov	r0, r5
 800d060:	f7ff fdc6 	bl	800cbf0 <_fflush_r>
 800d064:	b9e0      	cbnz	r0, 800d0a0 <__swbuf_r+0x74>
 800d066:	68a3      	ldr	r3, [r4, #8]
 800d068:	3b01      	subs	r3, #1
 800d06a:	60a3      	str	r3, [r4, #8]
 800d06c:	6823      	ldr	r3, [r4, #0]
 800d06e:	1c5a      	adds	r2, r3, #1
 800d070:	6022      	str	r2, [r4, #0]
 800d072:	701e      	strb	r6, [r3, #0]
 800d074:	6962      	ldr	r2, [r4, #20]
 800d076:	1c43      	adds	r3, r0, #1
 800d078:	429a      	cmp	r2, r3
 800d07a:	d004      	beq.n	800d086 <__swbuf_r+0x5a>
 800d07c:	89a3      	ldrh	r3, [r4, #12]
 800d07e:	07db      	lsls	r3, r3, #31
 800d080:	d506      	bpl.n	800d090 <__swbuf_r+0x64>
 800d082:	2e0a      	cmp	r6, #10
 800d084:	d104      	bne.n	800d090 <__swbuf_r+0x64>
 800d086:	4621      	mov	r1, r4
 800d088:	4628      	mov	r0, r5
 800d08a:	f7ff fdb1 	bl	800cbf0 <_fflush_r>
 800d08e:	b938      	cbnz	r0, 800d0a0 <__swbuf_r+0x74>
 800d090:	4638      	mov	r0, r7
 800d092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d094:	4621      	mov	r1, r4
 800d096:	4628      	mov	r0, r5
 800d098:	f000 f806 	bl	800d0a8 <__swsetup_r>
 800d09c:	2800      	cmp	r0, #0
 800d09e:	d0d5      	beq.n	800d04c <__swbuf_r+0x20>
 800d0a0:	f04f 37ff 	mov.w	r7, #4294967295
 800d0a4:	e7f4      	b.n	800d090 <__swbuf_r+0x64>
	...

0800d0a8 <__swsetup_r>:
 800d0a8:	b538      	push	{r3, r4, r5, lr}
 800d0aa:	4b2a      	ldr	r3, [pc, #168]	; (800d154 <__swsetup_r+0xac>)
 800d0ac:	4605      	mov	r5, r0
 800d0ae:	6818      	ldr	r0, [r3, #0]
 800d0b0:	460c      	mov	r4, r1
 800d0b2:	b118      	cbz	r0, 800d0bc <__swsetup_r+0x14>
 800d0b4:	6a03      	ldr	r3, [r0, #32]
 800d0b6:	b90b      	cbnz	r3, 800d0bc <__swsetup_r+0x14>
 800d0b8:	f7fd ff84 	bl	800afc4 <__sinit>
 800d0bc:	89a3      	ldrh	r3, [r4, #12]
 800d0be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d0c2:	0718      	lsls	r0, r3, #28
 800d0c4:	d422      	bmi.n	800d10c <__swsetup_r+0x64>
 800d0c6:	06d9      	lsls	r1, r3, #27
 800d0c8:	d407      	bmi.n	800d0da <__swsetup_r+0x32>
 800d0ca:	2309      	movs	r3, #9
 800d0cc:	602b      	str	r3, [r5, #0]
 800d0ce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d0d2:	81a3      	strh	r3, [r4, #12]
 800d0d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d0d8:	e034      	b.n	800d144 <__swsetup_r+0x9c>
 800d0da:	0758      	lsls	r0, r3, #29
 800d0dc:	d512      	bpl.n	800d104 <__swsetup_r+0x5c>
 800d0de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d0e0:	b141      	cbz	r1, 800d0f4 <__swsetup_r+0x4c>
 800d0e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d0e6:	4299      	cmp	r1, r3
 800d0e8:	d002      	beq.n	800d0f0 <__swsetup_r+0x48>
 800d0ea:	4628      	mov	r0, r5
 800d0ec:	f7fe ff26 	bl	800bf3c <_free_r>
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	6363      	str	r3, [r4, #52]	; 0x34
 800d0f4:	89a3      	ldrh	r3, [r4, #12]
 800d0f6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d0fa:	81a3      	strh	r3, [r4, #12]
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	6063      	str	r3, [r4, #4]
 800d100:	6923      	ldr	r3, [r4, #16]
 800d102:	6023      	str	r3, [r4, #0]
 800d104:	89a3      	ldrh	r3, [r4, #12]
 800d106:	f043 0308 	orr.w	r3, r3, #8
 800d10a:	81a3      	strh	r3, [r4, #12]
 800d10c:	6923      	ldr	r3, [r4, #16]
 800d10e:	b94b      	cbnz	r3, 800d124 <__swsetup_r+0x7c>
 800d110:	89a3      	ldrh	r3, [r4, #12]
 800d112:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d116:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d11a:	d003      	beq.n	800d124 <__swsetup_r+0x7c>
 800d11c:	4621      	mov	r1, r4
 800d11e:	4628      	mov	r0, r5
 800d120:	f000 f884 	bl	800d22c <__smakebuf_r>
 800d124:	89a0      	ldrh	r0, [r4, #12]
 800d126:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d12a:	f010 0301 	ands.w	r3, r0, #1
 800d12e:	d00a      	beq.n	800d146 <__swsetup_r+0x9e>
 800d130:	2300      	movs	r3, #0
 800d132:	60a3      	str	r3, [r4, #8]
 800d134:	6963      	ldr	r3, [r4, #20]
 800d136:	425b      	negs	r3, r3
 800d138:	61a3      	str	r3, [r4, #24]
 800d13a:	6923      	ldr	r3, [r4, #16]
 800d13c:	b943      	cbnz	r3, 800d150 <__swsetup_r+0xa8>
 800d13e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d142:	d1c4      	bne.n	800d0ce <__swsetup_r+0x26>
 800d144:	bd38      	pop	{r3, r4, r5, pc}
 800d146:	0781      	lsls	r1, r0, #30
 800d148:	bf58      	it	pl
 800d14a:	6963      	ldrpl	r3, [r4, #20]
 800d14c:	60a3      	str	r3, [r4, #8]
 800d14e:	e7f4      	b.n	800d13a <__swsetup_r+0x92>
 800d150:	2000      	movs	r0, #0
 800d152:	e7f7      	b.n	800d144 <__swsetup_r+0x9c>
 800d154:	20000710 	.word	0x20000710

0800d158 <_raise_r>:
 800d158:	291f      	cmp	r1, #31
 800d15a:	b538      	push	{r3, r4, r5, lr}
 800d15c:	4604      	mov	r4, r0
 800d15e:	460d      	mov	r5, r1
 800d160:	d904      	bls.n	800d16c <_raise_r+0x14>
 800d162:	2316      	movs	r3, #22
 800d164:	6003      	str	r3, [r0, #0]
 800d166:	f04f 30ff 	mov.w	r0, #4294967295
 800d16a:	bd38      	pop	{r3, r4, r5, pc}
 800d16c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d16e:	b112      	cbz	r2, 800d176 <_raise_r+0x1e>
 800d170:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d174:	b94b      	cbnz	r3, 800d18a <_raise_r+0x32>
 800d176:	4620      	mov	r0, r4
 800d178:	f000 f830 	bl	800d1dc <_getpid_r>
 800d17c:	462a      	mov	r2, r5
 800d17e:	4601      	mov	r1, r0
 800d180:	4620      	mov	r0, r4
 800d182:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d186:	f000 b817 	b.w	800d1b8 <_kill_r>
 800d18a:	2b01      	cmp	r3, #1
 800d18c:	d00a      	beq.n	800d1a4 <_raise_r+0x4c>
 800d18e:	1c59      	adds	r1, r3, #1
 800d190:	d103      	bne.n	800d19a <_raise_r+0x42>
 800d192:	2316      	movs	r3, #22
 800d194:	6003      	str	r3, [r0, #0]
 800d196:	2001      	movs	r0, #1
 800d198:	e7e7      	b.n	800d16a <_raise_r+0x12>
 800d19a:	2400      	movs	r4, #0
 800d19c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d1a0:	4628      	mov	r0, r5
 800d1a2:	4798      	blx	r3
 800d1a4:	2000      	movs	r0, #0
 800d1a6:	e7e0      	b.n	800d16a <_raise_r+0x12>

0800d1a8 <raise>:
 800d1a8:	4b02      	ldr	r3, [pc, #8]	; (800d1b4 <raise+0xc>)
 800d1aa:	4601      	mov	r1, r0
 800d1ac:	6818      	ldr	r0, [r3, #0]
 800d1ae:	f7ff bfd3 	b.w	800d158 <_raise_r>
 800d1b2:	bf00      	nop
 800d1b4:	20000710 	.word	0x20000710

0800d1b8 <_kill_r>:
 800d1b8:	b538      	push	{r3, r4, r5, lr}
 800d1ba:	4d07      	ldr	r5, [pc, #28]	; (800d1d8 <_kill_r+0x20>)
 800d1bc:	2300      	movs	r3, #0
 800d1be:	4604      	mov	r4, r0
 800d1c0:	4608      	mov	r0, r1
 800d1c2:	4611      	mov	r1, r2
 800d1c4:	602b      	str	r3, [r5, #0]
 800d1c6:	f7f5 fcf3 	bl	8002bb0 <_kill>
 800d1ca:	1c43      	adds	r3, r0, #1
 800d1cc:	d102      	bne.n	800d1d4 <_kill_r+0x1c>
 800d1ce:	682b      	ldr	r3, [r5, #0]
 800d1d0:	b103      	cbz	r3, 800d1d4 <_kill_r+0x1c>
 800d1d2:	6023      	str	r3, [r4, #0]
 800d1d4:	bd38      	pop	{r3, r4, r5, pc}
 800d1d6:	bf00      	nop
 800d1d8:	200019e8 	.word	0x200019e8

0800d1dc <_getpid_r>:
 800d1dc:	f7f5 bce0 	b.w	8002ba0 <_getpid>

0800d1e0 <__swhatbuf_r>:
 800d1e0:	b570      	push	{r4, r5, r6, lr}
 800d1e2:	460c      	mov	r4, r1
 800d1e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1e8:	2900      	cmp	r1, #0
 800d1ea:	b096      	sub	sp, #88	; 0x58
 800d1ec:	4615      	mov	r5, r2
 800d1ee:	461e      	mov	r6, r3
 800d1f0:	da0d      	bge.n	800d20e <__swhatbuf_r+0x2e>
 800d1f2:	89a3      	ldrh	r3, [r4, #12]
 800d1f4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d1f8:	f04f 0100 	mov.w	r1, #0
 800d1fc:	bf0c      	ite	eq
 800d1fe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d202:	2340      	movne	r3, #64	; 0x40
 800d204:	2000      	movs	r0, #0
 800d206:	6031      	str	r1, [r6, #0]
 800d208:	602b      	str	r3, [r5, #0]
 800d20a:	b016      	add	sp, #88	; 0x58
 800d20c:	bd70      	pop	{r4, r5, r6, pc}
 800d20e:	466a      	mov	r2, sp
 800d210:	f000 f848 	bl	800d2a4 <_fstat_r>
 800d214:	2800      	cmp	r0, #0
 800d216:	dbec      	blt.n	800d1f2 <__swhatbuf_r+0x12>
 800d218:	9901      	ldr	r1, [sp, #4]
 800d21a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d21e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d222:	4259      	negs	r1, r3
 800d224:	4159      	adcs	r1, r3
 800d226:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d22a:	e7eb      	b.n	800d204 <__swhatbuf_r+0x24>

0800d22c <__smakebuf_r>:
 800d22c:	898b      	ldrh	r3, [r1, #12]
 800d22e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d230:	079d      	lsls	r5, r3, #30
 800d232:	4606      	mov	r6, r0
 800d234:	460c      	mov	r4, r1
 800d236:	d507      	bpl.n	800d248 <__smakebuf_r+0x1c>
 800d238:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d23c:	6023      	str	r3, [r4, #0]
 800d23e:	6123      	str	r3, [r4, #16]
 800d240:	2301      	movs	r3, #1
 800d242:	6163      	str	r3, [r4, #20]
 800d244:	b002      	add	sp, #8
 800d246:	bd70      	pop	{r4, r5, r6, pc}
 800d248:	ab01      	add	r3, sp, #4
 800d24a:	466a      	mov	r2, sp
 800d24c:	f7ff ffc8 	bl	800d1e0 <__swhatbuf_r>
 800d250:	9900      	ldr	r1, [sp, #0]
 800d252:	4605      	mov	r5, r0
 800d254:	4630      	mov	r0, r6
 800d256:	f7fe fee5 	bl	800c024 <_malloc_r>
 800d25a:	b948      	cbnz	r0, 800d270 <__smakebuf_r+0x44>
 800d25c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d260:	059a      	lsls	r2, r3, #22
 800d262:	d4ef      	bmi.n	800d244 <__smakebuf_r+0x18>
 800d264:	f023 0303 	bic.w	r3, r3, #3
 800d268:	f043 0302 	orr.w	r3, r3, #2
 800d26c:	81a3      	strh	r3, [r4, #12]
 800d26e:	e7e3      	b.n	800d238 <__smakebuf_r+0xc>
 800d270:	89a3      	ldrh	r3, [r4, #12]
 800d272:	6020      	str	r0, [r4, #0]
 800d274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d278:	81a3      	strh	r3, [r4, #12]
 800d27a:	9b00      	ldr	r3, [sp, #0]
 800d27c:	6163      	str	r3, [r4, #20]
 800d27e:	9b01      	ldr	r3, [sp, #4]
 800d280:	6120      	str	r0, [r4, #16]
 800d282:	b15b      	cbz	r3, 800d29c <__smakebuf_r+0x70>
 800d284:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d288:	4630      	mov	r0, r6
 800d28a:	f000 f81d 	bl	800d2c8 <_isatty_r>
 800d28e:	b128      	cbz	r0, 800d29c <__smakebuf_r+0x70>
 800d290:	89a3      	ldrh	r3, [r4, #12]
 800d292:	f023 0303 	bic.w	r3, r3, #3
 800d296:	f043 0301 	orr.w	r3, r3, #1
 800d29a:	81a3      	strh	r3, [r4, #12]
 800d29c:	89a3      	ldrh	r3, [r4, #12]
 800d29e:	431d      	orrs	r5, r3
 800d2a0:	81a5      	strh	r5, [r4, #12]
 800d2a2:	e7cf      	b.n	800d244 <__smakebuf_r+0x18>

0800d2a4 <_fstat_r>:
 800d2a4:	b538      	push	{r3, r4, r5, lr}
 800d2a6:	4d07      	ldr	r5, [pc, #28]	; (800d2c4 <_fstat_r+0x20>)
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	4604      	mov	r4, r0
 800d2ac:	4608      	mov	r0, r1
 800d2ae:	4611      	mov	r1, r2
 800d2b0:	602b      	str	r3, [r5, #0]
 800d2b2:	f7f5 fcdc 	bl	8002c6e <_fstat>
 800d2b6:	1c43      	adds	r3, r0, #1
 800d2b8:	d102      	bne.n	800d2c0 <_fstat_r+0x1c>
 800d2ba:	682b      	ldr	r3, [r5, #0]
 800d2bc:	b103      	cbz	r3, 800d2c0 <_fstat_r+0x1c>
 800d2be:	6023      	str	r3, [r4, #0]
 800d2c0:	bd38      	pop	{r3, r4, r5, pc}
 800d2c2:	bf00      	nop
 800d2c4:	200019e8 	.word	0x200019e8

0800d2c8 <_isatty_r>:
 800d2c8:	b538      	push	{r3, r4, r5, lr}
 800d2ca:	4d06      	ldr	r5, [pc, #24]	; (800d2e4 <_isatty_r+0x1c>)
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	4604      	mov	r4, r0
 800d2d0:	4608      	mov	r0, r1
 800d2d2:	602b      	str	r3, [r5, #0]
 800d2d4:	f7f5 fcdb 	bl	8002c8e <_isatty>
 800d2d8:	1c43      	adds	r3, r0, #1
 800d2da:	d102      	bne.n	800d2e2 <_isatty_r+0x1a>
 800d2dc:	682b      	ldr	r3, [r5, #0]
 800d2de:	b103      	cbz	r3, 800d2e2 <_isatty_r+0x1a>
 800d2e0:	6023      	str	r3, [r4, #0]
 800d2e2:	bd38      	pop	{r3, r4, r5, pc}
 800d2e4:	200019e8 	.word	0x200019e8

0800d2e8 <_init>:
 800d2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2ea:	bf00      	nop
 800d2ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2ee:	bc08      	pop	{r3}
 800d2f0:	469e      	mov	lr, r3
 800d2f2:	4770      	bx	lr

0800d2f4 <_fini>:
 800d2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2f6:	bf00      	nop
 800d2f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2fa:	bc08      	pop	{r3}
 800d2fc:	469e      	mov	lr, r3
 800d2fe:	4770      	bx	lr
