/// Auto-generated register definitions for SPI0
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::espressif::esp32::spi0 {

// ============================================================================
// SPI0 - SPI (Serial Peripheral Interface) Controller 0
// Base Address: 0x3FF43000
// ============================================================================

/// SPI0 Register Structure
struct SPI0_Registers {

    /// CMD
    /// Offset: 0x0000
    volatile uint32_t CMD;

    /// ADDR
    /// Offset: 0x0004
    volatile uint32_t ADDR;

    /// CTRL
    /// Offset: 0x0008
    /// Reset value: 0x0020A400
    volatile uint32_t CTRL;

    /// CTRL1
    /// Offset: 0x000C
    /// Reset value: 0x5FFF0000
    volatile uint32_t CTRL1;

    /// RD_STATUS
    /// Offset: 0x0010
    volatile uint32_t RD_STATUS;

    /// CTRL2
    /// Offset: 0x0014
    /// Reset value: 0x00000011
    volatile uint32_t CTRL2;

    /// CLOCK
    /// Offset: 0x0018
    /// Reset value: 0x80003043
    volatile uint32_t CLOCK;

    /// USER
    /// Offset: 0x001C
    /// Reset value: 0x80000040
    volatile uint32_t USER;

    /// USER1
    /// Offset: 0x0020
    /// Reset value: 0x5C000007
    volatile uint32_t USER1;

    /// USER2
    /// Offset: 0x0024
    /// Reset value: 0x70000000
    volatile uint32_t USER2;

    /// MOSI_DLEN
    /// Offset: 0x0028
    volatile uint32_t MOSI_DLEN;

    /// MISO_DLEN
    /// Offset: 0x002C
    volatile uint32_t MISO_DLEN;

    /// SLV_WR_STATUS
    /// Offset: 0x0030
    volatile uint32_t SLV_WR_STATUS;

    /// PIN
    /// Offset: 0x0034
    /// Reset value: 0x00000006
    volatile uint32_t PIN;

    /// SLAVE
    /// Offset: 0x0038
    /// Reset value: 0x00000020
    volatile uint32_t SLAVE;

    /// SLAVE1
    /// Offset: 0x003C
    /// Reset value: 0x02000000
    volatile uint32_t SLAVE1;

    /// SLAVE2
    /// Offset: 0x0040
    volatile uint32_t SLAVE2;

    /// SLAVE3
    /// Offset: 0x0044
    volatile uint32_t SLAVE3;

    /// SLV_WRBUF_DLEN
    /// Offset: 0x0048
    volatile uint32_t SLV_WRBUF_DLEN;

    /// SLV_RDBUF_DLEN
    /// Offset: 0x004C
    volatile uint32_t SLV_RDBUF_DLEN;

    /// CACHE_FCTRL
    /// Offset: 0x0050
    volatile uint32_t CACHE_FCTRL;

    /// CACHE_SCTRL
    /// Offset: 0x0054
    /// Reset value: 0x15C04830
    volatile uint32_t CACHE_SCTRL;

    /// SRAM_CMD
    /// Offset: 0x0058
    volatile uint32_t SRAM_CMD;

    /// SRAM_DRD_CMD
    /// Offset: 0x005C
    volatile uint32_t SRAM_DRD_CMD;

    /// SRAM_DWR_CMD
    /// Offset: 0x0060
    volatile uint32_t SRAM_DWR_CMD;

    /// SLV_RD_BIT
    /// Offset: 0x0064
    volatile uint32_t SLV_RD_BIT;
    uint8_t RESERVED_0068[24]; ///< Reserved

    /// W0
    /// Offset: 0x0080
    volatile uint32_t W0;

    /// W1
    /// Offset: 0x0084
    volatile uint32_t W1;

    /// W2
    /// Offset: 0x0088
    volatile uint32_t W2;

    /// W3
    /// Offset: 0x008C
    volatile uint32_t W3;

    /// W4
    /// Offset: 0x0090
    volatile uint32_t W4;

    /// W5
    /// Offset: 0x0094
    volatile uint32_t W5;

    /// W6
    /// Offset: 0x0098
    volatile uint32_t W6;

    /// W7
    /// Offset: 0x009C
    volatile uint32_t W7;

    /// W8
    /// Offset: 0x00A0
    volatile uint32_t W8;

    /// W9
    /// Offset: 0x00A4
    volatile uint32_t W9;

    /// W10
    /// Offset: 0x00A8
    volatile uint32_t W10;

    /// W11
    /// Offset: 0x00AC
    volatile uint32_t W11;

    /// W12
    /// Offset: 0x00B0
    volatile uint32_t W12;

    /// W13
    /// Offset: 0x00B4
    volatile uint32_t W13;

    /// W14
    /// Offset: 0x00B8
    volatile uint32_t W14;

    /// W15
    /// Offset: 0x00BC
    volatile uint32_t W15;

    /// TX_CRC
    /// Offset: 0x00C0
    volatile uint32_t TX_CRC;
    uint8_t RESERVED_00C4[44]; ///< Reserved

    /// EXT0
    /// Offset: 0x00F0
    /// Reset value: 0x800A0050
    volatile uint32_t EXT0;

    /// EXT1
    /// Offset: 0x00F4
    /// Reset value: 0x800F0000
    volatile uint32_t EXT1;

    /// EXT2
    /// Offset: 0x00F8
    volatile uint32_t EXT2;

    /// EXT3
    /// Offset: 0x00FC
    volatile uint32_t EXT3;

    /// DMA_CONF
    /// Offset: 0x0100
    /// Reset value: 0x00000200
    volatile uint32_t DMA_CONF;

    /// DMA_OUT_LINK
    /// Offset: 0x0104
    volatile uint32_t DMA_OUT_LINK;

    /// DMA_IN_LINK
    /// Offset: 0x0108
    volatile uint32_t DMA_IN_LINK;

    /// DMA_STATUS
    /// Offset: 0x010C
    volatile uint32_t DMA_STATUS;

    /// DMA_INT_ENA
    /// Offset: 0x0110
    volatile uint32_t DMA_INT_ENA;

    /// DMA_INT_RAW
    /// Offset: 0x0114
    volatile uint32_t DMA_INT_RAW;

    /// DMA_INT_ST
    /// Offset: 0x0118
    volatile uint32_t DMA_INT_ST;

    /// DMA_INT_CLR
    /// Offset: 0x011C
    volatile uint32_t DMA_INT_CLR;

    /// IN_ERR_EOF_DES_ADDR
    /// Offset: 0x0120
    volatile uint32_t IN_ERR_EOF_DES_ADDR;

    /// IN_SUC_EOF_DES_ADDR
    /// Offset: 0x0124
    volatile uint32_t IN_SUC_EOF_DES_ADDR;

    /// INLINK_DSCR
    /// Offset: 0x0128
    volatile uint32_t INLINK_DSCR;

    /// INLINK_DSCR_BF0
    /// Offset: 0x012C
    volatile uint32_t INLINK_DSCR_BF0;

    /// INLINK_DSCR_BF1
    /// Offset: 0x0130
    volatile uint32_t INLINK_DSCR_BF1;

    /// OUT_EOF_BFR_DES_ADDR
    /// Offset: 0x0134
    volatile uint32_t OUT_EOF_BFR_DES_ADDR;

    /// OUT_EOF_DES_ADDR
    /// Offset: 0x0138
    volatile uint32_t OUT_EOF_DES_ADDR;

    /// OUTLINK_DSCR
    /// Offset: 0x013C
    volatile uint32_t OUTLINK_DSCR;

    /// OUTLINK_DSCR_BF0
    /// Offset: 0x0140
    volatile uint32_t OUTLINK_DSCR_BF0;

    /// OUTLINK_DSCR_BF1
    /// Offset: 0x0144
    volatile uint32_t OUTLINK_DSCR_BF1;

    /// DMA_RSTATUS
    /// Offset: 0x0148
    volatile uint32_t DMA_RSTATUS;

    /// DMA_TSTATUS
    /// Offset: 0x014C
    volatile uint32_t DMA_TSTATUS;
    uint8_t RESERVED_0150[684]; ///< Reserved

    /// DATE
    /// Offset: 0x03FC
    /// Reset value: 0x01604270
    volatile uint32_t DATE;
};

static_assert(sizeof(SPI0_Registers) >= 1024, "SPI0_Registers size mismatch");

/// SPI0 peripheral instance
inline SPI0_Registers* SPI0() {
    return reinterpret_cast<SPI0_Registers*>(0x3FF43000);
}

}  // namespace alloy::hal::espressif::esp32::spi0
