{signal: [
  ['Chipset Clocks',
  {name: 'C1(CCK)', wave: 'n..', "period": 22, "phase": 0.8}, 
  {name: 'C3(CCKQ)', wave: 'n..', "period": 22, "phase": 6.25}, 
  {name: 'CLK7', wave: 'n.....', "period": 11, "phase": 0.8}], 
  ['68040',
   {name: 'BCLK', wave: 'p..............................',  "period": 2},   
  {name: 'STATE', wave: 'z.....=.=...............................................=.z...',  "period": 1, data:['1', 'W', '2']},
  {name: '_DBR', wave: '1.............................................................', "period": 1},
  {name: 'A/D (WRITE)', wave: 'z.....=...................................................z...', "period": 1},
  {name: '_TIP', wave: '1.....0...................................................1...', "period": 1},
  
  {name: '_TA', wave: 'z.....1................................................0.1z..', "period": 1},
  {name: '_TBI', wave: 'z.....1................................................0.1z..', "period": 1}],
  ['Agnus',
   {name: '_AS', wave: '1....................0....................................1...', "period": 1},  
  {name: '_LDS/_UDS', wave: '1...........=.............................................1...',"period": 1},  
  {name: '_ARAS', wave: '1...........................0.....................1............',"period": 1, "phase": 0.8},
  {name: '_ACAS', wave: '1................................0.....................1.......',"period": 1, "phase": 0.8},
  {name: 'REG D(16..31)', wave: 'z...................................................3.......z.', "period": 1, data: ['Valid']}],
  ['SDRAM',
  {name: 'SDRAM D(0..31)', wave: 'z.....................................................4..z....', "period": 1, data: ['Valid']},
  {name: '_xDQM', wave: '1...........=.............................................1...', "period": 1},
  {name: 'BANK0,1', wave: '1..............................................=...1..........',"period": 1},
  {name: 'SDRAM A0-9,11-12', wave: 'x..............................................=.=.x..........',"period": 1},
  {name: 'SDRAM A10', wave: 'x..............................................=.1.x..........',"period": 1},
  {name: 'CKE', wave: '1.............................................................',"period": 1},
  {name: '_CS', wave: '1..............................................0...1..........',"period": 1},
  {name: '_RAS', wave: '1..............................................0.1............',"period": 1},
  {name: '_CAS', wave: '1................................................0.1..........',"period": 1},
  {name: '_WE', wave: '1................................................=.1..........',"period": 1},
  {name: 'SDRAM CMD', wave: '=..............................................7.5.=..........', "period": 1, data: ['NOP', 'BA', 'RW', 'NOP']}]
], 
 head:{
   text:'CPU CHIP REG AND SLOW RAM ACCESS'
 }, foot:{
   text:'Burst Length = 1. CAS Latency = 2.'
 }, config:{skin:'narrow'}}
