{
  "module_name": "cs35l33.h",
  "hash_id": "0b5ab97186b325949e7bee208c20ba4814b99d67fbb45d3952fd41049510bd69",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/cs35l33.h",
  "human_readable_source": " \n \n\n#ifndef __CS35L33_H__\n#define __CS35L33_H__\n\n#define CS35L33_CHIP_ID\t\t0x00035A33\n#define CS35L33_DEVID_AB\t0x01\t \n#define CS35L33_DEVID_CD\t0x02\t \n#define CS35L33_DEVID_E\t\t0x03\t \n#define CS35L33_FAB_ID\t\t0x04\t \n#define CS35L33_REV_ID\t\t0x05\t \n#define CS35L33_PWRCTL1\t\t0x06\t \n#define CS35L33_PWRCTL2\t\t0x07\t \n#define CS35L33_CLK_CTL\t\t0x08\t \n#define CS35L33_BST_PEAK_CTL\t0x09\t \n#define CS35L33_PROTECT_CTL\t0x0A\t \n#define CS35L33_BST_CTL1\t0x0B\t \n#define CS35L33_BST_CTL2\t0x0C\t \n#define CS35L33_ADSP_CTL\t0x0D\t \n#define CS35L33_ADC_CTL\t\t0x0E\t \n#define CS35L33_DAC_CTL\t\t0x0F\t \n#define CS35L33_DIG_VOL_CTL\t0x10\t \n#define CS35L33_CLASSD_CTL\t0x11\t \n#define CS35L33_AMP_CTL\t\t0x12\t \n#define CS35L33_INT_MASK_1\t0x13\t \n#define CS35L33_INT_MASK_2\t0x14\t \n#define CS35L33_INT_STATUS_1\t0x15\t \n#define CS35L33_INT_STATUS_2\t0x16\t \n#define CS35L33_DIAG_LOCK\t0x17\t \n#define CS35L33_DIAG_CTRL_1\t0x18\t \n#define CS35L33_DIAG_CTRL_2\t0x19\t \n#define CS35L33_HG_MEMLDO_CTL\t0x23\t \n#define CS35L33_HG_REL_RATE\t0x24\t \n#define CS35L33_LDO_DEL\t\t0x25\t \n#define CS35L33_HG_HEAD\t\t0x29\t \n#define CS35L33_HG_EN\t\t0x2A\t \n#define CS35L33_TX_VMON\t\t0x2D\t \n#define CS35L33_TX_IMON\t\t0x2E\t \n#define CS35L33_TX_VPMON\t0x2F\t \n#define CS35L33_TX_VBSTMON\t0x30\t \n#define CS35L33_TX_FLAG\t\t0x31\t \n#define CS35L33_TX_EN1\t\t0x32\t \n#define CS35L33_TX_EN2\t\t0x33\t \n#define CS35L33_TX_EN3\t\t0x34\t \n#define CS35L33_TX_EN4\t\t0x35\t \n#define CS35L33_RX_AUD\t\t0x36\t \n#define CS35L33_RX_SPLY\t\t0x37\t \n#define CS35L33_RX_ALIVE\t0x38\t \n#define CS35L33_BST_CTL4\t0x39\t \n#define CS35L33_HG_STATUS\t0x3F\t \n#define CS35L33_MAX_REGISTER\t0x59\n\n#define CS35L33_MCLK_5644\t5644800\n#define CS35L33_MCLK_6144\t6144000\n#define CS35L33_MCLK_6\t\t6000000\n#define CS35L33_MCLK_11289\t11289600\n#define CS35L33_MCLK_12\t\t12000000\n#define CS35L33_MCLK_12288\t12288000\n\n \n#define CS35L33_PDN_AMP\t\t\t(1 << 7)\n#define CS35L33_PDN_BST\t\t\t(1 << 2)\n#define CS35L33_PDN_ALL\t\t\t1\n\n \n#define CS35L33_PDN_VMON_SHIFT\t\t7\n#define CS35L33_PDN_VMON\t\t(1 << CS35L33_PDN_VMON_SHIFT)\n#define CS35L33_PDN_IMON_SHIFT\t\t6\n#define CS35L33_PDN_IMON\t\t(1 << CS35L33_PDN_IMON_SHIFT)\n#define CS35L33_PDN_VPMON_SHIFT\t\t5\n#define CS35L33_PDN_VPMON\t\t(1 << CS35L33_PDN_VPMON_SHIFT)\n#define CS35L33_PDN_VBSTMON_SHIFT\t4\n#define CS35L33_PDN_VBSTMON\t\t(1 << CS35L33_PDN_VBSTMON_SHIFT)\n#define CS35L33_SDOUT_3ST_I2S_SHIFT\t3\n#define CS35L33_SDOUT_3ST_I2S\t\t(1 << CS35L33_SDOUT_3ST_I2S_SHIFT)\n#define CS35L33_PDN_SDIN_SHIFT\t\t2\n#define CS35L33_PDN_SDIN\t\t(1 << CS35L33_PDN_SDIN_SHIFT)\n#define CS35L33_PDN_TDM_SHIFT\t\t1\n#define CS35L33_PDN_TDM\t\t\t(1 << CS35L33_PDN_TDM_SHIFT)\n\n \n#define CS35L33_MCLKDIS\t\t\t(1 << 7)\n#define CS35L33_MCLKDIV2\t\t(1 << 6)\n#define CS35L33_SDOUT_3ST_TDM\t\t(1 << 5)\n#define CS35L33_INT_FS_RATE\t\t(1 << 4)\n#define CS35L33_ADSP_FS\t\t\t0xF\n\n \n#define CS35L33_ALIVE_WD_DIS\t\t(3 << 2)\n\n \n#define CS35L33_BST_CTL_SRC\t\t(1 << 6)\n#define CS35L33_BST_CTL_SHIFT\t\t(1 << 5)\n#define CS35L33_BST_CTL_MASK\t\t0x3F\n\n \n#define CS35L33_TDM_WD_SEL\t\t(1 << 4)\n#define CS35L33_ALIVE_WD_DIS2\t\t(1 << 3)\n#define CS35L33_VBST_SR_STEP\t\t0x3\n\n \n#define CS35L33_ADSP_DRIVE\t\t(1 << 7)\n#define CS35L33_MS_MASK\t\t\t(1 << 6)\n#define CS35L33_SDIN_LOC\t\t(3 << 4)\n#define CS35L33_ALIVE_RATE\t\t0x3\n\n \n#define CS35L33_INV_VMON\t\t(1 << 7)\n#define CS35L33_INV_IMON\t\t(1 << 6)\n#define CS35L33_ADC_NOTCH_DIS\t\t(1 << 5)\n#define CS35L33_IMON_SCALE\t\t0xF\n\n \n#define CS35L33_INV_DAC\t\t\t(1 << 7)\n#define CS35L33_DAC_NOTCH_DIS\t\t(1 << 5)\n#define CS35L33_DIGSFT\t\t\t(1 << 4)\n#define CS35L33_DSR_RATE\t\t0xF\n\n \n#define CS35L33_AMP_SD\t\t\t(1 << 6)\n#define CS35L33_AMP_DRV_SEL_SRC\t\t(1 << 5)\n#define CS35L33_AMP_DRV_SEL_MASK\t0x10\n#define CS35L33_AMP_DRV_SEL_SHIFT\t4\n#define CS35L33_AMP_CAL\t\t\t(1 << 3)\n#define CS35L33_GAIN_CHG_ZC_MASK\t0x04\n#define CS35L33_GAIN_CHG_ZC_SHIFT\t2\n#define CS35L33_CLASS_D_CTL_MASK\t0x3F\n\n \n#define CS35L33_AMP_GAIN\t\t0xF0\n#define CS35L33_CAL_ERR_RLS\t\t(1 << 3)\n#define CS35L33_AMP_SHORT_RLS\t\t(1 << 2)\n#define CS35L33_OTW_RLS\t\t\t(1 << 1)\n#define CS35L33_OTE_RLS\t\t\t1\n\n \n#define CS35L33_M_CAL_ERR_SHIFT\t\t6\n#define CS35L33_M_CAL_ERR\t\t(1 << CS35L33_M_CAL_ERR_SHIFT)\n#define CS35L33_M_ALIVE_ERR_SHIFT\t5\n#define CS35L33_M_ALIVE_ERR\t\t(1 << CS35L33_M_ALIVE_ERR_SHIFT)\n#define CS35L33_M_AMP_SHORT_SHIFT\t2\n#define CS35L33_M_AMP_SHORT\t\t(1 << CS35L33_M_AMP_SHORT_SHIFT)\n#define CS35L33_M_OTW_SHIFT\t\t1\n#define CS35L33_M_OTW\t\t\t(1 << CS35L33_M_OTW_SHIFT)\n#define CS35L33_M_OTE_SHIFT\t\t0\n#define CS35L33_M_OTE\t\t\t(1 << CS35L33_M_OTE_SHIFT)\n\n \n#define CS35L33_CAL_ERR\t\t\t(1 << 6)\n#define CS35L33_ALIVE_ERR\t\t(1 << 5)\n#define CS35L33_ADSPCLK_ERR\t\t(1 << 4)\n#define CS35L33_MCLK_ERR\t\t(1 << 3)\n#define CS35L33_AMP_SHORT\t\t(1 << 2)\n#define CS35L33_OTW\t\t\t(1 << 1)\n#define CS35L33_OTE\t\t\t(1 << 0)\n\n \n#define CS35L33_VMON_OVFL\t\t(1 << 7)\n#define CS35L33_IMON_OVFL\t\t(1 << 6)\n#define CS35L33_VPMON_OVFL\t\t(1 << 5)\n#define CS35L33_VBSTMON_OVFL\t\t(1 << 4)\n#define CS35L33_PDN_DONE\t\t1\n\n \n#define CS35L33_BST_RGS\t\t\t0x70\n#define CS35L33_BST_COEFF3\t\t0xF\n\n \n#define CS35L33_MEM_DEPTH_SHIFT\t\t5\n#define CS35L33_MEM_DEPTH_MASK\t\t(0x3 << CS35L33_MEM_DEPTH_SHIFT)\n#define CS35L33_LDO_THLD_SHIFT\t\t1\n#define CS35L33_LDO_THLD_MASK\t\t(0xF << CS35L33_LDO_THLD_SHIFT)\n#define CS35L33_LDO_DISABLE_SHIFT\t0\n#define CS35L33_LDO_DISABLE_MASK\t(0x1 << CS35L33_LDO_DISABLE_SHIFT)\n\n \n#define CS35L33_VP_HG_VA_SHIFT\t\t5\n#define CS35L33_VP_HG_VA_MASK\t\t(0x7 << CS35L33_VP_HG_VA_SHIFT)\n#define CS35L33_LDO_ENTRY_DELAY_SHIFT\t2\n#define CS35L33_LDO_ENTRY_DELAY_MASK\t(0x7 << CS35L33_LDO_ENTRY_DELAY_SHIFT)\n#define CS35L33_VP_HG_RATE_SHIFT\t0\n#define CS35L33_VP_HG_RATE_MASK\t\t(0x3 << CS35L33_VP_HG_RATE_SHIFT)\n\n \n#define CS35L33_HD_RM_SHIFT\t\t0\n#define CS35L33_HD_RM_MASK\t\t(0x7F << CS35L33_HD_RM_SHIFT)\n\n \n#define CS35L33_CLASS_HG_ENA_SHIFT\t7\n#define CS35L33_CLASS_HG_EN_MASK\t(0x1 << CS35L33_CLASS_HG_ENA_SHIFT)\n#define CS35L33_VP_HG_AUTO_SHIFT\t6\n#define CS35L33_VP_HG_AUTO_MASK\t\t(0x1 << 6)\n#define CS35L33_VP_HG_SHIFT\t\t0\n#define CS35L33_VP_HG_MASK\t\t(0x1F << CS35L33_VP_HG_SHIFT)\n\n#define CS35L33_RATES (SNDRV_PCM_RATE_8000_48000)\n#define CS35L33_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | \\\n\t\t\tSNDRV_PCM_FMTBIT_S24_LE)\n\n \n#define CS35L33_X_STATE_SHIFT\t\t7\n#define CS35L33_X_STATE\t\t\t(1 << CS35L33_X_STATE_SHIFT)\n#define CS35L33_X_LOC_SHIFT\t\t0\n#define CS35L33_X_LOC\t\t\t(0x1F << CS35L33_X_LOC_SHIFT)\n\n \n#define CS35L33_AUDIN_RX_DEPTH_SHIFT\t5\n#define CS35L33_AUDIN_RX_DEPTH\t\t(0x7 << CS35L33_AUDIN_RX_DEPTH_SHIFT)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}